
Test_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068fc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08006a0c  08006a0c  00016a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b74  08006b74  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006b74  08006b74  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b74  08006b74  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b74  08006b74  00016b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b78  08006b78  00016b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006b7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dcc  20000074  08006bf0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e40  08006bf0  00021e40  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e64  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003359  00000000  00000000  00038f01  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001350  00000000  00000000  0003c260  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011d8  00000000  00000000  0003d5b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000047b3  00000000  00000000  0003e788  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010408  00000000  00000000  00042f3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097b8c  00000000  00000000  00053343  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000eaecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056f4  00000000  00000000  000eaf4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	080069f4 	.word	0x080069f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	080069f4 	.word	0x080069f4

08000150 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000158:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800015c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000160:	f003 0301 	and.w	r3, r3, #1
 8000164:	2b00      	cmp	r3, #0
 8000166:	d013      	beq.n	8000190 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000168:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800016c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000170:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000174:	2b00      	cmp	r3, #0
 8000176:	d00b      	beq.n	8000190 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000178:	e000      	b.n	800017c <ITM_SendChar+0x2c>
    {
      __NOP();
 800017a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800017c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d0f9      	beq.n	800017a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000186:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800018a:	687a      	ldr	r2, [r7, #4]
 800018c:	b2d2      	uxtb	r2, r2
 800018e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000190:	687b      	ldr	r3, [r7, #4]
}
 8000192:	4618      	mov	r0, r3
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr

0800019c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*-----------------------------for prinf--------------------------------------*/
int _write(int file, uint8_t *ptr, int len) {
 800019c:	b580      	push	{r7, lr}
 800019e:	b086      	sub	sp, #24
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	60f8      	str	r0, [r7, #12]
 80001a4:	60b9      	str	r1, [r7, #8]
 80001a6:	607a      	str	r2, [r7, #4]
	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 80001a8:	2300      	movs	r3, #0
 80001aa:	617b      	str	r3, [r7, #20]
 80001ac:	e009      	b.n	80001c2 <_write+0x26>
		ITM_SendChar(*ptr++);
 80001ae:	68bb      	ldr	r3, [r7, #8]
 80001b0:	1c5a      	adds	r2, r3, #1
 80001b2:	60ba      	str	r2, [r7, #8]
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	4618      	mov	r0, r3
 80001b8:	f7ff ffca 	bl	8000150 <ITM_SendChar>
	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 80001bc:	697b      	ldr	r3, [r7, #20]
 80001be:	3301      	adds	r3, #1
 80001c0:	617b      	str	r3, [r7, #20]
 80001c2:	697a      	ldr	r2, [r7, #20]
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	429a      	cmp	r2, r3
 80001c8:	dbf1      	blt.n	80001ae <_write+0x12>
	}
	return len;
 80001ca:	687b      	ldr	r3, [r7, #4]
}
 80001cc:	4618      	mov	r0, r3
 80001ce:	3718      	adds	r7, #24
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001d8:	f000 fbf2 	bl	80009c0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001dc:	f000 f836 	bl	800024c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001e0:	f000 f942 	bl	8000468 <MX_GPIO_Init>
	MX_TIM2_Init();
 80001e4:	f000 f8cc 	bl	8000380 <MX_TIM2_Init>
	MX_ADC1_Init();
 80001e8:	f000 f88c 	bl	8000304 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // Запускаем ШИМ на TIM2 на канале 2.
 80001ec:	2104      	movs	r1, #4
 80001ee:	480f      	ldr	r0, [pc, #60]	; (800022c <main+0x58>)
 80001f0:	f002 f9e2 	bl	80025b8 <HAL_TIM_PWM_Start>
	HAL_ADC_Start(&hadc1); // Запустили АЦП
 80001f4:	480e      	ldr	r0, [pc, #56]	; (8000230 <main+0x5c>)
 80001f6:	f000 fced 	bl	8000bd4 <HAL_ADC_Start>
	HAL_ADCEx_Calibration_Start(&hadc1); // Делаем калибровку ADC
 80001fa:	480d      	ldr	r0, [pc, #52]	; (8000230 <main+0x5c>)
 80001fc:	f001 f84e 	bl	800129c <HAL_ADCEx_Calibration_Start>
	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000200:	f003 f832 	bl	8003268 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 8000204:	4a0b      	ldr	r2, [pc, #44]	; (8000234 <main+0x60>)
 8000206:	2100      	movs	r1, #0
 8000208:	480b      	ldr	r0, [pc, #44]	; (8000238 <main+0x64>)
 800020a:	f003 f893 	bl	8003334 <osThreadNew>
 800020e:	4602      	mov	r2, r0
 8000210:	4b0a      	ldr	r3, [pc, #40]	; (800023c <main+0x68>)
 8000212:	601a      	str	r2, [r3, #0]
			&defaultTask_attributes);

	/* creation of my_PhotoResisto */
	my_PhotoResistoHandle = osThreadNew(Start_PhotoResistor_Task, NULL,
 8000214:	4a0a      	ldr	r2, [pc, #40]	; (8000240 <main+0x6c>)
 8000216:	2100      	movs	r1, #0
 8000218:	480a      	ldr	r0, [pc, #40]	; (8000244 <main+0x70>)
 800021a:	f003 f88b 	bl	8003334 <osThreadNew>
 800021e:	4602      	mov	r2, r0
 8000220:	4b09      	ldr	r3, [pc, #36]	; (8000248 <main+0x74>)
 8000222:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8000224:	f003 f852 	bl	80032cc <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000228:	e7fe      	b.n	8000228 <main+0x54>
 800022a:	bf00      	nop
 800022c:	20001d68 	.word	0x20001d68
 8000230:	200019b8 	.word	0x200019b8
 8000234:	08006a7c 	.word	0x08006a7c
 8000238:	080004c5 	.word	0x080004c5
 800023c:	200019a8 	.word	0x200019a8
 8000240:	08006aa0 	.word	0x08006aa0
 8000244:	080004d5 	.word	0x080004d5
 8000248:	200019e8 	.word	0x200019e8

0800024c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b094      	sub	sp, #80	; 0x50
 8000250:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000252:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000256:	2228      	movs	r2, #40	; 0x28
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f005 fcd3 	bl	8005c06 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000260:	f107 0314 	add.w	r3, r7, #20
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]
 800026c:	60da      	str	r2, [r3, #12]
 800026e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027c:	2301      	movs	r3, #1
 800027e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000284:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028a:	2301      	movs	r3, #1
 800028c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028e:	2302      	movs	r3, #2
 8000290:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000292:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000296:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000298:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800029c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800029e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fad0 	bl	8001848 <HAL_RCC_OscConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x66>
		Error_Handler();
 80002ae:	f000 f99b 	bl	80005e8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80002b2:	230f      	movs	r3, #15
 80002b4:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b6:	2302      	movs	r3, #2
 80002b8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002c2:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80002c8:	f107 0314 	add.w	r3, r7, #20
 80002cc:	2102      	movs	r1, #2
 80002ce:	4618      	mov	r0, r3
 80002d0:	f001 fd3a 	bl	8001d48 <HAL_RCC_ClockConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x92>
		Error_Handler();
 80002da:	f000 f985 	bl	80005e8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80002de:	2302      	movs	r3, #2
 80002e0:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80002e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002e6:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 fef8 	bl	80020e0 <HAL_RCCEx_PeriphCLKConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0xae>
		Error_Handler();
 80002f6:	f000 f977 	bl	80005e8 <Error_Handler>
	}
}
 80002fa:	bf00      	nop
 80002fc:	3750      	adds	r7, #80	; 0x50
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2200      	movs	r2, #0
 800030e:	601a      	str	r2, [r3, #0]
 8000310:	605a      	str	r2, [r3, #4]
 8000312:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000314:	4b18      	ldr	r3, [pc, #96]	; (8000378 <MX_ADC1_Init+0x74>)
 8000316:	4a19      	ldr	r2, [pc, #100]	; (800037c <MX_ADC1_Init+0x78>)
 8000318:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800031a:	4b17      	ldr	r3, [pc, #92]	; (8000378 <MX_ADC1_Init+0x74>)
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8000320:	4b15      	ldr	r3, [pc, #84]	; (8000378 <MX_ADC1_Init+0x74>)
 8000322:	2201      	movs	r2, #1
 8000324:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000326:	4b14      	ldr	r3, [pc, #80]	; (8000378 <MX_ADC1_Init+0x74>)
 8000328:	2200      	movs	r2, #0
 800032a:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800032c:	4b12      	ldr	r3, [pc, #72]	; (8000378 <MX_ADC1_Init+0x74>)
 800032e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000332:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000334:	4b10      	ldr	r3, [pc, #64]	; (8000378 <MX_ADC1_Init+0x74>)
 8000336:	2200      	movs	r2, #0
 8000338:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 800033a:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <MX_ADC1_Init+0x74>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000340:	480d      	ldr	r0, [pc, #52]	; (8000378 <MX_ADC1_Init+0x74>)
 8000342:	f000 fb6f 	bl	8000a24 <HAL_ADC_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_ADC1_Init+0x4c>
		Error_Handler();
 800034c:	f000 f94c 	bl	80005e8 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000350:	2300      	movs	r3, #0
 8000352:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000354:	2301      	movs	r3, #1
 8000356:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000358:	2300      	movs	r3, #0
 800035a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	4619      	mov	r1, r3
 8000360:	4805      	ldr	r0, [pc, #20]	; (8000378 <MX_ADC1_Init+0x74>)
 8000362:	f000 fe17 	bl	8000f94 <HAL_ADC_ConfigChannel>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <MX_ADC1_Init+0x6c>
		Error_Handler();
 800036c:	f000 f93c 	bl	80005e8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000370:	bf00      	nop
 8000372:	3710      	adds	r7, #16
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	200019b8 	.word	0x200019b8
 800037c:	40012400 	.word	0x40012400

08000380 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000380:	b580      	push	{r7, lr}
 8000382:	b08e      	sub	sp, #56	; 0x38
 8000384:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000394:	f107 0320 	add.w	r3, r7, #32
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
 80003a8:	60da      	str	r2, [r3, #12]
 80003aa:	611a      	str	r2, [r3, #16]
 80003ac:	615a      	str	r2, [r3, #20]
 80003ae:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80003b0:	4b2c      	ldr	r3, [pc, #176]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003b6:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80003b8:	4b2a      	ldr	r3, [pc, #168]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003be:	4b29      	ldr	r3, [pc, #164]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 255;
 80003c4:	4b27      	ldr	r3, [pc, #156]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003c6:	22ff      	movs	r2, #255	; 0xff
 80003c8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003ca:	4b26      	ldr	r3, [pc, #152]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003d0:	4b24      	ldr	r3, [pc, #144]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80003d6:	4823      	ldr	r0, [pc, #140]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003d8:	f001 fff4 	bl	80023c4 <HAL_TIM_Base_Init>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_TIM2_Init+0x66>
		Error_Handler();
 80003e2:	f000 f901 	bl	80005e8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ea:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80003ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003f0:	4619      	mov	r1, r3
 80003f2:	481c      	ldr	r0, [pc, #112]	; (8000464 <MX_TIM2_Init+0xe4>)
 80003f4:	f002 fb48 	bl	8002a88 <HAL_TIM_ConfigClockSource>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_TIM2_Init+0x82>
		Error_Handler();
 80003fe:	f000 f8f3 	bl	80005e8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000402:	4818      	ldr	r0, [pc, #96]	; (8000464 <MX_TIM2_Init+0xe4>)
 8000404:	f002 f880 	bl	8002508 <HAL_TIM_PWM_Init>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <MX_TIM2_Init+0x92>
		Error_Handler();
 800040e:	f000 f8eb 	bl	80005e8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000412:	2300      	movs	r3, #0
 8000414:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000416:	2300      	movs	r3, #0
 8000418:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800041a:	f107 0320 	add.w	r3, r7, #32
 800041e:	4619      	mov	r1, r3
 8000420:	4810      	ldr	r0, [pc, #64]	; (8000464 <MX_TIM2_Init+0xe4>)
 8000422:	f002 feb1 	bl	8003188 <HAL_TIMEx_MasterConfigSynchronization>
 8000426:	4603      	mov	r3, r0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d001      	beq.n	8000430 <MX_TIM2_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 800042c:	f000 f8dc 	bl	80005e8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000430:	2360      	movs	r3, #96	; 0x60
 8000432:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000434:	2300      	movs	r3, #0
 8000436:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000438:	2300      	movs	r3, #0
 800043a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800043c:	2300      	movs	r3, #0
 800043e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2204      	movs	r2, #4
 8000444:	4619      	mov	r1, r3
 8000446:	4807      	ldr	r0, [pc, #28]	; (8000464 <MX_TIM2_Init+0xe4>)
 8000448:	f002 fa60 	bl	800290c <HAL_TIM_PWM_ConfigChannel>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <MX_TIM2_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8000452:	f000 f8c9 	bl	80005e8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000456:	4803      	ldr	r0, [pc, #12]	; (8000464 <MX_TIM2_Init+0xe4>)
 8000458:	f000 f95a 	bl	8000710 <HAL_TIM_MspPostInit>

}
 800045c:	bf00      	nop
 800045e:	3738      	adds	r7, #56	; 0x38
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	20001d68 	.word	0x20001d68

08000468 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000468:	b480      	push	{r7}
 800046a:	b085      	sub	sp, #20
 800046c:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800046e:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <MX_GPIO_Init+0x58>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a13      	ldr	r2, [pc, #76]	; (80004c0 <MX_GPIO_Init+0x58>)
 8000474:	f043 0320 	orr.w	r3, r3, #32
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <MX_GPIO_Init+0x58>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f003 0320 	and.w	r3, r3, #32
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000486:	4b0e      	ldr	r3, [pc, #56]	; (80004c0 <MX_GPIO_Init+0x58>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	4a0d      	ldr	r2, [pc, #52]	; (80004c0 <MX_GPIO_Init+0x58>)
 800048c:	f043 0304 	orr.w	r3, r3, #4
 8000490:	6193      	str	r3, [r2, #24]
 8000492:	4b0b      	ldr	r3, [pc, #44]	; (80004c0 <MX_GPIO_Init+0x58>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	f003 0304 	and.w	r3, r3, #4
 800049a:	60bb      	str	r3, [r7, #8]
 800049c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800049e:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <MX_GPIO_Init+0x58>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <MX_GPIO_Init+0x58>)
 80004a4:	f043 0308 	orr.w	r3, r3, #8
 80004a8:	6193      	str	r3, [r2, #24]
 80004aa:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <MX_GPIO_Init+0x58>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	f003 0308 	and.w	r3, r3, #8
 80004b2:	607b      	str	r3, [r7, #4]
 80004b4:	687b      	ldr	r3, [r7, #4]

}
 80004b6:	bf00      	nop
 80004b8:	3714      	adds	r7, #20
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr
 80004c0:	40021000 	.word	0x40021000

080004c4 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80004cc:	2001      	movs	r0, #1
 80004ce:	f002 ffdb 	bl	8003488 <osDelay>
 80004d2:	e7fb      	b.n	80004cc <StartDefaultTask+0x8>

080004d4 <Start_PhotoResistor_Task>:
 * @brief Function implementing the my_PhotoResisto thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_PhotoResistor_Task */
void Start_PhotoResistor_Task(void *argument) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start_PhotoResistor_Task */
	/* Infinite loop */
	for (;;) {
		if (HAL_GetTick() - T >= 5) {
 80004dc:	f000 fa98 	bl	8000a10 <HAL_GetTick>
 80004e0:	4602      	mov	r2, r0
 80004e2:	4b32      	ldr	r3, [pc, #200]	; (80005ac <Start_PhotoResistor_Task+0xd8>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	1ad3      	subs	r3, r2, r3
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d947      	bls.n	800057c <Start_PhotoResistor_Task+0xa8>
			T = HAL_GetTick();
 80004ec:	f000 fa90 	bl	8000a10 <HAL_GetTick>
 80004f0:	4602      	mov	r2, r0
 80004f2:	4b2e      	ldr	r3, [pc, #184]	; (80005ac <Start_PhotoResistor_Task+0xd8>)
 80004f4:	601a      	str	r2, [r3, #0]
			if (flag) {
 80004f6:	4b2e      	ldr	r3, [pc, #184]	; (80005b0 <Start_PhotoResistor_Task+0xdc>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d01b      	beq.n	8000536 <Start_PhotoResistor_Task+0x62>
				TIM2->CCR2 = i;
 80004fe:	4b2d      	ldr	r3, [pc, #180]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000500:	781a      	ldrb	r2, [r3, #0]
 8000502:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000506:	639a      	str	r2, [r3, #56]	; 0x38
				TIM2->CCR3 = 255 - i;
 8000508:	4b2a      	ldr	r3, [pc, #168]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8000510:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000514:	63da      	str	r2, [r3, #60]	; 0x3c
				i++;
 8000516:	4b27      	ldr	r3, [pc, #156]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	3301      	adds	r3, #1
 800051c:	b2da      	uxtb	r2, r3
 800051e:	4b25      	ldr	r3, [pc, #148]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000520:	701a      	strb	r2, [r3, #0]
				if (i == 255) {
 8000522:	4b24      	ldr	r3, [pc, #144]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	2bff      	cmp	r3, #255	; 0xff
 8000528:	d105      	bne.n	8000536 <Start_PhotoResistor_Task+0x62>
					i = 0;
 800052a:	4b22      	ldr	r3, [pc, #136]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 800052c:	2200      	movs	r2, #0
 800052e:	701a      	strb	r2, [r3, #0]
					flag = 0;
 8000530:	4b1f      	ldr	r3, [pc, #124]	; (80005b0 <Start_PhotoResistor_Task+0xdc>)
 8000532:	2200      	movs	r2, #0
 8000534:	701a      	strb	r2, [r3, #0]
				}
			}
			if (!flag) {
 8000536:	4b1e      	ldr	r3, [pc, #120]	; (80005b0 <Start_PhotoResistor_Task+0xdc>)
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	f083 0301 	eor.w	r3, r3, #1
 800053e:	b2db      	uxtb	r3, r3
 8000540:	2b00      	cmp	r3, #0
 8000542:	d01b      	beq.n	800057c <Start_PhotoResistor_Task+0xa8>
				TIM2->CCR3 = i;
 8000544:	4b1b      	ldr	r3, [pc, #108]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000546:	781a      	ldrb	r2, [r3, #0]
 8000548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800054c:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM2->CCR2 = 255 - i;
 800054e:	4b19      	ldr	r3, [pc, #100]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8000556:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800055a:	639a      	str	r2, [r3, #56]	; 0x38
				i++;
 800055c:	4b15      	ldr	r3, [pc, #84]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	3301      	adds	r3, #1
 8000562:	b2da      	uxtb	r2, r3
 8000564:	4b13      	ldr	r3, [pc, #76]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000566:	701a      	strb	r2, [r3, #0]
				if (i == 255) {
 8000568:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2bff      	cmp	r3, #255	; 0xff
 800056e:	d105      	bne.n	800057c <Start_PhotoResistor_Task+0xa8>
					i = 0;
 8000570:	4b10      	ldr	r3, [pc, #64]	; (80005b4 <Start_PhotoResistor_Task+0xe0>)
 8000572:	2200      	movs	r2, #0
 8000574:	701a      	strb	r2, [r3, #0]
					flag = 1;
 8000576:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <Start_PhotoResistor_Task+0xdc>)
 8000578:	2201      	movs	r2, #1
 800057a:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/*---------------------------------------*/
		HAL_ADC_Start(&hadc1); // Запускаем проеобразование сигнала с АЦП1
 800057c:	480e      	ldr	r0, [pc, #56]	; (80005b8 <Start_PhotoResistor_Task+0xe4>)
 800057e:	f000 fb29 	bl	8000bd4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100); // Ожидание окончания преобразования! 100мс -это не означает что он будет ждать 100мс! Если преобразуется раньше то и ...
 8000582:	2164      	movs	r1, #100	; 0x64
 8000584:	480c      	ldr	r0, [pc, #48]	; (80005b8 <Start_PhotoResistor_Task+0xe4>)
 8000586:	f000 fbff 	bl	8000d88 <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1); // Читаем наше значение с АЦП1.
 800058a:	480b      	ldr	r0, [pc, #44]	; (80005b8 <Start_PhotoResistor_Task+0xe4>)
 800058c:	f000 fcf6 	bl	8000f7c <HAL_ADC_GetValue>
 8000590:	4603      	mov	r3, r0
 8000592:	b29a      	uxth	r2, r3
 8000594:	4b09      	ldr	r3, [pc, #36]	; (80005bc <Start_PhotoResistor_Task+0xe8>)
 8000596:	801a      	strh	r2, [r3, #0]
		printf("adc_value - %d \n", adc_value);
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <Start_PhotoResistor_Task+0xe8>)
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	4619      	mov	r1, r3
 800059e:	4808      	ldr	r0, [pc, #32]	; (80005c0 <Start_PhotoResistor_Task+0xec>)
 80005a0:	f005 fb3a 	bl	8005c18 <iprintf>
		HAL_ADC_Stop(&hadc1); // Останавливаем проеобразование сигнала с АЦП1
 80005a4:	4804      	ldr	r0, [pc, #16]	; (80005b8 <Start_PhotoResistor_Task+0xe4>)
 80005a6:	f000 fbc3 	bl	8000d30 <HAL_ADC_Stop>
		if (HAL_GetTick() - T >= 5) {
 80005aa:	e797      	b.n	80004dc <Start_PhotoResistor_Task+0x8>
 80005ac:	200019b0 	.word	0x200019b0
 80005b0:	200019ac 	.word	0x200019ac
 80005b4:	20000090 	.word	0x20000090
 80005b8:	200019b8 	.word	0x200019b8
 80005bc:	200019b4 	.word	0x200019b4
 80005c0:	08006a28 	.word	0x08006a28

080005c4 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a04      	ldr	r2, [pc, #16]	; (80005e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d101      	bne.n	80005da <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80005d6:	f000 fa09 	bl	80009ec <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40000800 	.word	0x40000800

080005e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ec:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80005ee:	e7fe      	b.n	80005ee <Error_Handler+0x6>

080005f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005f6:	4b18      	ldr	r3, [pc, #96]	; (8000658 <HAL_MspInit+0x68>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	4a17      	ldr	r2, [pc, #92]	; (8000658 <HAL_MspInit+0x68>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	6193      	str	r3, [r2, #24]
 8000602:	4b15      	ldr	r3, [pc, #84]	; (8000658 <HAL_MspInit+0x68>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060e:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_MspInit+0x68>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	4a11      	ldr	r2, [pc, #68]	; (8000658 <HAL_MspInit+0x68>)
 8000614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000618:	61d3      	str	r3, [r2, #28]
 800061a:	4b0f      	ldr	r3, [pc, #60]	; (8000658 <HAL_MspInit+0x68>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000626:	2200      	movs	r2, #0
 8000628:	210f      	movs	r1, #15
 800062a:	f06f 0001 	mvn.w	r0, #1
 800062e:	f000 ff86 	bl	800153e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000632:	4b0a      	ldr	r3, [pc, #40]	; (800065c <HAL_MspInit+0x6c>)
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	4a04      	ldr	r2, [pc, #16]	; (800065c <HAL_MspInit+0x6c>)
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40021000 	.word	0x40021000
 800065c:	40010000 	.word	0x40010000

08000660 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b088      	sub	sp, #32
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000668:	f107 0310 	add.w	r3, r7, #16
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a14      	ldr	r2, [pc, #80]	; (80006cc <HAL_ADC_MspInit+0x6c>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d121      	bne.n	80006c4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000680:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <HAL_ADC_MspInit+0x70>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	4a12      	ldr	r2, [pc, #72]	; (80006d0 <HAL_ADC_MspInit+0x70>)
 8000686:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800068a:	6193      	str	r3, [r2, #24]
 800068c:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <HAL_ADC_MspInit+0x70>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000694:	60fb      	str	r3, [r7, #12]
 8000696:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000698:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <HAL_ADC_MspInit+0x70>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	4a0c      	ldr	r2, [pc, #48]	; (80006d0 <HAL_ADC_MspInit+0x70>)
 800069e:	f043 0304 	orr.w	r3, r3, #4
 80006a2:	6193      	str	r3, [r2, #24]
 80006a4:	4b0a      	ldr	r3, [pc, #40]	; (80006d0 <HAL_ADC_MspInit+0x70>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	f003 0304 	and.w	r3, r3, #4
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006b0:	2301      	movs	r3, #1
 80006b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006b4:	2303      	movs	r3, #3
 80006b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	f107 0310 	add.w	r3, r7, #16
 80006bc:	4619      	mov	r1, r3
 80006be:	4805      	ldr	r0, [pc, #20]	; (80006d4 <HAL_ADC_MspInit+0x74>)
 80006c0:	f000 ff68 	bl	8001594 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006c4:	bf00      	nop
 80006c6:	3720      	adds	r7, #32
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40012400 	.word	0x40012400
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40010800 	.word	0x40010800

080006d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006e8:	d10b      	bne.n	8000702 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006ea:	4b08      	ldr	r3, [pc, #32]	; (800070c <HAL_TIM_Base_MspInit+0x34>)
 80006ec:	69db      	ldr	r3, [r3, #28]
 80006ee:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_TIM_Base_MspInit+0x34>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	61d3      	str	r3, [r2, #28]
 80006f6:	4b05      	ldr	r3, [pc, #20]	; (800070c <HAL_TIM_Base_MspInit+0x34>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000702:	bf00      	nop
 8000704:	3714      	adds	r7, #20
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr
 800070c:	40021000 	.word	0x40021000

08000710 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b088      	sub	sp, #32
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800072e:	d117      	bne.n	8000760 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000730:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <HAL_TIM_MspPostInit+0x58>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a0c      	ldr	r2, [pc, #48]	; (8000768 <HAL_TIM_MspPostInit+0x58>)
 8000736:	f043 0304 	orr.w	r3, r3, #4
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <HAL_TIM_MspPostInit+0x58>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f003 0304 	and.w	r3, r3, #4
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000748:	2302      	movs	r3, #2
 800074a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074c:	2302      	movs	r3, #2
 800074e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2302      	movs	r3, #2
 8000752:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	4619      	mov	r1, r3
 800075a:	4804      	ldr	r0, [pc, #16]	; (800076c <HAL_TIM_MspPostInit+0x5c>)
 800075c:	f000 ff1a 	bl	8001594 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000760:	bf00      	nop
 8000762:	3720      	adds	r7, #32
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40021000 	.word	0x40021000
 800076c:	40010800 	.word	0x40010800

08000770 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08c      	sub	sp, #48	; 0x30
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800077c:	2300      	movs	r3, #0
 800077e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000780:	2200      	movs	r2, #0
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	201e      	movs	r0, #30
 8000786:	f000 feda 	bl	800153e <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800078a:	201e      	movs	r0, #30
 800078c:	f000 fef3 	bl	8001576 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000790:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <HAL_InitTick+0xa0>)
 8000792:	69db      	ldr	r3, [r3, #28]
 8000794:	4a1e      	ldr	r2, [pc, #120]	; (8000810 <HAL_InitTick+0xa0>)
 8000796:	f043 0304 	orr.w	r3, r3, #4
 800079a:	61d3      	str	r3, [r2, #28]
 800079c:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <HAL_InitTick+0xa0>)
 800079e:	69db      	ldr	r3, [r3, #28]
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007a8:	f107 0210 	add.w	r2, r7, #16
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	4611      	mov	r1, r2
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 fc46 	bl	8002044 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80007b8:	f001 fc1c 	bl	8001ff4 <HAL_RCC_GetPCLK1Freq>
 80007bc:	4603      	mov	r3, r0
 80007be:	005b      	lsls	r3, r3, #1
 80007c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c4:	4a13      	ldr	r2, [pc, #76]	; (8000814 <HAL_InitTick+0xa4>)
 80007c6:	fba2 2303 	umull	r2, r3, r2, r3
 80007ca:	0c9b      	lsrs	r3, r3, #18
 80007cc:	3b01      	subs	r3, #1
 80007ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80007d0:	4b11      	ldr	r3, [pc, #68]	; (8000818 <HAL_InitTick+0xa8>)
 80007d2:	4a12      	ldr	r2, [pc, #72]	; (800081c <HAL_InitTick+0xac>)
 80007d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80007d6:	4b10      	ldr	r3, [pc, #64]	; (8000818 <HAL_InitTick+0xa8>)
 80007d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007dc:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80007de:	4a0e      	ldr	r2, [pc, #56]	; (8000818 <HAL_InitTick+0xa8>)
 80007e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <HAL_InitTick+0xa8>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <HAL_InitTick+0xa8>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80007f0:	4809      	ldr	r0, [pc, #36]	; (8000818 <HAL_InitTick+0xa8>)
 80007f2:	f001 fde7 	bl	80023c4 <HAL_TIM_Base_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d104      	bne.n	8000806 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80007fc:	4806      	ldr	r0, [pc, #24]	; (8000818 <HAL_InitTick+0xa8>)
 80007fe:	f001 fe31 	bl	8002464 <HAL_TIM_Base_Start_IT>
 8000802:	4603      	mov	r3, r0
 8000804:	e000      	b.n	8000808 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000806:	2301      	movs	r3, #1
}
 8000808:	4618      	mov	r0, r3
 800080a:	3730      	adds	r7, #48	; 0x30
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40021000 	.word	0x40021000
 8000814:	431bde83 	.word	0x431bde83
 8000818:	20001db0 	.word	0x20001db0
 800081c:	40000800 	.word	0x40000800

08000820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000824:	e7fe      	b.n	8000824 <NMI_Handler+0x4>

08000826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800082a:	e7fe      	b.n	800082a <HardFault_Handler+0x4>

0800082c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <MemManage_Handler+0x4>

08000832 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000836:	e7fe      	b.n	8000836 <BusFault_Handler+0x4>

08000838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800083c:	e7fe      	b.n	800083c <UsageFault_Handler+0x4>

0800083e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
	...

0800084c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000850:	4802      	ldr	r0, [pc, #8]	; (800085c <TIM4_IRQHandler+0x10>)
 8000852:	f001 ff53 	bl	80026fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20001db0 	.word	0x20001db0

08000860 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	e00a      	b.n	8000888 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000872:	f3af 8000 	nop.w
 8000876:	4601      	mov	r1, r0
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	1c5a      	adds	r2, r3, #1
 800087c:	60ba      	str	r2, [r7, #8]
 800087e:	b2ca      	uxtb	r2, r1
 8000880:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	3301      	adds	r3, #1
 8000886:	617b      	str	r3, [r7, #20]
 8000888:	697a      	ldr	r2, [r7, #20]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	429a      	cmp	r2, r3
 800088e:	dbf0      	blt.n	8000872 <_read+0x12>
	}

return len;
 8000890:	687b      	ldr	r3, [r7, #4]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <_close>:
	}
	return len;
}

int _close(int file)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
	return -1;
 80008a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr

080008b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008c0:	605a      	str	r2, [r3, #4]
	return 0;
 80008c2:	2300      	movs	r3, #0
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bc80      	pop	{r7}
 80008cc:	4770      	bx	lr

080008ce <_isatty>:

int _isatty(int file)
{
 80008ce:	b480      	push	{r7}
 80008d0:	b083      	sub	sp, #12
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
	return 1;
 80008d6:	2301      	movs	r3, #1
}
 80008d8:	4618      	mov	r0, r3
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr

080008e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008e2:	b480      	push	{r7}
 80008e4:	b085      	sub	sp, #20
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	60f8      	str	r0, [r7, #12]
 80008ea:	60b9      	str	r1, [r7, #8]
 80008ec:	607a      	str	r2, [r7, #4]
	return 0;
 80008ee:	2300      	movs	r3, #0
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
	...

080008fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000904:	4a14      	ldr	r2, [pc, #80]	; (8000958 <_sbrk+0x5c>)
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <_sbrk+0x60>)
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000910:	4b13      	ldr	r3, [pc, #76]	; (8000960 <_sbrk+0x64>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d102      	bne.n	800091e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <_sbrk+0x64>)
 800091a:	4a12      	ldr	r2, [pc, #72]	; (8000964 <_sbrk+0x68>)
 800091c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <_sbrk+0x64>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4413      	add	r3, r2
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	429a      	cmp	r2, r3
 800092a:	d207      	bcs.n	800093c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800092c:	f005 f936 	bl	8005b9c <__errno>
 8000930:	4602      	mov	r2, r0
 8000932:	230c      	movs	r3, #12
 8000934:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000936:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800093a:	e009      	b.n	8000950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800093c:	4b08      	ldr	r3, [pc, #32]	; (8000960 <_sbrk+0x64>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000942:	4b07      	ldr	r3, [pc, #28]	; (8000960 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	4a05      	ldr	r2, [pc, #20]	; (8000960 <_sbrk+0x64>)
 800094c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800094e:	68fb      	ldr	r3, [r7, #12]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20005000 	.word	0x20005000
 800095c:	00000400 	.word	0x00000400
 8000960:	20000094 	.word	0x20000094
 8000964:	20001e40 	.word	0x20001e40

08000968 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr

08000974 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000974:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000976:	e003      	b.n	8000980 <LoopCopyDataInit>

08000978 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000978:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800097a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800097c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800097e:	3104      	adds	r1, #4

08000980 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000980:	480a      	ldr	r0, [pc, #40]	; (80009ac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000982:	4b0b      	ldr	r3, [pc, #44]	; (80009b0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000984:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000986:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000988:	d3f6      	bcc.n	8000978 <CopyDataInit>
  ldr r2, =_sbss
 800098a:	4a0a      	ldr	r2, [pc, #40]	; (80009b4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800098c:	e002      	b.n	8000994 <LoopFillZerobss>

0800098e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800098e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000990:	f842 3b04 	str.w	r3, [r2], #4

08000994 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000994:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000996:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000998:	d3f9      	bcc.n	800098e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800099a:	f7ff ffe5 	bl	8000968 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800099e:	f005 f903 	bl	8005ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009a2:	f7ff fc17 	bl	80001d4 <main>
  bx lr
 80009a6:	4770      	bx	lr
  ldr r3, =_sidata
 80009a8:	08006b7c 	.word	0x08006b7c
  ldr r0, =_sdata
 80009ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80009b0:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80009b4:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80009b8:	20001e40 	.word	0x20001e40

080009bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009bc:	e7fe      	b.n	80009bc <ADC1_2_IRQHandler>
	...

080009c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009c4:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <HAL_Init+0x28>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a07      	ldr	r2, [pc, #28]	; (80009e8 <HAL_Init+0x28>)
 80009ca:	f043 0310 	orr.w	r3, r3, #16
 80009ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d0:	2003      	movs	r0, #3
 80009d2:	f000 fda9 	bl	8001528 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009d6:	2000      	movs	r0, #0
 80009d8:	f7ff feca 	bl	8000770 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009dc:	f7ff fe08 	bl	80005f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009e0:	2300      	movs	r3, #0
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40022000 	.word	0x40022000

080009ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f0:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <HAL_IncTick+0x1c>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	461a      	mov	r2, r3
 80009f6:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <HAL_IncTick+0x20>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4413      	add	r3, r2
 80009fc:	4a03      	ldr	r2, [pc, #12]	; (8000a0c <HAL_IncTick+0x20>)
 80009fe:	6013      	str	r3, [r2, #0]
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr
 8000a08:	20000008 	.word	0x20000008
 8000a0c:	20001df8 	.word	0x20001df8

08000a10 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  return uwTick;
 8000a14:	4b02      	ldr	r3, [pc, #8]	; (8000a20 <HAL_GetTick+0x10>)
 8000a16:	681b      	ldr	r3, [r3, #0]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	20001df8 	.word	0x20001df8

08000a24 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000a30:	2300      	movs	r3, #0
 8000a32:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d101      	bne.n	8000a46 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e0be      	b.n	8000bc4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d109      	bne.n	8000a68 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2200      	movs	r2, #0
 8000a58:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff fdfc 	bl	8000660 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f000 fbdd 	bl	8001228 <ADC_ConversionStop_Disable>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a76:	f003 0310 	and.w	r3, r3, #16
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	f040 8099 	bne.w	8000bb2 <HAL_ADC_Init+0x18e>
 8000a80:	7dfb      	ldrb	r3, [r7, #23]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	f040 8095 	bne.w	8000bb2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a90:	f023 0302 	bic.w	r3, r3, #2
 8000a94:	f043 0202 	orr.w	r2, r3, #2
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aa4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	7b1b      	ldrb	r3, [r3, #12]
 8000aaa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000aac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000abc:	d003      	beq.n	8000ac6 <HAL_ADC_Init+0xa2>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d102      	bne.n	8000acc <HAL_ADC_Init+0xa8>
 8000ac6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aca:	e000      	b.n	8000ace <HAL_ADC_Init+0xaa>
 8000acc:	2300      	movs	r3, #0
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	7d1b      	ldrb	r3, [r3, #20]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d119      	bne.n	8000b10 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	7b1b      	ldrb	r3, [r3, #12]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d109      	bne.n	8000af8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	3b01      	subs	r3, #1
 8000aea:	035a      	lsls	r2, r3, #13
 8000aec:	693b      	ldr	r3, [r7, #16]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000af4:	613b      	str	r3, [r7, #16]
 8000af6:	e00b      	b.n	8000b10 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000afc:	f043 0220 	orr.w	r2, r3, #32
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b08:	f043 0201 	orr.w	r2, r3, #1
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	430a      	orrs	r2, r1
 8000b22:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	689a      	ldr	r2, [r3, #8]
 8000b2a:	4b28      	ldr	r3, [pc, #160]	; (8000bcc <HAL_ADC_Init+0x1a8>)
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	6812      	ldr	r2, [r2, #0]
 8000b32:	68b9      	ldr	r1, [r7, #8]
 8000b34:	430b      	orrs	r3, r1
 8000b36:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b40:	d003      	beq.n	8000b4a <HAL_ADC_Init+0x126>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d104      	bne.n	8000b54 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	691b      	ldr	r3, [r3, #16]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	051b      	lsls	r3, r3, #20
 8000b52:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b5a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	430a      	orrs	r2, r1
 8000b66:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	689a      	ldr	r2, [r3, #8]
 8000b6e:	4b18      	ldr	r3, [pc, #96]	; (8000bd0 <HAL_ADC_Init+0x1ac>)
 8000b70:	4013      	ands	r3, r2
 8000b72:	68ba      	ldr	r2, [r7, #8]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d10b      	bne.n	8000b90 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b82:	f023 0303 	bic.w	r3, r3, #3
 8000b86:	f043 0201 	orr.w	r2, r3, #1
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b8e:	e018      	b.n	8000bc2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b94:	f023 0312 	bic.w	r3, r3, #18
 8000b98:	f043 0210 	orr.w	r2, r3, #16
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba4:	f043 0201 	orr.w	r2, r3, #1
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000bac:	2301      	movs	r3, #1
 8000bae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000bb0:	e007      	b.n	8000bc2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb6:	f043 0210 	orr.w	r2, r3, #16
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3718      	adds	r7, #24
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	ffe1f7fd 	.word	0xffe1f7fd
 8000bd0:	ff1f0efe 	.word	0xff1f0efe

08000bd4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d101      	bne.n	8000bee <HAL_ADC_Start+0x1a>
 8000bea:	2302      	movs	r3, #2
 8000bec:	e098      	b.n	8000d20 <HAL_ADC_Start+0x14c>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f000 fac4 	bl	8001184 <ADC_Enable>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f040 8087 	bne.w	8000d16 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c10:	f023 0301 	bic.w	r3, r3, #1
 8000c14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a41      	ldr	r2, [pc, #260]	; (8000d28 <HAL_ADC_Start+0x154>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d105      	bne.n	8000c32 <HAL_ADC_Start+0x5e>
 8000c26:	4b41      	ldr	r3, [pc, #260]	; (8000d2c <HAL_ADC_Start+0x158>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d115      	bne.n	8000c5e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d026      	beq.n	8000c9a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c54:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c5c:	e01d      	b.n	8000c9a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c62:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a2f      	ldr	r2, [pc, #188]	; (8000d2c <HAL_ADC_Start+0x158>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d004      	beq.n	8000c7e <HAL_ADC_Start+0xaa>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2b      	ldr	r2, [pc, #172]	; (8000d28 <HAL_ADC_Start+0x154>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d10d      	bne.n	8000c9a <HAL_ADC_Start+0xc6>
 8000c7e:	4b2b      	ldr	r3, [pc, #172]	; (8000d2c <HAL_ADC_Start+0x158>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d007      	beq.n	8000c9a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d006      	beq.n	8000cb4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000caa:	f023 0206 	bic.w	r2, r3, #6
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cb2:	e002      	b.n	8000cba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f06f 0202 	mvn.w	r2, #2
 8000cca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000cd6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000cda:	d113      	bne.n	8000d04 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ce0:	4a11      	ldr	r2, [pc, #68]	; (8000d28 <HAL_ADC_Start+0x154>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d105      	bne.n	8000cf2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_ADC_Start+0x158>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d108      	bne.n	8000d04 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	689a      	ldr	r2, [r3, #8]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	e00c      	b.n	8000d1e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	689a      	ldr	r2, [r3, #8]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	e003      	b.n	8000d1e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40012800 	.word	0x40012800
 8000d2c:	40012400 	.word	0x40012400

08000d30 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d101      	bne.n	8000d4a <HAL_ADC_Stop+0x1a>
 8000d46:	2302      	movs	r3, #2
 8000d48:	e01a      	b.n	8000d80 <HAL_ADC_Stop+0x50>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 fa68 	bl	8001228 <ADC_ConversionStop_Disable>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d109      	bne.n	8000d76 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d6a:	f023 0301 	bic.w	r3, r3, #1
 8000d6e:	f043 0201 	orr.w	r2, r3, #1
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b087      	sub	sp, #28
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000d96:	2300      	movs	r3, #0
 8000d98:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000d9e:	f7ff fe37 	bl	8000a10 <HAL_GetTick>
 8000da2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d00b      	beq.n	8000dca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000db6:	f043 0220 	orr.w	r2, r3, #32
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e0c8      	b.n	8000f5c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d12a      	bne.n	8000e2e <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dde:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d123      	bne.n	8000e2e <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000de6:	e01a      	b.n	8000e1e <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dee:	d016      	beq.n	8000e1e <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d007      	beq.n	8000e06 <HAL_ADC_PollForConversion+0x7e>
 8000df6:	f7ff fe0b 	bl	8000a10 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	683a      	ldr	r2, [r7, #0]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d20b      	bcs.n	8000e1e <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e0a:	f043 0204 	orr.w	r2, r3, #4
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2200      	movs	r2, #0
 8000e16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e09e      	b.n	8000f5c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d0dd      	beq.n	8000de8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000e2c:	e06c      	b.n	8000f08 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000e2e:	4b4d      	ldr	r3, [pc, #308]	; (8000f64 <HAL_ADC_PollForConversion+0x1dc>)
 8000e30:	681c      	ldr	r4, [r3, #0]
 8000e32:	2002      	movs	r0, #2
 8000e34:	f001 fa0a 	bl	800224c <HAL_RCCEx_GetPeriphCLKFreq>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	6919      	ldr	r1, [r3, #16]
 8000e44:	4b48      	ldr	r3, [pc, #288]	; (8000f68 <HAL_ADC_PollForConversion+0x1e0>)
 8000e46:	400b      	ands	r3, r1
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d118      	bne.n	8000e7e <HAL_ADC_PollForConversion+0xf6>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	68d9      	ldr	r1, [r3, #12]
 8000e52:	4b46      	ldr	r3, [pc, #280]	; (8000f6c <HAL_ADC_PollForConversion+0x1e4>)
 8000e54:	400b      	ands	r3, r1
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d111      	bne.n	8000e7e <HAL_ADC_PollForConversion+0xf6>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	6919      	ldr	r1, [r3, #16]
 8000e60:	4b43      	ldr	r3, [pc, #268]	; (8000f70 <HAL_ADC_PollForConversion+0x1e8>)
 8000e62:	400b      	ands	r3, r1
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d108      	bne.n	8000e7a <HAL_ADC_PollForConversion+0xf2>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	68d9      	ldr	r1, [r3, #12]
 8000e6e:	4b41      	ldr	r3, [pc, #260]	; (8000f74 <HAL_ADC_PollForConversion+0x1ec>)
 8000e70:	400b      	ands	r3, r1
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d101      	bne.n	8000e7a <HAL_ADC_PollForConversion+0xf2>
 8000e76:	2314      	movs	r3, #20
 8000e78:	e020      	b.n	8000ebc <HAL_ADC_PollForConversion+0x134>
 8000e7a:	2329      	movs	r3, #41	; 0x29
 8000e7c:	e01e      	b.n	8000ebc <HAL_ADC_PollForConversion+0x134>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	6919      	ldr	r1, [r3, #16]
 8000e84:	4b3a      	ldr	r3, [pc, #232]	; (8000f70 <HAL_ADC_PollForConversion+0x1e8>)
 8000e86:	400b      	ands	r3, r1
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d106      	bne.n	8000e9a <HAL_ADC_PollForConversion+0x112>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	68d9      	ldr	r1, [r3, #12]
 8000e92:	4b38      	ldr	r3, [pc, #224]	; (8000f74 <HAL_ADC_PollForConversion+0x1ec>)
 8000e94:	400b      	ands	r3, r1
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d00d      	beq.n	8000eb6 <HAL_ADC_PollForConversion+0x12e>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	6919      	ldr	r1, [r3, #16]
 8000ea0:	4b35      	ldr	r3, [pc, #212]	; (8000f78 <HAL_ADC_PollForConversion+0x1f0>)
 8000ea2:	400b      	ands	r3, r1
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d108      	bne.n	8000eba <HAL_ADC_PollForConversion+0x132>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	68d9      	ldr	r1, [r3, #12]
 8000eae:	4b32      	ldr	r3, [pc, #200]	; (8000f78 <HAL_ADC_PollForConversion+0x1f0>)
 8000eb0:	400b      	ands	r3, r1
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <HAL_ADC_PollForConversion+0x132>
 8000eb6:	2354      	movs	r3, #84	; 0x54
 8000eb8:	e000      	b.n	8000ebc <HAL_ADC_PollForConversion+0x134>
 8000eba:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000ebc:	fb02 f303 	mul.w	r3, r2, r3
 8000ec0:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ec2:	e01d      	b.n	8000f00 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000eca:	d016      	beq.n	8000efa <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d007      	beq.n	8000ee2 <HAL_ADC_PollForConversion+0x15a>
 8000ed2:	f7ff fd9d 	bl	8000a10 <HAL_GetTick>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d20b      	bcs.n	8000efa <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee6:	f043 0204 	orr.w	r2, r3, #4
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e030      	b.n	8000f5c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	3301      	adds	r3, #1
 8000efe:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d8dd      	bhi.n	8000ec4 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f06f 0212 	mvn.w	r2, #18
 8000f10:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f28:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f2c:	d115      	bne.n	8000f5a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d111      	bne.n	8000f5a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d105      	bne.n	8000f5a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f52:	f043 0201 	orr.w	r2, r3, #1
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	371c      	adds	r7, #28
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd90      	pop	{r4, r7, pc}
 8000f64:	20000000 	.word	0x20000000
 8000f68:	24924924 	.word	0x24924924
 8000f6c:	00924924 	.word	0x00924924
 8000f70:	12492492 	.word	0x12492492
 8000f74:	00492492 	.word	0x00492492
 8000f78:	00249249 	.word	0x00249249

08000f7c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bc80      	pop	{r7}
 8000f92:	4770      	bx	lr

08000f94 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d101      	bne.n	8000fb4 <HAL_ADC_ConfigChannel+0x20>
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	e0dc      	b.n	800116e <HAL_ADC_ConfigChannel+0x1da>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b06      	cmp	r3, #6
 8000fc2:	d81c      	bhi.n	8000ffe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	4413      	add	r3, r2
 8000fd4:	3b05      	subs	r3, #5
 8000fd6:	221f      	movs	r2, #31
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	4019      	ands	r1, r3
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685a      	ldr	r2, [r3, #4]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	3b05      	subs	r3, #5
 8000ff0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	635a      	str	r2, [r3, #52]	; 0x34
 8000ffc:	e03c      	b.n	8001078 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b0c      	cmp	r3, #12
 8001004:	d81c      	bhi.n	8001040 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685a      	ldr	r2, [r3, #4]
 8001010:	4613      	mov	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	3b23      	subs	r3, #35	; 0x23
 8001018:	221f      	movs	r2, #31
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	43db      	mvns	r3, r3
 8001020:	4019      	ands	r1, r3
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	6818      	ldr	r0, [r3, #0]
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	4613      	mov	r3, r2
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	4413      	add	r3, r2
 8001030:	3b23      	subs	r3, #35	; 0x23
 8001032:	fa00 f203 	lsl.w	r2, r0, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	430a      	orrs	r2, r1
 800103c:	631a      	str	r2, [r3, #48]	; 0x30
 800103e:	e01b      	b.n	8001078 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	3b41      	subs	r3, #65	; 0x41
 8001052:	221f      	movs	r2, #31
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	4019      	ands	r1, r3
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	6818      	ldr	r0, [r3, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	4613      	mov	r3, r2
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	4413      	add	r3, r2
 800106a:	3b41      	subs	r3, #65	; 0x41
 800106c:	fa00 f203 	lsl.w	r2, r0, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	430a      	orrs	r2, r1
 8001076:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b09      	cmp	r3, #9
 800107e:	d91c      	bls.n	80010ba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	68d9      	ldr	r1, [r3, #12]
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4613      	mov	r3, r2
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	4413      	add	r3, r2
 8001090:	3b1e      	subs	r3, #30
 8001092:	2207      	movs	r2, #7
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	4019      	ands	r1, r3
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	6898      	ldr	r0, [r3, #8]
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4613      	mov	r3, r2
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	4413      	add	r3, r2
 80010aa:	3b1e      	subs	r3, #30
 80010ac:	fa00 f203 	lsl.w	r2, r0, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	430a      	orrs	r2, r1
 80010b6:	60da      	str	r2, [r3, #12]
 80010b8:	e019      	b.n	80010ee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6919      	ldr	r1, [r3, #16]
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4613      	mov	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	4413      	add	r3, r2
 80010ca:	2207      	movs	r2, #7
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	4019      	ands	r1, r3
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	6898      	ldr	r0, [r3, #8]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4613      	mov	r3, r2
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	4413      	add	r3, r2
 80010e2:	fa00 f203 	lsl.w	r2, r0, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	430a      	orrs	r2, r1
 80010ec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b10      	cmp	r3, #16
 80010f4:	d003      	beq.n	80010fe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010fa:	2b11      	cmp	r3, #17
 80010fc:	d132      	bne.n	8001164 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a1d      	ldr	r2, [pc, #116]	; (8001178 <HAL_ADC_ConfigChannel+0x1e4>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d125      	bne.n	8001154 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d126      	bne.n	8001164 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001124:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2b10      	cmp	r3, #16
 800112c:	d11a      	bne.n	8001164 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800112e:	4b13      	ldr	r3, [pc, #76]	; (800117c <HAL_ADC_ConfigChannel+0x1e8>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a13      	ldr	r2, [pc, #76]	; (8001180 <HAL_ADC_ConfigChannel+0x1ec>)
 8001134:	fba2 2303 	umull	r2, r3, r2, r3
 8001138:	0c9a      	lsrs	r2, r3, #18
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001144:	e002      	b.n	800114c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	3b01      	subs	r3, #1
 800114a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f9      	bne.n	8001146 <HAL_ADC_ConfigChannel+0x1b2>
 8001152:	e007      	b.n	8001164 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001158:	f043 0220 	orr.w	r2, r3, #32
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800116c:	7bfb      	ldrb	r3, [r7, #15]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	40012400 	.word	0x40012400
 800117c:	20000000 	.word	0x20000000
 8001180:	431bde83 	.word	0x431bde83

08001184 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800118c:	2300      	movs	r3, #0
 800118e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d039      	beq.n	8001216 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	689a      	ldr	r2, [r3, #8]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f042 0201 	orr.w	r2, r2, #1
 80011b0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <ADC_Enable+0x9c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a1b      	ldr	r2, [pc, #108]	; (8001224 <ADC_Enable+0xa0>)
 80011b8:	fba2 2303 	umull	r2, r3, r2, r3
 80011bc:	0c9b      	lsrs	r3, r3, #18
 80011be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80011c0:	e002      	b.n	80011c8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3b01      	subs	r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d1f9      	bne.n	80011c2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011ce:	f7ff fc1f 	bl	8000a10 <HAL_GetTick>
 80011d2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011d4:	e018      	b.n	8001208 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80011d6:	f7ff fc1b 	bl	8000a10 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d911      	bls.n	8001208 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011e8:	f043 0210 	orr.w	r2, r3, #16
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f4:	f043 0201 	orr.w	r2, r3, #1
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e007      	b.n	8001218 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b01      	cmp	r3, #1
 8001214:	d1df      	bne.n	80011d6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001216:	2300      	movs	r3, #0
}
 8001218:	4618      	mov	r0, r3
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000000 	.word	0x20000000
 8001224:	431bde83 	.word	0x431bde83

08001228 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b01      	cmp	r3, #1
 8001240:	d127      	bne.n	8001292 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	689a      	ldr	r2, [r3, #8]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f022 0201 	bic.w	r2, r2, #1
 8001250:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001252:	f7ff fbdd 	bl	8000a10 <HAL_GetTick>
 8001256:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001258:	e014      	b.n	8001284 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800125a:	f7ff fbd9 	bl	8000a10 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d90d      	bls.n	8001284 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800126c:	f043 0210 	orr.w	r2, r3, #16
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001278:	f043 0201 	orr.w	r2, r3, #1
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e007      	b.n	8001294 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b01      	cmp	r3, #1
 8001290:	d0e3      	beq.n	800125a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
}
 8001294:	4618      	mov	r0, r3
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d101      	bne.n	80012ba <HAL_ADCEx_Calibration_Start+0x1e>
 80012b6:	2302      	movs	r3, #2
 80012b8:	e086      	b.n	80013c8 <HAL_ADCEx_Calibration_Start+0x12c>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2201      	movs	r2, #1
 80012be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ffb0 	bl	8001228 <ADC_ConversionStop_Disable>
 80012c8:	4603      	mov	r3, r0
 80012ca:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d175      	bne.n	80013be <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012da:	f023 0302 	bic.w	r3, r3, #2
 80012de:	f043 0202 	orr.w	r2, r3, #2
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80012e6:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <HAL_ADCEx_Calibration_Start+0x134>)
 80012e8:	681c      	ldr	r4, [r3, #0]
 80012ea:	2002      	movs	r0, #2
 80012ec:	f000 ffae 	bl	800224c <HAL_RCCEx_GetPeriphCLKFreq>
 80012f0:	4603      	mov	r3, r0
 80012f2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80012f6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80012f8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80012fa:	e002      	b.n	8001302 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	3b01      	subs	r3, #1
 8001300:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d1f9      	bne.n	80012fc <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff ff3b 	bl	8001184 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f042 0208 	orr.w	r2, r2, #8
 800131c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800131e:	f7ff fb77 	bl	8000a10 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001324:	e014      	b.n	8001350 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001326:	f7ff fb73 	bl	8000a10 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b0a      	cmp	r3, #10
 8001332:	d90d      	bls.n	8001350 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001338:	f023 0312 	bic.w	r3, r3, #18
 800133c:	f043 0210 	orr.w	r2, r3, #16
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e03b      	b.n	80013c8 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 0308 	and.w	r3, r3, #8
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1e3      	bne.n	8001326 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	689a      	ldr	r2, [r3, #8]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f042 0204 	orr.w	r2, r2, #4
 800136c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800136e:	f7ff fb4f 	bl	8000a10 <HAL_GetTick>
 8001372:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001374:	e014      	b.n	80013a0 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001376:	f7ff fb4b 	bl	8000a10 <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b0a      	cmp	r3, #10
 8001382:	d90d      	bls.n	80013a0 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001388:	f023 0312 	bic.w	r3, r3, #18
 800138c:	f043 0210 	orr.w	r2, r3, #16
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2200      	movs	r2, #0
 8001398:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e013      	b.n	80013c8 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1e3      	bne.n	8001376 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b2:	f023 0303 	bic.w	r3, r3, #3
 80013b6:	f043 0201 	orr.w	r2, r3, #1
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80013c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	371c      	adds	r7, #28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd90      	pop	{r4, r7, pc}
 80013d0:	20000000 	.word	0x20000000

080013d4 <__NVIC_SetPriorityGrouping>:
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f003 0307 	and.w	r3, r3, #7
 80013e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <__NVIC_SetPriorityGrouping+0x44>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ea:	68ba      	ldr	r2, [r7, #8]
 80013ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013f0:	4013      	ands	r3, r2
 80013f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001406:	4a04      	ldr	r2, [pc, #16]	; (8001418 <__NVIC_SetPriorityGrouping+0x44>)
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	60d3      	str	r3, [r2, #12]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <__NVIC_GetPriorityGrouping>:
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <__NVIC_GetPriorityGrouping+0x18>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	0a1b      	lsrs	r3, r3, #8
 8001426:	f003 0307 	and.w	r3, r3, #7
}
 800142a:	4618      	mov	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <__NVIC_EnableIRQ>:
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001446:	2b00      	cmp	r3, #0
 8001448:	db0b      	blt.n	8001462 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	f003 021f 	and.w	r2, r3, #31
 8001450:	4906      	ldr	r1, [pc, #24]	; (800146c <__NVIC_EnableIRQ+0x34>)
 8001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001456:	095b      	lsrs	r3, r3, #5
 8001458:	2001      	movs	r0, #1
 800145a:	fa00 f202 	lsl.w	r2, r0, r2
 800145e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	e000e100 	.word	0xe000e100

08001470 <__NVIC_SetPriority>:
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	6039      	str	r1, [r7, #0]
 800147a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001480:	2b00      	cmp	r3, #0
 8001482:	db0a      	blt.n	800149a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	b2da      	uxtb	r2, r3
 8001488:	490c      	ldr	r1, [pc, #48]	; (80014bc <__NVIC_SetPriority+0x4c>)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	0112      	lsls	r2, r2, #4
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	440b      	add	r3, r1
 8001494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001498:	e00a      	b.n	80014b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	b2da      	uxtb	r2, r3
 800149e:	4908      	ldr	r1, [pc, #32]	; (80014c0 <__NVIC_SetPriority+0x50>)
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	f003 030f 	and.w	r3, r3, #15
 80014a6:	3b04      	subs	r3, #4
 80014a8:	0112      	lsls	r2, r2, #4
 80014aa:	b2d2      	uxtb	r2, r2
 80014ac:	440b      	add	r3, r1
 80014ae:	761a      	strb	r2, [r3, #24]
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	e000e100 	.word	0xe000e100
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <NVIC_EncodePriority>:
{
 80014c4:	b480      	push	{r7}
 80014c6:	b089      	sub	sp, #36	; 0x24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	f1c3 0307 	rsb	r3, r3, #7
 80014de:	2b04      	cmp	r3, #4
 80014e0:	bf28      	it	cs
 80014e2:	2304      	movcs	r3, #4
 80014e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	3304      	adds	r3, #4
 80014ea:	2b06      	cmp	r3, #6
 80014ec:	d902      	bls.n	80014f4 <NVIC_EncodePriority+0x30>
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3b03      	subs	r3, #3
 80014f2:	e000      	b.n	80014f6 <NVIC_EncodePriority+0x32>
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	43da      	mvns	r2, r3
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	401a      	ands	r2, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800150c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	fa01 f303 	lsl.w	r3, r1, r3
 8001516:	43d9      	mvns	r1, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800151c:	4313      	orrs	r3, r2
}
 800151e:	4618      	mov	r0, r3
 8001520:	3724      	adds	r7, #36	; 0x24
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr

08001528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff ff4f 	bl	80013d4 <__NVIC_SetPriorityGrouping>
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800153e:	b580      	push	{r7, lr}
 8001540:	b086      	sub	sp, #24
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
 800154a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001550:	f7ff ff64 	bl	800141c <__NVIC_GetPriorityGrouping>
 8001554:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	68b9      	ldr	r1, [r7, #8]
 800155a:	6978      	ldr	r0, [r7, #20]
 800155c:	f7ff ffb2 	bl	80014c4 <NVIC_EncodePriority>
 8001560:	4602      	mov	r2, r0
 8001562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001566:	4611      	mov	r1, r2
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff81 	bl	8001470 <__NVIC_SetPriority>
}
 800156e:	bf00      	nop
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ff57 	bl	8001438 <__NVIC_EnableIRQ>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001594:	b480      	push	{r7}
 8001596:	b08b      	sub	sp, #44	; 0x2c
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800159e:	2300      	movs	r3, #0
 80015a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015a2:	2300      	movs	r3, #0
 80015a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a6:	e127      	b.n	80017f8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015a8:	2201      	movs	r2, #1
 80015aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	69fa      	ldr	r2, [r7, #28]
 80015b8:	4013      	ands	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	f040 8116 	bne.w	80017f2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b12      	cmp	r3, #18
 80015cc:	d034      	beq.n	8001638 <HAL_GPIO_Init+0xa4>
 80015ce:	2b12      	cmp	r3, #18
 80015d0:	d80d      	bhi.n	80015ee <HAL_GPIO_Init+0x5a>
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d02b      	beq.n	800162e <HAL_GPIO_Init+0x9a>
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d804      	bhi.n	80015e4 <HAL_GPIO_Init+0x50>
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d031      	beq.n	8001642 <HAL_GPIO_Init+0xae>
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d01c      	beq.n	800161c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015e2:	e048      	b.n	8001676 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d043      	beq.n	8001670 <HAL_GPIO_Init+0xdc>
 80015e8:	2b11      	cmp	r3, #17
 80015ea:	d01b      	beq.n	8001624 <HAL_GPIO_Init+0x90>
          break;
 80015ec:	e043      	b.n	8001676 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80015ee:	4a89      	ldr	r2, [pc, #548]	; (8001814 <HAL_GPIO_Init+0x280>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d026      	beq.n	8001642 <HAL_GPIO_Init+0xae>
 80015f4:	4a87      	ldr	r2, [pc, #540]	; (8001814 <HAL_GPIO_Init+0x280>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d806      	bhi.n	8001608 <HAL_GPIO_Init+0x74>
 80015fa:	4a87      	ldr	r2, [pc, #540]	; (8001818 <HAL_GPIO_Init+0x284>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d020      	beq.n	8001642 <HAL_GPIO_Init+0xae>
 8001600:	4a86      	ldr	r2, [pc, #536]	; (800181c <HAL_GPIO_Init+0x288>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d01d      	beq.n	8001642 <HAL_GPIO_Init+0xae>
          break;
 8001606:	e036      	b.n	8001676 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001608:	4a85      	ldr	r2, [pc, #532]	; (8001820 <HAL_GPIO_Init+0x28c>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d019      	beq.n	8001642 <HAL_GPIO_Init+0xae>
 800160e:	4a85      	ldr	r2, [pc, #532]	; (8001824 <HAL_GPIO_Init+0x290>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d016      	beq.n	8001642 <HAL_GPIO_Init+0xae>
 8001614:	4a84      	ldr	r2, [pc, #528]	; (8001828 <HAL_GPIO_Init+0x294>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_GPIO_Init+0xae>
          break;
 800161a:	e02c      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e028      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	3304      	adds	r3, #4
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e023      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	3308      	adds	r3, #8
 8001634:	623b      	str	r3, [r7, #32]
          break;
 8001636:	e01e      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	330c      	adds	r3, #12
 800163e:	623b      	str	r3, [r7, #32]
          break;
 8001640:	e019      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800164a:	2304      	movs	r3, #4
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e012      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001658:	2308      	movs	r3, #8
 800165a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	611a      	str	r2, [r3, #16]
          break;
 8001662:	e008      	b.n	8001676 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001664:	2308      	movs	r3, #8
 8001666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	615a      	str	r2, [r3, #20]
          break;
 800166e:	e002      	b.n	8001676 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
          break;
 8001674:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	2bff      	cmp	r3, #255	; 0xff
 800167a:	d801      	bhi.n	8001680 <HAL_GPIO_Init+0xec>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	e001      	b.n	8001684 <HAL_GPIO_Init+0xf0>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3304      	adds	r3, #4
 8001684:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	2bff      	cmp	r3, #255	; 0xff
 800168a:	d802      	bhi.n	8001692 <HAL_GPIO_Init+0xfe>
 800168c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	e002      	b.n	8001698 <HAL_GPIO_Init+0x104>
 8001692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001694:	3b08      	subs	r3, #8
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	210f      	movs	r1, #15
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	fa01 f303 	lsl.w	r3, r1, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	401a      	ands	r2, r3
 80016aa:	6a39      	ldr	r1, [r7, #32]
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	431a      	orrs	r2, r3
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f000 8096 	beq.w	80017f2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016c6:	4b59      	ldr	r3, [pc, #356]	; (800182c <HAL_GPIO_Init+0x298>)
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	4a58      	ldr	r2, [pc, #352]	; (800182c <HAL_GPIO_Init+0x298>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6193      	str	r3, [r2, #24]
 80016d2:	4b56      	ldr	r3, [pc, #344]	; (800182c <HAL_GPIO_Init+0x298>)
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016de:	4a54      	ldr	r2, [pc, #336]	; (8001830 <HAL_GPIO_Init+0x29c>)
 80016e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e2:	089b      	lsrs	r3, r3, #2
 80016e4:	3302      	adds	r3, #2
 80016e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	220f      	movs	r2, #15
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	4013      	ands	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a4b      	ldr	r2, [pc, #300]	; (8001834 <HAL_GPIO_Init+0x2a0>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d013      	beq.n	8001732 <HAL_GPIO_Init+0x19e>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a4a      	ldr	r2, [pc, #296]	; (8001838 <HAL_GPIO_Init+0x2a4>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d00d      	beq.n	800172e <HAL_GPIO_Init+0x19a>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a49      	ldr	r2, [pc, #292]	; (800183c <HAL_GPIO_Init+0x2a8>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d007      	beq.n	800172a <HAL_GPIO_Init+0x196>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a48      	ldr	r2, [pc, #288]	; (8001840 <HAL_GPIO_Init+0x2ac>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d101      	bne.n	8001726 <HAL_GPIO_Init+0x192>
 8001722:	2303      	movs	r3, #3
 8001724:	e006      	b.n	8001734 <HAL_GPIO_Init+0x1a0>
 8001726:	2304      	movs	r3, #4
 8001728:	e004      	b.n	8001734 <HAL_GPIO_Init+0x1a0>
 800172a:	2302      	movs	r3, #2
 800172c:	e002      	b.n	8001734 <HAL_GPIO_Init+0x1a0>
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <HAL_GPIO_Init+0x1a0>
 8001732:	2300      	movs	r3, #0
 8001734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001736:	f002 0203 	and.w	r2, r2, #3
 800173a:	0092      	lsls	r2, r2, #2
 800173c:	4093      	lsls	r3, r2
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	4313      	orrs	r3, r2
 8001742:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001744:	493a      	ldr	r1, [pc, #232]	; (8001830 <HAL_GPIO_Init+0x29c>)
 8001746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	3302      	adds	r3, #2
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d006      	beq.n	800176c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800175e:	4b39      	ldr	r3, [pc, #228]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4938      	ldr	r1, [pc, #224]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	4313      	orrs	r3, r2
 8001768:	600b      	str	r3, [r1, #0]
 800176a:	e006      	b.n	800177a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800176c:	4b35      	ldr	r3, [pc, #212]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	43db      	mvns	r3, r3
 8001774:	4933      	ldr	r1, [pc, #204]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 8001776:	4013      	ands	r3, r2
 8001778:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d006      	beq.n	8001794 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001786:	4b2f      	ldr	r3, [pc, #188]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	492e      	ldr	r1, [pc, #184]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	4313      	orrs	r3, r2
 8001790:	604b      	str	r3, [r1, #4]
 8001792:	e006      	b.n	80017a2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001794:	4b2b      	ldr	r3, [pc, #172]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	43db      	mvns	r3, r3
 800179c:	4929      	ldr	r1, [pc, #164]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 800179e:	4013      	ands	r3, r2
 80017a0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d006      	beq.n	80017bc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017ae:	4b25      	ldr	r3, [pc, #148]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	4924      	ldr	r1, [pc, #144]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	608b      	str	r3, [r1, #8]
 80017ba:	e006      	b.n	80017ca <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017bc:	4b21      	ldr	r3, [pc, #132]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	43db      	mvns	r3, r3
 80017c4:	491f      	ldr	r1, [pc, #124]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017c6:	4013      	ands	r3, r2
 80017c8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d006      	beq.n	80017e4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017d6:	4b1b      	ldr	r3, [pc, #108]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	491a      	ldr	r1, [pc, #104]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	4313      	orrs	r3, r2
 80017e0:	60cb      	str	r3, [r1, #12]
 80017e2:	e006      	b.n	80017f2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017e4:	4b17      	ldr	r3, [pc, #92]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017e6:	68da      	ldr	r2, [r3, #12]
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	43db      	mvns	r3, r3
 80017ec:	4915      	ldr	r1, [pc, #84]	; (8001844 <HAL_GPIO_Init+0x2b0>)
 80017ee:	4013      	ands	r3, r2
 80017f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	3301      	adds	r3, #1
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	f47f aed0 	bne.w	80015a8 <HAL_GPIO_Init+0x14>
  }
}
 8001808:	bf00      	nop
 800180a:	372c      	adds	r7, #44	; 0x2c
 800180c:	46bd      	mov	sp, r7
 800180e:	bc80      	pop	{r7}
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	10210000 	.word	0x10210000
 8001818:	10110000 	.word	0x10110000
 800181c:	10120000 	.word	0x10120000
 8001820:	10310000 	.word	0x10310000
 8001824:	10320000 	.word	0x10320000
 8001828:	10220000 	.word	0x10220000
 800182c:	40021000 	.word	0x40021000
 8001830:	40010000 	.word	0x40010000
 8001834:	40010800 	.word	0x40010800
 8001838:	40010c00 	.word	0x40010c00
 800183c:	40011000 	.word	0x40011000
 8001840:	40011400 	.word	0x40011400
 8001844:	40010400 	.word	0x40010400

08001848 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e26c      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b00      	cmp	r3, #0
 8001864:	f000 8087 	beq.w	8001976 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001868:	4b92      	ldr	r3, [pc, #584]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 030c 	and.w	r3, r3, #12
 8001870:	2b04      	cmp	r3, #4
 8001872:	d00c      	beq.n	800188e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001874:	4b8f      	ldr	r3, [pc, #572]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 030c 	and.w	r3, r3, #12
 800187c:	2b08      	cmp	r3, #8
 800187e:	d112      	bne.n	80018a6 <HAL_RCC_OscConfig+0x5e>
 8001880:	4b8c      	ldr	r3, [pc, #560]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800188c:	d10b      	bne.n	80018a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188e:	4b89      	ldr	r3, [pc, #548]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d06c      	beq.n	8001974 <HAL_RCC_OscConfig+0x12c>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d168      	bne.n	8001974 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e246      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ae:	d106      	bne.n	80018be <HAL_RCC_OscConfig+0x76>
 80018b0:	4b80      	ldr	r3, [pc, #512]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a7f      	ldr	r2, [pc, #508]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ba:	6013      	str	r3, [r2, #0]
 80018bc:	e02e      	b.n	800191c <HAL_RCC_OscConfig+0xd4>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d10c      	bne.n	80018e0 <HAL_RCC_OscConfig+0x98>
 80018c6:	4b7b      	ldr	r3, [pc, #492]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a7a      	ldr	r2, [pc, #488]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	4b78      	ldr	r3, [pc, #480]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a77      	ldr	r2, [pc, #476]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	e01d      	b.n	800191c <HAL_RCC_OscConfig+0xd4>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018e8:	d10c      	bne.n	8001904 <HAL_RCC_OscConfig+0xbc>
 80018ea:	4b72      	ldr	r3, [pc, #456]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a71      	ldr	r2, [pc, #452]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b6f      	ldr	r3, [pc, #444]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a6e      	ldr	r2, [pc, #440]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	e00b      	b.n	800191c <HAL_RCC_OscConfig+0xd4>
 8001904:	4b6b      	ldr	r3, [pc, #428]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a6a      	ldr	r2, [pc, #424]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 800190a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	4b68      	ldr	r3, [pc, #416]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a67      	ldr	r2, [pc, #412]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800191a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d013      	beq.n	800194c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001924:	f7ff f874 	bl	8000a10 <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800192c:	f7ff f870 	bl	8000a10 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b64      	cmp	r3, #100	; 0x64
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e1fa      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193e:	4b5d      	ldr	r3, [pc, #372]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d0f0      	beq.n	800192c <HAL_RCC_OscConfig+0xe4>
 800194a:	e014      	b.n	8001976 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7ff f860 	bl	8000a10 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001954:	f7ff f85c 	bl	8000a10 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b64      	cmp	r3, #100	; 0x64
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e1e6      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001966:	4b53      	ldr	r3, [pc, #332]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x10c>
 8001972:	e000      	b.n	8001976 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d063      	beq.n	8001a4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001982:	4b4c      	ldr	r3, [pc, #304]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b00      	cmp	r3, #0
 800198c:	d00b      	beq.n	80019a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800198e:	4b49      	ldr	r3, [pc, #292]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 030c 	and.w	r3, r3, #12
 8001996:	2b08      	cmp	r3, #8
 8001998:	d11c      	bne.n	80019d4 <HAL_RCC_OscConfig+0x18c>
 800199a:	4b46      	ldr	r3, [pc, #280]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d116      	bne.n	80019d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019a6:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d005      	beq.n	80019be <HAL_RCC_OscConfig+0x176>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d001      	beq.n	80019be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e1ba      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019be:	4b3d      	ldr	r3, [pc, #244]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	4939      	ldr	r1, [pc, #228]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d2:	e03a      	b.n	8001a4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d020      	beq.n	8001a1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019dc:	4b36      	ldr	r3, [pc, #216]	; (8001ab8 <HAL_RCC_OscConfig+0x270>)
 80019de:	2201      	movs	r2, #1
 80019e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e2:	f7ff f815 	bl	8000a10 <HAL_GetTick>
 80019e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e8:	e008      	b.n	80019fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ea:	f7ff f811 	bl	8000a10 <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e19b      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019fc:	4b2d      	ldr	r3, [pc, #180]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0302 	and.w	r3, r3, #2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0f0      	beq.n	80019ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a08:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	4927      	ldr	r1, [pc, #156]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	600b      	str	r3, [r1, #0]
 8001a1c:	e015      	b.n	8001a4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a1e:	4b26      	ldr	r3, [pc, #152]	; (8001ab8 <HAL_RCC_OscConfig+0x270>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a24:	f7fe fff4 	bl	8000a10 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a2c:	f7fe fff0 	bl	8000a10 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e17a      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3e:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1f0      	bne.n	8001a2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d03a      	beq.n	8001acc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d019      	beq.n	8001a92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a5e:	4b17      	ldr	r3, [pc, #92]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a64:	f7fe ffd4 	bl	8000a10 <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6c:	f7fe ffd0 	bl	8000a10 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e15a      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <HAL_RCC_OscConfig+0x26c>)
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f000 fb0a 	bl	80020a4 <RCC_Delay>
 8001a90:	e01c      	b.n	8001acc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a92:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a98:	f7fe ffba 	bl	8000a10 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a9e:	e00f      	b.n	8001ac0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa0:	f7fe ffb6 	bl	8000a10 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d908      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e140      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
 8001ab2:	bf00      	nop
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	42420000 	.word	0x42420000
 8001abc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac0:	4b9e      	ldr	r3, [pc, #632]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1e9      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f000 80a6 	beq.w	8001c26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ade:	4b97      	ldr	r3, [pc, #604]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d10d      	bne.n	8001b06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	4b94      	ldr	r3, [pc, #592]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	4a93      	ldr	r2, [pc, #588]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af4:	61d3      	str	r3, [r2, #28]
 8001af6:	4b91      	ldr	r3, [pc, #580]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001af8:	69db      	ldr	r3, [r3, #28]
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afe:	60bb      	str	r3, [r7, #8]
 8001b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b02:	2301      	movs	r3, #1
 8001b04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b06:	4b8e      	ldr	r3, [pc, #568]	; (8001d40 <HAL_RCC_OscConfig+0x4f8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d118      	bne.n	8001b44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b12:	4b8b      	ldr	r3, [pc, #556]	; (8001d40 <HAL_RCC_OscConfig+0x4f8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a8a      	ldr	r2, [pc, #552]	; (8001d40 <HAL_RCC_OscConfig+0x4f8>)
 8001b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b1e:	f7fe ff77 	bl	8000a10 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b24:	e008      	b.n	8001b38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b26:	f7fe ff73 	bl	8000a10 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b64      	cmp	r3, #100	; 0x64
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e0fd      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b38:	4b81      	ldr	r3, [pc, #516]	; (8001d40 <HAL_RCC_OscConfig+0x4f8>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0f0      	beq.n	8001b26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d106      	bne.n	8001b5a <HAL_RCC_OscConfig+0x312>
 8001b4c:	4b7b      	ldr	r3, [pc, #492]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	4a7a      	ldr	r2, [pc, #488]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6213      	str	r3, [r2, #32]
 8001b58:	e02d      	b.n	8001bb6 <HAL_RCC_OscConfig+0x36e>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d10c      	bne.n	8001b7c <HAL_RCC_OscConfig+0x334>
 8001b62:	4b76      	ldr	r3, [pc, #472]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	4a75      	ldr	r2, [pc, #468]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b68:	f023 0301 	bic.w	r3, r3, #1
 8001b6c:	6213      	str	r3, [r2, #32]
 8001b6e:	4b73      	ldr	r3, [pc, #460]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	6a1b      	ldr	r3, [r3, #32]
 8001b72:	4a72      	ldr	r2, [pc, #456]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	f023 0304 	bic.w	r3, r3, #4
 8001b78:	6213      	str	r3, [r2, #32]
 8001b7a:	e01c      	b.n	8001bb6 <HAL_RCC_OscConfig+0x36e>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	2b05      	cmp	r3, #5
 8001b82:	d10c      	bne.n	8001b9e <HAL_RCC_OscConfig+0x356>
 8001b84:	4b6d      	ldr	r3, [pc, #436]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	4a6c      	ldr	r2, [pc, #432]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b8a:	f043 0304 	orr.w	r3, r3, #4
 8001b8e:	6213      	str	r3, [r2, #32]
 8001b90:	4b6a      	ldr	r3, [pc, #424]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	4a69      	ldr	r2, [pc, #420]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6213      	str	r3, [r2, #32]
 8001b9c:	e00b      	b.n	8001bb6 <HAL_RCC_OscConfig+0x36e>
 8001b9e:	4b67      	ldr	r3, [pc, #412]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a66      	ldr	r2, [pc, #408]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001ba4:	f023 0301 	bic.w	r3, r3, #1
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	4b64      	ldr	r3, [pc, #400]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	4a63      	ldr	r2, [pc, #396]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d015      	beq.n	8001bea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bbe:	f7fe ff27 	bl	8000a10 <HAL_GetTick>
 8001bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc4:	e00a      	b.n	8001bdc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc6:	f7fe ff23 	bl	8000a10 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e0ab      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bdc:	4b57      	ldr	r3, [pc, #348]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0ee      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x37e>
 8001be8:	e014      	b.n	8001c14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bea:	f7fe ff11 	bl	8000a10 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf0:	e00a      	b.n	8001c08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf2:	f7fe ff0d 	bl	8000a10 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e095      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c08:	4b4c      	ldr	r3, [pc, #304]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1ee      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c14:	7dfb      	ldrb	r3, [r7, #23]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d105      	bne.n	8001c26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c1a:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	4a47      	ldr	r2, [pc, #284]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 8081 	beq.w	8001d32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c30:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b08      	cmp	r3, #8
 8001c3a:	d061      	beq.n	8001d00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69db      	ldr	r3, [r3, #28]
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d146      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c44:	4b3f      	ldr	r3, [pc, #252]	; (8001d44 <HAL_RCC_OscConfig+0x4fc>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4a:	f7fe fee1 	bl	8000a10 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c52:	f7fe fedd 	bl	8000a10 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e067      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c64:	4b35      	ldr	r3, [pc, #212]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f0      	bne.n	8001c52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c78:	d108      	bne.n	8001c8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c7a:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	492d      	ldr	r1, [pc, #180]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a19      	ldr	r1, [r3, #32]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9c:	430b      	orrs	r3, r1
 8001c9e:	4927      	ldr	r1, [pc, #156]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca4:	4b27      	ldr	r3, [pc, #156]	; (8001d44 <HAL_RCC_OscConfig+0x4fc>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7fe feb1 	bl	8000a10 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb2:	f7fe fead 	bl	8000a10 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e037      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc4:	4b1d      	ldr	r3, [pc, #116]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x46a>
 8001cd0:	e02f      	b.n	8001d32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <HAL_RCC_OscConfig+0x4fc>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7fe fe9a 	bl	8000a10 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce0:	f7fe fe96 	bl	8000a10 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e020      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f0      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x498>
 8001cfe:	e018      	b.n	8001d32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e013      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_RCC_OscConfig+0x4f4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d001      	beq.n	8001d32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40007000 	.word	0x40007000
 8001d44:	42420060 	.word	0x42420060

08001d48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d101      	bne.n	8001d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e0d0      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d5c:	4b6a      	ldr	r3, [pc, #424]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d910      	bls.n	8001d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6a:	4b67      	ldr	r3, [pc, #412]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f023 0207 	bic.w	r2, r3, #7
 8001d72:	4965      	ldr	r1, [pc, #404]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7a:	4b63      	ldr	r3, [pc, #396]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d001      	beq.n	8001d8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e0b8      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d020      	beq.n	8001dda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d005      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001da4:	4b59      	ldr	r3, [pc, #356]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	4a58      	ldr	r2, [pc, #352]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001daa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001dae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0308 	and.w	r3, r3, #8
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d005      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dbc:	4b53      	ldr	r3, [pc, #332]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	4a52      	ldr	r2, [pc, #328]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001dc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001dc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dc8:	4b50      	ldr	r3, [pc, #320]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	494d      	ldr	r1, [pc, #308]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d040      	beq.n	8001e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d107      	bne.n	8001dfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dee:	4b47      	ldr	r3, [pc, #284]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d115      	bne.n	8001e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e07f      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d107      	bne.n	8001e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e06:	4b41      	ldr	r3, [pc, #260]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d109      	bne.n	8001e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e073      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e16:	4b3d      	ldr	r3, [pc, #244]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e06b      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e26:	4b39      	ldr	r3, [pc, #228]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f023 0203 	bic.w	r2, r3, #3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	4936      	ldr	r1, [pc, #216]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e38:	f7fe fdea 	bl	8000a10 <HAL_GetTick>
 8001e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e3e:	e00a      	b.n	8001e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e40:	f7fe fde6 	bl	8000a10 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e053      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e56:	4b2d      	ldr	r3, [pc, #180]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 020c 	and.w	r2, r3, #12
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d1eb      	bne.n	8001e40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e68:	4b27      	ldr	r3, [pc, #156]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d210      	bcs.n	8001e98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e76:	4b24      	ldr	r3, [pc, #144]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 0207 	bic.w	r2, r3, #7
 8001e7e:	4922      	ldr	r1, [pc, #136]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e86:	4b20      	ldr	r3, [pc, #128]	; (8001f08 <HAL_RCC_ClockConfig+0x1c0>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d001      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e032      	b.n	8001efe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d008      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea4:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	4916      	ldr	r1, [pc, #88]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0308 	and.w	r3, r3, #8
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d009      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ec2:	4b12      	ldr	r3, [pc, #72]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	490e      	ldr	r1, [pc, #56]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ed6:	f000 f821 	bl	8001f1c <HAL_RCC_GetSysClockFreq>
 8001eda:	4601      	mov	r1, r0
 8001edc:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	091b      	lsrs	r3, r3, #4
 8001ee2:	f003 030f 	and.w	r3, r3, #15
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <HAL_RCC_ClockConfig+0x1c8>)
 8001ee8:	5cd3      	ldrb	r3, [r2, r3]
 8001eea:	fa21 f303 	lsr.w	r3, r1, r3
 8001eee:	4a09      	ldr	r2, [pc, #36]	; (8001f14 <HAL_RCC_ClockConfig+0x1cc>)
 8001ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <HAL_RCC_ClockConfig+0x1d0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe fc3a 	bl	8000770 <HAL_InitTick>

  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40022000 	.word	0x40022000
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	08006ac4 	.word	0x08006ac4
 8001f14:	20000000 	.word	0x20000000
 8001f18:	20000004 	.word	0x20000004

08001f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f1c:	b490      	push	{r4, r7}
 8001f1e:	b08a      	sub	sp, #40	; 0x28
 8001f20:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f22:	4b2a      	ldr	r3, [pc, #168]	; (8001fcc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f24:	1d3c      	adds	r4, r7, #4
 8001f26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f2c:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f46:	4b23      	ldr	r3, [pc, #140]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	d002      	beq.n	8001f5c <HAL_RCC_GetSysClockFreq+0x40>
 8001f56:	2b08      	cmp	r3, #8
 8001f58:	d003      	beq.n	8001f62 <HAL_RCC_GetSysClockFreq+0x46>
 8001f5a:	e02d      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f5c:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f5e:	623b      	str	r3, [r7, #32]
      break;
 8001f60:	e02d      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	0c9b      	lsrs	r3, r3, #18
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f6e:	4413      	add	r3, r2
 8001f70:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f74:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d013      	beq.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f80:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	0c5b      	lsrs	r3, r3, #17
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f8e:	4413      	add	r3, r2
 8001f90:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f94:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	4a0f      	ldr	r2, [pc, #60]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f9a:	fb02 f203 	mul.w	r2, r2, r3
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fa6:	e004      	b.n	8001fb2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	4a0c      	ldr	r2, [pc, #48]	; (8001fdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fac:	fb02 f303 	mul.w	r3, r2, r3
 8001fb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	623b      	str	r3, [r7, #32]
      break;
 8001fb6:	e002      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fb8:	4b07      	ldr	r3, [pc, #28]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fba:	623b      	str	r3, [r7, #32]
      break;
 8001fbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fbe:	6a3b      	ldr	r3, [r7, #32]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3728      	adds	r7, #40	; 0x28
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc90      	pop	{r4, r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	08006a3c 	.word	0x08006a3c
 8001fd0:	08006a4c 	.word	0x08006a4c
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	007a1200 	.word	0x007a1200
 8001fdc:	003d0900 	.word	0x003d0900

08001fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe4:	4b02      	ldr	r3, [pc, #8]	; (8001ff0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	20000000 	.word	0x20000000

08001ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ff8:	f7ff fff2 	bl	8001fe0 <HAL_RCC_GetHCLKFreq>
 8001ffc:	4601      	mov	r1, r0
 8001ffe:	4b05      	ldr	r3, [pc, #20]	; (8002014 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	0a1b      	lsrs	r3, r3, #8
 8002004:	f003 0307 	and.w	r3, r3, #7
 8002008:	4a03      	ldr	r2, [pc, #12]	; (8002018 <HAL_RCC_GetPCLK1Freq+0x24>)
 800200a:	5cd3      	ldrb	r3, [r2, r3]
 800200c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002010:	4618      	mov	r0, r3
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40021000 	.word	0x40021000
 8002018:	08006ad4 	.word	0x08006ad4

0800201c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002020:	f7ff ffde 	bl	8001fe0 <HAL_RCC_GetHCLKFreq>
 8002024:	4601      	mov	r1, r0
 8002026:	4b05      	ldr	r3, [pc, #20]	; (800203c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	0adb      	lsrs	r3, r3, #11
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	4a03      	ldr	r2, [pc, #12]	; (8002040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002032:	5cd3      	ldrb	r3, [r2, r3]
 8002034:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002038:	4618      	mov	r0, r3
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	08006ad4 	.word	0x08006ad4

08002044 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	220f      	movs	r2, #15
 8002052:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002054:	4b11      	ldr	r3, [pc, #68]	; (800209c <HAL_RCC_GetClockConfig+0x58>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 0203 	and.w	r2, r3, #3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002060:	4b0e      	ldr	r3, [pc, #56]	; (800209c <HAL_RCC_GetClockConfig+0x58>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800206c:	4b0b      	ldr	r3, [pc, #44]	; (800209c <HAL_RCC_GetClockConfig+0x58>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <HAL_RCC_GetClockConfig+0x58>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	08db      	lsrs	r3, r3, #3
 800207e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002086:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <HAL_RCC_GetClockConfig+0x5c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0207 	and.w	r2, r3, #7
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	40021000 	.word	0x40021000
 80020a0:	40022000 	.word	0x40022000

080020a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020ac:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <RCC_Delay+0x34>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <RCC_Delay+0x38>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	0a5b      	lsrs	r3, r3, #9
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	fb02 f303 	mul.w	r3, r2, r3
 80020be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020c0:	bf00      	nop
  }
  while (Delay --);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1e5a      	subs	r2, r3, #1
 80020c6:	60fa      	str	r2, [r7, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f9      	bne.n	80020c0 <RCC_Delay+0x1c>
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000000 	.word	0x20000000
 80020dc:	10624dd3 	.word	0x10624dd3

080020e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d07d      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80020fc:	2300      	movs	r3, #0
 80020fe:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002100:	4b4f      	ldr	r3, [pc, #316]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10d      	bne.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800210c:	4b4c      	ldr	r3, [pc, #304]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	4a4b      	ldr	r2, [pc, #300]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002116:	61d3      	str	r3, [r2, #28]
 8002118:	4b49      	ldr	r3, [pc, #292]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002124:	2301      	movs	r3, #1
 8002126:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002128:	4b46      	ldr	r3, [pc, #280]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002130:	2b00      	cmp	r3, #0
 8002132:	d118      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002134:	4b43      	ldr	r3, [pc, #268]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a42      	ldr	r2, [pc, #264]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800213a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800213e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002140:	f7fe fc66 	bl	8000a10 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002146:	e008      	b.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002148:	f7fe fc62 	bl	8000a10 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	; 0x64
 8002154:	d901      	bls.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e06d      	b.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215a:	4b3a      	ldr	r3, [pc, #232]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f0      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002166:	4b36      	ldr	r3, [pc, #216]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800216e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d02e      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	429a      	cmp	r2, r3
 8002182:	d027      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002184:	4b2e      	ldr	r3, [pc, #184]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800218c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800218e:	4b2e      	ldr	r3, [pc, #184]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002190:	2201      	movs	r2, #1
 8002192:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002194:	4b2c      	ldr	r3, [pc, #176]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800219a:	4a29      	ldr	r2, [pc, #164]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d014      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021aa:	f7fe fc31 	bl	8000a10 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b0:	e00a      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b2:	f7fe fc2d 	bl	8000a10 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e036      	b.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c8:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0ee      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d4:	4b1a      	ldr	r3, [pc, #104]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	4917      	ldr	r1, [pc, #92]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021e6:	7dfb      	ldrb	r3, [r7, #23]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d105      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ec:	4b14      	ldr	r3, [pc, #80]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	4a13      	ldr	r2, [pc, #76]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021f6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d008      	beq.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002204:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	490b      	ldr	r1, [pc, #44]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002212:	4313      	orrs	r3, r2
 8002214:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0310 	and.w	r3, r3, #16
 800221e:	2b00      	cmp	r3, #0
 8002220:	d008      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	4904      	ldr	r1, [pc, #16]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40021000 	.word	0x40021000
 8002244:	40007000 	.word	0x40007000
 8002248:	42420440 	.word	0x42420440

0800224c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b08d      	sub	sp, #52	; 0x34
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002254:	4b55      	ldr	r3, [pc, #340]	; (80023ac <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002256:	f107 040c 	add.w	r4, r7, #12
 800225a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800225c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002260:	4b53      	ldr	r3, [pc, #332]	; (80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002266:	2300      	movs	r3, #0
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
 800226a:	2300      	movs	r3, #0
 800226c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800226e:	2300      	movs	r3, #0
 8002270:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
 8002276:	2300      	movs	r3, #0
 8002278:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b02      	cmp	r3, #2
 800227e:	d07f      	beq.n	8002380 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8002280:	2b10      	cmp	r3, #16
 8002282:	d002      	beq.n	800228a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8002284:	2b01      	cmp	r3, #1
 8002286:	d048      	beq.n	800231a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002288:	e08b      	b.n	80023a2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800228a:	4b4a      	ldr	r3, [pc, #296]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002290:	4b48      	ldr	r3, [pc, #288]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d07f      	beq.n	800239c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	0c9b      	lsrs	r3, r3, #18
 80022a0:	f003 030f 	and.w	r3, r3, #15
 80022a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80022a8:	4413      	add	r3, r2
 80022aa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80022ae:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d018      	beq.n	80022ec <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022ba:	4b3e      	ldr	r3, [pc, #248]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	0c5b      	lsrs	r3, r3, #17
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80022c8:	4413      	add	r3, r2
 80022ca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00d      	beq.n	80022f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80022da:	4a37      	ldr	r2, [pc, #220]	; (80023b8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80022dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022de:	fbb2 f2f3 	udiv	r2, r2, r3
 80022e2:	6a3b      	ldr	r3, [r7, #32]
 80022e4:	fb02 f303 	mul.w	r3, r2, r3
 80022e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022ea:	e004      	b.n	80022f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022ec:	6a3b      	ldr	r3, [r7, #32]
 80022ee:	4a33      	ldr	r2, [pc, #204]	; (80023bc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80022f0:	fb02 f303 	mul.w	r3, r2, r3
 80022f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80022f6:	4b2f      	ldr	r3, [pc, #188]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002302:	d102      	bne.n	800230a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8002304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002306:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002308:	e048      	b.n	800239c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800230a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	4a2c      	ldr	r2, [pc, #176]	; (80023c0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002310:	fba2 2303 	umull	r2, r3, r2, r3
 8002314:	085b      	lsrs	r3, r3, #1
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002318:	e040      	b.n	800239c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800231a:	4b26      	ldr	r3, [pc, #152]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800232a:	d108      	bne.n	800233e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8002336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
 800233c:	e01f      	b.n	800237e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002348:	d109      	bne.n	800235e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800234a:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800234c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8002356:	f649 4340 	movw	r3, #40000	; 0x9c40
 800235a:	62bb      	str	r3, [r7, #40]	; 0x28
 800235c:	e00f      	b.n	800237e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002364:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002368:	d11a      	bne.n	80023a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800236a:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d014      	beq.n	80023a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8002376:	f24f 4324 	movw	r3, #62500	; 0xf424
 800237a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800237c:	e010      	b.n	80023a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800237e:	e00f      	b.n	80023a0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002380:	f7ff fe4c 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002384:	4602      	mov	r2, r0
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	0b9b      	lsrs	r3, r3, #14
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	3301      	adds	r3, #1
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800239a:	e002      	b.n	80023a2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800239c:	bf00      	nop
 800239e:	e000      	b.n	80023a2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80023a0:	bf00      	nop
    }
  }
  return (frequency);
 80023a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3734      	adds	r7, #52	; 0x34
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd90      	pop	{r4, r7, pc}
 80023ac:	08006a50 	.word	0x08006a50
 80023b0:	08006a60 	.word	0x08006a60
 80023b4:	40021000 	.word	0x40021000
 80023b8:	007a1200 	.word	0x007a1200
 80023bc:	003d0900 	.word	0x003d0900
 80023c0:	aaaaaaab 	.word	0xaaaaaaab

080023c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e041      	b.n	800245a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7fe f974 	bl	80006d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3304      	adds	r3, #4
 8002400:	4619      	mov	r1, r3
 8002402:	4610      	mov	r0, r2
 8002404:	f000 fc1c 	bl	8002c40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b01      	cmp	r3, #1
 8002476:	d001      	beq.n	800247c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e03a      	b.n	80024f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2202      	movs	r2, #2
 8002480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f042 0201 	orr.w	r2, r2, #1
 8002492:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a18      	ldr	r2, [pc, #96]	; (80024fc <HAL_TIM_Base_Start_IT+0x98>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00e      	beq.n	80024bc <HAL_TIM_Base_Start_IT+0x58>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a6:	d009      	beq.n	80024bc <HAL_TIM_Base_Start_IT+0x58>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a14      	ldr	r2, [pc, #80]	; (8002500 <HAL_TIM_Base_Start_IT+0x9c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d004      	beq.n	80024bc <HAL_TIM_Base_Start_IT+0x58>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a13      	ldr	r2, [pc, #76]	; (8002504 <HAL_TIM_Base_Start_IT+0xa0>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d111      	bne.n	80024e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2b06      	cmp	r3, #6
 80024cc:	d010      	beq.n	80024f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f042 0201 	orr.w	r2, r2, #1
 80024dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024de:	e007      	b.n	80024f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr
 80024fc:	40012c00 	.word	0x40012c00
 8002500:	40000400 	.word	0x40000400
 8002504:	40000800 	.word	0x40000800

08002508 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e041      	b.n	800259e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f839 	bl	80025a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3304      	adds	r3, #4
 8002544:	4619      	mov	r1, r3
 8002546:	4610      	mov	r0, r2
 8002548:	f000 fb7a 	bl	8002c40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bc80      	pop	{r7}
 80025b6:	4770      	bx	lr

080025b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d109      	bne.n	80025dc <HAL_TIM_PWM_Start+0x24>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	bf14      	ite	ne
 80025d4:	2301      	movne	r3, #1
 80025d6:	2300      	moveq	r3, #0
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	e022      	b.n	8002622 <HAL_TIM_PWM_Start+0x6a>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d109      	bne.n	80025f6 <HAL_TIM_PWM_Start+0x3e>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	bf14      	ite	ne
 80025ee:	2301      	movne	r3, #1
 80025f0:	2300      	moveq	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	e015      	b.n	8002622 <HAL_TIM_PWM_Start+0x6a>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	2b08      	cmp	r3, #8
 80025fa:	d109      	bne.n	8002610 <HAL_TIM_PWM_Start+0x58>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b01      	cmp	r3, #1
 8002606:	bf14      	ite	ne
 8002608:	2301      	movne	r3, #1
 800260a:	2300      	moveq	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e008      	b.n	8002622 <HAL_TIM_PWM_Start+0x6a>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b01      	cmp	r3, #1
 800261a:	bf14      	ite	ne
 800261c:	2301      	movne	r3, #1
 800261e:	2300      	moveq	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e05e      	b.n	80026e8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d104      	bne.n	800263a <HAL_TIM_PWM_Start+0x82>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002638:	e013      	b.n	8002662 <HAL_TIM_PWM_Start+0xaa>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b04      	cmp	r3, #4
 800263e:	d104      	bne.n	800264a <HAL_TIM_PWM_Start+0x92>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002648:	e00b      	b.n	8002662 <HAL_TIM_PWM_Start+0xaa>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2b08      	cmp	r3, #8
 800264e:	d104      	bne.n	800265a <HAL_TIM_PWM_Start+0xa2>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2202      	movs	r2, #2
 8002654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002658:	e003      	b.n	8002662 <HAL_TIM_PWM_Start+0xaa>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2202      	movs	r2, #2
 800265e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2201      	movs	r2, #1
 8002668:	6839      	ldr	r1, [r7, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fd68 	bl	8003140 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a1e      	ldr	r2, [pc, #120]	; (80026f0 <HAL_TIM_PWM_Start+0x138>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d107      	bne.n	800268a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002688:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a18      	ldr	r2, [pc, #96]	; (80026f0 <HAL_TIM_PWM_Start+0x138>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d00e      	beq.n	80026b2 <HAL_TIM_PWM_Start+0xfa>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800269c:	d009      	beq.n	80026b2 <HAL_TIM_PWM_Start+0xfa>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a14      	ldr	r2, [pc, #80]	; (80026f4 <HAL_TIM_PWM_Start+0x13c>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d004      	beq.n	80026b2 <HAL_TIM_PWM_Start+0xfa>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a12      	ldr	r2, [pc, #72]	; (80026f8 <HAL_TIM_PWM_Start+0x140>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d111      	bne.n	80026d6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2b06      	cmp	r3, #6
 80026c2:	d010      	beq.n	80026e6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026d4:	e007      	b.n	80026e6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0201 	orr.w	r2, r2, #1
 80026e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3710      	adds	r7, #16
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40012c00 	.word	0x40012c00
 80026f4:	40000400 	.word	0x40000400
 80026f8:	40000800 	.word	0x40000800

080026fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b02      	cmp	r3, #2
 8002710:	d122      	bne.n	8002758 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b02      	cmp	r3, #2
 800271e:	d11b      	bne.n	8002758 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f06f 0202 	mvn.w	r2, #2
 8002728:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 fa62 	bl	8002c08 <HAL_TIM_IC_CaptureCallback>
 8002744:	e005      	b.n	8002752 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 fa55 	bl	8002bf6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 fa64 	bl	8002c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	f003 0304 	and.w	r3, r3, #4
 8002762:	2b04      	cmp	r3, #4
 8002764:	d122      	bne.n	80027ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	2b04      	cmp	r3, #4
 8002772:	d11b      	bne.n	80027ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f06f 0204 	mvn.w	r2, #4
 800277c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2202      	movs	r2, #2
 8002782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 fa38 	bl	8002c08 <HAL_TIM_IC_CaptureCallback>
 8002798:	e005      	b.n	80027a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 fa2b 	bl	8002bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 fa3a 	bl	8002c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f003 0308 	and.w	r3, r3, #8
 80027b6:	2b08      	cmp	r3, #8
 80027b8:	d122      	bne.n	8002800 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	f003 0308 	and.w	r3, r3, #8
 80027c4:	2b08      	cmp	r3, #8
 80027c6:	d11b      	bne.n	8002800 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f06f 0208 	mvn.w	r2, #8
 80027d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2204      	movs	r2, #4
 80027d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fa0e 	bl	8002c08 <HAL_TIM_IC_CaptureCallback>
 80027ec:	e005      	b.n	80027fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fa01 	bl	8002bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 fa10 	bl	8002c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	f003 0310 	and.w	r3, r3, #16
 800280a:	2b10      	cmp	r3, #16
 800280c:	d122      	bne.n	8002854 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	f003 0310 	and.w	r3, r3, #16
 8002818:	2b10      	cmp	r3, #16
 800281a:	d11b      	bne.n	8002854 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f06f 0210 	mvn.w	r2, #16
 8002824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2208      	movs	r2, #8
 800282a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f9e4 	bl	8002c08 <HAL_TIM_IC_CaptureCallback>
 8002840:	e005      	b.n	800284e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f9d7 	bl	8002bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 f9e6 	bl	8002c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b01      	cmp	r3, #1
 8002860:	d10e      	bne.n	8002880 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b01      	cmp	r3, #1
 800286e:	d107      	bne.n	8002880 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f06f 0201 	mvn.w	r2, #1
 8002878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7fd fea2 	bl	80005c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800288a:	2b80      	cmp	r3, #128	; 0x80
 800288c:	d10e      	bne.n	80028ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002898:	2b80      	cmp	r3, #128	; 0x80
 800289a:	d107      	bne.n	80028ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f000 fcd5 	bl	8003256 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b6:	2b40      	cmp	r3, #64	; 0x40
 80028b8:	d10e      	bne.n	80028d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028c4:	2b40      	cmp	r3, #64	; 0x40
 80028c6:	d107      	bne.n	80028d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f9aa 	bl	8002c2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	f003 0320 	and.w	r3, r3, #32
 80028e2:	2b20      	cmp	r3, #32
 80028e4:	d10e      	bne.n	8002904 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f003 0320 	and.w	r3, r3, #32
 80028f0:	2b20      	cmp	r3, #32
 80028f2:	d107      	bne.n	8002904 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f06f 0220 	mvn.w	r2, #32
 80028fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 fca0 	bl	8003244 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002904:	bf00      	nop
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002922:	2302      	movs	r3, #2
 8002924:	e0ac      	b.n	8002a80 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2b0c      	cmp	r3, #12
 8002932:	f200 809f 	bhi.w	8002a74 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002936:	a201      	add	r2, pc, #4	; (adr r2, 800293c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800293c:	08002971 	.word	0x08002971
 8002940:	08002a75 	.word	0x08002a75
 8002944:	08002a75 	.word	0x08002a75
 8002948:	08002a75 	.word	0x08002a75
 800294c:	080029b1 	.word	0x080029b1
 8002950:	08002a75 	.word	0x08002a75
 8002954:	08002a75 	.word	0x08002a75
 8002958:	08002a75 	.word	0x08002a75
 800295c:	080029f3 	.word	0x080029f3
 8002960:	08002a75 	.word	0x08002a75
 8002964:	08002a75 	.word	0x08002a75
 8002968:	08002a75 	.word	0x08002a75
 800296c:	08002a33 	.word	0x08002a33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68b9      	ldr	r1, [r7, #8]
 8002976:	4618      	mov	r0, r3
 8002978:	f000 f9c4 	bl	8002d04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	699a      	ldr	r2, [r3, #24]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0208 	orr.w	r2, r2, #8
 800298a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	699a      	ldr	r2, [r3, #24]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0204 	bic.w	r2, r2, #4
 800299a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6999      	ldr	r1, [r3, #24]
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	691a      	ldr	r2, [r3, #16]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	619a      	str	r2, [r3, #24]
      break;
 80029ae:	e062      	b.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68b9      	ldr	r1, [r7, #8]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 fa0a 	bl	8002dd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699a      	ldr	r2, [r3, #24]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699a      	ldr	r2, [r3, #24]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6999      	ldr	r1, [r3, #24]
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	021a      	lsls	r2, r3, #8
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	619a      	str	r2, [r3, #24]
      break;
 80029f0:	e041      	b.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68b9      	ldr	r1, [r7, #8]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 fa53 	bl	8002ea4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	69da      	ldr	r2, [r3, #28]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 0208 	orr.w	r2, r2, #8
 8002a0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	69da      	ldr	r2, [r3, #28]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0204 	bic.w	r2, r2, #4
 8002a1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	69d9      	ldr	r1, [r3, #28]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	691a      	ldr	r2, [r3, #16]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	61da      	str	r2, [r3, #28]
      break;
 8002a30:	e021      	b.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68b9      	ldr	r1, [r7, #8]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 fa9d 	bl	8002f78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	69da      	ldr	r2, [r3, #28]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	69da      	ldr	r2, [r3, #28]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	69d9      	ldr	r1, [r3, #28]
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	021a      	lsls	r2, r3, #8
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	61da      	str	r2, [r3, #28]
      break;
 8002a72:	e000      	b.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002a74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d101      	bne.n	8002aa0 <HAL_TIM_ConfigClockSource+0x18>
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	e0a6      	b.n	8002bee <HAL_TIM_ConfigClockSource+0x166>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002abe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ac6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b40      	cmp	r3, #64	; 0x40
 8002ad6:	d067      	beq.n	8002ba8 <HAL_TIM_ConfigClockSource+0x120>
 8002ad8:	2b40      	cmp	r3, #64	; 0x40
 8002ada:	d80b      	bhi.n	8002af4 <HAL_TIM_ConfigClockSource+0x6c>
 8002adc:	2b10      	cmp	r3, #16
 8002ade:	d073      	beq.n	8002bc8 <HAL_TIM_ConfigClockSource+0x140>
 8002ae0:	2b10      	cmp	r3, #16
 8002ae2:	d802      	bhi.n	8002aea <HAL_TIM_ConfigClockSource+0x62>
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d06f      	beq.n	8002bc8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002ae8:	e078      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002aea:	2b20      	cmp	r3, #32
 8002aec:	d06c      	beq.n	8002bc8 <HAL_TIM_ConfigClockSource+0x140>
 8002aee:	2b30      	cmp	r3, #48	; 0x30
 8002af0:	d06a      	beq.n	8002bc8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002af2:	e073      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002af4:	2b70      	cmp	r3, #112	; 0x70
 8002af6:	d00d      	beq.n	8002b14 <HAL_TIM_ConfigClockSource+0x8c>
 8002af8:	2b70      	cmp	r3, #112	; 0x70
 8002afa:	d804      	bhi.n	8002b06 <HAL_TIM_ConfigClockSource+0x7e>
 8002afc:	2b50      	cmp	r3, #80	; 0x50
 8002afe:	d033      	beq.n	8002b68 <HAL_TIM_ConfigClockSource+0xe0>
 8002b00:	2b60      	cmp	r3, #96	; 0x60
 8002b02:	d041      	beq.n	8002b88 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002b04:	e06a      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b0a:	d066      	beq.n	8002bda <HAL_TIM_ConfigClockSource+0x152>
 8002b0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b10:	d017      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002b12:	e063      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6818      	ldr	r0, [r3, #0]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6899      	ldr	r1, [r3, #8]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f000 faed 	bl	8003102 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b36:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	609a      	str	r2, [r3, #8]
      break;
 8002b40:	e04c      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6818      	ldr	r0, [r3, #0]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	6899      	ldr	r1, [r3, #8]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	f000 fad6 	bl	8003102 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b64:	609a      	str	r2, [r3, #8]
      break;
 8002b66:	e039      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	6859      	ldr	r1, [r3, #4]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	461a      	mov	r2, r3
 8002b76:	f000 fa4d 	bl	8003014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2150      	movs	r1, #80	; 0x50
 8002b80:	4618      	mov	r0, r3
 8002b82:	f000 faa4 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002b86:	e029      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6859      	ldr	r1, [r3, #4]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	461a      	mov	r2, r3
 8002b96:	f000 fa6b 	bl	8003070 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2160      	movs	r1, #96	; 0x60
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 fa94 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002ba6:	e019      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6818      	ldr	r0, [r3, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	6859      	ldr	r1, [r3, #4]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	f000 fa2d 	bl	8003014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2140      	movs	r1, #64	; 0x40
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 fa84 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002bc6:	e009      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	f000 fa7b 	bl	80030ce <TIM_ITRx_SetConfig>
        break;
 8002bd8:	e000      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002bda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr

08002c1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr
	...

08002c40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a29      	ldr	r2, [pc, #164]	; (8002cf8 <TIM_Base_SetConfig+0xb8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d00b      	beq.n	8002c70 <TIM_Base_SetConfig+0x30>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c5e:	d007      	beq.n	8002c70 <TIM_Base_SetConfig+0x30>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a26      	ldr	r2, [pc, #152]	; (8002cfc <TIM_Base_SetConfig+0xbc>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d003      	beq.n	8002c70 <TIM_Base_SetConfig+0x30>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a25      	ldr	r2, [pc, #148]	; (8002d00 <TIM_Base_SetConfig+0xc0>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d108      	bne.n	8002c82 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <TIM_Base_SetConfig+0xb8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00b      	beq.n	8002ca2 <TIM_Base_SetConfig+0x62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c90:	d007      	beq.n	8002ca2 <TIM_Base_SetConfig+0x62>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a19      	ldr	r2, [pc, #100]	; (8002cfc <TIM_Base_SetConfig+0xbc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d003      	beq.n	8002ca2 <TIM_Base_SetConfig+0x62>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a18      	ldr	r2, [pc, #96]	; (8002d00 <TIM_Base_SetConfig+0xc0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d108      	bne.n	8002cb4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <TIM_Base_SetConfig+0xb8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d103      	bne.n	8002ce8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	691a      	ldr	r2, [r3, #16]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	615a      	str	r2, [r3, #20]
}
 8002cee:	bf00      	nop
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr
 8002cf8:	40012c00 	.word	0x40012c00
 8002cfc:	40000400 	.word	0x40000400
 8002d00:	40000800 	.word	0x40000800

08002d04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b087      	sub	sp, #28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a1b      	ldr	r3, [r3, #32]
 8002d12:	f023 0201 	bic.w	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f023 0303 	bic.w	r3, r3, #3
 8002d3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f023 0302 	bic.w	r3, r3, #2
 8002d4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a1c      	ldr	r2, [pc, #112]	; (8002dcc <TIM_OC1_SetConfig+0xc8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d10c      	bne.n	8002d7a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f023 0308 	bic.w	r3, r3, #8
 8002d66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f023 0304 	bic.w	r3, r3, #4
 8002d78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a13      	ldr	r2, [pc, #76]	; (8002dcc <TIM_OC1_SetConfig+0xc8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d111      	bne.n	8002da6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	621a      	str	r2, [r3, #32]
}
 8002dc0:	bf00      	nop
 8002dc2:	371c      	adds	r7, #28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bc80      	pop	{r7}
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	40012c00 	.word	0x40012c00

08002dd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	f023 0210 	bic.w	r2, r3, #16
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	021b      	lsls	r3, r3, #8
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	f023 0320 	bic.w	r3, r3, #32
 8002e1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	011b      	lsls	r3, r3, #4
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a1d      	ldr	r2, [pc, #116]	; (8002ea0 <TIM_OC2_SetConfig+0xd0>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d10d      	bne.n	8002e4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	011b      	lsls	r3, r3, #4
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a14      	ldr	r2, [pc, #80]	; (8002ea0 <TIM_OC2_SetConfig+0xd0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d113      	bne.n	8002e7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	621a      	str	r2, [r3, #32]
}
 8002e96:	bf00      	nop
 8002e98:	371c      	adds	r7, #28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr
 8002ea0:	40012c00 	.word	0x40012c00

08002ea4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f023 0303 	bic.w	r3, r3, #3
 8002eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002eec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	021b      	lsls	r3, r3, #8
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a1d      	ldr	r2, [pc, #116]	; (8002f74 <TIM_OC3_SetConfig+0xd0>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d10d      	bne.n	8002f1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	021b      	lsls	r3, r3, #8
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a14      	ldr	r2, [pc, #80]	; (8002f74 <TIM_OC3_SetConfig+0xd0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d113      	bne.n	8002f4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	621a      	str	r2, [r3, #32]
}
 8002f68:	bf00      	nop
 8002f6a:	371c      	adds	r7, #28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40012c00 	.word	0x40012c00

08002f78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	021b      	lsls	r3, r3, #8
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	031b      	lsls	r3, r3, #12
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a0f      	ldr	r2, [pc, #60]	; (8003010 <TIM_OC4_SetConfig+0x98>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d109      	bne.n	8002fec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	019b      	lsls	r3, r3, #6
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	621a      	str	r2, [r3, #32]
}
 8003006:	bf00      	nop
 8003008:	371c      	adds	r7, #28
 800300a:	46bd      	mov	sp, r7
 800300c:	bc80      	pop	{r7}
 800300e:	4770      	bx	lr
 8003010:	40012c00 	.word	0x40012c00

08003014 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003014:	b480      	push	{r7}
 8003016:	b087      	sub	sp, #28
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	f023 0201 	bic.w	r2, r3, #1
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800303e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	011b      	lsls	r3, r3, #4
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4313      	orrs	r3, r2
 8003048:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f023 030a 	bic.w	r3, r3, #10
 8003050:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	4313      	orrs	r3, r2
 8003058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	621a      	str	r2, [r3, #32]
}
 8003066:	bf00      	nop
 8003068:	371c      	adds	r7, #28
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003070:	b480      	push	{r7}
 8003072:	b087      	sub	sp, #28
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	f023 0210 	bic.w	r2, r3, #16
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800309a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	031b      	lsls	r3, r3, #12
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	011b      	lsls	r3, r3, #4
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	621a      	str	r2, [r3, #32]
}
 80030c4:	bf00      	nop
 80030c6:	371c      	adds	r7, #28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr

080030ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b085      	sub	sp, #20
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
 80030d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f043 0307 	orr.w	r3, r3, #7
 80030f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	609a      	str	r2, [r3, #8]
}
 80030f8:	bf00      	nop
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr

08003102 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003102:	b480      	push	{r7}
 8003104:	b087      	sub	sp, #28
 8003106:	af00      	add	r7, sp, #0
 8003108:	60f8      	str	r0, [r7, #12]
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800311c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	021a      	lsls	r2, r3, #8
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	431a      	orrs	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4313      	orrs	r3, r2
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	697a      	ldr	r2, [r7, #20]
 8003134:	609a      	str	r2, [r3, #8]
}
 8003136:	bf00      	nop
 8003138:	371c      	adds	r7, #28
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003140:	b480      	push	{r7}
 8003142:	b087      	sub	sp, #28
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	2201      	movs	r2, #1
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a1a      	ldr	r2, [r3, #32]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	43db      	mvns	r3, r3
 8003162:	401a      	ands	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a1a      	ldr	r2, [r3, #32]
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	fa01 f303 	lsl.w	r3, r1, r3
 8003178:	431a      	orrs	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	621a      	str	r2, [r3, #32]
}
 800317e:	bf00      	nop
 8003180:	371c      	adds	r7, #28
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr

08003188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003198:	2b01      	cmp	r3, #1
 800319a:	d101      	bne.n	80031a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800319c:	2302      	movs	r3, #2
 800319e:	e046      	b.n	800322e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2202      	movs	r2, #2
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a16      	ldr	r2, [pc, #88]	; (8003238 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00e      	beq.n	8003202 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ec:	d009      	beq.n	8003202 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a12      	ldr	r2, [pc, #72]	; (800323c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d004      	beq.n	8003202 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a10      	ldr	r2, [pc, #64]	; (8003240 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d10c      	bne.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003208:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	4313      	orrs	r3, r2
 8003212:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr
 8003238:	40012c00 	.word	0x40012c00
 800323c:	40000400 	.word	0x40000400
 8003240:	40000800 	.word	0x40000800

08003244 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr

08003256 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr

08003268 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800326e:	f3ef 8305 	mrs	r3, IPSR
 8003272:	60bb      	str	r3, [r7, #8]
  return(result);
 8003274:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10f      	bne.n	800329a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800327a:	f3ef 8310 	mrs	r3, PRIMASK
 800327e:	607b      	str	r3, [r7, #4]
  return(result);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <osKernelInitialize+0x32>
 8003286:	4b10      	ldr	r3, [pc, #64]	; (80032c8 <osKernelInitialize+0x60>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d109      	bne.n	80032a2 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800328e:	f3ef 8311 	mrs	r3, BASEPRI
 8003292:	603b      	str	r3, [r7, #0]
  return(result);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800329a:	f06f 0305 	mvn.w	r3, #5
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	e00c      	b.n	80032bc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80032a2:	4b09      	ldr	r3, [pc, #36]	; (80032c8 <osKernelInitialize+0x60>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d105      	bne.n	80032b6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80032aa:	4b07      	ldr	r3, [pc, #28]	; (80032c8 <osKernelInitialize+0x60>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	e002      	b.n	80032bc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80032b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032ba:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80032bc:	68fb      	ldr	r3, [r7, #12]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3714      	adds	r7, #20
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr
 80032c8:	20000098 	.word	0x20000098

080032cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032d2:	f3ef 8305 	mrs	r3, IPSR
 80032d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80032d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10f      	bne.n	80032fe <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032de:	f3ef 8310 	mrs	r3, PRIMASK
 80032e2:	607b      	str	r3, [r7, #4]
  return(result);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d109      	bne.n	80032fe <osKernelStart+0x32>
 80032ea:	4b11      	ldr	r3, [pc, #68]	; (8003330 <osKernelStart+0x64>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d109      	bne.n	8003306 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80032f2:	f3ef 8311 	mrs	r3, BASEPRI
 80032f6:	603b      	str	r3, [r7, #0]
  return(result);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <osKernelStart+0x3a>
    stat = osErrorISR;
 80032fe:	f06f 0305 	mvn.w	r3, #5
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	e00e      	b.n	8003324 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8003306:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <osKernelStart+0x64>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d107      	bne.n	800331e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800330e:	4b08      	ldr	r3, [pc, #32]	; (8003330 <osKernelStart+0x64>)
 8003310:	2202      	movs	r2, #2
 8003312:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003314:	f001 f864 	bl	80043e0 <vTaskStartScheduler>
      stat = osOK;
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e002      	b.n	8003324 <osKernelStart+0x58>
    } else {
      stat = osError;
 800331e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003322:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003324:	68fb      	ldr	r3, [r7, #12]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000098 	.word	0x20000098

08003334 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003334:	b580      	push	{r7, lr}
 8003336:	b092      	sub	sp, #72	; 0x48
 8003338:	af04      	add	r7, sp, #16
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003344:	f3ef 8305 	mrs	r3, IPSR
 8003348:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800334a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800334c:	2b00      	cmp	r3, #0
 800334e:	f040 8094 	bne.w	800347a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003352:	f3ef 8310 	mrs	r3, PRIMASK
 8003356:	623b      	str	r3, [r7, #32]
  return(result);
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	2b00      	cmp	r3, #0
 800335c:	f040 808d 	bne.w	800347a <osThreadNew+0x146>
 8003360:	4b48      	ldr	r3, [pc, #288]	; (8003484 <osThreadNew+0x150>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2b02      	cmp	r3, #2
 8003366:	d106      	bne.n	8003376 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003368:	f3ef 8311 	mrs	r3, BASEPRI
 800336c:	61fb      	str	r3, [r7, #28]
  return(result);
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	2b00      	cmp	r3, #0
 8003372:	f040 8082 	bne.w	800347a <osThreadNew+0x146>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d07e      	beq.n	800347a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800337c:	2380      	movs	r3, #128	; 0x80
 800337e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003380:	2318      	movs	r3, #24
 8003382:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003384:	2300      	movs	r3, #0
 8003386:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003388:	f107 031b 	add.w	r3, r7, #27
 800338c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800338e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d045      	beq.n	8003426 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <osThreadNew+0x74>
        name = attr->name;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80033b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <osThreadNew+0x9a>
 80033bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033be:	2b38      	cmp	r3, #56	; 0x38
 80033c0:	d805      	bhi.n	80033ce <osThreadNew+0x9a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <osThreadNew+0x9e>
        return (NULL);
 80033ce:	2300      	movs	r3, #0
 80033d0:	e054      	b.n	800347c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	089b      	lsrs	r3, r3, #2
 80033e0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00e      	beq.n	8003408 <osThreadNew+0xd4>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	2b5b      	cmp	r3, #91	; 0x5b
 80033f0:	d90a      	bls.n	8003408 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d006      	beq.n	8003408 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <osThreadNew+0xd4>
        mem = 1;
 8003402:	2301      	movs	r3, #1
 8003404:	62bb      	str	r3, [r7, #40]	; 0x28
 8003406:	e010      	b.n	800342a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10c      	bne.n	800342a <osThreadNew+0xf6>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d108      	bne.n	800342a <osThreadNew+0xf6>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d104      	bne.n	800342a <osThreadNew+0xf6>
          mem = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	62bb      	str	r3, [r7, #40]	; 0x28
 8003424:	e001      	b.n	800342a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003426:	2300      	movs	r3, #0
 8003428:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800342a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342c:	2b01      	cmp	r3, #1
 800342e:	d110      	bne.n	8003452 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003438:	9202      	str	r2, [sp, #8]
 800343a:	9301      	str	r3, [sp, #4]
 800343c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003444:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 fe02 	bl	8004050 <xTaskCreateStatic>
 800344c:	4603      	mov	r3, r0
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e013      	b.n	800347a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003454:	2b00      	cmp	r3, #0
 8003456:	d110      	bne.n	800347a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345a:	b29a      	uxth	r2, r3
 800345c:	f107 0314 	add.w	r3, r7, #20
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 fe49 	bl	8004102 <xTaskCreate>
 8003470:	4603      	mov	r3, r0
 8003472:	2b01      	cmp	r3, #1
 8003474:	d001      	beq.n	800347a <osThreadNew+0x146>
          hTask = NULL;
 8003476:	2300      	movs	r3, #0
 8003478:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800347a:	697b      	ldr	r3, [r7, #20]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3738      	adds	r7, #56	; 0x38
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	20000098 	.word	0x20000098

08003488 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003490:	f3ef 8305 	mrs	r3, IPSR
 8003494:	613b      	str	r3, [r7, #16]
  return(result);
 8003496:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10f      	bne.n	80034bc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800349c:	f3ef 8310 	mrs	r3, PRIMASK
 80034a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d109      	bne.n	80034bc <osDelay+0x34>
 80034a8:	4b0d      	ldr	r3, [pc, #52]	; (80034e0 <osDelay+0x58>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d109      	bne.n	80034c4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80034b0:	f3ef 8311 	mrs	r3, BASEPRI
 80034b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d003      	beq.n	80034c4 <osDelay+0x3c>
    stat = osErrorISR;
 80034bc:	f06f 0305 	mvn.w	r3, #5
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	e007      	b.n	80034d4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d002      	beq.n	80034d4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 ff52 	bl	8004378 <vTaskDelay>
    }
  }

  return (stat);
 80034d4:	697b      	ldr	r3, [r7, #20]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3718      	adds	r7, #24
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	20000098 	.word	0x20000098

080034e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4a06      	ldr	r2, [pc, #24]	; (800350c <vApplicationGetIdleTaskMemory+0x28>)
 80034f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4a05      	ldr	r2, [pc, #20]	; (8003510 <vApplicationGetIdleTaskMemory+0x2c>)
 80034fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2280      	movs	r2, #128	; 0x80
 8003500:	601a      	str	r2, [r3, #0]
}
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	2000009c 	.word	0x2000009c
 8003510:	200000f8 	.word	0x200000f8

08003514 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4a07      	ldr	r2, [pc, #28]	; (8003540 <vApplicationGetTimerTaskMemory+0x2c>)
 8003524:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	4a06      	ldr	r2, [pc, #24]	; (8003544 <vApplicationGetTimerTaskMemory+0x30>)
 800352a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003532:	601a      	str	r2, [r3, #0]
}
 8003534:	bf00      	nop
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	200002f8 	.word	0x200002f8
 8003544:	20000354 	.word	0x20000354

08003548 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f103 0208 	add.w	r2, r3, #8
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003560:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f103 0208 	add.w	r2, r3, #8
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f103 0208 	add.w	r2, r3, #8
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	bc80      	pop	{r7}
 8003584:	4770      	bx	lr

08003586 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003586:	b480      	push	{r7}
 8003588:	b083      	sub	sp, #12
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr

0800359e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800359e:	b480      	push	{r7}
 80035a0:	b085      	sub	sp, #20
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	1c5a      	adds	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	601a      	str	r2, [r3, #0]
}
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr

080035e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035fa:	d103      	bne.n	8003604 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	e00c      	b.n	800361e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3308      	adds	r3, #8
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	e002      	b.n	8003612 <vListInsert+0x2e>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	429a      	cmp	r2, r3
 800361c:	d2f6      	bcs.n	800360c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	1c5a      	adds	r2, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	601a      	str	r2, [r3, #0]
}
 800364a:	bf00      	nop
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr

08003654 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6892      	ldr	r2, [r2, #8]
 800366a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6852      	ldr	r2, [r2, #4]
 8003674:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	429a      	cmp	r2, r3
 800367e:	d103      	bne.n	8003688 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	1e5a      	subs	r2, r3, #1
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bc80      	pop	{r7}
 80036a4:	4770      	bx	lr
	...

080036a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d109      	bne.n	80036d0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80036bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c0:	f383 8811 	msr	BASEPRI, r3
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	f3bf 8f4f 	dsb	sy
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	e7fe      	b.n	80036ce <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80036d0:	f001 ff9a 	bl	8005608 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036dc:	68f9      	ldr	r1, [r7, #12]
 80036de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036e0:	fb01 f303 	mul.w	r3, r1, r3
 80036e4:	441a      	add	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003700:	3b01      	subs	r3, #1
 8003702:	68f9      	ldr	r1, [r7, #12]
 8003704:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003706:	fb01 f303 	mul.w	r3, r1, r3
 800370a:	441a      	add	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	22ff      	movs	r2, #255	; 0xff
 8003714:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	22ff      	movs	r2, #255	; 0xff
 800371c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d114      	bne.n	8003750 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d01a      	beq.n	8003764 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	3310      	adds	r3, #16
 8003732:	4618      	mov	r0, r3
 8003734:	f001 f8d8 	bl	80048e8 <xTaskRemoveFromEventList>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d012      	beq.n	8003764 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800373e:	4b0d      	ldr	r3, [pc, #52]	; (8003774 <xQueueGenericReset+0xcc>)
 8003740:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	f3bf 8f4f 	dsb	sy
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	e009      	b.n	8003764 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	3310      	adds	r3, #16
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff fef7 	bl	8003548 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	3324      	adds	r3, #36	; 0x24
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff fef2 	bl	8003548 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003764:	f001 ff7e 	bl	8005664 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003768:	2301      	movs	r3, #1
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	e000ed04 	.word	0xe000ed04

08003778 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08e      	sub	sp, #56	; 0x38
 800377c:	af02      	add	r7, sp, #8
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d109      	bne.n	80037a0 <xQueueGenericCreateStatic+0x28>
 800378c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003790:	f383 8811 	msr	BASEPRI, r3
 8003794:	f3bf 8f6f 	isb	sy
 8003798:	f3bf 8f4f 	dsb	sy
 800379c:	62bb      	str	r3, [r7, #40]	; 0x28
 800379e:	e7fe      	b.n	800379e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d109      	bne.n	80037ba <xQueueGenericCreateStatic+0x42>
 80037a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037aa:	f383 8811 	msr	BASEPRI, r3
 80037ae:	f3bf 8f6f 	isb	sy
 80037b2:	f3bf 8f4f 	dsb	sy
 80037b6:	627b      	str	r3, [r7, #36]	; 0x24
 80037b8:	e7fe      	b.n	80037b8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <xQueueGenericCreateStatic+0x4e>
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <xQueueGenericCreateStatic+0x52>
 80037c6:	2301      	movs	r3, #1
 80037c8:	e000      	b.n	80037cc <xQueueGenericCreateStatic+0x54>
 80037ca:	2300      	movs	r3, #0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d109      	bne.n	80037e4 <xQueueGenericCreateStatic+0x6c>
 80037d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	623b      	str	r3, [r7, #32]
 80037e2:	e7fe      	b.n	80037e2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d102      	bne.n	80037f0 <xQueueGenericCreateStatic+0x78>
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <xQueueGenericCreateStatic+0x7c>
 80037f0:	2301      	movs	r3, #1
 80037f2:	e000      	b.n	80037f6 <xQueueGenericCreateStatic+0x7e>
 80037f4:	2300      	movs	r3, #0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d109      	bne.n	800380e <xQueueGenericCreateStatic+0x96>
 80037fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037fe:	f383 8811 	msr	BASEPRI, r3
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	61fb      	str	r3, [r7, #28]
 800380c:	e7fe      	b.n	800380c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800380e:	2350      	movs	r3, #80	; 0x50
 8003810:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	2b50      	cmp	r3, #80	; 0x50
 8003816:	d009      	beq.n	800382c <xQueueGenericCreateStatic+0xb4>
 8003818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381c:	f383 8811 	msr	BASEPRI, r3
 8003820:	f3bf 8f6f 	isb	sy
 8003824:	f3bf 8f4f 	dsb	sy
 8003828:	61bb      	str	r3, [r7, #24]
 800382a:	e7fe      	b.n	800382a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00d      	beq.n	8003852 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800383e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4613      	mov	r3, r2
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	68b9      	ldr	r1, [r7, #8]
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f805 	bl	800385c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003854:	4618      	mov	r0, r3
 8003856:	3730      	adds	r7, #48	; 0x30
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d103      	bne.n	8003878 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	e002      	b.n	800387e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800388a:	2101      	movs	r1, #1
 800388c:	69b8      	ldr	r0, [r7, #24]
 800388e:	f7ff ff0b 	bl	80036a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	78fa      	ldrb	r2, [r7, #3]
 8003896:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b08e      	sub	sp, #56	; 0x38
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80038b2:	2300      	movs	r3, #0
 80038b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80038ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d109      	bne.n	80038d4 <xQueueGenericSend+0x30>
 80038c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038c4:	f383 8811 	msr	BASEPRI, r3
 80038c8:	f3bf 8f6f 	isb	sy
 80038cc:	f3bf 8f4f 	dsb	sy
 80038d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80038d2:	e7fe      	b.n	80038d2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d103      	bne.n	80038e2 <xQueueGenericSend+0x3e>
 80038da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <xQueueGenericSend+0x42>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <xQueueGenericSend+0x44>
 80038e6:	2300      	movs	r3, #0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d109      	bne.n	8003900 <xQueueGenericSend+0x5c>
 80038ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f0:	f383 8811 	msr	BASEPRI, r3
 80038f4:	f3bf 8f6f 	isb	sy
 80038f8:	f3bf 8f4f 	dsb	sy
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
 80038fe:	e7fe      	b.n	80038fe <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	2b02      	cmp	r3, #2
 8003904:	d103      	bne.n	800390e <xQueueGenericSend+0x6a>
 8003906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <xQueueGenericSend+0x6e>
 800390e:	2301      	movs	r3, #1
 8003910:	e000      	b.n	8003914 <xQueueGenericSend+0x70>
 8003912:	2300      	movs	r3, #0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <xQueueGenericSend+0x88>
 8003918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	623b      	str	r3, [r7, #32]
 800392a:	e7fe      	b.n	800392a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800392c:	f001 f996 	bl	8004c5c <xTaskGetSchedulerState>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d102      	bne.n	800393c <xQueueGenericSend+0x98>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <xQueueGenericSend+0x9c>
 800393c:	2301      	movs	r3, #1
 800393e:	e000      	b.n	8003942 <xQueueGenericSend+0x9e>
 8003940:	2300      	movs	r3, #0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d109      	bne.n	800395a <xQueueGenericSend+0xb6>
 8003946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394a:	f383 8811 	msr	BASEPRI, r3
 800394e:	f3bf 8f6f 	isb	sy
 8003952:	f3bf 8f4f 	dsb	sy
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	e7fe      	b.n	8003958 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800395a:	f001 fe55 	bl	8005608 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800395e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003966:	429a      	cmp	r2, r3
 8003968:	d302      	bcc.n	8003970 <xQueueGenericSend+0xcc>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d129      	bne.n	80039c4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	68b9      	ldr	r1, [r7, #8]
 8003974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003976:	f000 f9ff 	bl	8003d78 <prvCopyDataToQueue>
 800397a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800397c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	2b00      	cmp	r3, #0
 8003982:	d010      	beq.n	80039a6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003986:	3324      	adds	r3, #36	; 0x24
 8003988:	4618      	mov	r0, r3
 800398a:	f000 ffad 	bl	80048e8 <xTaskRemoveFromEventList>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d013      	beq.n	80039bc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003994:	4b3f      	ldr	r3, [pc, #252]	; (8003a94 <xQueueGenericSend+0x1f0>)
 8003996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	f3bf 8f4f 	dsb	sy
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	e00a      	b.n	80039bc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80039a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d007      	beq.n	80039bc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80039ac:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <xQueueGenericSend+0x1f0>)
 80039ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	f3bf 8f4f 	dsb	sy
 80039b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80039bc:	f001 fe52 	bl	8005664 <vPortExitCritical>
				return pdPASS;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e063      	b.n	8003a8c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80039ca:	f001 fe4b 	bl	8005664 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e05c      	b.n	8003a8c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80039d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d106      	bne.n	80039e6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80039d8:	f107 0314 	add.w	r3, r7, #20
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 ffe5 	bl	80049ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80039e2:	2301      	movs	r3, #1
 80039e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80039e6:	f001 fe3d 	bl	8005664 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80039ea:	f000 fd5d 	bl	80044a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80039ee:	f001 fe0b 	bl	8005608 <vPortEnterCritical>
 80039f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80039f8:	b25b      	sxtb	r3, r3
 80039fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039fe:	d103      	bne.n	8003a08 <xQueueGenericSend+0x164>
 8003a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a0e:	b25b      	sxtb	r3, r3
 8003a10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a14:	d103      	bne.n	8003a1e <xQueueGenericSend+0x17a>
 8003a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a1e:	f001 fe21 	bl	8005664 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a22:	1d3a      	adds	r2, r7, #4
 8003a24:	f107 0314 	add.w	r3, r7, #20
 8003a28:	4611      	mov	r1, r2
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 ffd4 	bl	80049d8 <xTaskCheckForTimeOut>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d124      	bne.n	8003a80 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a38:	f000 fa96 	bl	8003f68 <prvIsQueueFull>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d018      	beq.n	8003a74 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a44:	3310      	adds	r3, #16
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	4611      	mov	r1, r2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fefe 	bl	800484c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a52:	f000 fa21 	bl	8003e98 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003a56:	f000 fd35 	bl	80044c4 <xTaskResumeAll>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f47f af7c 	bne.w	800395a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003a62:	4b0c      	ldr	r3, [pc, #48]	; (8003a94 <xQueueGenericSend+0x1f0>)
 8003a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	f3bf 8f4f 	dsb	sy
 8003a6e:	f3bf 8f6f 	isb	sy
 8003a72:	e772      	b.n	800395a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a76:	f000 fa0f 	bl	8003e98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a7a:	f000 fd23 	bl	80044c4 <xTaskResumeAll>
 8003a7e:	e76c      	b.n	800395a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a82:	f000 fa09 	bl	8003e98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a86:	f000 fd1d 	bl	80044c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a8a:	2300      	movs	r3, #0
		}
	}
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3738      	adds	r7, #56	; 0x38
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	e000ed04 	.word	0xe000ed04

08003a98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08e      	sub	sp, #56	; 0x38
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d109      	bne.n	8003ac4 <xQueueGenericSendFromISR+0x2c>
 8003ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab4:	f383 8811 	msr	BASEPRI, r3
 8003ab8:	f3bf 8f6f 	isb	sy
 8003abc:	f3bf 8f4f 	dsb	sy
 8003ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ac2:	e7fe      	b.n	8003ac2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d103      	bne.n	8003ad2 <xQueueGenericSendFromISR+0x3a>
 8003aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <xQueueGenericSendFromISR+0x3e>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <xQueueGenericSendFromISR+0x40>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d109      	bne.n	8003af0 <xQueueGenericSendFromISR+0x58>
 8003adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae0:	f383 8811 	msr	BASEPRI, r3
 8003ae4:	f3bf 8f6f 	isb	sy
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	623b      	str	r3, [r7, #32]
 8003aee:	e7fe      	b.n	8003aee <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d103      	bne.n	8003afe <xQueueGenericSendFromISR+0x66>
 8003af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <xQueueGenericSendFromISR+0x6a>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <xQueueGenericSendFromISR+0x6c>
 8003b02:	2300      	movs	r3, #0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d109      	bne.n	8003b1c <xQueueGenericSendFromISR+0x84>
 8003b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	61fb      	str	r3, [r7, #28]
 8003b1a:	e7fe      	b.n	8003b1a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b1c:	f001 fe2e 	bl	800577c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003b20:	f3ef 8211 	mrs	r2, BASEPRI
 8003b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b28:	f383 8811 	msr	BASEPRI, r3
 8003b2c:	f3bf 8f6f 	isb	sy
 8003b30:	f3bf 8f4f 	dsb	sy
 8003b34:	61ba      	str	r2, [r7, #24]
 8003b36:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003b38:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d302      	bcc.n	8003b4e <xQueueGenericSendFromISR+0xb6>
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d12c      	bne.n	8003ba8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	68b9      	ldr	r1, [r7, #8]
 8003b5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b5e:	f000 f90b 	bl	8003d78 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b62:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003b66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b6a:	d112      	bne.n	8003b92 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d016      	beq.n	8003ba2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b76:	3324      	adds	r3, #36	; 0x24
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 feb5 	bl	80048e8 <xTaskRemoveFromEventList>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00e      	beq.n	8003ba2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00b      	beq.n	8003ba2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	e007      	b.n	8003ba2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003b92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b96:	3301      	adds	r3, #1
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	b25a      	sxtb	r2, r3
 8003b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003ba6:	e001      	b.n	8003bac <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	637b      	str	r3, [r7, #52]	; 0x34
 8003bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bae:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3738      	adds	r7, #56	; 0x38
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b08c      	sub	sp, #48	; 0x30
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d109      	bne.n	8003bee <xQueueReceive+0x2e>
	__asm volatile
 8003bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bde:	f383 8811 	msr	BASEPRI, r3
 8003be2:	f3bf 8f6f 	isb	sy
 8003be6:	f3bf 8f4f 	dsb	sy
 8003bea:	623b      	str	r3, [r7, #32]
 8003bec:	e7fe      	b.n	8003bec <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d103      	bne.n	8003bfc <xQueueReceive+0x3c>
 8003bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <xQueueReceive+0x40>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e000      	b.n	8003c02 <xQueueReceive+0x42>
 8003c00:	2300      	movs	r3, #0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d109      	bne.n	8003c1a <xQueueReceive+0x5a>
 8003c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	e7fe      	b.n	8003c18 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c1a:	f001 f81f 	bl	8004c5c <xTaskGetSchedulerState>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d102      	bne.n	8003c2a <xQueueReceive+0x6a>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <xQueueReceive+0x6e>
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <xQueueReceive+0x70>
 8003c2e:	2300      	movs	r3, #0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d109      	bne.n	8003c48 <xQueueReceive+0x88>
 8003c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f3bf 8f4f 	dsb	sy
 8003c44:	61bb      	str	r3, [r7, #24]
 8003c46:	e7fe      	b.n	8003c46 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c48:	f001 fcde 	bl	8005608 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c50:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d01f      	beq.n	8003c98 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c58:	68b9      	ldr	r1, [r7, #8]
 8003c5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c5c:	f000 f8f6 	bl	8003e4c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	1e5a      	subs	r2, r3, #1
 8003c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c66:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00f      	beq.n	8003c90 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c72:	3310      	adds	r3, #16
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 fe37 	bl	80048e8 <xTaskRemoveFromEventList>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d007      	beq.n	8003c90 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003c80:	4b3c      	ldr	r3, [pc, #240]	; (8003d74 <xQueueReceive+0x1b4>)
 8003c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	f3bf 8f4f 	dsb	sy
 8003c8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003c90:	f001 fce8 	bl	8005664 <vPortExitCritical>
				return pdPASS;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e069      	b.n	8003d6c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d103      	bne.n	8003ca6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003c9e:	f001 fce1 	bl	8005664 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e062      	b.n	8003d6c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d106      	bne.n	8003cba <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003cac:	f107 0310 	add.w	r3, r7, #16
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fe7b 	bl	80049ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003cba:	f001 fcd3 	bl	8005664 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003cbe:	f000 fbf3 	bl	80044a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cc2:	f001 fca1 	bl	8005608 <vPortEnterCritical>
 8003cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ccc:	b25b      	sxtb	r3, r3
 8003cce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cd2:	d103      	bne.n	8003cdc <xQueueReceive+0x11c>
 8003cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ce2:	b25b      	sxtb	r3, r3
 8003ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ce8:	d103      	bne.n	8003cf2 <xQueueReceive+0x132>
 8003cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cf2:	f001 fcb7 	bl	8005664 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cf6:	1d3a      	adds	r2, r7, #4
 8003cf8:	f107 0310 	add.w	r3, r7, #16
 8003cfc:	4611      	mov	r1, r2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fe6a 	bl	80049d8 <xTaskCheckForTimeOut>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d123      	bne.n	8003d52 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d0c:	f000 f916 	bl	8003f3c <prvIsQueueEmpty>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d017      	beq.n	8003d46 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d18:	3324      	adds	r3, #36	; 0x24
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	4611      	mov	r1, r2
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 fd94 	bl	800484c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d26:	f000 f8b7 	bl	8003e98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d2a:	f000 fbcb 	bl	80044c4 <xTaskResumeAll>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d189      	bne.n	8003c48 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003d34:	4b0f      	ldr	r3, [pc, #60]	; (8003d74 <xQueueReceive+0x1b4>)
 8003d36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	f3bf 8f4f 	dsb	sy
 8003d40:	f3bf 8f6f 	isb	sy
 8003d44:	e780      	b.n	8003c48 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d48:	f000 f8a6 	bl	8003e98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d4c:	f000 fbba 	bl	80044c4 <xTaskResumeAll>
 8003d50:	e77a      	b.n	8003c48 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003d52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d54:	f000 f8a0 	bl	8003e98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d58:	f000 fbb4 	bl	80044c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d5e:	f000 f8ed 	bl	8003f3c <prvIsQueueEmpty>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f43f af6f 	beq.w	8003c48 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d6a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3730      	adds	r7, #48	; 0x30
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	e000ed04 	.word	0xe000ed04

08003d78 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10d      	bne.n	8003db2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d14d      	bne.n	8003e3a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 ff78 	bl	8004c98 <xTaskPriorityDisinherit>
 8003da8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	605a      	str	r2, [r3, #4]
 8003db0:	e043      	b.n	8003e3a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d119      	bne.n	8003dec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6898      	ldr	r0, [r3, #8]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	68b9      	ldr	r1, [r7, #8]
 8003dc4:	f001 ff14 	bl	8005bf0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd0:	441a      	add	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d32b      	bcc.n	8003e3a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	609a      	str	r2, [r3, #8]
 8003dea:	e026      	b.n	8003e3a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	68d8      	ldr	r0, [r3, #12]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df4:	461a      	mov	r2, r3
 8003df6:	68b9      	ldr	r1, [r7, #8]
 8003df8:	f001 fefa 	bl	8005bf0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	425b      	negs	r3, r3
 8003e06:	441a      	add	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d207      	bcs.n	8003e28 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e20:	425b      	negs	r3, r3
 8003e22:	441a      	add	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d105      	bne.n	8003e3a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d002      	beq.n	8003e3a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003e42:	697b      	ldr	r3, [r7, #20]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d018      	beq.n	8003e90 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	441a      	add	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68da      	ldr	r2, [r3, #12]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d303      	bcc.n	8003e80 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68d9      	ldr	r1, [r3, #12]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	461a      	mov	r2, r3
 8003e8a:	6838      	ldr	r0, [r7, #0]
 8003e8c:	f001 feb0 	bl	8005bf0 <memcpy>
	}
}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ea0:	f001 fbb2 	bl	8005608 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003eaa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003eac:	e011      	b.n	8003ed2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d012      	beq.n	8003edc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3324      	adds	r3, #36	; 0x24
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 fd14 	bl	80048e8 <xTaskRemoveFromEventList>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003ec6:	f000 fde7 	bl	8004a98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	dce9      	bgt.n	8003eae <prvUnlockQueue+0x16>
 8003eda:	e000      	b.n	8003ede <prvUnlockQueue+0x46>
					break;
 8003edc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	22ff      	movs	r2, #255	; 0xff
 8003ee2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003ee6:	f001 fbbd 	bl	8005664 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003eea:	f001 fb8d 	bl	8005608 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ef4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ef6:	e011      	b.n	8003f1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d012      	beq.n	8003f26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3310      	adds	r3, #16
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fcef 	bl	80048e8 <xTaskRemoveFromEventList>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003f10:	f000 fdc2 	bl	8004a98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003f14:	7bbb      	ldrb	r3, [r7, #14]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	dce9      	bgt.n	8003ef8 <prvUnlockQueue+0x60>
 8003f24:	e000      	b.n	8003f28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003f26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	22ff      	movs	r2, #255	; 0xff
 8003f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003f30:	f001 fb98 	bl	8005664 <vPortExitCritical>
}
 8003f34:	bf00      	nop
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f44:	f001 fb60 	bl	8005608 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d102      	bne.n	8003f56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003f50:	2301      	movs	r3, #1
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	e001      	b.n	8003f5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f5a:	f001 fb83 	bl	8005664 <vPortExitCritical>

	return xReturn;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f70:	f001 fb4a 	bl	8005608 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d102      	bne.n	8003f86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003f80:	2301      	movs	r3, #1
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	e001      	b.n	8003f8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f8a:	f001 fb6b 	bl	8005664 <vPortExitCritical>

	return xReturn;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60fb      	str	r3, [r7, #12]
 8003fa6:	e014      	b.n	8003fd2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003fa8:	4a0e      	ldr	r2, [pc, #56]	; (8003fe4 <vQueueAddToRegistry+0x4c>)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10b      	bne.n	8003fcc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003fb4:	490b      	ldr	r1, [pc, #44]	; (8003fe4 <vQueueAddToRegistry+0x4c>)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003fbe:	4a09      	ldr	r2, [pc, #36]	; (8003fe4 <vQueueAddToRegistry+0x4c>)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	4413      	add	r3, r2
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003fca:	e005      	b.n	8003fd8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2b07      	cmp	r3, #7
 8003fd6:	d9e7      	bls.n	8003fa8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc80      	pop	{r7}
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	20001dfc 	.word	0x20001dfc

08003fe8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003ff8:	f001 fb06 	bl	8005608 <vPortEnterCritical>
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004002:	b25b      	sxtb	r3, r3
 8004004:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004008:	d103      	bne.n	8004012 <vQueueWaitForMessageRestricted+0x2a>
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004018:	b25b      	sxtb	r3, r3
 800401a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800401e:	d103      	bne.n	8004028 <vQueueWaitForMessageRestricted+0x40>
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004028:	f001 fb1c 	bl	8005664 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004030:	2b00      	cmp	r3, #0
 8004032:	d106      	bne.n	8004042 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	3324      	adds	r3, #36	; 0x24
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	68b9      	ldr	r1, [r7, #8]
 800403c:	4618      	mov	r0, r3
 800403e:	f000 fc29 	bl	8004894 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004042:	6978      	ldr	r0, [r7, #20]
 8004044:	f7ff ff28 	bl	8003e98 <prvUnlockQueue>
	}
 8004048:	bf00      	nop
 800404a:	3718      	adds	r7, #24
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08e      	sub	sp, #56	; 0x38
 8004054:	af04      	add	r7, sp, #16
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
 800405c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800405e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004060:	2b00      	cmp	r3, #0
 8004062:	d109      	bne.n	8004078 <xTaskCreateStatic+0x28>
 8004064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004068:	f383 8811 	msr	BASEPRI, r3
 800406c:	f3bf 8f6f 	isb	sy
 8004070:	f3bf 8f4f 	dsb	sy
 8004074:	623b      	str	r3, [r7, #32]
 8004076:	e7fe      	b.n	8004076 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407a:	2b00      	cmp	r3, #0
 800407c:	d109      	bne.n	8004092 <xTaskCreateStatic+0x42>
 800407e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	e7fe      	b.n	8004090 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004092:	235c      	movs	r3, #92	; 0x5c
 8004094:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	2b5c      	cmp	r3, #92	; 0x5c
 800409a:	d009      	beq.n	80040b0 <xTaskCreateStatic+0x60>
 800409c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a0:	f383 8811 	msr	BASEPRI, r3
 80040a4:	f3bf 8f6f 	isb	sy
 80040a8:	f3bf 8f4f 	dsb	sy
 80040ac:	61bb      	str	r3, [r7, #24]
 80040ae:	e7fe      	b.n	80040ae <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80040b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d01e      	beq.n	80040f4 <xTaskCreateStatic+0xa4>
 80040b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d01b      	beq.n	80040f4 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80040bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	2202      	movs	r2, #2
 80040ca:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80040ce:	2300      	movs	r3, #0
 80040d0:	9303      	str	r3, [sp, #12]
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	9302      	str	r3, [sp, #8]
 80040d6:	f107 0314 	add.w	r3, r7, #20
 80040da:	9301      	str	r3, [sp, #4]
 80040dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	68b9      	ldr	r1, [r7, #8]
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f000 f850 	bl	800418c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80040ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040ee:	f000 f8d3 	bl	8004298 <prvAddNewTaskToReadyList>
 80040f2:	e001      	b.n	80040f8 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80040f8:	697b      	ldr	r3, [r7, #20]
	}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3728      	adds	r7, #40	; 0x28
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004102:	b580      	push	{r7, lr}
 8004104:	b08c      	sub	sp, #48	; 0x30
 8004106:	af04      	add	r7, sp, #16
 8004108:	60f8      	str	r0, [r7, #12]
 800410a:	60b9      	str	r1, [r7, #8]
 800410c:	603b      	str	r3, [r7, #0]
 800410e:	4613      	mov	r3, r2
 8004110:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004112:	88fb      	ldrh	r3, [r7, #6]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4618      	mov	r0, r3
 8004118:	f001 fb6c 	bl	80057f4 <pvPortMalloc>
 800411c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00e      	beq.n	8004142 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004124:	205c      	movs	r0, #92	; 0x5c
 8004126:	f001 fb65 	bl	80057f4 <pvPortMalloc>
 800412a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	631a      	str	r2, [r3, #48]	; 0x30
 8004138:	e005      	b.n	8004146 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800413a:	6978      	ldr	r0, [r7, #20]
 800413c:	f001 fc1c 	bl	8005978 <vPortFree>
 8004140:	e001      	b.n	8004146 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004142:	2300      	movs	r3, #0
 8004144:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d017      	beq.n	800417c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004154:	88fa      	ldrh	r2, [r7, #6]
 8004156:	2300      	movs	r3, #0
 8004158:	9303      	str	r3, [sp, #12]
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	9302      	str	r3, [sp, #8]
 800415e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	68b9      	ldr	r1, [r7, #8]
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 f80e 	bl	800418c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004170:	69f8      	ldr	r0, [r7, #28]
 8004172:	f000 f891 	bl	8004298 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004176:	2301      	movs	r3, #1
 8004178:	61bb      	str	r3, [r7, #24]
 800417a:	e002      	b.n	8004182 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800417c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004180:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004182:	69bb      	ldr	r3, [r7, #24]
	}
 8004184:	4618      	mov	r0, r3
 8004186:	3720      	adds	r7, #32
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b088      	sub	sp, #32
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
 8004198:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800419a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	461a      	mov	r2, r3
 80041a4:	21a5      	movs	r1, #165	; 0xa5
 80041a6:	f001 fd2e 	bl	8005c06 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80041aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80041b4:	3b01      	subs	r3, #1
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	f023 0307 	bic.w	r3, r3, #7
 80041c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d009      	beq.n	80041e2 <prvInitialiseNewTask+0x56>
 80041ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d2:	f383 8811 	msr	BASEPRI, r3
 80041d6:	f3bf 8f6f 	isb	sy
 80041da:	f3bf 8f4f 	dsb	sy
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	e7fe      	b.n	80041e0 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041e2:	2300      	movs	r3, #0
 80041e4:	61fb      	str	r3, [r7, #28]
 80041e6:	e012      	b.n	800420e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	4413      	add	r3, r2
 80041ee:	7819      	ldrb	r1, [r3, #0]
 80041f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	4413      	add	r3, r2
 80041f6:	3334      	adds	r3, #52	; 0x34
 80041f8:	460a      	mov	r2, r1
 80041fa:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	4413      	add	r3, r2
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d006      	beq.n	8004216 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	3301      	adds	r3, #1
 800420c:	61fb      	str	r3, [r7, #28]
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	2b0f      	cmp	r3, #15
 8004212:	d9e9      	bls.n	80041e8 <prvInitialiseNewTask+0x5c>
 8004214:	e000      	b.n	8004218 <prvInitialiseNewTask+0x8c>
		{
			break;
 8004216:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004222:	2b37      	cmp	r3, #55	; 0x37
 8004224:	d901      	bls.n	800422a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004226:	2337      	movs	r3, #55	; 0x37
 8004228:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800422e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004234:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004238:	2200      	movs	r2, #0
 800423a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800423c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423e:	3304      	adds	r3, #4
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff f9a0 	bl	8003586 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004248:	3318      	adds	r3, #24
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff f99b 	bl	8003586 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004252:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004254:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004258:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004262:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004264:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004268:	2200      	movs	r2, #0
 800426a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800426c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	68f9      	ldr	r1, [r7, #12]
 8004278:	69b8      	ldr	r0, [r7, #24]
 800427a:	f001 f8d7 	bl	800542c <pxPortInitialiseStack>
 800427e:	4602      	mov	r2, r0
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004286:	2b00      	cmp	r3, #0
 8004288:	d002      	beq.n	8004290 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800428a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800428e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004290:	bf00      	nop
 8004292:	3720      	adds	r7, #32
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80042a0:	f001 f9b2 	bl	8005608 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80042a4:	4b2d      	ldr	r3, [pc, #180]	; (800435c <prvAddNewTaskToReadyList+0xc4>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	3301      	adds	r3, #1
 80042aa:	4a2c      	ldr	r2, [pc, #176]	; (800435c <prvAddNewTaskToReadyList+0xc4>)
 80042ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80042ae:	4b2c      	ldr	r3, [pc, #176]	; (8004360 <prvAddNewTaskToReadyList+0xc8>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d109      	bne.n	80042ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80042b6:	4a2a      	ldr	r2, [pc, #168]	; (8004360 <prvAddNewTaskToReadyList+0xc8>)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80042bc:	4b27      	ldr	r3, [pc, #156]	; (800435c <prvAddNewTaskToReadyList+0xc4>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d110      	bne.n	80042e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80042c4:	f000 fc0c 	bl	8004ae0 <prvInitialiseTaskLists>
 80042c8:	e00d      	b.n	80042e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80042ca:	4b26      	ldr	r3, [pc, #152]	; (8004364 <prvAddNewTaskToReadyList+0xcc>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d109      	bne.n	80042e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80042d2:	4b23      	ldr	r3, [pc, #140]	; (8004360 <prvAddNewTaskToReadyList+0xc8>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042dc:	429a      	cmp	r2, r3
 80042de:	d802      	bhi.n	80042e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80042e0:	4a1f      	ldr	r2, [pc, #124]	; (8004360 <prvAddNewTaskToReadyList+0xc8>)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80042e6:	4b20      	ldr	r3, [pc, #128]	; (8004368 <prvAddNewTaskToReadyList+0xd0>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3301      	adds	r3, #1
 80042ec:	4a1e      	ldr	r2, [pc, #120]	; (8004368 <prvAddNewTaskToReadyList+0xd0>)
 80042ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80042f0:	4b1d      	ldr	r3, [pc, #116]	; (8004368 <prvAddNewTaskToReadyList+0xd0>)
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042fc:	4b1b      	ldr	r3, [pc, #108]	; (800436c <prvAddNewTaskToReadyList+0xd4>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	429a      	cmp	r2, r3
 8004302:	d903      	bls.n	800430c <prvAddNewTaskToReadyList+0x74>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004308:	4a18      	ldr	r2, [pc, #96]	; (800436c <prvAddNewTaskToReadyList+0xd4>)
 800430a:	6013      	str	r3, [r2, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004310:	4613      	mov	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4a15      	ldr	r2, [pc, #84]	; (8004370 <prvAddNewTaskToReadyList+0xd8>)
 800431a:	441a      	add	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3304      	adds	r3, #4
 8004320:	4619      	mov	r1, r3
 8004322:	4610      	mov	r0, r2
 8004324:	f7ff f93b 	bl	800359e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004328:	f001 f99c 	bl	8005664 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800432c:	4b0d      	ldr	r3, [pc, #52]	; (8004364 <prvAddNewTaskToReadyList+0xcc>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00e      	beq.n	8004352 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004334:	4b0a      	ldr	r3, [pc, #40]	; (8004360 <prvAddNewTaskToReadyList+0xc8>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433e:	429a      	cmp	r2, r3
 8004340:	d207      	bcs.n	8004352 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004342:	4b0c      	ldr	r3, [pc, #48]	; (8004374 <prvAddNewTaskToReadyList+0xdc>)
 8004344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004348:	601a      	str	r2, [r3, #0]
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	20000c28 	.word	0x20000c28
 8004360:	20000754 	.word	0x20000754
 8004364:	20000c34 	.word	0x20000c34
 8004368:	20000c44 	.word	0x20000c44
 800436c:	20000c30 	.word	0x20000c30
 8004370:	20000758 	.word	0x20000758
 8004374:	e000ed04 	.word	0xe000ed04

08004378 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004380:	2300      	movs	r3, #0
 8004382:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d016      	beq.n	80043b8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800438a:	4b13      	ldr	r3, [pc, #76]	; (80043d8 <vTaskDelay+0x60>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d009      	beq.n	80043a6 <vTaskDelay+0x2e>
 8004392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004396:	f383 8811 	msr	BASEPRI, r3
 800439a:	f3bf 8f6f 	isb	sy
 800439e:	f3bf 8f4f 	dsb	sy
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	e7fe      	b.n	80043a4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80043a6:	f000 f87f 	bl	80044a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80043aa:	2100      	movs	r1, #0
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fcdf 	bl	8004d70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80043b2:	f000 f887 	bl	80044c4 <xTaskResumeAll>
 80043b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d107      	bne.n	80043ce <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80043be:	4b07      	ldr	r3, [pc, #28]	; (80043dc <vTaskDelay+0x64>)
 80043c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80043ce:	bf00      	nop
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20000c50 	.word	0x20000c50
 80043dc:	e000ed04 	.word	0xe000ed04

080043e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08a      	sub	sp, #40	; 0x28
 80043e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80043ea:	2300      	movs	r3, #0
 80043ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80043ee:	463a      	mov	r2, r7
 80043f0:	1d39      	adds	r1, r7, #4
 80043f2:	f107 0308 	add.w	r3, r7, #8
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff f874 	bl	80034e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80043fc:	6839      	ldr	r1, [r7, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	9202      	str	r2, [sp, #8]
 8004404:	9301      	str	r3, [sp, #4]
 8004406:	2300      	movs	r3, #0
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	2300      	movs	r3, #0
 800440c:	460a      	mov	r2, r1
 800440e:	4920      	ldr	r1, [pc, #128]	; (8004490 <vTaskStartScheduler+0xb0>)
 8004410:	4820      	ldr	r0, [pc, #128]	; (8004494 <vTaskStartScheduler+0xb4>)
 8004412:	f7ff fe1d 	bl	8004050 <xTaskCreateStatic>
 8004416:	4602      	mov	r2, r0
 8004418:	4b1f      	ldr	r3, [pc, #124]	; (8004498 <vTaskStartScheduler+0xb8>)
 800441a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800441c:	4b1e      	ldr	r3, [pc, #120]	; (8004498 <vTaskStartScheduler+0xb8>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004424:	2301      	movs	r3, #1
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e001      	b.n	800442e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800442a:	2300      	movs	r3, #0
 800442c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	2b01      	cmp	r3, #1
 8004432:	d102      	bne.n	800443a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004434:	f000 fcf0 	bl	8004e18 <xTimerCreateTimerTask>
 8004438:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b01      	cmp	r3, #1
 800443e:	d115      	bne.n	800446c <vTaskStartScheduler+0x8c>
 8004440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004444:	f383 8811 	msr	BASEPRI, r3
 8004448:	f3bf 8f6f 	isb	sy
 800444c:	f3bf 8f4f 	dsb	sy
 8004450:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004452:	4b12      	ldr	r3, [pc, #72]	; (800449c <vTaskStartScheduler+0xbc>)
 8004454:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004458:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800445a:	4b11      	ldr	r3, [pc, #68]	; (80044a0 <vTaskStartScheduler+0xc0>)
 800445c:	2201      	movs	r2, #1
 800445e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004460:	4b10      	ldr	r3, [pc, #64]	; (80044a4 <vTaskStartScheduler+0xc4>)
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004466:	f001 f85f 	bl	8005528 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800446a:	e00d      	b.n	8004488 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004472:	d109      	bne.n	8004488 <vTaskStartScheduler+0xa8>
 8004474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004478:	f383 8811 	msr	BASEPRI, r3
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	60fb      	str	r3, [r7, #12]
 8004486:	e7fe      	b.n	8004486 <vTaskStartScheduler+0xa6>
}
 8004488:	bf00      	nop
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	08006a64 	.word	0x08006a64
 8004494:	08004ab1 	.word	0x08004ab1
 8004498:	20000c4c 	.word	0x20000c4c
 800449c:	20000c48 	.word	0x20000c48
 80044a0:	20000c34 	.word	0x20000c34
 80044a4:	20000c2c 	.word	0x20000c2c

080044a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80044ac:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <vTaskSuspendAll+0x18>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3301      	adds	r3, #1
 80044b2:	4a03      	ldr	r2, [pc, #12]	; (80044c0 <vTaskSuspendAll+0x18>)
 80044b4:	6013      	str	r3, [r2, #0]
}
 80044b6:	bf00      	nop
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	20000c50 	.word	0x20000c50

080044c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80044d2:	4b41      	ldr	r3, [pc, #260]	; (80045d8 <xTaskResumeAll+0x114>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d109      	bne.n	80044ee <xTaskResumeAll+0x2a>
 80044da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044de:	f383 8811 	msr	BASEPRI, r3
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	e7fe      	b.n	80044ec <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80044ee:	f001 f88b 	bl	8005608 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80044f2:	4b39      	ldr	r3, [pc, #228]	; (80045d8 <xTaskResumeAll+0x114>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3b01      	subs	r3, #1
 80044f8:	4a37      	ldr	r2, [pc, #220]	; (80045d8 <xTaskResumeAll+0x114>)
 80044fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044fc:	4b36      	ldr	r3, [pc, #216]	; (80045d8 <xTaskResumeAll+0x114>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d162      	bne.n	80045ca <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004504:	4b35      	ldr	r3, [pc, #212]	; (80045dc <xTaskResumeAll+0x118>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d05e      	beq.n	80045ca <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800450c:	e02f      	b.n	800456e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800450e:	4b34      	ldr	r3, [pc, #208]	; (80045e0 <xTaskResumeAll+0x11c>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	3318      	adds	r3, #24
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff f89a 	bl	8003654 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	3304      	adds	r3, #4
 8004524:	4618      	mov	r0, r3
 8004526:	f7ff f895 	bl	8003654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800452e:	4b2d      	ldr	r3, [pc, #180]	; (80045e4 <xTaskResumeAll+0x120>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d903      	bls.n	800453e <xTaskResumeAll+0x7a>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	4a2a      	ldr	r2, [pc, #168]	; (80045e4 <xTaskResumeAll+0x120>)
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004542:	4613      	mov	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4413      	add	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	4a27      	ldr	r2, [pc, #156]	; (80045e8 <xTaskResumeAll+0x124>)
 800454c:	441a      	add	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	3304      	adds	r3, #4
 8004552:	4619      	mov	r1, r3
 8004554:	4610      	mov	r0, r2
 8004556:	f7ff f822 	bl	800359e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800455e:	4b23      	ldr	r3, [pc, #140]	; (80045ec <xTaskResumeAll+0x128>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004564:	429a      	cmp	r2, r3
 8004566:	d302      	bcc.n	800456e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004568:	4b21      	ldr	r3, [pc, #132]	; (80045f0 <xTaskResumeAll+0x12c>)
 800456a:	2201      	movs	r2, #1
 800456c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800456e:	4b1c      	ldr	r3, [pc, #112]	; (80045e0 <xTaskResumeAll+0x11c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1cb      	bne.n	800450e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800457c:	f000 fb4a 	bl	8004c14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004580:	4b1c      	ldr	r3, [pc, #112]	; (80045f4 <xTaskResumeAll+0x130>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d010      	beq.n	80045ae <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800458c:	f000 f844 	bl	8004618 <xTaskIncrementTick>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004596:	4b16      	ldr	r3, [pc, #88]	; (80045f0 <xTaskResumeAll+0x12c>)
 8004598:	2201      	movs	r2, #1
 800459a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	3b01      	subs	r3, #1
 80045a0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1f1      	bne.n	800458c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80045a8:	4b12      	ldr	r3, [pc, #72]	; (80045f4 <xTaskResumeAll+0x130>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80045ae:	4b10      	ldr	r3, [pc, #64]	; (80045f0 <xTaskResumeAll+0x12c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d009      	beq.n	80045ca <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80045b6:	2301      	movs	r3, #1
 80045b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80045ba:	4b0f      	ldr	r3, [pc, #60]	; (80045f8 <xTaskResumeAll+0x134>)
 80045bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80045ca:	f001 f84b 	bl	8005664 <vPortExitCritical>

	return xAlreadyYielded;
 80045ce:	68bb      	ldr	r3, [r7, #8]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	20000c50 	.word	0x20000c50
 80045dc:	20000c28 	.word	0x20000c28
 80045e0:	20000be8 	.word	0x20000be8
 80045e4:	20000c30 	.word	0x20000c30
 80045e8:	20000758 	.word	0x20000758
 80045ec:	20000754 	.word	0x20000754
 80045f0:	20000c3c 	.word	0x20000c3c
 80045f4:	20000c38 	.word	0x20000c38
 80045f8:	e000ed04 	.word	0xe000ed04

080045fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004602:	4b04      	ldr	r3, [pc, #16]	; (8004614 <xTaskGetTickCount+0x18>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004608:	687b      	ldr	r3, [r7, #4]
}
 800460a:	4618      	mov	r0, r3
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	20000c2c 	.word	0x20000c2c

08004618 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004622:	4b51      	ldr	r3, [pc, #324]	; (8004768 <xTaskIncrementTick+0x150>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	f040 808d 	bne.w	8004746 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800462c:	4b4f      	ldr	r3, [pc, #316]	; (800476c <xTaskIncrementTick+0x154>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3301      	adds	r3, #1
 8004632:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004634:	4a4d      	ldr	r2, [pc, #308]	; (800476c <xTaskIncrementTick+0x154>)
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d11f      	bne.n	8004680 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004640:	4b4b      	ldr	r3, [pc, #300]	; (8004770 <xTaskIncrementTick+0x158>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <xTaskIncrementTick+0x46>
 800464a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	e7fe      	b.n	800465c <xTaskIncrementTick+0x44>
 800465e:	4b44      	ldr	r3, [pc, #272]	; (8004770 <xTaskIncrementTick+0x158>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	4b43      	ldr	r3, [pc, #268]	; (8004774 <xTaskIncrementTick+0x15c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a41      	ldr	r2, [pc, #260]	; (8004770 <xTaskIncrementTick+0x158>)
 800466a:	6013      	str	r3, [r2, #0]
 800466c:	4a41      	ldr	r2, [pc, #260]	; (8004774 <xTaskIncrementTick+0x15c>)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6013      	str	r3, [r2, #0]
 8004672:	4b41      	ldr	r3, [pc, #260]	; (8004778 <xTaskIncrementTick+0x160>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3301      	adds	r3, #1
 8004678:	4a3f      	ldr	r2, [pc, #252]	; (8004778 <xTaskIncrementTick+0x160>)
 800467a:	6013      	str	r3, [r2, #0]
 800467c:	f000 faca 	bl	8004c14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004680:	4b3e      	ldr	r3, [pc, #248]	; (800477c <xTaskIncrementTick+0x164>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	429a      	cmp	r2, r3
 8004688:	d34e      	bcc.n	8004728 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800468a:	4b39      	ldr	r3, [pc, #228]	; (8004770 <xTaskIncrementTick+0x158>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <xTaskIncrementTick+0x80>
 8004694:	2301      	movs	r3, #1
 8004696:	e000      	b.n	800469a <xTaskIncrementTick+0x82>
 8004698:	2300      	movs	r3, #0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d004      	beq.n	80046a8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800469e:	4b37      	ldr	r3, [pc, #220]	; (800477c <xTaskIncrementTick+0x164>)
 80046a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046a4:	601a      	str	r2, [r3, #0]
					break;
 80046a6:	e03f      	b.n	8004728 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046a8:	4b31      	ldr	r3, [pc, #196]	; (8004770 <xTaskIncrementTick+0x158>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d203      	bcs.n	80046c8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80046c0:	4a2e      	ldr	r2, [pc, #184]	; (800477c <xTaskIncrementTick+0x164>)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6013      	str	r3, [r2, #0]
						break;
 80046c6:	e02f      	b.n	8004728 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	3304      	adds	r3, #4
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7fe ffc1 	bl	8003654 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d004      	beq.n	80046e4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	3318      	adds	r3, #24
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fe ffb8 	bl	8003654 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e8:	4b25      	ldr	r3, [pc, #148]	; (8004780 <xTaskIncrementTick+0x168>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d903      	bls.n	80046f8 <xTaskIncrementTick+0xe0>
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	4a22      	ldr	r2, [pc, #136]	; (8004780 <xTaskIncrementTick+0x168>)
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046fc:	4613      	mov	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4413      	add	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4a1f      	ldr	r2, [pc, #124]	; (8004784 <xTaskIncrementTick+0x16c>)
 8004706:	441a      	add	r2, r3
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	3304      	adds	r3, #4
 800470c:	4619      	mov	r1, r3
 800470e:	4610      	mov	r0, r2
 8004710:	f7fe ff45 	bl	800359e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004718:	4b1b      	ldr	r3, [pc, #108]	; (8004788 <xTaskIncrementTick+0x170>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471e:	429a      	cmp	r2, r3
 8004720:	d3b3      	bcc.n	800468a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004722:	2301      	movs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004726:	e7b0      	b.n	800468a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004728:	4b17      	ldr	r3, [pc, #92]	; (8004788 <xTaskIncrementTick+0x170>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472e:	4915      	ldr	r1, [pc, #84]	; (8004784 <xTaskIncrementTick+0x16c>)
 8004730:	4613      	mov	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d907      	bls.n	8004750 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004740:	2301      	movs	r3, #1
 8004742:	617b      	str	r3, [r7, #20]
 8004744:	e004      	b.n	8004750 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004746:	4b11      	ldr	r3, [pc, #68]	; (800478c <xTaskIncrementTick+0x174>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	3301      	adds	r3, #1
 800474c:	4a0f      	ldr	r2, [pc, #60]	; (800478c <xTaskIncrementTick+0x174>)
 800474e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004750:	4b0f      	ldr	r3, [pc, #60]	; (8004790 <xTaskIncrementTick+0x178>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004758:	2301      	movs	r3, #1
 800475a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800475c:	697b      	ldr	r3, [r7, #20]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20000c50 	.word	0x20000c50
 800476c:	20000c2c 	.word	0x20000c2c
 8004770:	20000be0 	.word	0x20000be0
 8004774:	20000be4 	.word	0x20000be4
 8004778:	20000c40 	.word	0x20000c40
 800477c:	20000c48 	.word	0x20000c48
 8004780:	20000c30 	.word	0x20000c30
 8004784:	20000758 	.word	0x20000758
 8004788:	20000754 	.word	0x20000754
 800478c:	20000c38 	.word	0x20000c38
 8004790:	20000c3c 	.word	0x20000c3c

08004794 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800479a:	4b27      	ldr	r3, [pc, #156]	; (8004838 <vTaskSwitchContext+0xa4>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80047a2:	4b26      	ldr	r3, [pc, #152]	; (800483c <vTaskSwitchContext+0xa8>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80047a8:	e040      	b.n	800482c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80047aa:	4b24      	ldr	r3, [pc, #144]	; (800483c <vTaskSwitchContext+0xa8>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80047b0:	4b23      	ldr	r3, [pc, #140]	; (8004840 <vTaskSwitchContext+0xac>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	e00f      	b.n	80047d8 <vTaskSwitchContext+0x44>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <vTaskSwitchContext+0x3e>
 80047be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	607b      	str	r3, [r7, #4]
 80047d0:	e7fe      	b.n	80047d0 <vTaskSwitchContext+0x3c>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	3b01      	subs	r3, #1
 80047d6:	60fb      	str	r3, [r7, #12]
 80047d8:	491a      	ldr	r1, [pc, #104]	; (8004844 <vTaskSwitchContext+0xb0>)
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	4613      	mov	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4413      	add	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0e5      	beq.n	80047b8 <vTaskSwitchContext+0x24>
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	4613      	mov	r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4a13      	ldr	r2, [pc, #76]	; (8004844 <vTaskSwitchContext+0xb0>)
 80047f8:	4413      	add	r3, r2
 80047fa:	60bb      	str	r3, [r7, #8]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	605a      	str	r2, [r3, #4]
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	3308      	adds	r3, #8
 800480e:	429a      	cmp	r2, r3
 8004810:	d104      	bne.n	800481c <vTaskSwitchContext+0x88>
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	685a      	ldr	r2, [r3, #4]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	605a      	str	r2, [r3, #4]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	4a09      	ldr	r2, [pc, #36]	; (8004848 <vTaskSwitchContext+0xb4>)
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	4a06      	ldr	r2, [pc, #24]	; (8004840 <vTaskSwitchContext+0xac>)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6013      	str	r3, [r2, #0]
}
 800482c:	bf00      	nop
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	bc80      	pop	{r7}
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	20000c50 	.word	0x20000c50
 800483c:	20000c3c 	.word	0x20000c3c
 8004840:	20000c30 	.word	0x20000c30
 8004844:	20000758 	.word	0x20000758
 8004848:	20000754 	.word	0x20000754

0800484c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d109      	bne.n	8004870 <vTaskPlaceOnEventList+0x24>
 800485c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	e7fe      	b.n	800486e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004870:	4b07      	ldr	r3, [pc, #28]	; (8004890 <vTaskPlaceOnEventList+0x44>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	3318      	adds	r3, #24
 8004876:	4619      	mov	r1, r3
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7fe feb3 	bl	80035e4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800487e:	2101      	movs	r1, #1
 8004880:	6838      	ldr	r0, [r7, #0]
 8004882:	f000 fa75 	bl	8004d70 <prvAddCurrentTaskToDelayedList>
}
 8004886:	bf00      	nop
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	20000754 	.word	0x20000754

08004894 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d109      	bne.n	80048ba <vTaskPlaceOnEventListRestricted+0x26>
 80048a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048aa:	f383 8811 	msr	BASEPRI, r3
 80048ae:	f3bf 8f6f 	isb	sy
 80048b2:	f3bf 8f4f 	dsb	sy
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	e7fe      	b.n	80048b8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <vTaskPlaceOnEventListRestricted+0x50>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	3318      	adds	r3, #24
 80048c0:	4619      	mov	r1, r3
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f7fe fe6b 	bl	800359e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80048ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80048d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80048d4:	6879      	ldr	r1, [r7, #4]
 80048d6:	68b8      	ldr	r0, [r7, #8]
 80048d8:	f000 fa4a 	bl	8004d70 <prvAddCurrentTaskToDelayedList>
	}
 80048dc:	bf00      	nop
 80048de:	3718      	adds	r7, #24
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	20000754 	.word	0x20000754

080048e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d109      	bne.n	8004912 <xTaskRemoveFromEventList+0x2a>
 80048fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	e7fe      	b.n	8004910 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	3318      	adds	r3, #24
 8004916:	4618      	mov	r0, r3
 8004918:	f7fe fe9c 	bl	8003654 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800491c:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <xTaskRemoveFromEventList+0xac>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d11d      	bne.n	8004960 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	3304      	adds	r3, #4
 8004928:	4618      	mov	r0, r3
 800492a:	f7fe fe93 	bl	8003654 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004932:	4b19      	ldr	r3, [pc, #100]	; (8004998 <xTaskRemoveFromEventList+0xb0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	429a      	cmp	r2, r3
 8004938:	d903      	bls.n	8004942 <xTaskRemoveFromEventList+0x5a>
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493e:	4a16      	ldr	r2, [pc, #88]	; (8004998 <xTaskRemoveFromEventList+0xb0>)
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004946:	4613      	mov	r3, r2
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	4413      	add	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4a13      	ldr	r2, [pc, #76]	; (800499c <xTaskRemoveFromEventList+0xb4>)
 8004950:	441a      	add	r2, r3
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	3304      	adds	r3, #4
 8004956:	4619      	mov	r1, r3
 8004958:	4610      	mov	r0, r2
 800495a:	f7fe fe20 	bl	800359e <vListInsertEnd>
 800495e:	e005      	b.n	800496c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	3318      	adds	r3, #24
 8004964:	4619      	mov	r1, r3
 8004966:	480e      	ldr	r0, [pc, #56]	; (80049a0 <xTaskRemoveFromEventList+0xb8>)
 8004968:	f7fe fe19 	bl	800359e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004970:	4b0c      	ldr	r3, [pc, #48]	; (80049a4 <xTaskRemoveFromEventList+0xbc>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004976:	429a      	cmp	r2, r3
 8004978:	d905      	bls.n	8004986 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800497a:	2301      	movs	r3, #1
 800497c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800497e:	4b0a      	ldr	r3, [pc, #40]	; (80049a8 <xTaskRemoveFromEventList+0xc0>)
 8004980:	2201      	movs	r2, #1
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	e001      	b.n	800498a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800498a:	697b      	ldr	r3, [r7, #20]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	20000c50 	.word	0x20000c50
 8004998:	20000c30 	.word	0x20000c30
 800499c:	20000758 	.word	0x20000758
 80049a0:	20000be8 	.word	0x20000be8
 80049a4:	20000754 	.word	0x20000754
 80049a8:	20000c3c 	.word	0x20000c3c

080049ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80049b4:	4b06      	ldr	r3, [pc, #24]	; (80049d0 <vTaskInternalSetTimeOutState+0x24>)
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80049bc:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <vTaskInternalSetTimeOutState+0x28>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	605a      	str	r2, [r3, #4]
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20000c40 	.word	0x20000c40
 80049d4:	20000c2c 	.word	0x20000c2c

080049d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <xTaskCheckForTimeOut+0x24>
 80049e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ec:	f383 8811 	msr	BASEPRI, r3
 80049f0:	f3bf 8f6f 	isb	sy
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	613b      	str	r3, [r7, #16]
 80049fa:	e7fe      	b.n	80049fa <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d109      	bne.n	8004a16 <xTaskCheckForTimeOut+0x3e>
 8004a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a06:	f383 8811 	msr	BASEPRI, r3
 8004a0a:	f3bf 8f6f 	isb	sy
 8004a0e:	f3bf 8f4f 	dsb	sy
 8004a12:	60fb      	str	r3, [r7, #12]
 8004a14:	e7fe      	b.n	8004a14 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004a16:	f000 fdf7 	bl	8005608 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004a1a:	4b1d      	ldr	r3, [pc, #116]	; (8004a90 <xTaskCheckForTimeOut+0xb8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a32:	d102      	bne.n	8004a3a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004a34:	2300      	movs	r3, #0
 8004a36:	61fb      	str	r3, [r7, #28]
 8004a38:	e023      	b.n	8004a82 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4b15      	ldr	r3, [pc, #84]	; (8004a94 <xTaskCheckForTimeOut+0xbc>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d007      	beq.n	8004a56 <xTaskCheckForTimeOut+0x7e>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d302      	bcc.n	8004a56 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004a50:	2301      	movs	r3, #1
 8004a52:	61fb      	str	r3, [r7, #28]
 8004a54:	e015      	b.n	8004a82 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d20b      	bcs.n	8004a78 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	1ad2      	subs	r2, r2, r3
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f7ff ff9d 	bl	80049ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004a72:	2300      	movs	r3, #0
 8004a74:	61fb      	str	r3, [r7, #28]
 8004a76:	e004      	b.n	8004a82 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004a82:	f000 fdef 	bl	8005664 <vPortExitCritical>

	return xReturn;
 8004a86:	69fb      	ldr	r3, [r7, #28]
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3720      	adds	r7, #32
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	20000c2c 	.word	0x20000c2c
 8004a94:	20000c40 	.word	0x20000c40

08004a98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004a9c:	4b03      	ldr	r3, [pc, #12]	; (8004aac <vTaskMissedYield+0x14>)
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	601a      	str	r2, [r3, #0]
}
 8004aa2:	bf00      	nop
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	20000c3c 	.word	0x20000c3c

08004ab0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004ab8:	f000 f852 	bl	8004b60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004abc:	4b06      	ldr	r3, [pc, #24]	; (8004ad8 <prvIdleTask+0x28>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d9f9      	bls.n	8004ab8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004ac4:	4b05      	ldr	r3, [pc, #20]	; (8004adc <prvIdleTask+0x2c>)
 8004ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	f3bf 8f4f 	dsb	sy
 8004ad0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004ad4:	e7f0      	b.n	8004ab8 <prvIdleTask+0x8>
 8004ad6:	bf00      	nop
 8004ad8:	20000758 	.word	0x20000758
 8004adc:	e000ed04 	.word	0xe000ed04

08004ae0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	607b      	str	r3, [r7, #4]
 8004aea:	e00c      	b.n	8004b06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	4413      	add	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	4a12      	ldr	r2, [pc, #72]	; (8004b40 <prvInitialiseTaskLists+0x60>)
 8004af8:	4413      	add	r3, r2
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fe fd24 	bl	8003548 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3301      	adds	r3, #1
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b37      	cmp	r3, #55	; 0x37
 8004b0a:	d9ef      	bls.n	8004aec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b0c:	480d      	ldr	r0, [pc, #52]	; (8004b44 <prvInitialiseTaskLists+0x64>)
 8004b0e:	f7fe fd1b 	bl	8003548 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b12:	480d      	ldr	r0, [pc, #52]	; (8004b48 <prvInitialiseTaskLists+0x68>)
 8004b14:	f7fe fd18 	bl	8003548 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b18:	480c      	ldr	r0, [pc, #48]	; (8004b4c <prvInitialiseTaskLists+0x6c>)
 8004b1a:	f7fe fd15 	bl	8003548 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004b1e:	480c      	ldr	r0, [pc, #48]	; (8004b50 <prvInitialiseTaskLists+0x70>)
 8004b20:	f7fe fd12 	bl	8003548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004b24:	480b      	ldr	r0, [pc, #44]	; (8004b54 <prvInitialiseTaskLists+0x74>)
 8004b26:	f7fe fd0f 	bl	8003548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b2a:	4b0b      	ldr	r3, [pc, #44]	; (8004b58 <prvInitialiseTaskLists+0x78>)
 8004b2c:	4a05      	ldr	r2, [pc, #20]	; (8004b44 <prvInitialiseTaskLists+0x64>)
 8004b2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b30:	4b0a      	ldr	r3, [pc, #40]	; (8004b5c <prvInitialiseTaskLists+0x7c>)
 8004b32:	4a05      	ldr	r2, [pc, #20]	; (8004b48 <prvInitialiseTaskLists+0x68>)
 8004b34:	601a      	str	r2, [r3, #0]
}
 8004b36:	bf00      	nop
 8004b38:	3708      	adds	r7, #8
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20000758 	.word	0x20000758
 8004b44:	20000bb8 	.word	0x20000bb8
 8004b48:	20000bcc 	.word	0x20000bcc
 8004b4c:	20000be8 	.word	0x20000be8
 8004b50:	20000bfc 	.word	0x20000bfc
 8004b54:	20000c14 	.word	0x20000c14
 8004b58:	20000be0 	.word	0x20000be0
 8004b5c:	20000be4 	.word	0x20000be4

08004b60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b66:	e019      	b.n	8004b9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004b68:	f000 fd4e 	bl	8005608 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004b6c:	4b0f      	ldr	r3, [pc, #60]	; (8004bac <prvCheckTasksWaitingTermination+0x4c>)
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3304      	adds	r3, #4
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7fe fd6b 	bl	8003654 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004b7e:	4b0c      	ldr	r3, [pc, #48]	; (8004bb0 <prvCheckTasksWaitingTermination+0x50>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	4a0a      	ldr	r2, [pc, #40]	; (8004bb0 <prvCheckTasksWaitingTermination+0x50>)
 8004b86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004b88:	4b0a      	ldr	r3, [pc, #40]	; (8004bb4 <prvCheckTasksWaitingTermination+0x54>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	4a09      	ldr	r2, [pc, #36]	; (8004bb4 <prvCheckTasksWaitingTermination+0x54>)
 8004b90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004b92:	f000 fd67 	bl	8005664 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f80e 	bl	8004bb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b9c:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <prvCheckTasksWaitingTermination+0x54>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e1      	bne.n	8004b68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ba4:	bf00      	nop
 8004ba6:	3708      	adds	r7, #8
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	20000bfc 	.word	0x20000bfc
 8004bb0:	20000c28 	.word	0x20000c28
 8004bb4:	20000c10 	.word	0x20000c10

08004bb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d108      	bne.n	8004bdc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fed2 	bl	8005978 <vPortFree>
				vPortFree( pxTCB );
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fecf 	bl	8005978 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004bda:	e017      	b.n	8004c0c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d103      	bne.n	8004bee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fec6 	bl	8005978 <vPortFree>
	}
 8004bec:	e00e      	b.n	8004c0c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d009      	beq.n	8004c0c <prvDeleteTCB+0x54>
 8004bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	e7fe      	b.n	8004c0a <prvDeleteTCB+0x52>
	}
 8004c0c:	bf00      	nop
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c1a:	4b0e      	ldr	r3, [pc, #56]	; (8004c54 <prvResetNextTaskUnblockTime+0x40>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <prvResetNextTaskUnblockTime+0x14>
 8004c24:	2301      	movs	r3, #1
 8004c26:	e000      	b.n	8004c2a <prvResetNextTaskUnblockTime+0x16>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d004      	beq.n	8004c38 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	; (8004c58 <prvResetNextTaskUnblockTime+0x44>)
 8004c30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c34:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004c36:	e008      	b.n	8004c4a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c38:	4b06      	ldr	r3, [pc, #24]	; (8004c54 <prvResetNextTaskUnblockTime+0x40>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	4a04      	ldr	r2, [pc, #16]	; (8004c58 <prvResetNextTaskUnblockTime+0x44>)
 8004c48:	6013      	str	r3, [r2, #0]
}
 8004c4a:	bf00      	nop
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr
 8004c54:	20000be0 	.word	0x20000be0
 8004c58:	20000c48 	.word	0x20000c48

08004c5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004c62:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <xTaskGetSchedulerState+0x34>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d102      	bne.n	8004c70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	607b      	str	r3, [r7, #4]
 8004c6e:	e008      	b.n	8004c82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c70:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <xTaskGetSchedulerState+0x38>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d102      	bne.n	8004c7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004c78:	2302      	movs	r3, #2
 8004c7a:	607b      	str	r3, [r7, #4]
 8004c7c:	e001      	b.n	8004c82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004c82:	687b      	ldr	r3, [r7, #4]
	}
 8004c84:	4618      	mov	r0, r3
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	20000c34 	.word	0x20000c34
 8004c94:	20000c50 	.word	0x20000c50

08004c98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d054      	beq.n	8004d58 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004cae:	4b2d      	ldr	r3, [pc, #180]	; (8004d64 <xTaskPriorityDisinherit+0xcc>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d009      	beq.n	8004ccc <xTaskPriorityDisinherit+0x34>
 8004cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbc:	f383 8811 	msr	BASEPRI, r3
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	60fb      	str	r3, [r7, #12]
 8004cca:	e7fe      	b.n	8004cca <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d109      	bne.n	8004ce8 <xTaskPriorityDisinherit+0x50>
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	e7fe      	b.n	8004ce6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cec:	1e5a      	subs	r2, r3, #1
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d02c      	beq.n	8004d58 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d128      	bne.n	8004d58 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	3304      	adds	r3, #4
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7fe fca2 	bl	8003654 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d28:	4b0f      	ldr	r3, [pc, #60]	; (8004d68 <xTaskPriorityDisinherit+0xd0>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d903      	bls.n	8004d38 <xTaskPriorityDisinherit+0xa0>
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d34:	4a0c      	ldr	r2, [pc, #48]	; (8004d68 <xTaskPriorityDisinherit+0xd0>)
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	4a09      	ldr	r2, [pc, #36]	; (8004d6c <xTaskPriorityDisinherit+0xd4>)
 8004d46:	441a      	add	r2, r3
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	3304      	adds	r3, #4
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	4610      	mov	r0, r2
 8004d50:	f7fe fc25 	bl	800359e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004d54:	2301      	movs	r3, #1
 8004d56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004d58:	697b      	ldr	r3, [r7, #20]
	}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3718      	adds	r7, #24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000754 	.word	0x20000754
 8004d68:	20000c30 	.word	0x20000c30
 8004d6c:	20000758 	.word	0x20000758

08004d70 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004d7a:	4b21      	ldr	r3, [pc, #132]	; (8004e00 <prvAddCurrentTaskToDelayedList+0x90>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d80:	4b20      	ldr	r3, [pc, #128]	; (8004e04 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3304      	adds	r3, #4
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7fe fc64 	bl	8003654 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d92:	d10a      	bne.n	8004daa <prvAddCurrentTaskToDelayedList+0x3a>
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d9a:	4b1a      	ldr	r3, [pc, #104]	; (8004e04 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3304      	adds	r3, #4
 8004da0:	4619      	mov	r1, r3
 8004da2:	4819      	ldr	r0, [pc, #100]	; (8004e08 <prvAddCurrentTaskToDelayedList+0x98>)
 8004da4:	f7fe fbfb 	bl	800359e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004da8:	e026      	b.n	8004df8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4413      	add	r3, r2
 8004db0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004db2:	4b14      	ldr	r3, [pc, #80]	; (8004e04 <prvAddCurrentTaskToDelayedList+0x94>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d209      	bcs.n	8004dd6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004dc2:	4b12      	ldr	r3, [pc, #72]	; (8004e0c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4b0f      	ldr	r3, [pc, #60]	; (8004e04 <prvAddCurrentTaskToDelayedList+0x94>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	3304      	adds	r3, #4
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4610      	mov	r0, r2
 8004dd0:	f7fe fc08 	bl	80035e4 <vListInsert>
}
 8004dd4:	e010      	b.n	8004df8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004dd6:	4b0e      	ldr	r3, [pc, #56]	; (8004e10 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	4b0a      	ldr	r3, [pc, #40]	; (8004e04 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	3304      	adds	r3, #4
 8004de0:	4619      	mov	r1, r3
 8004de2:	4610      	mov	r0, r2
 8004de4:	f7fe fbfe 	bl	80035e4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004de8:	4b0a      	ldr	r3, [pc, #40]	; (8004e14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d202      	bcs.n	8004df8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004df2:	4a08      	ldr	r2, [pc, #32]	; (8004e14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	6013      	str	r3, [r2, #0]
}
 8004df8:	bf00      	nop
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	20000c2c 	.word	0x20000c2c
 8004e04:	20000754 	.word	0x20000754
 8004e08:	20000c14 	.word	0x20000c14
 8004e0c:	20000be4 	.word	0x20000be4
 8004e10:	20000be0 	.word	0x20000be0
 8004e14:	20000c48 	.word	0x20000c48

08004e18 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08a      	sub	sp, #40	; 0x28
 8004e1c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004e22:	f000 fac3 	bl	80053ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004e26:	4b1c      	ldr	r3, [pc, #112]	; (8004e98 <xTimerCreateTimerTask+0x80>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d021      	beq.n	8004e72 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004e32:	2300      	movs	r3, #0
 8004e34:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004e36:	1d3a      	adds	r2, r7, #4
 8004e38:	f107 0108 	add.w	r1, r7, #8
 8004e3c:	f107 030c 	add.w	r3, r7, #12
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7fe fb67 	bl	8003514 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	9202      	str	r2, [sp, #8]
 8004e4e:	9301      	str	r3, [sp, #4]
 8004e50:	2302      	movs	r3, #2
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	2300      	movs	r3, #0
 8004e56:	460a      	mov	r2, r1
 8004e58:	4910      	ldr	r1, [pc, #64]	; (8004e9c <xTimerCreateTimerTask+0x84>)
 8004e5a:	4811      	ldr	r0, [pc, #68]	; (8004ea0 <xTimerCreateTimerTask+0x88>)
 8004e5c:	f7ff f8f8 	bl	8004050 <xTaskCreateStatic>
 8004e60:	4602      	mov	r2, r0
 8004e62:	4b10      	ldr	r3, [pc, #64]	; (8004ea4 <xTimerCreateTimerTask+0x8c>)
 8004e64:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004e66:	4b0f      	ldr	r3, [pc, #60]	; (8004ea4 <xTimerCreateTimerTask+0x8c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d109      	bne.n	8004e8c <xTimerCreateTimerTask+0x74>
 8004e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	613b      	str	r3, [r7, #16]
 8004e8a:	e7fe      	b.n	8004e8a <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004e8c:	697b      	ldr	r3, [r7, #20]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	20000c84 	.word	0x20000c84
 8004e9c:	08006a6c 	.word	0x08006a6c
 8004ea0:	08004fc1 	.word	0x08004fc1
 8004ea4:	20000c88 	.word	0x20000c88

08004ea8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08a      	sub	sp, #40	; 0x28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
 8004eb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d109      	bne.n	8004ed4 <xTimerGenericCommand+0x2c>
 8004ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec4:	f383 8811 	msr	BASEPRI, r3
 8004ec8:	f3bf 8f6f 	isb	sy
 8004ecc:	f3bf 8f4f 	dsb	sy
 8004ed0:	623b      	str	r3, [r7, #32]
 8004ed2:	e7fe      	b.n	8004ed2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004ed4:	4b19      	ldr	r3, [pc, #100]	; (8004f3c <xTimerGenericCommand+0x94>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d02a      	beq.n	8004f32 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b05      	cmp	r3, #5
 8004eec:	dc18      	bgt.n	8004f20 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004eee:	f7ff feb5 	bl	8004c5c <xTaskGetSchedulerState>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d109      	bne.n	8004f0c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004ef8:	4b10      	ldr	r3, [pc, #64]	; (8004f3c <xTimerGenericCommand+0x94>)
 8004efa:	6818      	ldr	r0, [r3, #0]
 8004efc:	f107 0110 	add.w	r1, r7, #16
 8004f00:	2300      	movs	r3, #0
 8004f02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f04:	f7fe fcce 	bl	80038a4 <xQueueGenericSend>
 8004f08:	6278      	str	r0, [r7, #36]	; 0x24
 8004f0a:	e012      	b.n	8004f32 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004f0c:	4b0b      	ldr	r3, [pc, #44]	; (8004f3c <xTimerGenericCommand+0x94>)
 8004f0e:	6818      	ldr	r0, [r3, #0]
 8004f10:	f107 0110 	add.w	r1, r7, #16
 8004f14:	2300      	movs	r3, #0
 8004f16:	2200      	movs	r2, #0
 8004f18:	f7fe fcc4 	bl	80038a4 <xQueueGenericSend>
 8004f1c:	6278      	str	r0, [r7, #36]	; 0x24
 8004f1e:	e008      	b.n	8004f32 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004f20:	4b06      	ldr	r3, [pc, #24]	; (8004f3c <xTimerGenericCommand+0x94>)
 8004f22:	6818      	ldr	r0, [r3, #0]
 8004f24:	f107 0110 	add.w	r1, r7, #16
 8004f28:	2300      	movs	r3, #0
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	f7fe fdb4 	bl	8003a98 <xQueueGenericSendFromISR>
 8004f30:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3728      	adds	r7, #40	; 0x28
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	20000c84 	.word	0x20000c84

08004f40 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b088      	sub	sp, #32
 8004f44:	af02      	add	r7, sp, #8
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f4a:	4b1c      	ldr	r3, [pc, #112]	; (8004fbc <prvProcessExpiredTimer+0x7c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	3304      	adds	r3, #4
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7fe fb7b 	bl	8003654 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d121      	bne.n	8004faa <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	699a      	ldr	r2, [r3, #24]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	18d1      	adds	r1, r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	6978      	ldr	r0, [r7, #20]
 8004f74:	f000 f8c8 	bl	8005108 <prvInsertTimerInActiveList>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d015      	beq.n	8004faa <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f7e:	2300      	movs	r3, #0
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	2300      	movs	r3, #0
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	2100      	movs	r1, #0
 8004f88:	6978      	ldr	r0, [r7, #20]
 8004f8a:	f7ff ff8d 	bl	8004ea8 <xTimerGenericCommand>
 8004f8e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d109      	bne.n	8004faa <prvProcessExpiredTimer+0x6a>
 8004f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f9a:	f383 8811 	msr	BASEPRI, r3
 8004f9e:	f3bf 8f6f 	isb	sy
 8004fa2:	f3bf 8f4f 	dsb	sy
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	e7fe      	b.n	8004fa8 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fae:	6978      	ldr	r0, [r7, #20]
 8004fb0:	4798      	blx	r3
}
 8004fb2:	bf00      	nop
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000c7c 	.word	0x20000c7c

08004fc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fc8:	f107 0308 	add.w	r3, r7, #8
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 f857 	bl	8005080 <prvGetNextExpireTime>
 8004fd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 f803 	bl	8004fe4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004fde:	f000 f8d5 	bl	800518c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fe2:	e7f1      	b.n	8004fc8 <prvTimerTask+0x8>

08004fe4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004fee:	f7ff fa5b 	bl	80044a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ff2:	f107 0308 	add.w	r3, r7, #8
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 f866 	bl	80050c8 <prvSampleTimeNow>
 8004ffc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d130      	bne.n	8005066 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10a      	bne.n	8005020 <prvProcessTimerOrBlockTask+0x3c>
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	429a      	cmp	r2, r3
 8005010:	d806      	bhi.n	8005020 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005012:	f7ff fa57 	bl	80044c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005016:	68f9      	ldr	r1, [r7, #12]
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7ff ff91 	bl	8004f40 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800501e:	e024      	b.n	800506a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d008      	beq.n	8005038 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005026:	4b13      	ldr	r3, [pc, #76]	; (8005074 <prvProcessTimerOrBlockTask+0x90>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	bf0c      	ite	eq
 8005030:	2301      	moveq	r3, #1
 8005032:	2300      	movne	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005038:	4b0f      	ldr	r3, [pc, #60]	; (8005078 <prvProcessTimerOrBlockTask+0x94>)
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	4619      	mov	r1, r3
 8005046:	f7fe ffcf 	bl	8003fe8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800504a:	f7ff fa3b 	bl	80044c4 <xTaskResumeAll>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005054:	4b09      	ldr	r3, [pc, #36]	; (800507c <prvProcessTimerOrBlockTask+0x98>)
 8005056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	f3bf 8f6f 	isb	sy
}
 8005064:	e001      	b.n	800506a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005066:	f7ff fa2d 	bl	80044c4 <xTaskResumeAll>
}
 800506a:	bf00      	nop
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	20000c80 	.word	0x20000c80
 8005078:	20000c84 	.word	0x20000c84
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005088:	4b0e      	ldr	r3, [pc, #56]	; (80050c4 <prvGetNextExpireTime+0x44>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2b00      	cmp	r3, #0
 8005090:	bf0c      	ite	eq
 8005092:	2301      	moveq	r3, #1
 8005094:	2300      	movne	r3, #0
 8005096:	b2db      	uxtb	r3, r3
 8005098:	461a      	mov	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d105      	bne.n	80050b2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80050a6:	4b07      	ldr	r3, [pc, #28]	; (80050c4 <prvGetNextExpireTime+0x44>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	e001      	b.n	80050b6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80050b6:	68fb      	ldr	r3, [r7, #12]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	bc80      	pop	{r7}
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	20000c7c 	.word	0x20000c7c

080050c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80050d0:	f7ff fa94 	bl	80045fc <xTaskGetTickCount>
 80050d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80050d6:	4b0b      	ldr	r3, [pc, #44]	; (8005104 <prvSampleTimeNow+0x3c>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d205      	bcs.n	80050ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80050e0:	f000 f904 	bl	80052ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	e002      	b.n	80050f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80050f2:	4a04      	ldr	r2, [pc, #16]	; (8005104 <prvSampleTimeNow+0x3c>)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80050f8:	68fb      	ldr	r3, [r7, #12]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	20000c8c 	.word	0x20000c8c

08005108 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005116:	2300      	movs	r3, #0
 8005118:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	429a      	cmp	r2, r3
 800512c:	d812      	bhi.n	8005154 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	1ad2      	subs	r2, r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	429a      	cmp	r2, r3
 800513a:	d302      	bcc.n	8005142 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800513c:	2301      	movs	r3, #1
 800513e:	617b      	str	r3, [r7, #20]
 8005140:	e01b      	b.n	800517a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005142:	4b10      	ldr	r3, [pc, #64]	; (8005184 <prvInsertTimerInActiveList+0x7c>)
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	3304      	adds	r3, #4
 800514a:	4619      	mov	r1, r3
 800514c:	4610      	mov	r0, r2
 800514e:	f7fe fa49 	bl	80035e4 <vListInsert>
 8005152:	e012      	b.n	800517a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	429a      	cmp	r2, r3
 800515a:	d206      	bcs.n	800516a <prvInsertTimerInActiveList+0x62>
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	429a      	cmp	r2, r3
 8005162:	d302      	bcc.n	800516a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005164:	2301      	movs	r3, #1
 8005166:	617b      	str	r3, [r7, #20]
 8005168:	e007      	b.n	800517a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800516a:	4b07      	ldr	r3, [pc, #28]	; (8005188 <prvInsertTimerInActiveList+0x80>)
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	3304      	adds	r3, #4
 8005172:	4619      	mov	r1, r3
 8005174:	4610      	mov	r0, r2
 8005176:	f7fe fa35 	bl	80035e4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800517a:	697b      	ldr	r3, [r7, #20]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3718      	adds	r7, #24
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	20000c80 	.word	0x20000c80
 8005188:	20000c7c 	.word	0x20000c7c

0800518c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b08e      	sub	sp, #56	; 0x38
 8005190:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005192:	e099      	b.n	80052c8 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	da17      	bge.n	80051ca <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800519a:	1d3b      	adds	r3, r7, #4
 800519c:	3304      	adds	r3, #4
 800519e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80051a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d109      	bne.n	80051ba <prvProcessReceivedCommands+0x2e>
 80051a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	61fb      	str	r3, [r7, #28]
 80051b8:	e7fe      	b.n	80051b8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051c0:	6850      	ldr	r0, [r2, #4]
 80051c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051c4:	6892      	ldr	r2, [r2, #8]
 80051c6:	4611      	mov	r1, r2
 80051c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	db7a      	blt.n	80052c6 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80051d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d004      	beq.n	80051e6 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051de:	3304      	adds	r3, #4
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7fe fa37 	bl	8003654 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80051e6:	463b      	mov	r3, r7
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7ff ff6d 	bl	80050c8 <prvSampleTimeNow>
 80051ee:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b09      	cmp	r3, #9
 80051f4:	d868      	bhi.n	80052c8 <prvProcessReceivedCommands+0x13c>
 80051f6:	a201      	add	r2, pc, #4	; (adr r2, 80051fc <prvProcessReceivedCommands+0x70>)
 80051f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fc:	08005225 	.word	0x08005225
 8005200:	08005225 	.word	0x08005225
 8005204:	08005225 	.word	0x08005225
 8005208:	080052c9 	.word	0x080052c9
 800520c:	0800527f 	.word	0x0800527f
 8005210:	080052b5 	.word	0x080052b5
 8005214:	08005225 	.word	0x08005225
 8005218:	08005225 	.word	0x08005225
 800521c:	080052c9 	.word	0x080052c9
 8005220:	0800527f 	.word	0x0800527f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	18d1      	adds	r1, r2, r3
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005230:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005232:	f7ff ff69 	bl	8005108 <prvInsertTimerInActiveList>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d045      	beq.n	80052c8 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800523c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005242:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	69db      	ldr	r3, [r3, #28]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d13d      	bne.n	80052c8 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	441a      	add	r2, r3
 8005254:	2300      	movs	r3, #0
 8005256:	9300      	str	r3, [sp, #0]
 8005258:	2300      	movs	r3, #0
 800525a:	2100      	movs	r1, #0
 800525c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800525e:	f7ff fe23 	bl	8004ea8 <xTimerGenericCommand>
 8005262:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d12e      	bne.n	80052c8 <prvProcessReceivedCommands+0x13c>
 800526a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526e:	f383 8811 	msr	BASEPRI, r3
 8005272:	f3bf 8f6f 	isb	sy
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	61bb      	str	r3, [r7, #24]
 800527c:	e7fe      	b.n	800527c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005282:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d109      	bne.n	80052a0 <prvProcessReceivedCommands+0x114>
 800528c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005290:	f383 8811 	msr	BASEPRI, r3
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	e7fe      	b.n	800529e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80052a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a2:	699a      	ldr	r2, [r3, #24]
 80052a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a6:	18d1      	adds	r1, r2, r3
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052ae:	f7ff ff2b 	bl	8005108 <prvInsertTimerInActiveList>
					break;
 80052b2:	e009      	b.n	80052c8 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80052b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d104      	bne.n	80052c8 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80052be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052c0:	f000 fb5a 	bl	8005978 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80052c4:	e000      	b.n	80052c8 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80052c6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052c8:	4b07      	ldr	r3, [pc, #28]	; (80052e8 <prvProcessReceivedCommands+0x15c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	1d39      	adds	r1, r7, #4
 80052ce:	2200      	movs	r2, #0
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7fe fc75 	bl	8003bc0 <xQueueReceive>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	f47f af5b 	bne.w	8005194 <prvProcessReceivedCommands+0x8>
	}
}
 80052de:	bf00      	nop
 80052e0:	3730      	adds	r7, #48	; 0x30
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20000c84 	.word	0x20000c84

080052ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b088      	sub	sp, #32
 80052f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80052f2:	e044      	b.n	800537e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052f4:	4b2b      	ldr	r3, [pc, #172]	; (80053a4 <prvSwitchTimerLists+0xb8>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052fe:	4b29      	ldr	r3, [pc, #164]	; (80053a4 <prvSwitchTimerLists+0xb8>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	3304      	adds	r3, #4
 800530c:	4618      	mov	r0, r3
 800530e:	f7fe f9a1 	bl	8003654 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d12d      	bne.n	800537e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	4413      	add	r3, r2
 800532a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	429a      	cmp	r2, r3
 8005332:	d90e      	bls.n	8005352 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005340:	4b18      	ldr	r3, [pc, #96]	; (80053a4 <prvSwitchTimerLists+0xb8>)
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	3304      	adds	r3, #4
 8005348:	4619      	mov	r1, r3
 800534a:	4610      	mov	r0, r2
 800534c:	f7fe f94a 	bl	80035e4 <vListInsert>
 8005350:	e015      	b.n	800537e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005352:	2300      	movs	r3, #0
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	2300      	movs	r3, #0
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	2100      	movs	r1, #0
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f7ff fda3 	bl	8004ea8 <xTimerGenericCommand>
 8005362:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <prvSwitchTimerLists+0x92>
 800536a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800536e:	f383 8811 	msr	BASEPRI, r3
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	f3bf 8f4f 	dsb	sy
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	e7fe      	b.n	800537c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800537e:	4b09      	ldr	r3, [pc, #36]	; (80053a4 <prvSwitchTimerLists+0xb8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1b5      	bne.n	80052f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005388:	4b06      	ldr	r3, [pc, #24]	; (80053a4 <prvSwitchTimerLists+0xb8>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800538e:	4b06      	ldr	r3, [pc, #24]	; (80053a8 <prvSwitchTimerLists+0xbc>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a04      	ldr	r2, [pc, #16]	; (80053a4 <prvSwitchTimerLists+0xb8>)
 8005394:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005396:	4a04      	ldr	r2, [pc, #16]	; (80053a8 <prvSwitchTimerLists+0xbc>)
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	6013      	str	r3, [r2, #0]
}
 800539c:	bf00      	nop
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20000c7c 	.word	0x20000c7c
 80053a8:	20000c80 	.word	0x20000c80

080053ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80053b2:	f000 f929 	bl	8005608 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80053b6:	4b15      	ldr	r3, [pc, #84]	; (800540c <prvCheckForValidListAndQueue+0x60>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d120      	bne.n	8005400 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80053be:	4814      	ldr	r0, [pc, #80]	; (8005410 <prvCheckForValidListAndQueue+0x64>)
 80053c0:	f7fe f8c2 	bl	8003548 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80053c4:	4813      	ldr	r0, [pc, #76]	; (8005414 <prvCheckForValidListAndQueue+0x68>)
 80053c6:	f7fe f8bf 	bl	8003548 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80053ca:	4b13      	ldr	r3, [pc, #76]	; (8005418 <prvCheckForValidListAndQueue+0x6c>)
 80053cc:	4a10      	ldr	r2, [pc, #64]	; (8005410 <prvCheckForValidListAndQueue+0x64>)
 80053ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80053d0:	4b12      	ldr	r3, [pc, #72]	; (800541c <prvCheckForValidListAndQueue+0x70>)
 80053d2:	4a10      	ldr	r2, [pc, #64]	; (8005414 <prvCheckForValidListAndQueue+0x68>)
 80053d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80053d6:	2300      	movs	r3, #0
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	4b11      	ldr	r3, [pc, #68]	; (8005420 <prvCheckForValidListAndQueue+0x74>)
 80053dc:	4a11      	ldr	r2, [pc, #68]	; (8005424 <prvCheckForValidListAndQueue+0x78>)
 80053de:	2110      	movs	r1, #16
 80053e0:	200a      	movs	r0, #10
 80053e2:	f7fe f9c9 	bl	8003778 <xQueueGenericCreateStatic>
 80053e6:	4602      	mov	r2, r0
 80053e8:	4b08      	ldr	r3, [pc, #32]	; (800540c <prvCheckForValidListAndQueue+0x60>)
 80053ea:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80053ec:	4b07      	ldr	r3, [pc, #28]	; (800540c <prvCheckForValidListAndQueue+0x60>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d005      	beq.n	8005400 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80053f4:	4b05      	ldr	r3, [pc, #20]	; (800540c <prvCheckForValidListAndQueue+0x60>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	490b      	ldr	r1, [pc, #44]	; (8005428 <prvCheckForValidListAndQueue+0x7c>)
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7fe fdcc 	bl	8003f98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005400:	f000 f930 	bl	8005664 <vPortExitCritical>
}
 8005404:	bf00      	nop
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	20000c84 	.word	0x20000c84
 8005410:	20000c54 	.word	0x20000c54
 8005414:	20000c68 	.word	0x20000c68
 8005418:	20000c7c 	.word	0x20000c7c
 800541c:	20000c80 	.word	0x20000c80
 8005420:	20000d30 	.word	0x20000d30
 8005424:	20000c90 	.word	0x20000c90
 8005428:	08006a74 	.word	0x08006a74

0800542c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	3b04      	subs	r3, #4
 800543c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	3b04      	subs	r3, #4
 800544a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f023 0201 	bic.w	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	3b04      	subs	r3, #4
 800545a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800545c:	4a08      	ldr	r2, [pc, #32]	; (8005480 <pxPortInitialiseStack+0x54>)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3b14      	subs	r3, #20
 8005466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	3b20      	subs	r3, #32
 8005472:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005474:	68fb      	ldr	r3, [r7, #12]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3714      	adds	r7, #20
 800547a:	46bd      	mov	sp, r7
 800547c:	bc80      	pop	{r7}
 800547e:	4770      	bx	lr
 8005480:	08005485 	.word	0x08005485

08005484 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800548a:	2300      	movs	r3, #0
 800548c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800548e:	4b10      	ldr	r3, [pc, #64]	; (80054d0 <prvTaskExitError+0x4c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005496:	d009      	beq.n	80054ac <prvTaskExitError+0x28>
 8005498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549c:	f383 8811 	msr	BASEPRI, r3
 80054a0:	f3bf 8f6f 	isb	sy
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	60fb      	str	r3, [r7, #12]
 80054aa:	e7fe      	b.n	80054aa <prvTaskExitError+0x26>
 80054ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b0:	f383 8811 	msr	BASEPRI, r3
 80054b4:	f3bf 8f6f 	isb	sy
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80054be:	bf00      	nop
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0fc      	beq.n	80054c0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80054c6:	bf00      	nop
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bc80      	pop	{r7}
 80054ce:	4770      	bx	lr
 80054d0:	2000000c 	.word	0x2000000c
	...

080054e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80054e0:	4b07      	ldr	r3, [pc, #28]	; (8005500 <pxCurrentTCBConst2>)
 80054e2:	6819      	ldr	r1, [r3, #0]
 80054e4:	6808      	ldr	r0, [r1, #0]
 80054e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80054ea:	f380 8809 	msr	PSP, r0
 80054ee:	f3bf 8f6f 	isb	sy
 80054f2:	f04f 0000 	mov.w	r0, #0
 80054f6:	f380 8811 	msr	BASEPRI, r0
 80054fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80054fe:	4770      	bx	lr

08005500 <pxCurrentTCBConst2>:
 8005500:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005504:	bf00      	nop
 8005506:	bf00      	nop

08005508 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005508:	4806      	ldr	r0, [pc, #24]	; (8005524 <prvPortStartFirstTask+0x1c>)
 800550a:	6800      	ldr	r0, [r0, #0]
 800550c:	6800      	ldr	r0, [r0, #0]
 800550e:	f380 8808 	msr	MSP, r0
 8005512:	b662      	cpsie	i
 8005514:	b661      	cpsie	f
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	f3bf 8f6f 	isb	sy
 800551e:	df00      	svc	0
 8005520:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005522:	bf00      	nop
 8005524:	e000ed08 	.word	0xe000ed08

08005528 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800552e:	4b31      	ldr	r3, [pc, #196]	; (80055f4 <xPortStartScheduler+0xcc>)
 8005530:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	b2db      	uxtb	r3, r3
 8005538:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	22ff      	movs	r2, #255	; 0xff
 800553e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005548:	78fb      	ldrb	r3, [r7, #3]
 800554a:	b2db      	uxtb	r3, r3
 800554c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005550:	b2da      	uxtb	r2, r3
 8005552:	4b29      	ldr	r3, [pc, #164]	; (80055f8 <xPortStartScheduler+0xd0>)
 8005554:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005556:	4b29      	ldr	r3, [pc, #164]	; (80055fc <xPortStartScheduler+0xd4>)
 8005558:	2207      	movs	r2, #7
 800555a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800555c:	e009      	b.n	8005572 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800555e:	4b27      	ldr	r3, [pc, #156]	; (80055fc <xPortStartScheduler+0xd4>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3b01      	subs	r3, #1
 8005564:	4a25      	ldr	r2, [pc, #148]	; (80055fc <xPortStartScheduler+0xd4>)
 8005566:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005568:	78fb      	ldrb	r3, [r7, #3]
 800556a:	b2db      	uxtb	r3, r3
 800556c:	005b      	lsls	r3, r3, #1
 800556e:	b2db      	uxtb	r3, r3
 8005570:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005572:	78fb      	ldrb	r3, [r7, #3]
 8005574:	b2db      	uxtb	r3, r3
 8005576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800557a:	2b80      	cmp	r3, #128	; 0x80
 800557c:	d0ef      	beq.n	800555e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800557e:	4b1f      	ldr	r3, [pc, #124]	; (80055fc <xPortStartScheduler+0xd4>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f1c3 0307 	rsb	r3, r3, #7
 8005586:	2b04      	cmp	r3, #4
 8005588:	d009      	beq.n	800559e <xPortStartScheduler+0x76>
 800558a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558e:	f383 8811 	msr	BASEPRI, r3
 8005592:	f3bf 8f6f 	isb	sy
 8005596:	f3bf 8f4f 	dsb	sy
 800559a:	60bb      	str	r3, [r7, #8]
 800559c:	e7fe      	b.n	800559c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800559e:	4b17      	ldr	r3, [pc, #92]	; (80055fc <xPortStartScheduler+0xd4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	021b      	lsls	r3, r3, #8
 80055a4:	4a15      	ldr	r2, [pc, #84]	; (80055fc <xPortStartScheduler+0xd4>)
 80055a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80055a8:	4b14      	ldr	r3, [pc, #80]	; (80055fc <xPortStartScheduler+0xd4>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80055b0:	4a12      	ldr	r2, [pc, #72]	; (80055fc <xPortStartScheduler+0xd4>)
 80055b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80055bc:	4b10      	ldr	r3, [pc, #64]	; (8005600 <xPortStartScheduler+0xd8>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a0f      	ldr	r2, [pc, #60]	; (8005600 <xPortStartScheduler+0xd8>)
 80055c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80055c8:	4b0d      	ldr	r3, [pc, #52]	; (8005600 <xPortStartScheduler+0xd8>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a0c      	ldr	r2, [pc, #48]	; (8005600 <xPortStartScheduler+0xd8>)
 80055ce:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80055d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80055d4:	f000 f8b0 	bl	8005738 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80055d8:	4b0a      	ldr	r3, [pc, #40]	; (8005604 <xPortStartScheduler+0xdc>)
 80055da:	2200      	movs	r2, #0
 80055dc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80055de:	f7ff ff93 	bl	8005508 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80055e2:	f7ff f8d7 	bl	8004794 <vTaskSwitchContext>
	prvTaskExitError();
 80055e6:	f7ff ff4d 	bl	8005484 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	e000e400 	.word	0xe000e400
 80055f8:	20000d80 	.word	0x20000d80
 80055fc:	20000d84 	.word	0x20000d84
 8005600:	e000ed20 	.word	0xe000ed20
 8005604:	2000000c 	.word	0x2000000c

08005608 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005620:	4b0e      	ldr	r3, [pc, #56]	; (800565c <vPortEnterCritical+0x54>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	4a0d      	ldr	r2, [pc, #52]	; (800565c <vPortEnterCritical+0x54>)
 8005628:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800562a:	4b0c      	ldr	r3, [pc, #48]	; (800565c <vPortEnterCritical+0x54>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d10e      	bne.n	8005650 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005632:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <vPortEnterCritical+0x58>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	d009      	beq.n	8005650 <vPortEnterCritical+0x48>
 800563c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	603b      	str	r3, [r7, #0]
 800564e:	e7fe      	b.n	800564e <vPortEnterCritical+0x46>
	}
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	2000000c 	.word	0x2000000c
 8005660:	e000ed04 	.word	0xe000ed04

08005664 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800566a:	4b10      	ldr	r3, [pc, #64]	; (80056ac <vPortExitCritical+0x48>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d109      	bne.n	8005686 <vPortExitCritical+0x22>
 8005672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005676:	f383 8811 	msr	BASEPRI, r3
 800567a:	f3bf 8f6f 	isb	sy
 800567e:	f3bf 8f4f 	dsb	sy
 8005682:	607b      	str	r3, [r7, #4]
 8005684:	e7fe      	b.n	8005684 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005686:	4b09      	ldr	r3, [pc, #36]	; (80056ac <vPortExitCritical+0x48>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	3b01      	subs	r3, #1
 800568c:	4a07      	ldr	r2, [pc, #28]	; (80056ac <vPortExitCritical+0x48>)
 800568e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005690:	4b06      	ldr	r3, [pc, #24]	; (80056ac <vPortExitCritical+0x48>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d104      	bne.n	80056a2 <vPortExitCritical+0x3e>
 8005698:	2300      	movs	r3, #0
 800569a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bc80      	pop	{r7}
 80056aa:	4770      	bx	lr
 80056ac:	2000000c 	.word	0x2000000c

080056b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80056b0:	f3ef 8009 	mrs	r0, PSP
 80056b4:	f3bf 8f6f 	isb	sy
 80056b8:	4b0d      	ldr	r3, [pc, #52]	; (80056f0 <pxCurrentTCBConst>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80056c0:	6010      	str	r0, [r2, #0]
 80056c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80056c6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80056ca:	f380 8811 	msr	BASEPRI, r0
 80056ce:	f7ff f861 	bl	8004794 <vTaskSwitchContext>
 80056d2:	f04f 0000 	mov.w	r0, #0
 80056d6:	f380 8811 	msr	BASEPRI, r0
 80056da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80056de:	6819      	ldr	r1, [r3, #0]
 80056e0:	6808      	ldr	r0, [r1, #0]
 80056e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80056e6:	f380 8809 	msr	PSP, r0
 80056ea:	f3bf 8f6f 	isb	sy
 80056ee:	4770      	bx	lr

080056f0 <pxCurrentTCBConst>:
 80056f0:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop

080056f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005710:	f7fe ff82 	bl	8004618 <xTaskIncrementTick>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800571a:	4b06      	ldr	r3, [pc, #24]	; (8005734 <SysTick_Handler+0x3c>)
 800571c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005720:	601a      	str	r2, [r3, #0]
 8005722:	2300      	movs	r3, #0
 8005724:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800572c:	bf00      	nop
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	e000ed04 	.word	0xe000ed04

08005738 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800573c:	4b0a      	ldr	r3, [pc, #40]	; (8005768 <vPortSetupTimerInterrupt+0x30>)
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005742:	4b0a      	ldr	r3, [pc, #40]	; (800576c <vPortSetupTimerInterrupt+0x34>)
 8005744:	2200      	movs	r2, #0
 8005746:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005748:	4b09      	ldr	r3, [pc, #36]	; (8005770 <vPortSetupTimerInterrupt+0x38>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a09      	ldr	r2, [pc, #36]	; (8005774 <vPortSetupTimerInterrupt+0x3c>)
 800574e:	fba2 2303 	umull	r2, r3, r2, r3
 8005752:	099b      	lsrs	r3, r3, #6
 8005754:	4a08      	ldr	r2, [pc, #32]	; (8005778 <vPortSetupTimerInterrupt+0x40>)
 8005756:	3b01      	subs	r3, #1
 8005758:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800575a:	4b03      	ldr	r3, [pc, #12]	; (8005768 <vPortSetupTimerInterrupt+0x30>)
 800575c:	2207      	movs	r2, #7
 800575e:	601a      	str	r2, [r3, #0]
}
 8005760:	bf00      	nop
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr
 8005768:	e000e010 	.word	0xe000e010
 800576c:	e000e018 	.word	0xe000e018
 8005770:	20000000 	.word	0x20000000
 8005774:	10624dd3 	.word	0x10624dd3
 8005778:	e000e014 	.word	0xe000e014

0800577c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005782:	f3ef 8305 	mrs	r3, IPSR
 8005786:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2b0f      	cmp	r3, #15
 800578c:	d913      	bls.n	80057b6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800578e:	4a15      	ldr	r2, [pc, #84]	; (80057e4 <vPortValidateInterruptPriority+0x68>)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	4413      	add	r3, r2
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005798:	4b13      	ldr	r3, [pc, #76]	; (80057e8 <vPortValidateInterruptPriority+0x6c>)
 800579a:	781b      	ldrb	r3, [r3, #0]
 800579c:	7afa      	ldrb	r2, [r7, #11]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d209      	bcs.n	80057b6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80057a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a6:	f383 8811 	msr	BASEPRI, r3
 80057aa:	f3bf 8f6f 	isb	sy
 80057ae:	f3bf 8f4f 	dsb	sy
 80057b2:	607b      	str	r3, [r7, #4]
 80057b4:	e7fe      	b.n	80057b4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80057b6:	4b0d      	ldr	r3, [pc, #52]	; (80057ec <vPortValidateInterruptPriority+0x70>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80057be:	4b0c      	ldr	r3, [pc, #48]	; (80057f0 <vPortValidateInterruptPriority+0x74>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d909      	bls.n	80057da <vPortValidateInterruptPriority+0x5e>
 80057c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	603b      	str	r3, [r7, #0]
 80057d8:	e7fe      	b.n	80057d8 <vPortValidateInterruptPriority+0x5c>
	}
 80057da:	bf00      	nop
 80057dc:	3714      	adds	r7, #20
 80057de:	46bd      	mov	sp, r7
 80057e0:	bc80      	pop	{r7}
 80057e2:	4770      	bx	lr
 80057e4:	e000e3f0 	.word	0xe000e3f0
 80057e8:	20000d80 	.word	0x20000d80
 80057ec:	e000ed0c 	.word	0xe000ed0c
 80057f0:	20000d84 	.word	0x20000d84

080057f4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b08a      	sub	sp, #40	; 0x28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005800:	f7fe fe52 	bl	80044a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005804:	4b57      	ldr	r3, [pc, #348]	; (8005964 <pvPortMalloc+0x170>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800580c:	f000 f90c 	bl	8005a28 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005810:	4b55      	ldr	r3, [pc, #340]	; (8005968 <pvPortMalloc+0x174>)
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4013      	ands	r3, r2
 8005818:	2b00      	cmp	r3, #0
 800581a:	f040 808c 	bne.w	8005936 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d01c      	beq.n	800585e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005824:	2208      	movs	r2, #8
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4413      	add	r3, r2
 800582a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	2b00      	cmp	r3, #0
 8005834:	d013      	beq.n	800585e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f023 0307 	bic.w	r3, r3, #7
 800583c:	3308      	adds	r3, #8
 800583e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f003 0307 	and.w	r3, r3, #7
 8005846:	2b00      	cmp	r3, #0
 8005848:	d009      	beq.n	800585e <pvPortMalloc+0x6a>
 800584a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584e:	f383 8811 	msr	BASEPRI, r3
 8005852:	f3bf 8f6f 	isb	sy
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	617b      	str	r3, [r7, #20]
 800585c:	e7fe      	b.n	800585c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d068      	beq.n	8005936 <pvPortMalloc+0x142>
 8005864:	4b41      	ldr	r3, [pc, #260]	; (800596c <pvPortMalloc+0x178>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	429a      	cmp	r2, r3
 800586c:	d863      	bhi.n	8005936 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800586e:	4b40      	ldr	r3, [pc, #256]	; (8005970 <pvPortMalloc+0x17c>)
 8005870:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005872:	4b3f      	ldr	r3, [pc, #252]	; (8005970 <pvPortMalloc+0x17c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005878:	e004      	b.n	8005884 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	429a      	cmp	r2, r3
 800588c:	d903      	bls.n	8005896 <pvPortMalloc+0xa2>
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f1      	bne.n	800587a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005896:	4b33      	ldr	r3, [pc, #204]	; (8005964 <pvPortMalloc+0x170>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800589c:	429a      	cmp	r2, r3
 800589e:	d04a      	beq.n	8005936 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2208      	movs	r2, #8
 80058a6:	4413      	add	r3, r2
 80058a8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	1ad2      	subs	r2, r2, r3
 80058ba:	2308      	movs	r3, #8
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	429a      	cmp	r2, r3
 80058c0:	d91e      	bls.n	8005900 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4413      	add	r3, r2
 80058c8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d009      	beq.n	80058e8 <pvPortMalloc+0xf4>
 80058d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	613b      	str	r3, [r7, #16]
 80058e6:	e7fe      	b.n	80058e6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	1ad2      	subs	r2, r2, r3
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80058fa:	69b8      	ldr	r0, [r7, #24]
 80058fc:	f000 f8f6 	bl	8005aec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005900:	4b1a      	ldr	r3, [pc, #104]	; (800596c <pvPortMalloc+0x178>)
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	4a18      	ldr	r2, [pc, #96]	; (800596c <pvPortMalloc+0x178>)
 800590c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800590e:	4b17      	ldr	r3, [pc, #92]	; (800596c <pvPortMalloc+0x178>)
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	4b18      	ldr	r3, [pc, #96]	; (8005974 <pvPortMalloc+0x180>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d203      	bcs.n	8005922 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800591a:	4b14      	ldr	r3, [pc, #80]	; (800596c <pvPortMalloc+0x178>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a15      	ldr	r2, [pc, #84]	; (8005974 <pvPortMalloc+0x180>)
 8005920:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	4b10      	ldr	r3, [pc, #64]	; (8005968 <pvPortMalloc+0x174>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	431a      	orrs	r2, r3
 800592c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005932:	2200      	movs	r2, #0
 8005934:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005936:	f7fe fdc5 	bl	80044c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	2b00      	cmp	r3, #0
 8005942:	d009      	beq.n	8005958 <pvPortMalloc+0x164>
 8005944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	60fb      	str	r3, [r7, #12]
 8005956:	e7fe      	b.n	8005956 <pvPortMalloc+0x162>
	return pvReturn;
 8005958:	69fb      	ldr	r3, [r7, #28]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3728      	adds	r7, #40	; 0x28
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	20001990 	.word	0x20001990
 8005968:	2000199c 	.word	0x2000199c
 800596c:	20001994 	.word	0x20001994
 8005970:	20001988 	.word	0x20001988
 8005974:	20001998 	.word	0x20001998

08005978 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d046      	beq.n	8005a18 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800598a:	2308      	movs	r3, #8
 800598c:	425b      	negs	r3, r3
 800598e:	697a      	ldr	r2, [r7, #20]
 8005990:	4413      	add	r3, r2
 8005992:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	4b20      	ldr	r3, [pc, #128]	; (8005a20 <vPortFree+0xa8>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4013      	ands	r3, r2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d109      	bne.n	80059ba <vPortFree+0x42>
 80059a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	e7fe      	b.n	80059b8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d009      	beq.n	80059d6 <vPortFree+0x5e>
 80059c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c6:	f383 8811 	msr	BASEPRI, r3
 80059ca:	f3bf 8f6f 	isb	sy
 80059ce:	f3bf 8f4f 	dsb	sy
 80059d2:	60bb      	str	r3, [r7, #8]
 80059d4:	e7fe      	b.n	80059d4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	685a      	ldr	r2, [r3, #4]
 80059da:	4b11      	ldr	r3, [pc, #68]	; (8005a20 <vPortFree+0xa8>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4013      	ands	r3, r2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d019      	beq.n	8005a18 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d115      	bne.n	8005a18 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	4b0b      	ldr	r3, [pc, #44]	; (8005a20 <vPortFree+0xa8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	43db      	mvns	r3, r3
 80059f6:	401a      	ands	r2, r3
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80059fc:	f7fe fd54 	bl	80044a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	4b07      	ldr	r3, [pc, #28]	; (8005a24 <vPortFree+0xac>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4413      	add	r3, r2
 8005a0a:	4a06      	ldr	r2, [pc, #24]	; (8005a24 <vPortFree+0xac>)
 8005a0c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a0e:	6938      	ldr	r0, [r7, #16]
 8005a10:	f000 f86c 	bl	8005aec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005a14:	f7fe fd56 	bl	80044c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a18:	bf00      	nop
 8005a1a:	3718      	adds	r7, #24
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	2000199c 	.word	0x2000199c
 8005a24:	20001994 	.word	0x20001994

08005a28 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005a32:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a34:	4b27      	ldr	r3, [pc, #156]	; (8005ad4 <prvHeapInit+0xac>)
 8005a36:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f003 0307 	and.w	r3, r3, #7
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00c      	beq.n	8005a5c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	3307      	adds	r3, #7
 8005a46:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0307 	bic.w	r3, r3, #7
 8005a4e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	4a1f      	ldr	r2, [pc, #124]	; (8005ad4 <prvHeapInit+0xac>)
 8005a58:	4413      	add	r3, r2
 8005a5a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a60:	4a1d      	ldr	r2, [pc, #116]	; (8005ad8 <prvHeapInit+0xb0>)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a66:	4b1c      	ldr	r3, [pc, #112]	; (8005ad8 <prvHeapInit+0xb0>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	4413      	add	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005a74:	2208      	movs	r2, #8
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0307 	bic.w	r3, r3, #7
 8005a82:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4a15      	ldr	r2, [pc, #84]	; (8005adc <prvHeapInit+0xb4>)
 8005a88:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005a8a:	4b14      	ldr	r3, [pc, #80]	; (8005adc <prvHeapInit+0xb4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005a92:	4b12      	ldr	r3, [pc, #72]	; (8005adc <prvHeapInit+0xb4>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2200      	movs	r2, #0
 8005a98:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	1ad2      	subs	r2, r2, r3
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005aa8:	4b0c      	ldr	r3, [pc, #48]	; (8005adc <prvHeapInit+0xb4>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	4a0a      	ldr	r2, [pc, #40]	; (8005ae0 <prvHeapInit+0xb8>)
 8005ab6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	4a09      	ldr	r2, [pc, #36]	; (8005ae4 <prvHeapInit+0xbc>)
 8005abe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ac0:	4b09      	ldr	r3, [pc, #36]	; (8005ae8 <prvHeapInit+0xc0>)
 8005ac2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ac6:	601a      	str	r2, [r3, #0]
}
 8005ac8:	bf00      	nop
 8005aca:	3714      	adds	r7, #20
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bc80      	pop	{r7}
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	20000d88 	.word	0x20000d88
 8005ad8:	20001988 	.word	0x20001988
 8005adc:	20001990 	.word	0x20001990
 8005ae0:	20001998 	.word	0x20001998
 8005ae4:	20001994 	.word	0x20001994
 8005ae8:	2000199c 	.word	0x2000199c

08005aec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005af4:	4b27      	ldr	r3, [pc, #156]	; (8005b94 <prvInsertBlockIntoFreeList+0xa8>)
 8005af6:	60fb      	str	r3, [r7, #12]
 8005af8:	e002      	b.n	8005b00 <prvInsertBlockIntoFreeList+0x14>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	60fb      	str	r3, [r7, #12]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d8f7      	bhi.n	8005afa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	4413      	add	r3, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d108      	bne.n	8005b2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	441a      	add	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	441a      	add	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d118      	bne.n	8005b74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	4b14      	ldr	r3, [pc, #80]	; (8005b98 <prvInsertBlockIntoFreeList+0xac>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d00d      	beq.n	8005b6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	685a      	ldr	r2, [r3, #4]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	441a      	add	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	e008      	b.n	8005b7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b6a:	4b0b      	ldr	r3, [pc, #44]	; (8005b98 <prvInsertBlockIntoFreeList+0xac>)
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	e003      	b.n	8005b7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d002      	beq.n	8005b8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b8a:	bf00      	nop
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bc80      	pop	{r7}
 8005b92:	4770      	bx	lr
 8005b94:	20001988 	.word	0x20001988
 8005b98:	20001990 	.word	0x20001990

08005b9c <__errno>:
 8005b9c:	4b01      	ldr	r3, [pc, #4]	; (8005ba4 <__errno+0x8>)
 8005b9e:	6818      	ldr	r0, [r3, #0]
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	20000010 	.word	0x20000010

08005ba8 <__libc_init_array>:
 8005ba8:	b570      	push	{r4, r5, r6, lr}
 8005baa:	2500      	movs	r5, #0
 8005bac:	4e0c      	ldr	r6, [pc, #48]	; (8005be0 <__libc_init_array+0x38>)
 8005bae:	4c0d      	ldr	r4, [pc, #52]	; (8005be4 <__libc_init_array+0x3c>)
 8005bb0:	1ba4      	subs	r4, r4, r6
 8005bb2:	10a4      	asrs	r4, r4, #2
 8005bb4:	42a5      	cmp	r5, r4
 8005bb6:	d109      	bne.n	8005bcc <__libc_init_array+0x24>
 8005bb8:	f000 ff1c 	bl	80069f4 <_init>
 8005bbc:	2500      	movs	r5, #0
 8005bbe:	4e0a      	ldr	r6, [pc, #40]	; (8005be8 <__libc_init_array+0x40>)
 8005bc0:	4c0a      	ldr	r4, [pc, #40]	; (8005bec <__libc_init_array+0x44>)
 8005bc2:	1ba4      	subs	r4, r4, r6
 8005bc4:	10a4      	asrs	r4, r4, #2
 8005bc6:	42a5      	cmp	r5, r4
 8005bc8:	d105      	bne.n	8005bd6 <__libc_init_array+0x2e>
 8005bca:	bd70      	pop	{r4, r5, r6, pc}
 8005bcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bd0:	4798      	blx	r3
 8005bd2:	3501      	adds	r5, #1
 8005bd4:	e7ee      	b.n	8005bb4 <__libc_init_array+0xc>
 8005bd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bda:	4798      	blx	r3
 8005bdc:	3501      	adds	r5, #1
 8005bde:	e7f2      	b.n	8005bc6 <__libc_init_array+0x1e>
 8005be0:	08006b74 	.word	0x08006b74
 8005be4:	08006b74 	.word	0x08006b74
 8005be8:	08006b74 	.word	0x08006b74
 8005bec:	08006b78 	.word	0x08006b78

08005bf0 <memcpy>:
 8005bf0:	b510      	push	{r4, lr}
 8005bf2:	1e43      	subs	r3, r0, #1
 8005bf4:	440a      	add	r2, r1
 8005bf6:	4291      	cmp	r1, r2
 8005bf8:	d100      	bne.n	8005bfc <memcpy+0xc>
 8005bfa:	bd10      	pop	{r4, pc}
 8005bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c04:	e7f7      	b.n	8005bf6 <memcpy+0x6>

08005c06 <memset>:
 8005c06:	4603      	mov	r3, r0
 8005c08:	4402      	add	r2, r0
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d100      	bne.n	8005c10 <memset+0xa>
 8005c0e:	4770      	bx	lr
 8005c10:	f803 1b01 	strb.w	r1, [r3], #1
 8005c14:	e7f9      	b.n	8005c0a <memset+0x4>
	...

08005c18 <iprintf>:
 8005c18:	b40f      	push	{r0, r1, r2, r3}
 8005c1a:	4b0a      	ldr	r3, [pc, #40]	; (8005c44 <iprintf+0x2c>)
 8005c1c:	b513      	push	{r0, r1, r4, lr}
 8005c1e:	681c      	ldr	r4, [r3, #0]
 8005c20:	b124      	cbz	r4, 8005c2c <iprintf+0x14>
 8005c22:	69a3      	ldr	r3, [r4, #24]
 8005c24:	b913      	cbnz	r3, 8005c2c <iprintf+0x14>
 8005c26:	4620      	mov	r0, r4
 8005c28:	f000 f84e 	bl	8005cc8 <__sinit>
 8005c2c:	ab05      	add	r3, sp, #20
 8005c2e:	9a04      	ldr	r2, [sp, #16]
 8005c30:	68a1      	ldr	r1, [r4, #8]
 8005c32:	4620      	mov	r0, r4
 8005c34:	9301      	str	r3, [sp, #4]
 8005c36:	f000 f953 	bl	8005ee0 <_vfiprintf_r>
 8005c3a:	b002      	add	sp, #8
 8005c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c40:	b004      	add	sp, #16
 8005c42:	4770      	bx	lr
 8005c44:	20000010 	.word	0x20000010

08005c48 <std>:
 8005c48:	2300      	movs	r3, #0
 8005c4a:	b510      	push	{r4, lr}
 8005c4c:	4604      	mov	r4, r0
 8005c4e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c52:	6083      	str	r3, [r0, #8]
 8005c54:	8181      	strh	r1, [r0, #12]
 8005c56:	6643      	str	r3, [r0, #100]	; 0x64
 8005c58:	81c2      	strh	r2, [r0, #14]
 8005c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c5e:	6183      	str	r3, [r0, #24]
 8005c60:	4619      	mov	r1, r3
 8005c62:	2208      	movs	r2, #8
 8005c64:	305c      	adds	r0, #92	; 0x5c
 8005c66:	f7ff ffce 	bl	8005c06 <memset>
 8005c6a:	4b05      	ldr	r3, [pc, #20]	; (8005c80 <std+0x38>)
 8005c6c:	6224      	str	r4, [r4, #32]
 8005c6e:	6263      	str	r3, [r4, #36]	; 0x24
 8005c70:	4b04      	ldr	r3, [pc, #16]	; (8005c84 <std+0x3c>)
 8005c72:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c74:	4b04      	ldr	r3, [pc, #16]	; (8005c88 <std+0x40>)
 8005c76:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c78:	4b04      	ldr	r3, [pc, #16]	; (8005c8c <std+0x44>)
 8005c7a:	6323      	str	r3, [r4, #48]	; 0x30
 8005c7c:	bd10      	pop	{r4, pc}
 8005c7e:	bf00      	nop
 8005c80:	0800643d 	.word	0x0800643d
 8005c84:	0800645f 	.word	0x0800645f
 8005c88:	08006497 	.word	0x08006497
 8005c8c:	080064bb 	.word	0x080064bb

08005c90 <_cleanup_r>:
 8005c90:	4901      	ldr	r1, [pc, #4]	; (8005c98 <_cleanup_r+0x8>)
 8005c92:	f000 b885 	b.w	8005da0 <_fwalk_reent>
 8005c96:	bf00      	nop
 8005c98:	08006795 	.word	0x08006795

08005c9c <__sfmoreglue>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	2568      	movs	r5, #104	; 0x68
 8005ca0:	1e4a      	subs	r2, r1, #1
 8005ca2:	4355      	muls	r5, r2
 8005ca4:	460e      	mov	r6, r1
 8005ca6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005caa:	f000 f897 	bl	8005ddc <_malloc_r>
 8005cae:	4604      	mov	r4, r0
 8005cb0:	b140      	cbz	r0, 8005cc4 <__sfmoreglue+0x28>
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	e9c0 1600 	strd	r1, r6, [r0]
 8005cb8:	300c      	adds	r0, #12
 8005cba:	60a0      	str	r0, [r4, #8]
 8005cbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005cc0:	f7ff ffa1 	bl	8005c06 <memset>
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	bd70      	pop	{r4, r5, r6, pc}

08005cc8 <__sinit>:
 8005cc8:	6983      	ldr	r3, [r0, #24]
 8005cca:	b510      	push	{r4, lr}
 8005ccc:	4604      	mov	r4, r0
 8005cce:	bb33      	cbnz	r3, 8005d1e <__sinit+0x56>
 8005cd0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005cd4:	6503      	str	r3, [r0, #80]	; 0x50
 8005cd6:	4b12      	ldr	r3, [pc, #72]	; (8005d20 <__sinit+0x58>)
 8005cd8:	4a12      	ldr	r2, [pc, #72]	; (8005d24 <__sinit+0x5c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6282      	str	r2, [r0, #40]	; 0x28
 8005cde:	4298      	cmp	r0, r3
 8005ce0:	bf04      	itt	eq
 8005ce2:	2301      	moveq	r3, #1
 8005ce4:	6183      	streq	r3, [r0, #24]
 8005ce6:	f000 f81f 	bl	8005d28 <__sfp>
 8005cea:	6060      	str	r0, [r4, #4]
 8005cec:	4620      	mov	r0, r4
 8005cee:	f000 f81b 	bl	8005d28 <__sfp>
 8005cf2:	60a0      	str	r0, [r4, #8]
 8005cf4:	4620      	mov	r0, r4
 8005cf6:	f000 f817 	bl	8005d28 <__sfp>
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	60e0      	str	r0, [r4, #12]
 8005cfe:	2104      	movs	r1, #4
 8005d00:	6860      	ldr	r0, [r4, #4]
 8005d02:	f7ff ffa1 	bl	8005c48 <std>
 8005d06:	2201      	movs	r2, #1
 8005d08:	2109      	movs	r1, #9
 8005d0a:	68a0      	ldr	r0, [r4, #8]
 8005d0c:	f7ff ff9c 	bl	8005c48 <std>
 8005d10:	2202      	movs	r2, #2
 8005d12:	2112      	movs	r1, #18
 8005d14:	68e0      	ldr	r0, [r4, #12]
 8005d16:	f7ff ff97 	bl	8005c48 <std>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	61a3      	str	r3, [r4, #24]
 8005d1e:	bd10      	pop	{r4, pc}
 8005d20:	08006adc 	.word	0x08006adc
 8005d24:	08005c91 	.word	0x08005c91

08005d28 <__sfp>:
 8005d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2a:	4b1b      	ldr	r3, [pc, #108]	; (8005d98 <__sfp+0x70>)
 8005d2c:	4607      	mov	r7, r0
 8005d2e:	681e      	ldr	r6, [r3, #0]
 8005d30:	69b3      	ldr	r3, [r6, #24]
 8005d32:	b913      	cbnz	r3, 8005d3a <__sfp+0x12>
 8005d34:	4630      	mov	r0, r6
 8005d36:	f7ff ffc7 	bl	8005cc8 <__sinit>
 8005d3a:	3648      	adds	r6, #72	; 0x48
 8005d3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005d40:	3b01      	subs	r3, #1
 8005d42:	d503      	bpl.n	8005d4c <__sfp+0x24>
 8005d44:	6833      	ldr	r3, [r6, #0]
 8005d46:	b133      	cbz	r3, 8005d56 <__sfp+0x2e>
 8005d48:	6836      	ldr	r6, [r6, #0]
 8005d4a:	e7f7      	b.n	8005d3c <__sfp+0x14>
 8005d4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005d50:	b16d      	cbz	r5, 8005d6e <__sfp+0x46>
 8005d52:	3468      	adds	r4, #104	; 0x68
 8005d54:	e7f4      	b.n	8005d40 <__sfp+0x18>
 8005d56:	2104      	movs	r1, #4
 8005d58:	4638      	mov	r0, r7
 8005d5a:	f7ff ff9f 	bl	8005c9c <__sfmoreglue>
 8005d5e:	6030      	str	r0, [r6, #0]
 8005d60:	2800      	cmp	r0, #0
 8005d62:	d1f1      	bne.n	8005d48 <__sfp+0x20>
 8005d64:	230c      	movs	r3, #12
 8005d66:	4604      	mov	r4, r0
 8005d68:	603b      	str	r3, [r7, #0]
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d6e:	4b0b      	ldr	r3, [pc, #44]	; (8005d9c <__sfp+0x74>)
 8005d70:	6665      	str	r5, [r4, #100]	; 0x64
 8005d72:	e9c4 5500 	strd	r5, r5, [r4]
 8005d76:	60a5      	str	r5, [r4, #8]
 8005d78:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005d7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005d80:	2208      	movs	r2, #8
 8005d82:	4629      	mov	r1, r5
 8005d84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d88:	f7ff ff3d 	bl	8005c06 <memset>
 8005d8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d94:	e7e9      	b.n	8005d6a <__sfp+0x42>
 8005d96:	bf00      	nop
 8005d98:	08006adc 	.word	0x08006adc
 8005d9c:	ffff0001 	.word	0xffff0001

08005da0 <_fwalk_reent>:
 8005da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005da4:	4680      	mov	r8, r0
 8005da6:	4689      	mov	r9, r1
 8005da8:	2600      	movs	r6, #0
 8005daa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005dae:	b914      	cbnz	r4, 8005db6 <_fwalk_reent+0x16>
 8005db0:	4630      	mov	r0, r6
 8005db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005db6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005dba:	3f01      	subs	r7, #1
 8005dbc:	d501      	bpl.n	8005dc2 <_fwalk_reent+0x22>
 8005dbe:	6824      	ldr	r4, [r4, #0]
 8005dc0:	e7f5      	b.n	8005dae <_fwalk_reent+0xe>
 8005dc2:	89ab      	ldrh	r3, [r5, #12]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d907      	bls.n	8005dd8 <_fwalk_reent+0x38>
 8005dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	d003      	beq.n	8005dd8 <_fwalk_reent+0x38>
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	4640      	mov	r0, r8
 8005dd4:	47c8      	blx	r9
 8005dd6:	4306      	orrs	r6, r0
 8005dd8:	3568      	adds	r5, #104	; 0x68
 8005dda:	e7ee      	b.n	8005dba <_fwalk_reent+0x1a>

08005ddc <_malloc_r>:
 8005ddc:	b570      	push	{r4, r5, r6, lr}
 8005dde:	1ccd      	adds	r5, r1, #3
 8005de0:	f025 0503 	bic.w	r5, r5, #3
 8005de4:	3508      	adds	r5, #8
 8005de6:	2d0c      	cmp	r5, #12
 8005de8:	bf38      	it	cc
 8005dea:	250c      	movcc	r5, #12
 8005dec:	2d00      	cmp	r5, #0
 8005dee:	4606      	mov	r6, r0
 8005df0:	db01      	blt.n	8005df6 <_malloc_r+0x1a>
 8005df2:	42a9      	cmp	r1, r5
 8005df4:	d903      	bls.n	8005dfe <_malloc_r+0x22>
 8005df6:	230c      	movs	r3, #12
 8005df8:	6033      	str	r3, [r6, #0]
 8005dfa:	2000      	movs	r0, #0
 8005dfc:	bd70      	pop	{r4, r5, r6, pc}
 8005dfe:	f000 fd77 	bl	80068f0 <__malloc_lock>
 8005e02:	4a21      	ldr	r2, [pc, #132]	; (8005e88 <_malloc_r+0xac>)
 8005e04:	6814      	ldr	r4, [r2, #0]
 8005e06:	4621      	mov	r1, r4
 8005e08:	b991      	cbnz	r1, 8005e30 <_malloc_r+0x54>
 8005e0a:	4c20      	ldr	r4, [pc, #128]	; (8005e8c <_malloc_r+0xb0>)
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	b91b      	cbnz	r3, 8005e18 <_malloc_r+0x3c>
 8005e10:	4630      	mov	r0, r6
 8005e12:	f000 fb03 	bl	800641c <_sbrk_r>
 8005e16:	6020      	str	r0, [r4, #0]
 8005e18:	4629      	mov	r1, r5
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	f000 fafe 	bl	800641c <_sbrk_r>
 8005e20:	1c43      	adds	r3, r0, #1
 8005e22:	d124      	bne.n	8005e6e <_malloc_r+0x92>
 8005e24:	230c      	movs	r3, #12
 8005e26:	4630      	mov	r0, r6
 8005e28:	6033      	str	r3, [r6, #0]
 8005e2a:	f000 fd62 	bl	80068f2 <__malloc_unlock>
 8005e2e:	e7e4      	b.n	8005dfa <_malloc_r+0x1e>
 8005e30:	680b      	ldr	r3, [r1, #0]
 8005e32:	1b5b      	subs	r3, r3, r5
 8005e34:	d418      	bmi.n	8005e68 <_malloc_r+0x8c>
 8005e36:	2b0b      	cmp	r3, #11
 8005e38:	d90f      	bls.n	8005e5a <_malloc_r+0x7e>
 8005e3a:	600b      	str	r3, [r1, #0]
 8005e3c:	18cc      	adds	r4, r1, r3
 8005e3e:	50cd      	str	r5, [r1, r3]
 8005e40:	4630      	mov	r0, r6
 8005e42:	f000 fd56 	bl	80068f2 <__malloc_unlock>
 8005e46:	f104 000b 	add.w	r0, r4, #11
 8005e4a:	1d23      	adds	r3, r4, #4
 8005e4c:	f020 0007 	bic.w	r0, r0, #7
 8005e50:	1ac3      	subs	r3, r0, r3
 8005e52:	d0d3      	beq.n	8005dfc <_malloc_r+0x20>
 8005e54:	425a      	negs	r2, r3
 8005e56:	50e2      	str	r2, [r4, r3]
 8005e58:	e7d0      	b.n	8005dfc <_malloc_r+0x20>
 8005e5a:	684b      	ldr	r3, [r1, #4]
 8005e5c:	428c      	cmp	r4, r1
 8005e5e:	bf16      	itet	ne
 8005e60:	6063      	strne	r3, [r4, #4]
 8005e62:	6013      	streq	r3, [r2, #0]
 8005e64:	460c      	movne	r4, r1
 8005e66:	e7eb      	b.n	8005e40 <_malloc_r+0x64>
 8005e68:	460c      	mov	r4, r1
 8005e6a:	6849      	ldr	r1, [r1, #4]
 8005e6c:	e7cc      	b.n	8005e08 <_malloc_r+0x2c>
 8005e6e:	1cc4      	adds	r4, r0, #3
 8005e70:	f024 0403 	bic.w	r4, r4, #3
 8005e74:	42a0      	cmp	r0, r4
 8005e76:	d005      	beq.n	8005e84 <_malloc_r+0xa8>
 8005e78:	1a21      	subs	r1, r4, r0
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	f000 face 	bl	800641c <_sbrk_r>
 8005e80:	3001      	adds	r0, #1
 8005e82:	d0cf      	beq.n	8005e24 <_malloc_r+0x48>
 8005e84:	6025      	str	r5, [r4, #0]
 8005e86:	e7db      	b.n	8005e40 <_malloc_r+0x64>
 8005e88:	200019a0 	.word	0x200019a0
 8005e8c:	200019a4 	.word	0x200019a4

08005e90 <__sfputc_r>:
 8005e90:	6893      	ldr	r3, [r2, #8]
 8005e92:	b410      	push	{r4}
 8005e94:	3b01      	subs	r3, #1
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	6093      	str	r3, [r2, #8]
 8005e9a:	da07      	bge.n	8005eac <__sfputc_r+0x1c>
 8005e9c:	6994      	ldr	r4, [r2, #24]
 8005e9e:	42a3      	cmp	r3, r4
 8005ea0:	db01      	blt.n	8005ea6 <__sfputc_r+0x16>
 8005ea2:	290a      	cmp	r1, #10
 8005ea4:	d102      	bne.n	8005eac <__sfputc_r+0x1c>
 8005ea6:	bc10      	pop	{r4}
 8005ea8:	f000 bb0c 	b.w	80064c4 <__swbuf_r>
 8005eac:	6813      	ldr	r3, [r2, #0]
 8005eae:	1c58      	adds	r0, r3, #1
 8005eb0:	6010      	str	r0, [r2, #0]
 8005eb2:	7019      	strb	r1, [r3, #0]
 8005eb4:	4608      	mov	r0, r1
 8005eb6:	bc10      	pop	{r4}
 8005eb8:	4770      	bx	lr

08005eba <__sfputs_r>:
 8005eba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	460f      	mov	r7, r1
 8005ec0:	4614      	mov	r4, r2
 8005ec2:	18d5      	adds	r5, r2, r3
 8005ec4:	42ac      	cmp	r4, r5
 8005ec6:	d101      	bne.n	8005ecc <__sfputs_r+0x12>
 8005ec8:	2000      	movs	r0, #0
 8005eca:	e007      	b.n	8005edc <__sfputs_r+0x22>
 8005ecc:	463a      	mov	r2, r7
 8005ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ed2:	4630      	mov	r0, r6
 8005ed4:	f7ff ffdc 	bl	8005e90 <__sfputc_r>
 8005ed8:	1c43      	adds	r3, r0, #1
 8005eda:	d1f3      	bne.n	8005ec4 <__sfputs_r+0xa>
 8005edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ee0 <_vfiprintf_r>:
 8005ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee4:	460c      	mov	r4, r1
 8005ee6:	b09d      	sub	sp, #116	; 0x74
 8005ee8:	4617      	mov	r7, r2
 8005eea:	461d      	mov	r5, r3
 8005eec:	4606      	mov	r6, r0
 8005eee:	b118      	cbz	r0, 8005ef8 <_vfiprintf_r+0x18>
 8005ef0:	6983      	ldr	r3, [r0, #24]
 8005ef2:	b90b      	cbnz	r3, 8005ef8 <_vfiprintf_r+0x18>
 8005ef4:	f7ff fee8 	bl	8005cc8 <__sinit>
 8005ef8:	4b7c      	ldr	r3, [pc, #496]	; (80060ec <_vfiprintf_r+0x20c>)
 8005efa:	429c      	cmp	r4, r3
 8005efc:	d158      	bne.n	8005fb0 <_vfiprintf_r+0xd0>
 8005efe:	6874      	ldr	r4, [r6, #4]
 8005f00:	89a3      	ldrh	r3, [r4, #12]
 8005f02:	0718      	lsls	r0, r3, #28
 8005f04:	d55e      	bpl.n	8005fc4 <_vfiprintf_r+0xe4>
 8005f06:	6923      	ldr	r3, [r4, #16]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d05b      	beq.n	8005fc4 <_vfiprintf_r+0xe4>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f10:	2320      	movs	r3, #32
 8005f12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f16:	2330      	movs	r3, #48	; 0x30
 8005f18:	f04f 0b01 	mov.w	fp, #1
 8005f1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f20:	9503      	str	r5, [sp, #12]
 8005f22:	46b8      	mov	r8, r7
 8005f24:	4645      	mov	r5, r8
 8005f26:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005f2a:	b10b      	cbz	r3, 8005f30 <_vfiprintf_r+0x50>
 8005f2c:	2b25      	cmp	r3, #37	; 0x25
 8005f2e:	d154      	bne.n	8005fda <_vfiprintf_r+0xfa>
 8005f30:	ebb8 0a07 	subs.w	sl, r8, r7
 8005f34:	d00b      	beq.n	8005f4e <_vfiprintf_r+0x6e>
 8005f36:	4653      	mov	r3, sl
 8005f38:	463a      	mov	r2, r7
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	f7ff ffbc 	bl	8005eba <__sfputs_r>
 8005f42:	3001      	adds	r0, #1
 8005f44:	f000 80c2 	beq.w	80060cc <_vfiprintf_r+0x1ec>
 8005f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4a:	4453      	add	r3, sl
 8005f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8005f4e:	f898 3000 	ldrb.w	r3, [r8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 80ba 	beq.w	80060cc <_vfiprintf_r+0x1ec>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f62:	9304      	str	r3, [sp, #16]
 8005f64:	9307      	str	r3, [sp, #28]
 8005f66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f6a:	931a      	str	r3, [sp, #104]	; 0x68
 8005f6c:	46a8      	mov	r8, r5
 8005f6e:	2205      	movs	r2, #5
 8005f70:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005f74:	485e      	ldr	r0, [pc, #376]	; (80060f0 <_vfiprintf_r+0x210>)
 8005f76:	f000 fcad 	bl	80068d4 <memchr>
 8005f7a:	9b04      	ldr	r3, [sp, #16]
 8005f7c:	bb78      	cbnz	r0, 8005fde <_vfiprintf_r+0xfe>
 8005f7e:	06d9      	lsls	r1, r3, #27
 8005f80:	bf44      	itt	mi
 8005f82:	2220      	movmi	r2, #32
 8005f84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f88:	071a      	lsls	r2, r3, #28
 8005f8a:	bf44      	itt	mi
 8005f8c:	222b      	movmi	r2, #43	; 0x2b
 8005f8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f92:	782a      	ldrb	r2, [r5, #0]
 8005f94:	2a2a      	cmp	r2, #42	; 0x2a
 8005f96:	d02a      	beq.n	8005fee <_vfiprintf_r+0x10e>
 8005f98:	46a8      	mov	r8, r5
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	250a      	movs	r5, #10
 8005f9e:	9a07      	ldr	r2, [sp, #28]
 8005fa0:	4641      	mov	r1, r8
 8005fa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fa6:	3b30      	subs	r3, #48	; 0x30
 8005fa8:	2b09      	cmp	r3, #9
 8005faa:	d969      	bls.n	8006080 <_vfiprintf_r+0x1a0>
 8005fac:	b360      	cbz	r0, 8006008 <_vfiprintf_r+0x128>
 8005fae:	e024      	b.n	8005ffa <_vfiprintf_r+0x11a>
 8005fb0:	4b50      	ldr	r3, [pc, #320]	; (80060f4 <_vfiprintf_r+0x214>)
 8005fb2:	429c      	cmp	r4, r3
 8005fb4:	d101      	bne.n	8005fba <_vfiprintf_r+0xda>
 8005fb6:	68b4      	ldr	r4, [r6, #8]
 8005fb8:	e7a2      	b.n	8005f00 <_vfiprintf_r+0x20>
 8005fba:	4b4f      	ldr	r3, [pc, #316]	; (80060f8 <_vfiprintf_r+0x218>)
 8005fbc:	429c      	cmp	r4, r3
 8005fbe:	bf08      	it	eq
 8005fc0:	68f4      	ldreq	r4, [r6, #12]
 8005fc2:	e79d      	b.n	8005f00 <_vfiprintf_r+0x20>
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f000 fae0 	bl	800658c <__swsetup_r>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d09d      	beq.n	8005f0c <_vfiprintf_r+0x2c>
 8005fd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fd4:	b01d      	add	sp, #116	; 0x74
 8005fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fda:	46a8      	mov	r8, r5
 8005fdc:	e7a2      	b.n	8005f24 <_vfiprintf_r+0x44>
 8005fde:	4a44      	ldr	r2, [pc, #272]	; (80060f0 <_vfiprintf_r+0x210>)
 8005fe0:	4645      	mov	r5, r8
 8005fe2:	1a80      	subs	r0, r0, r2
 8005fe4:	fa0b f000 	lsl.w	r0, fp, r0
 8005fe8:	4318      	orrs	r0, r3
 8005fea:	9004      	str	r0, [sp, #16]
 8005fec:	e7be      	b.n	8005f6c <_vfiprintf_r+0x8c>
 8005fee:	9a03      	ldr	r2, [sp, #12]
 8005ff0:	1d11      	adds	r1, r2, #4
 8005ff2:	6812      	ldr	r2, [r2, #0]
 8005ff4:	9103      	str	r1, [sp, #12]
 8005ff6:	2a00      	cmp	r2, #0
 8005ff8:	db01      	blt.n	8005ffe <_vfiprintf_r+0x11e>
 8005ffa:	9207      	str	r2, [sp, #28]
 8005ffc:	e004      	b.n	8006008 <_vfiprintf_r+0x128>
 8005ffe:	4252      	negs	r2, r2
 8006000:	f043 0302 	orr.w	r3, r3, #2
 8006004:	9207      	str	r2, [sp, #28]
 8006006:	9304      	str	r3, [sp, #16]
 8006008:	f898 3000 	ldrb.w	r3, [r8]
 800600c:	2b2e      	cmp	r3, #46	; 0x2e
 800600e:	d10e      	bne.n	800602e <_vfiprintf_r+0x14e>
 8006010:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006014:	2b2a      	cmp	r3, #42	; 0x2a
 8006016:	d138      	bne.n	800608a <_vfiprintf_r+0x1aa>
 8006018:	9b03      	ldr	r3, [sp, #12]
 800601a:	f108 0802 	add.w	r8, r8, #2
 800601e:	1d1a      	adds	r2, r3, #4
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	9203      	str	r2, [sp, #12]
 8006024:	2b00      	cmp	r3, #0
 8006026:	bfb8      	it	lt
 8006028:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800602c:	9305      	str	r3, [sp, #20]
 800602e:	4d33      	ldr	r5, [pc, #204]	; (80060fc <_vfiprintf_r+0x21c>)
 8006030:	2203      	movs	r2, #3
 8006032:	f898 1000 	ldrb.w	r1, [r8]
 8006036:	4628      	mov	r0, r5
 8006038:	f000 fc4c 	bl	80068d4 <memchr>
 800603c:	b140      	cbz	r0, 8006050 <_vfiprintf_r+0x170>
 800603e:	2340      	movs	r3, #64	; 0x40
 8006040:	1b40      	subs	r0, r0, r5
 8006042:	fa03 f000 	lsl.w	r0, r3, r0
 8006046:	9b04      	ldr	r3, [sp, #16]
 8006048:	f108 0801 	add.w	r8, r8, #1
 800604c:	4303      	orrs	r3, r0
 800604e:	9304      	str	r3, [sp, #16]
 8006050:	f898 1000 	ldrb.w	r1, [r8]
 8006054:	2206      	movs	r2, #6
 8006056:	482a      	ldr	r0, [pc, #168]	; (8006100 <_vfiprintf_r+0x220>)
 8006058:	f108 0701 	add.w	r7, r8, #1
 800605c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006060:	f000 fc38 	bl	80068d4 <memchr>
 8006064:	2800      	cmp	r0, #0
 8006066:	d037      	beq.n	80060d8 <_vfiprintf_r+0x1f8>
 8006068:	4b26      	ldr	r3, [pc, #152]	; (8006104 <_vfiprintf_r+0x224>)
 800606a:	bb1b      	cbnz	r3, 80060b4 <_vfiprintf_r+0x1d4>
 800606c:	9b03      	ldr	r3, [sp, #12]
 800606e:	3307      	adds	r3, #7
 8006070:	f023 0307 	bic.w	r3, r3, #7
 8006074:	3308      	adds	r3, #8
 8006076:	9303      	str	r3, [sp, #12]
 8006078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800607a:	444b      	add	r3, r9
 800607c:	9309      	str	r3, [sp, #36]	; 0x24
 800607e:	e750      	b.n	8005f22 <_vfiprintf_r+0x42>
 8006080:	fb05 3202 	mla	r2, r5, r2, r3
 8006084:	2001      	movs	r0, #1
 8006086:	4688      	mov	r8, r1
 8006088:	e78a      	b.n	8005fa0 <_vfiprintf_r+0xc0>
 800608a:	2300      	movs	r3, #0
 800608c:	250a      	movs	r5, #10
 800608e:	4619      	mov	r1, r3
 8006090:	f108 0801 	add.w	r8, r8, #1
 8006094:	9305      	str	r3, [sp, #20]
 8006096:	4640      	mov	r0, r8
 8006098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800609c:	3a30      	subs	r2, #48	; 0x30
 800609e:	2a09      	cmp	r2, #9
 80060a0:	d903      	bls.n	80060aa <_vfiprintf_r+0x1ca>
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0c3      	beq.n	800602e <_vfiprintf_r+0x14e>
 80060a6:	9105      	str	r1, [sp, #20]
 80060a8:	e7c1      	b.n	800602e <_vfiprintf_r+0x14e>
 80060aa:	fb05 2101 	mla	r1, r5, r1, r2
 80060ae:	2301      	movs	r3, #1
 80060b0:	4680      	mov	r8, r0
 80060b2:	e7f0      	b.n	8006096 <_vfiprintf_r+0x1b6>
 80060b4:	ab03      	add	r3, sp, #12
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	4622      	mov	r2, r4
 80060ba:	4b13      	ldr	r3, [pc, #76]	; (8006108 <_vfiprintf_r+0x228>)
 80060bc:	a904      	add	r1, sp, #16
 80060be:	4630      	mov	r0, r6
 80060c0:	f3af 8000 	nop.w
 80060c4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80060c8:	4681      	mov	r9, r0
 80060ca:	d1d5      	bne.n	8006078 <_vfiprintf_r+0x198>
 80060cc:	89a3      	ldrh	r3, [r4, #12]
 80060ce:	065b      	lsls	r3, r3, #25
 80060d0:	f53f af7e 	bmi.w	8005fd0 <_vfiprintf_r+0xf0>
 80060d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060d6:	e77d      	b.n	8005fd4 <_vfiprintf_r+0xf4>
 80060d8:	ab03      	add	r3, sp, #12
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	4622      	mov	r2, r4
 80060de:	4b0a      	ldr	r3, [pc, #40]	; (8006108 <_vfiprintf_r+0x228>)
 80060e0:	a904      	add	r1, sp, #16
 80060e2:	4630      	mov	r0, r6
 80060e4:	f000 f888 	bl	80061f8 <_printf_i>
 80060e8:	e7ec      	b.n	80060c4 <_vfiprintf_r+0x1e4>
 80060ea:	bf00      	nop
 80060ec:	08006b00 	.word	0x08006b00
 80060f0:	08006b40 	.word	0x08006b40
 80060f4:	08006b20 	.word	0x08006b20
 80060f8:	08006ae0 	.word	0x08006ae0
 80060fc:	08006b46 	.word	0x08006b46
 8006100:	08006b4a 	.word	0x08006b4a
 8006104:	00000000 	.word	0x00000000
 8006108:	08005ebb 	.word	0x08005ebb

0800610c <_printf_common>:
 800610c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006110:	4691      	mov	r9, r2
 8006112:	461f      	mov	r7, r3
 8006114:	688a      	ldr	r2, [r1, #8]
 8006116:	690b      	ldr	r3, [r1, #16]
 8006118:	4606      	mov	r6, r0
 800611a:	4293      	cmp	r3, r2
 800611c:	bfb8      	it	lt
 800611e:	4613      	movlt	r3, r2
 8006120:	f8c9 3000 	str.w	r3, [r9]
 8006124:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006128:	460c      	mov	r4, r1
 800612a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800612e:	b112      	cbz	r2, 8006136 <_printf_common+0x2a>
 8006130:	3301      	adds	r3, #1
 8006132:	f8c9 3000 	str.w	r3, [r9]
 8006136:	6823      	ldr	r3, [r4, #0]
 8006138:	0699      	lsls	r1, r3, #26
 800613a:	bf42      	ittt	mi
 800613c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006140:	3302      	addmi	r3, #2
 8006142:	f8c9 3000 	strmi.w	r3, [r9]
 8006146:	6825      	ldr	r5, [r4, #0]
 8006148:	f015 0506 	ands.w	r5, r5, #6
 800614c:	d107      	bne.n	800615e <_printf_common+0x52>
 800614e:	f104 0a19 	add.w	sl, r4, #25
 8006152:	68e3      	ldr	r3, [r4, #12]
 8006154:	f8d9 2000 	ldr.w	r2, [r9]
 8006158:	1a9b      	subs	r3, r3, r2
 800615a:	42ab      	cmp	r3, r5
 800615c:	dc29      	bgt.n	80061b2 <_printf_common+0xa6>
 800615e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006162:	6822      	ldr	r2, [r4, #0]
 8006164:	3300      	adds	r3, #0
 8006166:	bf18      	it	ne
 8006168:	2301      	movne	r3, #1
 800616a:	0692      	lsls	r2, r2, #26
 800616c:	d42e      	bmi.n	80061cc <_printf_common+0xc0>
 800616e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006172:	4639      	mov	r1, r7
 8006174:	4630      	mov	r0, r6
 8006176:	47c0      	blx	r8
 8006178:	3001      	adds	r0, #1
 800617a:	d021      	beq.n	80061c0 <_printf_common+0xb4>
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	68e5      	ldr	r5, [r4, #12]
 8006180:	f003 0306 	and.w	r3, r3, #6
 8006184:	2b04      	cmp	r3, #4
 8006186:	bf18      	it	ne
 8006188:	2500      	movne	r5, #0
 800618a:	f8d9 2000 	ldr.w	r2, [r9]
 800618e:	f04f 0900 	mov.w	r9, #0
 8006192:	bf08      	it	eq
 8006194:	1aad      	subeq	r5, r5, r2
 8006196:	68a3      	ldr	r3, [r4, #8]
 8006198:	6922      	ldr	r2, [r4, #16]
 800619a:	bf08      	it	eq
 800619c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061a0:	4293      	cmp	r3, r2
 80061a2:	bfc4      	itt	gt
 80061a4:	1a9b      	subgt	r3, r3, r2
 80061a6:	18ed      	addgt	r5, r5, r3
 80061a8:	341a      	adds	r4, #26
 80061aa:	454d      	cmp	r5, r9
 80061ac:	d11a      	bne.n	80061e4 <_printf_common+0xd8>
 80061ae:	2000      	movs	r0, #0
 80061b0:	e008      	b.n	80061c4 <_printf_common+0xb8>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4652      	mov	r2, sl
 80061b6:	4639      	mov	r1, r7
 80061b8:	4630      	mov	r0, r6
 80061ba:	47c0      	blx	r8
 80061bc:	3001      	adds	r0, #1
 80061be:	d103      	bne.n	80061c8 <_printf_common+0xbc>
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c8:	3501      	adds	r5, #1
 80061ca:	e7c2      	b.n	8006152 <_printf_common+0x46>
 80061cc:	2030      	movs	r0, #48	; 0x30
 80061ce:	18e1      	adds	r1, r4, r3
 80061d0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061d4:	1c5a      	adds	r2, r3, #1
 80061d6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061da:	4422      	add	r2, r4
 80061dc:	3302      	adds	r3, #2
 80061de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061e2:	e7c4      	b.n	800616e <_printf_common+0x62>
 80061e4:	2301      	movs	r3, #1
 80061e6:	4622      	mov	r2, r4
 80061e8:	4639      	mov	r1, r7
 80061ea:	4630      	mov	r0, r6
 80061ec:	47c0      	blx	r8
 80061ee:	3001      	adds	r0, #1
 80061f0:	d0e6      	beq.n	80061c0 <_printf_common+0xb4>
 80061f2:	f109 0901 	add.w	r9, r9, #1
 80061f6:	e7d8      	b.n	80061aa <_printf_common+0x9e>

080061f8 <_printf_i>:
 80061f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80061fc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006200:	460c      	mov	r4, r1
 8006202:	7e09      	ldrb	r1, [r1, #24]
 8006204:	b085      	sub	sp, #20
 8006206:	296e      	cmp	r1, #110	; 0x6e
 8006208:	4617      	mov	r7, r2
 800620a:	4606      	mov	r6, r0
 800620c:	4698      	mov	r8, r3
 800620e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006210:	f000 80b3 	beq.w	800637a <_printf_i+0x182>
 8006214:	d822      	bhi.n	800625c <_printf_i+0x64>
 8006216:	2963      	cmp	r1, #99	; 0x63
 8006218:	d036      	beq.n	8006288 <_printf_i+0x90>
 800621a:	d80a      	bhi.n	8006232 <_printf_i+0x3a>
 800621c:	2900      	cmp	r1, #0
 800621e:	f000 80b9 	beq.w	8006394 <_printf_i+0x19c>
 8006222:	2958      	cmp	r1, #88	; 0x58
 8006224:	f000 8083 	beq.w	800632e <_printf_i+0x136>
 8006228:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800622c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006230:	e032      	b.n	8006298 <_printf_i+0xa0>
 8006232:	2964      	cmp	r1, #100	; 0x64
 8006234:	d001      	beq.n	800623a <_printf_i+0x42>
 8006236:	2969      	cmp	r1, #105	; 0x69
 8006238:	d1f6      	bne.n	8006228 <_printf_i+0x30>
 800623a:	6820      	ldr	r0, [r4, #0]
 800623c:	6813      	ldr	r3, [r2, #0]
 800623e:	0605      	lsls	r5, r0, #24
 8006240:	f103 0104 	add.w	r1, r3, #4
 8006244:	d52a      	bpl.n	800629c <_printf_i+0xa4>
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6011      	str	r1, [r2, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	da03      	bge.n	8006256 <_printf_i+0x5e>
 800624e:	222d      	movs	r2, #45	; 0x2d
 8006250:	425b      	negs	r3, r3
 8006252:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006256:	486f      	ldr	r0, [pc, #444]	; (8006414 <_printf_i+0x21c>)
 8006258:	220a      	movs	r2, #10
 800625a:	e039      	b.n	80062d0 <_printf_i+0xd8>
 800625c:	2973      	cmp	r1, #115	; 0x73
 800625e:	f000 809d 	beq.w	800639c <_printf_i+0x1a4>
 8006262:	d808      	bhi.n	8006276 <_printf_i+0x7e>
 8006264:	296f      	cmp	r1, #111	; 0x6f
 8006266:	d020      	beq.n	80062aa <_printf_i+0xb2>
 8006268:	2970      	cmp	r1, #112	; 0x70
 800626a:	d1dd      	bne.n	8006228 <_printf_i+0x30>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	f043 0320 	orr.w	r3, r3, #32
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	e003      	b.n	800627e <_printf_i+0x86>
 8006276:	2975      	cmp	r1, #117	; 0x75
 8006278:	d017      	beq.n	80062aa <_printf_i+0xb2>
 800627a:	2978      	cmp	r1, #120	; 0x78
 800627c:	d1d4      	bne.n	8006228 <_printf_i+0x30>
 800627e:	2378      	movs	r3, #120	; 0x78
 8006280:	4865      	ldr	r0, [pc, #404]	; (8006418 <_printf_i+0x220>)
 8006282:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006286:	e055      	b.n	8006334 <_printf_i+0x13c>
 8006288:	6813      	ldr	r3, [r2, #0]
 800628a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800628e:	1d19      	adds	r1, r3, #4
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6011      	str	r1, [r2, #0]
 8006294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006298:	2301      	movs	r3, #1
 800629a:	e08c      	b.n	80063b6 <_printf_i+0x1be>
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062a2:	6011      	str	r1, [r2, #0]
 80062a4:	bf18      	it	ne
 80062a6:	b21b      	sxthne	r3, r3
 80062a8:	e7cf      	b.n	800624a <_printf_i+0x52>
 80062aa:	6813      	ldr	r3, [r2, #0]
 80062ac:	6825      	ldr	r5, [r4, #0]
 80062ae:	1d18      	adds	r0, r3, #4
 80062b0:	6010      	str	r0, [r2, #0]
 80062b2:	0628      	lsls	r0, r5, #24
 80062b4:	d501      	bpl.n	80062ba <_printf_i+0xc2>
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	e002      	b.n	80062c0 <_printf_i+0xc8>
 80062ba:	0668      	lsls	r0, r5, #25
 80062bc:	d5fb      	bpl.n	80062b6 <_printf_i+0xbe>
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	296f      	cmp	r1, #111	; 0x6f
 80062c2:	bf14      	ite	ne
 80062c4:	220a      	movne	r2, #10
 80062c6:	2208      	moveq	r2, #8
 80062c8:	4852      	ldr	r0, [pc, #328]	; (8006414 <_printf_i+0x21c>)
 80062ca:	2100      	movs	r1, #0
 80062cc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062d0:	6865      	ldr	r5, [r4, #4]
 80062d2:	2d00      	cmp	r5, #0
 80062d4:	60a5      	str	r5, [r4, #8]
 80062d6:	f2c0 8095 	blt.w	8006404 <_printf_i+0x20c>
 80062da:	6821      	ldr	r1, [r4, #0]
 80062dc:	f021 0104 	bic.w	r1, r1, #4
 80062e0:	6021      	str	r1, [r4, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d13d      	bne.n	8006362 <_printf_i+0x16a>
 80062e6:	2d00      	cmp	r5, #0
 80062e8:	f040 808e 	bne.w	8006408 <_printf_i+0x210>
 80062ec:	4665      	mov	r5, ip
 80062ee:	2a08      	cmp	r2, #8
 80062f0:	d10b      	bne.n	800630a <_printf_i+0x112>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	07db      	lsls	r3, r3, #31
 80062f6:	d508      	bpl.n	800630a <_printf_i+0x112>
 80062f8:	6923      	ldr	r3, [r4, #16]
 80062fa:	6862      	ldr	r2, [r4, #4]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	bfde      	ittt	le
 8006300:	2330      	movle	r3, #48	; 0x30
 8006302:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006306:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800630a:	ebac 0305 	sub.w	r3, ip, r5
 800630e:	6123      	str	r3, [r4, #16]
 8006310:	f8cd 8000 	str.w	r8, [sp]
 8006314:	463b      	mov	r3, r7
 8006316:	aa03      	add	r2, sp, #12
 8006318:	4621      	mov	r1, r4
 800631a:	4630      	mov	r0, r6
 800631c:	f7ff fef6 	bl	800610c <_printf_common>
 8006320:	3001      	adds	r0, #1
 8006322:	d14d      	bne.n	80063c0 <_printf_i+0x1c8>
 8006324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006328:	b005      	add	sp, #20
 800632a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800632e:	4839      	ldr	r0, [pc, #228]	; (8006414 <_printf_i+0x21c>)
 8006330:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006334:	6813      	ldr	r3, [r2, #0]
 8006336:	6821      	ldr	r1, [r4, #0]
 8006338:	1d1d      	adds	r5, r3, #4
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6015      	str	r5, [r2, #0]
 800633e:	060a      	lsls	r2, r1, #24
 8006340:	d50b      	bpl.n	800635a <_printf_i+0x162>
 8006342:	07ca      	lsls	r2, r1, #31
 8006344:	bf44      	itt	mi
 8006346:	f041 0120 	orrmi.w	r1, r1, #32
 800634a:	6021      	strmi	r1, [r4, #0]
 800634c:	b91b      	cbnz	r3, 8006356 <_printf_i+0x15e>
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	f022 0220 	bic.w	r2, r2, #32
 8006354:	6022      	str	r2, [r4, #0]
 8006356:	2210      	movs	r2, #16
 8006358:	e7b7      	b.n	80062ca <_printf_i+0xd2>
 800635a:	064d      	lsls	r5, r1, #25
 800635c:	bf48      	it	mi
 800635e:	b29b      	uxthmi	r3, r3
 8006360:	e7ef      	b.n	8006342 <_printf_i+0x14a>
 8006362:	4665      	mov	r5, ip
 8006364:	fbb3 f1f2 	udiv	r1, r3, r2
 8006368:	fb02 3311 	mls	r3, r2, r1, r3
 800636c:	5cc3      	ldrb	r3, [r0, r3]
 800636e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006372:	460b      	mov	r3, r1
 8006374:	2900      	cmp	r1, #0
 8006376:	d1f5      	bne.n	8006364 <_printf_i+0x16c>
 8006378:	e7b9      	b.n	80062ee <_printf_i+0xf6>
 800637a:	6813      	ldr	r3, [r2, #0]
 800637c:	6825      	ldr	r5, [r4, #0]
 800637e:	1d18      	adds	r0, r3, #4
 8006380:	6961      	ldr	r1, [r4, #20]
 8006382:	6010      	str	r0, [r2, #0]
 8006384:	0628      	lsls	r0, r5, #24
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	d501      	bpl.n	800638e <_printf_i+0x196>
 800638a:	6019      	str	r1, [r3, #0]
 800638c:	e002      	b.n	8006394 <_printf_i+0x19c>
 800638e:	066a      	lsls	r2, r5, #25
 8006390:	d5fb      	bpl.n	800638a <_printf_i+0x192>
 8006392:	8019      	strh	r1, [r3, #0]
 8006394:	2300      	movs	r3, #0
 8006396:	4665      	mov	r5, ip
 8006398:	6123      	str	r3, [r4, #16]
 800639a:	e7b9      	b.n	8006310 <_printf_i+0x118>
 800639c:	6813      	ldr	r3, [r2, #0]
 800639e:	1d19      	adds	r1, r3, #4
 80063a0:	6011      	str	r1, [r2, #0]
 80063a2:	681d      	ldr	r5, [r3, #0]
 80063a4:	6862      	ldr	r2, [r4, #4]
 80063a6:	2100      	movs	r1, #0
 80063a8:	4628      	mov	r0, r5
 80063aa:	f000 fa93 	bl	80068d4 <memchr>
 80063ae:	b108      	cbz	r0, 80063b4 <_printf_i+0x1bc>
 80063b0:	1b40      	subs	r0, r0, r5
 80063b2:	6060      	str	r0, [r4, #4]
 80063b4:	6863      	ldr	r3, [r4, #4]
 80063b6:	6123      	str	r3, [r4, #16]
 80063b8:	2300      	movs	r3, #0
 80063ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063be:	e7a7      	b.n	8006310 <_printf_i+0x118>
 80063c0:	6923      	ldr	r3, [r4, #16]
 80063c2:	462a      	mov	r2, r5
 80063c4:	4639      	mov	r1, r7
 80063c6:	4630      	mov	r0, r6
 80063c8:	47c0      	blx	r8
 80063ca:	3001      	adds	r0, #1
 80063cc:	d0aa      	beq.n	8006324 <_printf_i+0x12c>
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	079b      	lsls	r3, r3, #30
 80063d2:	d413      	bmi.n	80063fc <_printf_i+0x204>
 80063d4:	68e0      	ldr	r0, [r4, #12]
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	4298      	cmp	r0, r3
 80063da:	bfb8      	it	lt
 80063dc:	4618      	movlt	r0, r3
 80063de:	e7a3      	b.n	8006328 <_printf_i+0x130>
 80063e0:	2301      	movs	r3, #1
 80063e2:	464a      	mov	r2, r9
 80063e4:	4639      	mov	r1, r7
 80063e6:	4630      	mov	r0, r6
 80063e8:	47c0      	blx	r8
 80063ea:	3001      	adds	r0, #1
 80063ec:	d09a      	beq.n	8006324 <_printf_i+0x12c>
 80063ee:	3501      	adds	r5, #1
 80063f0:	68e3      	ldr	r3, [r4, #12]
 80063f2:	9a03      	ldr	r2, [sp, #12]
 80063f4:	1a9b      	subs	r3, r3, r2
 80063f6:	42ab      	cmp	r3, r5
 80063f8:	dcf2      	bgt.n	80063e0 <_printf_i+0x1e8>
 80063fa:	e7eb      	b.n	80063d4 <_printf_i+0x1dc>
 80063fc:	2500      	movs	r5, #0
 80063fe:	f104 0919 	add.w	r9, r4, #25
 8006402:	e7f5      	b.n	80063f0 <_printf_i+0x1f8>
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1ac      	bne.n	8006362 <_printf_i+0x16a>
 8006408:	7803      	ldrb	r3, [r0, #0]
 800640a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800640e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006412:	e76c      	b.n	80062ee <_printf_i+0xf6>
 8006414:	08006b51 	.word	0x08006b51
 8006418:	08006b62 	.word	0x08006b62

0800641c <_sbrk_r>:
 800641c:	b538      	push	{r3, r4, r5, lr}
 800641e:	2300      	movs	r3, #0
 8006420:	4c05      	ldr	r4, [pc, #20]	; (8006438 <_sbrk_r+0x1c>)
 8006422:	4605      	mov	r5, r0
 8006424:	4608      	mov	r0, r1
 8006426:	6023      	str	r3, [r4, #0]
 8006428:	f7fa fa68 	bl	80008fc <_sbrk>
 800642c:	1c43      	adds	r3, r0, #1
 800642e:	d102      	bne.n	8006436 <_sbrk_r+0x1a>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	b103      	cbz	r3, 8006436 <_sbrk_r+0x1a>
 8006434:	602b      	str	r3, [r5, #0]
 8006436:	bd38      	pop	{r3, r4, r5, pc}
 8006438:	20001e3c 	.word	0x20001e3c

0800643c <__sread>:
 800643c:	b510      	push	{r4, lr}
 800643e:	460c      	mov	r4, r1
 8006440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006444:	f000 faa2 	bl	800698c <_read_r>
 8006448:	2800      	cmp	r0, #0
 800644a:	bfab      	itete	ge
 800644c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800644e:	89a3      	ldrhlt	r3, [r4, #12]
 8006450:	181b      	addge	r3, r3, r0
 8006452:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006456:	bfac      	ite	ge
 8006458:	6563      	strge	r3, [r4, #84]	; 0x54
 800645a:	81a3      	strhlt	r3, [r4, #12]
 800645c:	bd10      	pop	{r4, pc}

0800645e <__swrite>:
 800645e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006462:	461f      	mov	r7, r3
 8006464:	898b      	ldrh	r3, [r1, #12]
 8006466:	4605      	mov	r5, r0
 8006468:	05db      	lsls	r3, r3, #23
 800646a:	460c      	mov	r4, r1
 800646c:	4616      	mov	r6, r2
 800646e:	d505      	bpl.n	800647c <__swrite+0x1e>
 8006470:	2302      	movs	r3, #2
 8006472:	2200      	movs	r2, #0
 8006474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006478:	f000 f9b6 	bl	80067e8 <_lseek_r>
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	4632      	mov	r2, r6
 8006480:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006484:	81a3      	strh	r3, [r4, #12]
 8006486:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800648a:	463b      	mov	r3, r7
 800648c:	4628      	mov	r0, r5
 800648e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006492:	f000 b869 	b.w	8006568 <_write_r>

08006496 <__sseek>:
 8006496:	b510      	push	{r4, lr}
 8006498:	460c      	mov	r4, r1
 800649a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800649e:	f000 f9a3 	bl	80067e8 <_lseek_r>
 80064a2:	1c43      	adds	r3, r0, #1
 80064a4:	89a3      	ldrh	r3, [r4, #12]
 80064a6:	bf15      	itete	ne
 80064a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80064aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80064b2:	81a3      	strheq	r3, [r4, #12]
 80064b4:	bf18      	it	ne
 80064b6:	81a3      	strhne	r3, [r4, #12]
 80064b8:	bd10      	pop	{r4, pc}

080064ba <__sclose>:
 80064ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064be:	f000 b8d3 	b.w	8006668 <_close_r>
	...

080064c4 <__swbuf_r>:
 80064c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064c6:	460e      	mov	r6, r1
 80064c8:	4614      	mov	r4, r2
 80064ca:	4605      	mov	r5, r0
 80064cc:	b118      	cbz	r0, 80064d6 <__swbuf_r+0x12>
 80064ce:	6983      	ldr	r3, [r0, #24]
 80064d0:	b90b      	cbnz	r3, 80064d6 <__swbuf_r+0x12>
 80064d2:	f7ff fbf9 	bl	8005cc8 <__sinit>
 80064d6:	4b21      	ldr	r3, [pc, #132]	; (800655c <__swbuf_r+0x98>)
 80064d8:	429c      	cmp	r4, r3
 80064da:	d12a      	bne.n	8006532 <__swbuf_r+0x6e>
 80064dc:	686c      	ldr	r4, [r5, #4]
 80064de:	69a3      	ldr	r3, [r4, #24]
 80064e0:	60a3      	str	r3, [r4, #8]
 80064e2:	89a3      	ldrh	r3, [r4, #12]
 80064e4:	071a      	lsls	r2, r3, #28
 80064e6:	d52e      	bpl.n	8006546 <__swbuf_r+0x82>
 80064e8:	6923      	ldr	r3, [r4, #16]
 80064ea:	b363      	cbz	r3, 8006546 <__swbuf_r+0x82>
 80064ec:	6923      	ldr	r3, [r4, #16]
 80064ee:	6820      	ldr	r0, [r4, #0]
 80064f0:	b2f6      	uxtb	r6, r6
 80064f2:	1ac0      	subs	r0, r0, r3
 80064f4:	6963      	ldr	r3, [r4, #20]
 80064f6:	4637      	mov	r7, r6
 80064f8:	4283      	cmp	r3, r0
 80064fa:	dc04      	bgt.n	8006506 <__swbuf_r+0x42>
 80064fc:	4621      	mov	r1, r4
 80064fe:	4628      	mov	r0, r5
 8006500:	f000 f948 	bl	8006794 <_fflush_r>
 8006504:	bb28      	cbnz	r0, 8006552 <__swbuf_r+0x8e>
 8006506:	68a3      	ldr	r3, [r4, #8]
 8006508:	3001      	adds	r0, #1
 800650a:	3b01      	subs	r3, #1
 800650c:	60a3      	str	r3, [r4, #8]
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	6022      	str	r2, [r4, #0]
 8006514:	701e      	strb	r6, [r3, #0]
 8006516:	6963      	ldr	r3, [r4, #20]
 8006518:	4283      	cmp	r3, r0
 800651a:	d004      	beq.n	8006526 <__swbuf_r+0x62>
 800651c:	89a3      	ldrh	r3, [r4, #12]
 800651e:	07db      	lsls	r3, r3, #31
 8006520:	d519      	bpl.n	8006556 <__swbuf_r+0x92>
 8006522:	2e0a      	cmp	r6, #10
 8006524:	d117      	bne.n	8006556 <__swbuf_r+0x92>
 8006526:	4621      	mov	r1, r4
 8006528:	4628      	mov	r0, r5
 800652a:	f000 f933 	bl	8006794 <_fflush_r>
 800652e:	b190      	cbz	r0, 8006556 <__swbuf_r+0x92>
 8006530:	e00f      	b.n	8006552 <__swbuf_r+0x8e>
 8006532:	4b0b      	ldr	r3, [pc, #44]	; (8006560 <__swbuf_r+0x9c>)
 8006534:	429c      	cmp	r4, r3
 8006536:	d101      	bne.n	800653c <__swbuf_r+0x78>
 8006538:	68ac      	ldr	r4, [r5, #8]
 800653a:	e7d0      	b.n	80064de <__swbuf_r+0x1a>
 800653c:	4b09      	ldr	r3, [pc, #36]	; (8006564 <__swbuf_r+0xa0>)
 800653e:	429c      	cmp	r4, r3
 8006540:	bf08      	it	eq
 8006542:	68ec      	ldreq	r4, [r5, #12]
 8006544:	e7cb      	b.n	80064de <__swbuf_r+0x1a>
 8006546:	4621      	mov	r1, r4
 8006548:	4628      	mov	r0, r5
 800654a:	f000 f81f 	bl	800658c <__swsetup_r>
 800654e:	2800      	cmp	r0, #0
 8006550:	d0cc      	beq.n	80064ec <__swbuf_r+0x28>
 8006552:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006556:	4638      	mov	r0, r7
 8006558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800655a:	bf00      	nop
 800655c:	08006b00 	.word	0x08006b00
 8006560:	08006b20 	.word	0x08006b20
 8006564:	08006ae0 	.word	0x08006ae0

08006568 <_write_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	4605      	mov	r5, r0
 800656c:	4608      	mov	r0, r1
 800656e:	4611      	mov	r1, r2
 8006570:	2200      	movs	r2, #0
 8006572:	4c05      	ldr	r4, [pc, #20]	; (8006588 <_write_r+0x20>)
 8006574:	6022      	str	r2, [r4, #0]
 8006576:	461a      	mov	r2, r3
 8006578:	f7f9 fe10 	bl	800019c <_write>
 800657c:	1c43      	adds	r3, r0, #1
 800657e:	d102      	bne.n	8006586 <_write_r+0x1e>
 8006580:	6823      	ldr	r3, [r4, #0]
 8006582:	b103      	cbz	r3, 8006586 <_write_r+0x1e>
 8006584:	602b      	str	r3, [r5, #0]
 8006586:	bd38      	pop	{r3, r4, r5, pc}
 8006588:	20001e3c 	.word	0x20001e3c

0800658c <__swsetup_r>:
 800658c:	4b32      	ldr	r3, [pc, #200]	; (8006658 <__swsetup_r+0xcc>)
 800658e:	b570      	push	{r4, r5, r6, lr}
 8006590:	681d      	ldr	r5, [r3, #0]
 8006592:	4606      	mov	r6, r0
 8006594:	460c      	mov	r4, r1
 8006596:	b125      	cbz	r5, 80065a2 <__swsetup_r+0x16>
 8006598:	69ab      	ldr	r3, [r5, #24]
 800659a:	b913      	cbnz	r3, 80065a2 <__swsetup_r+0x16>
 800659c:	4628      	mov	r0, r5
 800659e:	f7ff fb93 	bl	8005cc8 <__sinit>
 80065a2:	4b2e      	ldr	r3, [pc, #184]	; (800665c <__swsetup_r+0xd0>)
 80065a4:	429c      	cmp	r4, r3
 80065a6:	d10f      	bne.n	80065c8 <__swsetup_r+0x3c>
 80065a8:	686c      	ldr	r4, [r5, #4]
 80065aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	0715      	lsls	r5, r2, #28
 80065b2:	d42c      	bmi.n	800660e <__swsetup_r+0x82>
 80065b4:	06d0      	lsls	r0, r2, #27
 80065b6:	d411      	bmi.n	80065dc <__swsetup_r+0x50>
 80065b8:	2209      	movs	r2, #9
 80065ba:	6032      	str	r2, [r6, #0]
 80065bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065c0:	81a3      	strh	r3, [r4, #12]
 80065c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065c6:	e03e      	b.n	8006646 <__swsetup_r+0xba>
 80065c8:	4b25      	ldr	r3, [pc, #148]	; (8006660 <__swsetup_r+0xd4>)
 80065ca:	429c      	cmp	r4, r3
 80065cc:	d101      	bne.n	80065d2 <__swsetup_r+0x46>
 80065ce:	68ac      	ldr	r4, [r5, #8]
 80065d0:	e7eb      	b.n	80065aa <__swsetup_r+0x1e>
 80065d2:	4b24      	ldr	r3, [pc, #144]	; (8006664 <__swsetup_r+0xd8>)
 80065d4:	429c      	cmp	r4, r3
 80065d6:	bf08      	it	eq
 80065d8:	68ec      	ldreq	r4, [r5, #12]
 80065da:	e7e6      	b.n	80065aa <__swsetup_r+0x1e>
 80065dc:	0751      	lsls	r1, r2, #29
 80065de:	d512      	bpl.n	8006606 <__swsetup_r+0x7a>
 80065e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065e2:	b141      	cbz	r1, 80065f6 <__swsetup_r+0x6a>
 80065e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065e8:	4299      	cmp	r1, r3
 80065ea:	d002      	beq.n	80065f2 <__swsetup_r+0x66>
 80065ec:	4630      	mov	r0, r6
 80065ee:	f000 f981 	bl	80068f4 <_free_r>
 80065f2:	2300      	movs	r3, #0
 80065f4:	6363      	str	r3, [r4, #52]	; 0x34
 80065f6:	89a3      	ldrh	r3, [r4, #12]
 80065f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065fc:	81a3      	strh	r3, [r4, #12]
 80065fe:	2300      	movs	r3, #0
 8006600:	6063      	str	r3, [r4, #4]
 8006602:	6923      	ldr	r3, [r4, #16]
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	89a3      	ldrh	r3, [r4, #12]
 8006608:	f043 0308 	orr.w	r3, r3, #8
 800660c:	81a3      	strh	r3, [r4, #12]
 800660e:	6923      	ldr	r3, [r4, #16]
 8006610:	b94b      	cbnz	r3, 8006626 <__swsetup_r+0x9a>
 8006612:	89a3      	ldrh	r3, [r4, #12]
 8006614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800661c:	d003      	beq.n	8006626 <__swsetup_r+0x9a>
 800661e:	4621      	mov	r1, r4
 8006620:	4630      	mov	r0, r6
 8006622:	f000 f917 	bl	8006854 <__smakebuf_r>
 8006626:	89a2      	ldrh	r2, [r4, #12]
 8006628:	f012 0301 	ands.w	r3, r2, #1
 800662c:	d00c      	beq.n	8006648 <__swsetup_r+0xbc>
 800662e:	2300      	movs	r3, #0
 8006630:	60a3      	str	r3, [r4, #8]
 8006632:	6963      	ldr	r3, [r4, #20]
 8006634:	425b      	negs	r3, r3
 8006636:	61a3      	str	r3, [r4, #24]
 8006638:	6923      	ldr	r3, [r4, #16]
 800663a:	b953      	cbnz	r3, 8006652 <__swsetup_r+0xc6>
 800663c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006640:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006644:	d1ba      	bne.n	80065bc <__swsetup_r+0x30>
 8006646:	bd70      	pop	{r4, r5, r6, pc}
 8006648:	0792      	lsls	r2, r2, #30
 800664a:	bf58      	it	pl
 800664c:	6963      	ldrpl	r3, [r4, #20]
 800664e:	60a3      	str	r3, [r4, #8]
 8006650:	e7f2      	b.n	8006638 <__swsetup_r+0xac>
 8006652:	2000      	movs	r0, #0
 8006654:	e7f7      	b.n	8006646 <__swsetup_r+0xba>
 8006656:	bf00      	nop
 8006658:	20000010 	.word	0x20000010
 800665c:	08006b00 	.word	0x08006b00
 8006660:	08006b20 	.word	0x08006b20
 8006664:	08006ae0 	.word	0x08006ae0

08006668 <_close_r>:
 8006668:	b538      	push	{r3, r4, r5, lr}
 800666a:	2300      	movs	r3, #0
 800666c:	4c05      	ldr	r4, [pc, #20]	; (8006684 <_close_r+0x1c>)
 800666e:	4605      	mov	r5, r0
 8006670:	4608      	mov	r0, r1
 8006672:	6023      	str	r3, [r4, #0]
 8006674:	f7fa f911 	bl	800089a <_close>
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d102      	bne.n	8006682 <_close_r+0x1a>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	b103      	cbz	r3, 8006682 <_close_r+0x1a>
 8006680:	602b      	str	r3, [r5, #0]
 8006682:	bd38      	pop	{r3, r4, r5, pc}
 8006684:	20001e3c 	.word	0x20001e3c

08006688 <__sflush_r>:
 8006688:	898a      	ldrh	r2, [r1, #12]
 800668a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800668e:	4605      	mov	r5, r0
 8006690:	0710      	lsls	r0, r2, #28
 8006692:	460c      	mov	r4, r1
 8006694:	d458      	bmi.n	8006748 <__sflush_r+0xc0>
 8006696:	684b      	ldr	r3, [r1, #4]
 8006698:	2b00      	cmp	r3, #0
 800669a:	dc05      	bgt.n	80066a8 <__sflush_r+0x20>
 800669c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800669e:	2b00      	cmp	r3, #0
 80066a0:	dc02      	bgt.n	80066a8 <__sflush_r+0x20>
 80066a2:	2000      	movs	r0, #0
 80066a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066aa:	2e00      	cmp	r6, #0
 80066ac:	d0f9      	beq.n	80066a2 <__sflush_r+0x1a>
 80066ae:	2300      	movs	r3, #0
 80066b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066b4:	682f      	ldr	r7, [r5, #0]
 80066b6:	6a21      	ldr	r1, [r4, #32]
 80066b8:	602b      	str	r3, [r5, #0]
 80066ba:	d032      	beq.n	8006722 <__sflush_r+0x9a>
 80066bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066be:	89a3      	ldrh	r3, [r4, #12]
 80066c0:	075a      	lsls	r2, r3, #29
 80066c2:	d505      	bpl.n	80066d0 <__sflush_r+0x48>
 80066c4:	6863      	ldr	r3, [r4, #4]
 80066c6:	1ac0      	subs	r0, r0, r3
 80066c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066ca:	b10b      	cbz	r3, 80066d0 <__sflush_r+0x48>
 80066cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066ce:	1ac0      	subs	r0, r0, r3
 80066d0:	2300      	movs	r3, #0
 80066d2:	4602      	mov	r2, r0
 80066d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066d6:	6a21      	ldr	r1, [r4, #32]
 80066d8:	4628      	mov	r0, r5
 80066da:	47b0      	blx	r6
 80066dc:	1c43      	adds	r3, r0, #1
 80066de:	89a3      	ldrh	r3, [r4, #12]
 80066e0:	d106      	bne.n	80066f0 <__sflush_r+0x68>
 80066e2:	6829      	ldr	r1, [r5, #0]
 80066e4:	291d      	cmp	r1, #29
 80066e6:	d848      	bhi.n	800677a <__sflush_r+0xf2>
 80066e8:	4a29      	ldr	r2, [pc, #164]	; (8006790 <__sflush_r+0x108>)
 80066ea:	40ca      	lsrs	r2, r1
 80066ec:	07d6      	lsls	r6, r2, #31
 80066ee:	d544      	bpl.n	800677a <__sflush_r+0xf2>
 80066f0:	2200      	movs	r2, #0
 80066f2:	6062      	str	r2, [r4, #4]
 80066f4:	6922      	ldr	r2, [r4, #16]
 80066f6:	04d9      	lsls	r1, r3, #19
 80066f8:	6022      	str	r2, [r4, #0]
 80066fa:	d504      	bpl.n	8006706 <__sflush_r+0x7e>
 80066fc:	1c42      	adds	r2, r0, #1
 80066fe:	d101      	bne.n	8006704 <__sflush_r+0x7c>
 8006700:	682b      	ldr	r3, [r5, #0]
 8006702:	b903      	cbnz	r3, 8006706 <__sflush_r+0x7e>
 8006704:	6560      	str	r0, [r4, #84]	; 0x54
 8006706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006708:	602f      	str	r7, [r5, #0]
 800670a:	2900      	cmp	r1, #0
 800670c:	d0c9      	beq.n	80066a2 <__sflush_r+0x1a>
 800670e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006712:	4299      	cmp	r1, r3
 8006714:	d002      	beq.n	800671c <__sflush_r+0x94>
 8006716:	4628      	mov	r0, r5
 8006718:	f000 f8ec 	bl	80068f4 <_free_r>
 800671c:	2000      	movs	r0, #0
 800671e:	6360      	str	r0, [r4, #52]	; 0x34
 8006720:	e7c0      	b.n	80066a4 <__sflush_r+0x1c>
 8006722:	2301      	movs	r3, #1
 8006724:	4628      	mov	r0, r5
 8006726:	47b0      	blx	r6
 8006728:	1c41      	adds	r1, r0, #1
 800672a:	d1c8      	bne.n	80066be <__sflush_r+0x36>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d0c5      	beq.n	80066be <__sflush_r+0x36>
 8006732:	2b1d      	cmp	r3, #29
 8006734:	d001      	beq.n	800673a <__sflush_r+0xb2>
 8006736:	2b16      	cmp	r3, #22
 8006738:	d101      	bne.n	800673e <__sflush_r+0xb6>
 800673a:	602f      	str	r7, [r5, #0]
 800673c:	e7b1      	b.n	80066a2 <__sflush_r+0x1a>
 800673e:	89a3      	ldrh	r3, [r4, #12]
 8006740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006744:	81a3      	strh	r3, [r4, #12]
 8006746:	e7ad      	b.n	80066a4 <__sflush_r+0x1c>
 8006748:	690f      	ldr	r7, [r1, #16]
 800674a:	2f00      	cmp	r7, #0
 800674c:	d0a9      	beq.n	80066a2 <__sflush_r+0x1a>
 800674e:	0793      	lsls	r3, r2, #30
 8006750:	bf18      	it	ne
 8006752:	2300      	movne	r3, #0
 8006754:	680e      	ldr	r6, [r1, #0]
 8006756:	bf08      	it	eq
 8006758:	694b      	ldreq	r3, [r1, #20]
 800675a:	eba6 0807 	sub.w	r8, r6, r7
 800675e:	600f      	str	r7, [r1, #0]
 8006760:	608b      	str	r3, [r1, #8]
 8006762:	f1b8 0f00 	cmp.w	r8, #0
 8006766:	dd9c      	ble.n	80066a2 <__sflush_r+0x1a>
 8006768:	4643      	mov	r3, r8
 800676a:	463a      	mov	r2, r7
 800676c:	6a21      	ldr	r1, [r4, #32]
 800676e:	4628      	mov	r0, r5
 8006770:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006772:	47b0      	blx	r6
 8006774:	2800      	cmp	r0, #0
 8006776:	dc06      	bgt.n	8006786 <__sflush_r+0xfe>
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800677e:	81a3      	strh	r3, [r4, #12]
 8006780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006784:	e78e      	b.n	80066a4 <__sflush_r+0x1c>
 8006786:	4407      	add	r7, r0
 8006788:	eba8 0800 	sub.w	r8, r8, r0
 800678c:	e7e9      	b.n	8006762 <__sflush_r+0xda>
 800678e:	bf00      	nop
 8006790:	20400001 	.word	0x20400001

08006794 <_fflush_r>:
 8006794:	b538      	push	{r3, r4, r5, lr}
 8006796:	690b      	ldr	r3, [r1, #16]
 8006798:	4605      	mov	r5, r0
 800679a:	460c      	mov	r4, r1
 800679c:	b1db      	cbz	r3, 80067d6 <_fflush_r+0x42>
 800679e:	b118      	cbz	r0, 80067a8 <_fflush_r+0x14>
 80067a0:	6983      	ldr	r3, [r0, #24]
 80067a2:	b90b      	cbnz	r3, 80067a8 <_fflush_r+0x14>
 80067a4:	f7ff fa90 	bl	8005cc8 <__sinit>
 80067a8:	4b0c      	ldr	r3, [pc, #48]	; (80067dc <_fflush_r+0x48>)
 80067aa:	429c      	cmp	r4, r3
 80067ac:	d109      	bne.n	80067c2 <_fflush_r+0x2e>
 80067ae:	686c      	ldr	r4, [r5, #4]
 80067b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067b4:	b17b      	cbz	r3, 80067d6 <_fflush_r+0x42>
 80067b6:	4621      	mov	r1, r4
 80067b8:	4628      	mov	r0, r5
 80067ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067be:	f7ff bf63 	b.w	8006688 <__sflush_r>
 80067c2:	4b07      	ldr	r3, [pc, #28]	; (80067e0 <_fflush_r+0x4c>)
 80067c4:	429c      	cmp	r4, r3
 80067c6:	d101      	bne.n	80067cc <_fflush_r+0x38>
 80067c8:	68ac      	ldr	r4, [r5, #8]
 80067ca:	e7f1      	b.n	80067b0 <_fflush_r+0x1c>
 80067cc:	4b05      	ldr	r3, [pc, #20]	; (80067e4 <_fflush_r+0x50>)
 80067ce:	429c      	cmp	r4, r3
 80067d0:	bf08      	it	eq
 80067d2:	68ec      	ldreq	r4, [r5, #12]
 80067d4:	e7ec      	b.n	80067b0 <_fflush_r+0x1c>
 80067d6:	2000      	movs	r0, #0
 80067d8:	bd38      	pop	{r3, r4, r5, pc}
 80067da:	bf00      	nop
 80067dc:	08006b00 	.word	0x08006b00
 80067e0:	08006b20 	.word	0x08006b20
 80067e4:	08006ae0 	.word	0x08006ae0

080067e8 <_lseek_r>:
 80067e8:	b538      	push	{r3, r4, r5, lr}
 80067ea:	4605      	mov	r5, r0
 80067ec:	4608      	mov	r0, r1
 80067ee:	4611      	mov	r1, r2
 80067f0:	2200      	movs	r2, #0
 80067f2:	4c05      	ldr	r4, [pc, #20]	; (8006808 <_lseek_r+0x20>)
 80067f4:	6022      	str	r2, [r4, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	f7fa f873 	bl	80008e2 <_lseek>
 80067fc:	1c43      	adds	r3, r0, #1
 80067fe:	d102      	bne.n	8006806 <_lseek_r+0x1e>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	b103      	cbz	r3, 8006806 <_lseek_r+0x1e>
 8006804:	602b      	str	r3, [r5, #0]
 8006806:	bd38      	pop	{r3, r4, r5, pc}
 8006808:	20001e3c 	.word	0x20001e3c

0800680c <__swhatbuf_r>:
 800680c:	b570      	push	{r4, r5, r6, lr}
 800680e:	460e      	mov	r6, r1
 8006810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006814:	b096      	sub	sp, #88	; 0x58
 8006816:	2900      	cmp	r1, #0
 8006818:	4614      	mov	r4, r2
 800681a:	461d      	mov	r5, r3
 800681c:	da07      	bge.n	800682e <__swhatbuf_r+0x22>
 800681e:	2300      	movs	r3, #0
 8006820:	602b      	str	r3, [r5, #0]
 8006822:	89b3      	ldrh	r3, [r6, #12]
 8006824:	061a      	lsls	r2, r3, #24
 8006826:	d410      	bmi.n	800684a <__swhatbuf_r+0x3e>
 8006828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800682c:	e00e      	b.n	800684c <__swhatbuf_r+0x40>
 800682e:	466a      	mov	r2, sp
 8006830:	f000 f8be 	bl	80069b0 <_fstat_r>
 8006834:	2800      	cmp	r0, #0
 8006836:	dbf2      	blt.n	800681e <__swhatbuf_r+0x12>
 8006838:	9a01      	ldr	r2, [sp, #4]
 800683a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800683e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006842:	425a      	negs	r2, r3
 8006844:	415a      	adcs	r2, r3
 8006846:	602a      	str	r2, [r5, #0]
 8006848:	e7ee      	b.n	8006828 <__swhatbuf_r+0x1c>
 800684a:	2340      	movs	r3, #64	; 0x40
 800684c:	2000      	movs	r0, #0
 800684e:	6023      	str	r3, [r4, #0]
 8006850:	b016      	add	sp, #88	; 0x58
 8006852:	bd70      	pop	{r4, r5, r6, pc}

08006854 <__smakebuf_r>:
 8006854:	898b      	ldrh	r3, [r1, #12]
 8006856:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006858:	079d      	lsls	r5, r3, #30
 800685a:	4606      	mov	r6, r0
 800685c:	460c      	mov	r4, r1
 800685e:	d507      	bpl.n	8006870 <__smakebuf_r+0x1c>
 8006860:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006864:	6023      	str	r3, [r4, #0]
 8006866:	6123      	str	r3, [r4, #16]
 8006868:	2301      	movs	r3, #1
 800686a:	6163      	str	r3, [r4, #20]
 800686c:	b002      	add	sp, #8
 800686e:	bd70      	pop	{r4, r5, r6, pc}
 8006870:	ab01      	add	r3, sp, #4
 8006872:	466a      	mov	r2, sp
 8006874:	f7ff ffca 	bl	800680c <__swhatbuf_r>
 8006878:	9900      	ldr	r1, [sp, #0]
 800687a:	4605      	mov	r5, r0
 800687c:	4630      	mov	r0, r6
 800687e:	f7ff faad 	bl	8005ddc <_malloc_r>
 8006882:	b948      	cbnz	r0, 8006898 <__smakebuf_r+0x44>
 8006884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006888:	059a      	lsls	r2, r3, #22
 800688a:	d4ef      	bmi.n	800686c <__smakebuf_r+0x18>
 800688c:	f023 0303 	bic.w	r3, r3, #3
 8006890:	f043 0302 	orr.w	r3, r3, #2
 8006894:	81a3      	strh	r3, [r4, #12]
 8006896:	e7e3      	b.n	8006860 <__smakebuf_r+0xc>
 8006898:	4b0d      	ldr	r3, [pc, #52]	; (80068d0 <__smakebuf_r+0x7c>)
 800689a:	62b3      	str	r3, [r6, #40]	; 0x28
 800689c:	89a3      	ldrh	r3, [r4, #12]
 800689e:	6020      	str	r0, [r4, #0]
 80068a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068a4:	81a3      	strh	r3, [r4, #12]
 80068a6:	9b00      	ldr	r3, [sp, #0]
 80068a8:	6120      	str	r0, [r4, #16]
 80068aa:	6163      	str	r3, [r4, #20]
 80068ac:	9b01      	ldr	r3, [sp, #4]
 80068ae:	b15b      	cbz	r3, 80068c8 <__smakebuf_r+0x74>
 80068b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068b4:	4630      	mov	r0, r6
 80068b6:	f000 f88d 	bl	80069d4 <_isatty_r>
 80068ba:	b128      	cbz	r0, 80068c8 <__smakebuf_r+0x74>
 80068bc:	89a3      	ldrh	r3, [r4, #12]
 80068be:	f023 0303 	bic.w	r3, r3, #3
 80068c2:	f043 0301 	orr.w	r3, r3, #1
 80068c6:	81a3      	strh	r3, [r4, #12]
 80068c8:	89a3      	ldrh	r3, [r4, #12]
 80068ca:	431d      	orrs	r5, r3
 80068cc:	81a5      	strh	r5, [r4, #12]
 80068ce:	e7cd      	b.n	800686c <__smakebuf_r+0x18>
 80068d0:	08005c91 	.word	0x08005c91

080068d4 <memchr>:
 80068d4:	b510      	push	{r4, lr}
 80068d6:	b2c9      	uxtb	r1, r1
 80068d8:	4402      	add	r2, r0
 80068da:	4290      	cmp	r0, r2
 80068dc:	4603      	mov	r3, r0
 80068de:	d101      	bne.n	80068e4 <memchr+0x10>
 80068e0:	2300      	movs	r3, #0
 80068e2:	e003      	b.n	80068ec <memchr+0x18>
 80068e4:	781c      	ldrb	r4, [r3, #0]
 80068e6:	3001      	adds	r0, #1
 80068e8:	428c      	cmp	r4, r1
 80068ea:	d1f6      	bne.n	80068da <memchr+0x6>
 80068ec:	4618      	mov	r0, r3
 80068ee:	bd10      	pop	{r4, pc}

080068f0 <__malloc_lock>:
 80068f0:	4770      	bx	lr

080068f2 <__malloc_unlock>:
 80068f2:	4770      	bx	lr

080068f4 <_free_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4605      	mov	r5, r0
 80068f8:	2900      	cmp	r1, #0
 80068fa:	d043      	beq.n	8006984 <_free_r+0x90>
 80068fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006900:	1f0c      	subs	r4, r1, #4
 8006902:	2b00      	cmp	r3, #0
 8006904:	bfb8      	it	lt
 8006906:	18e4      	addlt	r4, r4, r3
 8006908:	f7ff fff2 	bl	80068f0 <__malloc_lock>
 800690c:	4a1e      	ldr	r2, [pc, #120]	; (8006988 <_free_r+0x94>)
 800690e:	6813      	ldr	r3, [r2, #0]
 8006910:	4610      	mov	r0, r2
 8006912:	b933      	cbnz	r3, 8006922 <_free_r+0x2e>
 8006914:	6063      	str	r3, [r4, #4]
 8006916:	6014      	str	r4, [r2, #0]
 8006918:	4628      	mov	r0, r5
 800691a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800691e:	f7ff bfe8 	b.w	80068f2 <__malloc_unlock>
 8006922:	42a3      	cmp	r3, r4
 8006924:	d90b      	bls.n	800693e <_free_r+0x4a>
 8006926:	6821      	ldr	r1, [r4, #0]
 8006928:	1862      	adds	r2, r4, r1
 800692a:	4293      	cmp	r3, r2
 800692c:	bf01      	itttt	eq
 800692e:	681a      	ldreq	r2, [r3, #0]
 8006930:	685b      	ldreq	r3, [r3, #4]
 8006932:	1852      	addeq	r2, r2, r1
 8006934:	6022      	streq	r2, [r4, #0]
 8006936:	6063      	str	r3, [r4, #4]
 8006938:	6004      	str	r4, [r0, #0]
 800693a:	e7ed      	b.n	8006918 <_free_r+0x24>
 800693c:	4613      	mov	r3, r2
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	b10a      	cbz	r2, 8006946 <_free_r+0x52>
 8006942:	42a2      	cmp	r2, r4
 8006944:	d9fa      	bls.n	800693c <_free_r+0x48>
 8006946:	6819      	ldr	r1, [r3, #0]
 8006948:	1858      	adds	r0, r3, r1
 800694a:	42a0      	cmp	r0, r4
 800694c:	d10b      	bne.n	8006966 <_free_r+0x72>
 800694e:	6820      	ldr	r0, [r4, #0]
 8006950:	4401      	add	r1, r0
 8006952:	1858      	adds	r0, r3, r1
 8006954:	4282      	cmp	r2, r0
 8006956:	6019      	str	r1, [r3, #0]
 8006958:	d1de      	bne.n	8006918 <_free_r+0x24>
 800695a:	6810      	ldr	r0, [r2, #0]
 800695c:	6852      	ldr	r2, [r2, #4]
 800695e:	4401      	add	r1, r0
 8006960:	6019      	str	r1, [r3, #0]
 8006962:	605a      	str	r2, [r3, #4]
 8006964:	e7d8      	b.n	8006918 <_free_r+0x24>
 8006966:	d902      	bls.n	800696e <_free_r+0x7a>
 8006968:	230c      	movs	r3, #12
 800696a:	602b      	str	r3, [r5, #0]
 800696c:	e7d4      	b.n	8006918 <_free_r+0x24>
 800696e:	6820      	ldr	r0, [r4, #0]
 8006970:	1821      	adds	r1, r4, r0
 8006972:	428a      	cmp	r2, r1
 8006974:	bf01      	itttt	eq
 8006976:	6811      	ldreq	r1, [r2, #0]
 8006978:	6852      	ldreq	r2, [r2, #4]
 800697a:	1809      	addeq	r1, r1, r0
 800697c:	6021      	streq	r1, [r4, #0]
 800697e:	6062      	str	r2, [r4, #4]
 8006980:	605c      	str	r4, [r3, #4]
 8006982:	e7c9      	b.n	8006918 <_free_r+0x24>
 8006984:	bd38      	pop	{r3, r4, r5, pc}
 8006986:	bf00      	nop
 8006988:	200019a0 	.word	0x200019a0

0800698c <_read_r>:
 800698c:	b538      	push	{r3, r4, r5, lr}
 800698e:	4605      	mov	r5, r0
 8006990:	4608      	mov	r0, r1
 8006992:	4611      	mov	r1, r2
 8006994:	2200      	movs	r2, #0
 8006996:	4c05      	ldr	r4, [pc, #20]	; (80069ac <_read_r+0x20>)
 8006998:	6022      	str	r2, [r4, #0]
 800699a:	461a      	mov	r2, r3
 800699c:	f7f9 ff60 	bl	8000860 <_read>
 80069a0:	1c43      	adds	r3, r0, #1
 80069a2:	d102      	bne.n	80069aa <_read_r+0x1e>
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	b103      	cbz	r3, 80069aa <_read_r+0x1e>
 80069a8:	602b      	str	r3, [r5, #0]
 80069aa:	bd38      	pop	{r3, r4, r5, pc}
 80069ac:	20001e3c 	.word	0x20001e3c

080069b0 <_fstat_r>:
 80069b0:	b538      	push	{r3, r4, r5, lr}
 80069b2:	2300      	movs	r3, #0
 80069b4:	4c06      	ldr	r4, [pc, #24]	; (80069d0 <_fstat_r+0x20>)
 80069b6:	4605      	mov	r5, r0
 80069b8:	4608      	mov	r0, r1
 80069ba:	4611      	mov	r1, r2
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	f7f9 ff77 	bl	80008b0 <_fstat>
 80069c2:	1c43      	adds	r3, r0, #1
 80069c4:	d102      	bne.n	80069cc <_fstat_r+0x1c>
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	b103      	cbz	r3, 80069cc <_fstat_r+0x1c>
 80069ca:	602b      	str	r3, [r5, #0]
 80069cc:	bd38      	pop	{r3, r4, r5, pc}
 80069ce:	bf00      	nop
 80069d0:	20001e3c 	.word	0x20001e3c

080069d4 <_isatty_r>:
 80069d4:	b538      	push	{r3, r4, r5, lr}
 80069d6:	2300      	movs	r3, #0
 80069d8:	4c05      	ldr	r4, [pc, #20]	; (80069f0 <_isatty_r+0x1c>)
 80069da:	4605      	mov	r5, r0
 80069dc:	4608      	mov	r0, r1
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	f7f9 ff75 	bl	80008ce <_isatty>
 80069e4:	1c43      	adds	r3, r0, #1
 80069e6:	d102      	bne.n	80069ee <_isatty_r+0x1a>
 80069e8:	6823      	ldr	r3, [r4, #0]
 80069ea:	b103      	cbz	r3, 80069ee <_isatty_r+0x1a>
 80069ec:	602b      	str	r3, [r5, #0]
 80069ee:	bd38      	pop	{r3, r4, r5, pc}
 80069f0:	20001e3c 	.word	0x20001e3c

080069f4 <_init>:
 80069f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f6:	bf00      	nop
 80069f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069fa:	bc08      	pop	{r3}
 80069fc:	469e      	mov	lr, r3
 80069fe:	4770      	bx	lr

08006a00 <_fini>:
 8006a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a02:	bf00      	nop
 8006a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a06:	bc08      	pop	{r3}
 8006a08:	469e      	mov	lr, r3
 8006a0a:	4770      	bx	lr
