{
  "module_name": "btc_dpm.c",
  "hash_id": "7e0b0b6b90618ca39813c3176d6493b849656450152cdc91e9ffb8d6cd174a71",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/btc_dpm.c",
  "human_readable_source": " \n\n#include <linux/pci.h>\n#include <linux/seq_file.h>\n\n#include \"atom.h\"\n#include \"btc_dpm.h\"\n#include \"btcd.h\"\n#include \"cypress_dpm.h\"\n#include \"evergreen.h\"\n#include \"r600_dpm.h\"\n#include \"rv770.h\"\n#include \"radeon.h\"\n#include \"radeon_asic.h\"\n\n#define MC_CG_ARB_FREQ_F0           0x0a\n#define MC_CG_ARB_FREQ_F1           0x0b\n#define MC_CG_ARB_FREQ_F2           0x0c\n#define MC_CG_ARB_FREQ_F3           0x0d\n\n#define MC_CG_SEQ_DRAMCONF_S0       0x05\n#define MC_CG_SEQ_DRAMCONF_S1       0x06\n#define MC_CG_SEQ_YCLK_SUSPEND      0x04\n#define MC_CG_SEQ_YCLK_RESUME       0x0a\n\n#define SMC_RAM_END 0x8000\n\n#ifndef BTC_MGCG_SEQUENCE\n#define BTC_MGCG_SEQUENCE  300\n\nextern int ni_mc_load_microcode(struct radeon_device *rdev);\n\n\nstatic const u32 barts_cgcg_cgls_default[] =\n{\n\t \n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff\n};\n#define BARTS_CGCG_CGLS_DEFAULT_LENGTH sizeof(barts_cgcg_cgls_default) / (3 * sizeof(u32))\n\nstatic const u32 barts_cgcg_cgls_disable[] =\n{\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x00000644, 0x000f7912, 0x001f4180,\n\t0x00000644, 0x000f3812, 0x001f4180\n};\n#define BARTS_CGCG_CGLS_DISABLE_LENGTH sizeof(barts_cgcg_cgls_disable) / (3 * sizeof(u32))\n\nstatic const u32 barts_cgcg_cgls_enable[] =\n{\n\t \n\t0x00000644, 0x000f7892, 0x001f4080,\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff\n};\n#define BARTS_CGCG_CGLS_ENABLE_LENGTH sizeof(barts_cgcg_cgls_enable) / (3 * sizeof(u32))\n\nstatic const u32 barts_mgcg_default[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x00005448, 0x00000100, 0xffffffff,\n\t0x000055e4, 0x00600100, 0xffffffff,\n\t0x0000160c, 0x00000100, 0xffffffff,\n\t0x0000c164, 0x00000100, 0xffffffff,\n\t0x00008a18, 0x00000100, 0xffffffff,\n\t0x0000897c, 0x06000100, 0xffffffff,\n\t0x00008b28, 0x00000100, 0xffffffff,\n\t0x00009144, 0x00000100, 0xffffffff,\n\t0x00009a60, 0x00000100, 0xffffffff,\n\t0x00009868, 0x00000100, 0xffffffff,\n\t0x00008d58, 0x00000100, 0xffffffff,\n\t0x00009510, 0x00000100, 0xffffffff,\n\t0x0000949c, 0x00000100, 0xffffffff,\n\t0x00009654, 0x00000100, 0xffffffff,\n\t0x00009030, 0x00000100, 0xffffffff,\n\t0x00009034, 0x00000100, 0xffffffff,\n\t0x00009038, 0x00000100, 0xffffffff,\n\t0x0000903c, 0x00000100, 0xffffffff,\n\t0x00009040, 0x00000100, 0xffffffff,\n\t0x0000a200, 0x00000100, 0xffffffff,\n\t0x0000a204, 0x00000100, 0xffffffff,\n\t0x0000a208, 0x00000100, 0xffffffff,\n\t0x0000a20c, 0x00000100, 0xffffffff,\n\t0x0000977c, 0x00000100, 0xffffffff,\n\t0x00003f80, 0x00000100, 0xffffffff,\n\t0x0000a210, 0x00000100, 0xffffffff,\n\t0x0000a214, 0x00000100, 0xffffffff,\n\t0x000004d8, 0x00000100, 0xffffffff,\n\t0x00009784, 0x00000100, 0xffffffff,\n\t0x00009698, 0x00000100, 0xffffffff,\n\t0x000004d4, 0x00000200, 0xffffffff,\n\t0x000004d0, 0x00000000, 0xffffffff,\n\t0x000030cc, 0x00000100, 0xffffffff,\n\t0x0000d0c0, 0xff000100, 0xffffffff,\n\t0x0000802c, 0x40000000, 0xffffffff,\n\t0x0000915c, 0x00010000, 0xffffffff,\n\t0x00009160, 0x00030002, 0xffffffff,\n\t0x00009164, 0x00050004, 0xffffffff,\n\t0x00009168, 0x00070006, 0xffffffff,\n\t0x00009178, 0x00070000, 0xffffffff,\n\t0x0000917c, 0x00030002, 0xffffffff,\n\t0x00009180, 0x00050004, 0xffffffff,\n\t0x0000918c, 0x00010006, 0xffffffff,\n\t0x00009190, 0x00090008, 0xffffffff,\n\t0x00009194, 0x00070000, 0xffffffff,\n\t0x00009198, 0x00030002, 0xffffffff,\n\t0x0000919c, 0x00050004, 0xffffffff,\n\t0x000091a8, 0x00010006, 0xffffffff,\n\t0x000091ac, 0x00090008, 0xffffffff,\n\t0x000091b0, 0x00070000, 0xffffffff,\n\t0x000091b4, 0x00030002, 0xffffffff,\n\t0x000091b8, 0x00050004, 0xffffffff,\n\t0x000091c4, 0x00010006, 0xffffffff,\n\t0x000091c8, 0x00090008, 0xffffffff,\n\t0x000091cc, 0x00070000, 0xffffffff,\n\t0x000091d0, 0x00030002, 0xffffffff,\n\t0x000091d4, 0x00050004, 0xffffffff,\n\t0x000091e0, 0x00010006, 0xffffffff,\n\t0x000091e4, 0x00090008, 0xffffffff,\n\t0x000091e8, 0x00000000, 0xffffffff,\n\t0x000091ec, 0x00070000, 0xffffffff,\n\t0x000091f0, 0x00030002, 0xffffffff,\n\t0x000091f4, 0x00050004, 0xffffffff,\n\t0x00009200, 0x00010006, 0xffffffff,\n\t0x00009204, 0x00090008, 0xffffffff,\n\t0x00009208, 0x00070000, 0xffffffff,\n\t0x0000920c, 0x00030002, 0xffffffff,\n\t0x00009210, 0x00050004, 0xffffffff,\n\t0x0000921c, 0x00010006, 0xffffffff,\n\t0x00009220, 0x00090008, 0xffffffff,\n\t0x00009224, 0x00070000, 0xffffffff,\n\t0x00009228, 0x00030002, 0xffffffff,\n\t0x0000922c, 0x00050004, 0xffffffff,\n\t0x00009238, 0x00010006, 0xffffffff,\n\t0x0000923c, 0x00090008, 0xffffffff,\n\t0x00009294, 0x00000000, 0xffffffff,\n\t0x0000802c, 0x40010000, 0xffffffff,\n\t0x0000915c, 0x00010000, 0xffffffff,\n\t0x00009160, 0x00030002, 0xffffffff,\n\t0x00009164, 0x00050004, 0xffffffff,\n\t0x00009168, 0x00070006, 0xffffffff,\n\t0x00009178, 0x00070000, 0xffffffff,\n\t0x0000917c, 0x00030002, 0xffffffff,\n\t0x00009180, 0x00050004, 0xffffffff,\n\t0x0000918c, 0x00010006, 0xffffffff,\n\t0x00009190, 0x00090008, 0xffffffff,\n\t0x00009194, 0x00070000, 0xffffffff,\n\t0x00009198, 0x00030002, 0xffffffff,\n\t0x0000919c, 0x00050004, 0xffffffff,\n\t0x000091a8, 0x00010006, 0xffffffff,\n\t0x000091ac, 0x00090008, 0xffffffff,\n\t0x000091b0, 0x00070000, 0xffffffff,\n\t0x000091b4, 0x00030002, 0xffffffff,\n\t0x000091b8, 0x00050004, 0xffffffff,\n\t0x000091c4, 0x00010006, 0xffffffff,\n\t0x000091c8, 0x00090008, 0xffffffff,\n\t0x000091cc, 0x00070000, 0xffffffff,\n\t0x000091d0, 0x00030002, 0xffffffff,\n\t0x000091d4, 0x00050004, 0xffffffff,\n\t0x000091e0, 0x00010006, 0xffffffff,\n\t0x000091e4, 0x00090008, 0xffffffff,\n\t0x000091e8, 0x00000000, 0xffffffff,\n\t0x000091ec, 0x00070000, 0xffffffff,\n\t0x000091f0, 0x00030002, 0xffffffff,\n\t0x000091f4, 0x00050004, 0xffffffff,\n\t0x00009200, 0x00010006, 0xffffffff,\n\t0x00009204, 0x00090008, 0xffffffff,\n\t0x00009208, 0x00070000, 0xffffffff,\n\t0x0000920c, 0x00030002, 0xffffffff,\n\t0x00009210, 0x00050004, 0xffffffff,\n\t0x0000921c, 0x00010006, 0xffffffff,\n\t0x00009220, 0x00090008, 0xffffffff,\n\t0x00009224, 0x00070000, 0xffffffff,\n\t0x00009228, 0x00030002, 0xffffffff,\n\t0x0000922c, 0x00050004, 0xffffffff,\n\t0x00009238, 0x00010006, 0xffffffff,\n\t0x0000923c, 0x00090008, 0xffffffff,\n\t0x00009294, 0x00000000, 0xffffffff,\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff\n};\n#define BARTS_MGCG_DEFAULT_LENGTH sizeof(barts_mgcg_default) / (3 * sizeof(u32))\n\nstatic const u32 barts_mgcg_disable[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000000, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000001, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000002, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000003, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x00009150, 0x00600000, 0xffffffff\n};\n#define BARTS_MGCG_DISABLE_LENGTH sizeof(barts_mgcg_disable) / (3 * sizeof(u32))\n\nstatic const u32 barts_mgcg_enable[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000000, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000001, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000002, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000003, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x00009150, 0x81944000, 0xffffffff\n};\n#define BARTS_MGCG_ENABLE_LENGTH sizeof(barts_mgcg_enable) / (3 * sizeof(u32))\n\n\nstatic const u32 caicos_cgcg_cgls_default[] =\n{\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff\n};\n#define CAICOS_CGCG_CGLS_DEFAULT_LENGTH sizeof(caicos_cgcg_cgls_default) / (3 * sizeof(u32))\n\nstatic const u32 caicos_cgcg_cgls_disable[] =\n{\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x00000644, 0x000f7912, 0x001f4180,\n\t0x00000644, 0x000f3812, 0x001f4180\n};\n#define CAICOS_CGCG_CGLS_DISABLE_LENGTH sizeof(caicos_cgcg_cgls_disable) / (3 * sizeof(u32))\n\nstatic const u32 caicos_cgcg_cgls_enable[] =\n{\n\t \n\t0x00000644, 0x000f7892, 0x001f4080,\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff\n};\n#define CAICOS_CGCG_CGLS_ENABLE_LENGTH sizeof(caicos_cgcg_cgls_enable) / (3 * sizeof(u32))\n\nstatic const u32 caicos_mgcg_default[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x00005448, 0x00000100, 0xffffffff,\n\t0x000055e4, 0x00600100, 0xffffffff,\n\t0x0000160c, 0x00000100, 0xffffffff,\n\t0x0000c164, 0x00000100, 0xffffffff,\n\t0x00008a18, 0x00000100, 0xffffffff,\n\t0x0000897c, 0x06000100, 0xffffffff,\n\t0x00008b28, 0x00000100, 0xffffffff,\n\t0x00009144, 0x00000100, 0xffffffff,\n\t0x00009a60, 0x00000100, 0xffffffff,\n\t0x00009868, 0x00000100, 0xffffffff,\n\t0x00008d58, 0x00000100, 0xffffffff,\n\t0x00009510, 0x00000100, 0xffffffff,\n\t0x0000949c, 0x00000100, 0xffffffff,\n\t0x00009654, 0x00000100, 0xffffffff,\n\t0x00009030, 0x00000100, 0xffffffff,\n\t0x00009034, 0x00000100, 0xffffffff,\n\t0x00009038, 0x00000100, 0xffffffff,\n\t0x0000903c, 0x00000100, 0xffffffff,\n\t0x00009040, 0x00000100, 0xffffffff,\n\t0x0000a200, 0x00000100, 0xffffffff,\n\t0x0000a204, 0x00000100, 0xffffffff,\n\t0x0000a208, 0x00000100, 0xffffffff,\n\t0x0000a20c, 0x00000100, 0xffffffff,\n\t0x0000977c, 0x00000100, 0xffffffff,\n\t0x00003f80, 0x00000100, 0xffffffff,\n\t0x0000a210, 0x00000100, 0xffffffff,\n\t0x0000a214, 0x00000100, 0xffffffff,\n\t0x000004d8, 0x00000100, 0xffffffff,\n\t0x00009784, 0x00000100, 0xffffffff,\n\t0x00009698, 0x00000100, 0xffffffff,\n\t0x000004d4, 0x00000200, 0xffffffff,\n\t0x000004d0, 0x00000000, 0xffffffff,\n\t0x000030cc, 0x00000100, 0xffffffff,\n\t0x0000d0c0, 0xff000100, 0xffffffff,\n\t0x0000915c, 0x00010000, 0xffffffff,\n\t0x00009160, 0x00030002, 0xffffffff,\n\t0x00009164, 0x00050004, 0xffffffff,\n\t0x00009168, 0x00070006, 0xffffffff,\n\t0x00009178, 0x00070000, 0xffffffff,\n\t0x0000917c, 0x00030002, 0xffffffff,\n\t0x00009180, 0x00050004, 0xffffffff,\n\t0x0000918c, 0x00010006, 0xffffffff,\n\t0x00009190, 0x00090008, 0xffffffff,\n\t0x00009194, 0x00070000, 0xffffffff,\n\t0x00009198, 0x00030002, 0xffffffff,\n\t0x0000919c, 0x00050004, 0xffffffff,\n\t0x000091a8, 0x00010006, 0xffffffff,\n\t0x000091ac, 0x00090008, 0xffffffff,\n\t0x000091e8, 0x00000000, 0xffffffff,\n\t0x00009294, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff\n};\n#define CAICOS_MGCG_DEFAULT_LENGTH sizeof(caicos_mgcg_default) / (3 * sizeof(u32))\n\nstatic const u32 caicos_mgcg_disable[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000000, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000001, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000002, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000003, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x00009150, 0x00600000, 0xffffffff\n};\n#define CAICOS_MGCG_DISABLE_LENGTH sizeof(caicos_mgcg_disable) / (3 * sizeof(u32))\n\nstatic const u32 caicos_mgcg_enable[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000000, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000001, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000002, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000003, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x00009150, 0x46944040, 0xffffffff\n};\n#define CAICOS_MGCG_ENABLE_LENGTH sizeof(caicos_mgcg_enable) / (3 * sizeof(u32))\n\n\nstatic const u32 turks_cgcg_cgls_default[] =\n{\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff\n};\n#define TURKS_CGCG_CGLS_DEFAULT_LENGTH  sizeof(turks_cgcg_cgls_default) / (3 * sizeof(u32))\n\nstatic const u32 turks_cgcg_cgls_disable[] =\n{\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x00000644, 0x000f7912, 0x001f4180,\n\t0x00000644, 0x000f3812, 0x001f4180\n};\n#define TURKS_CGCG_CGLS_DISABLE_LENGTH sizeof(turks_cgcg_cgls_disable) / (3 * sizeof(u32))\n\nstatic const u32 turks_cgcg_cgls_enable[] =\n{\n\t \n\t0x00000644, 0x000f7892, 0x001f4080,\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000020, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000021, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000022, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000023, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000024, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000025, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000026, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000027, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000028, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000029, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000002a, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x0000002b, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff\n};\n#define TURKS_CGCG_CGLS_ENABLE_LENGTH sizeof(turks_cgcg_cgls_enable) / (3 * sizeof(u32))\n\n\nstatic const u32 turks_mgcg_default[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x00005448, 0x00000100, 0xffffffff,\n\t0x000055e4, 0x00600100, 0xffffffff,\n\t0x0000160c, 0x00000100, 0xffffffff,\n\t0x0000c164, 0x00000100, 0xffffffff,\n\t0x00008a18, 0x00000100, 0xffffffff,\n\t0x0000897c, 0x06000100, 0xffffffff,\n\t0x00008b28, 0x00000100, 0xffffffff,\n\t0x00009144, 0x00000100, 0xffffffff,\n\t0x00009a60, 0x00000100, 0xffffffff,\n\t0x00009868, 0x00000100, 0xffffffff,\n\t0x00008d58, 0x00000100, 0xffffffff,\n\t0x00009510, 0x00000100, 0xffffffff,\n\t0x0000949c, 0x00000100, 0xffffffff,\n\t0x00009654, 0x00000100, 0xffffffff,\n\t0x00009030, 0x00000100, 0xffffffff,\n\t0x00009034, 0x00000100, 0xffffffff,\n\t0x00009038, 0x00000100, 0xffffffff,\n\t0x0000903c, 0x00000100, 0xffffffff,\n\t0x00009040, 0x00000100, 0xffffffff,\n\t0x0000a200, 0x00000100, 0xffffffff,\n\t0x0000a204, 0x00000100, 0xffffffff,\n\t0x0000a208, 0x00000100, 0xffffffff,\n\t0x0000a20c, 0x00000100, 0xffffffff,\n\t0x0000977c, 0x00000100, 0xffffffff,\n\t0x00003f80, 0x00000100, 0xffffffff,\n\t0x0000a210, 0x00000100, 0xffffffff,\n\t0x0000a214, 0x00000100, 0xffffffff,\n\t0x000004d8, 0x00000100, 0xffffffff,\n\t0x00009784, 0x00000100, 0xffffffff,\n\t0x00009698, 0x00000100, 0xffffffff,\n\t0x000004d4, 0x00000200, 0xffffffff,\n\t0x000004d0, 0x00000000, 0xffffffff,\n\t0x000030cc, 0x00000100, 0xffffffff,\n\t0x0000d0c0, 0x00000100, 0xffffffff,\n\t0x0000915c, 0x00010000, 0xffffffff,\n\t0x00009160, 0x00030002, 0xffffffff,\n\t0x00009164, 0x00050004, 0xffffffff,\n\t0x00009168, 0x00070006, 0xffffffff,\n\t0x00009178, 0x00070000, 0xffffffff,\n\t0x0000917c, 0x00030002, 0xffffffff,\n\t0x00009180, 0x00050004, 0xffffffff,\n\t0x0000918c, 0x00010006, 0xffffffff,\n\t0x00009190, 0x00090008, 0xffffffff,\n\t0x00009194, 0x00070000, 0xffffffff,\n\t0x00009198, 0x00030002, 0xffffffff,\n\t0x0000919c, 0x00050004, 0xffffffff,\n\t0x000091a8, 0x00010006, 0xffffffff,\n\t0x000091ac, 0x00090008, 0xffffffff,\n\t0x000091b0, 0x00070000, 0xffffffff,\n\t0x000091b4, 0x00030002, 0xffffffff,\n\t0x000091b8, 0x00050004, 0xffffffff,\n\t0x000091c4, 0x00010006, 0xffffffff,\n\t0x000091c8, 0x00090008, 0xffffffff,\n\t0x000091cc, 0x00070000, 0xffffffff,\n\t0x000091d0, 0x00030002, 0xffffffff,\n\t0x000091d4, 0x00050004, 0xffffffff,\n\t0x000091e0, 0x00010006, 0xffffffff,\n\t0x000091e4, 0x00090008, 0xffffffff,\n\t0x000091e8, 0x00000000, 0xffffffff,\n\t0x000091ec, 0x00070000, 0xffffffff,\n\t0x000091f0, 0x00030002, 0xffffffff,\n\t0x000091f4, 0x00050004, 0xffffffff,\n\t0x00009200, 0x00010006, 0xffffffff,\n\t0x00009204, 0x00090008, 0xffffffff,\n\t0x00009208, 0x00070000, 0xffffffff,\n\t0x0000920c, 0x00030002, 0xffffffff,\n\t0x00009210, 0x00050004, 0xffffffff,\n\t0x0000921c, 0x00010006, 0xffffffff,\n\t0x00009220, 0x00090008, 0xffffffff,\n\t0x00009294, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000010, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000011, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000012, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000013, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000014, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000015, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000016, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000017, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000018, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000019, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001a, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x0000001b, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff\n};\n#define TURKS_MGCG_DEFAULT_LENGTH sizeof(turks_mgcg_default) / (3 * sizeof(u32))\n\nstatic const u32 turks_mgcg_disable[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000000, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000001, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000002, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x000008f8, 0x00000003, 0xffffffff,\n\t0x000008fc, 0xffffffff, 0xffffffff,\n\t0x00009150, 0x00600000, 0xffffffff\n};\n#define TURKS_MGCG_DISABLE_LENGTH sizeof(turks_mgcg_disable) / (3 * sizeof(u32))\n\nstatic const u32 turks_mgcg_enable[] =\n{\n\t0x0000802c, 0xc0000000, 0xffffffff,\n\t0x000008f8, 0x00000000, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000001, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000002, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x000008f8, 0x00000003, 0xffffffff,\n\t0x000008fc, 0x00000000, 0xffffffff,\n\t0x00009150, 0x6e944000, 0xffffffff\n};\n#define TURKS_MGCG_ENABLE_LENGTH sizeof(turks_mgcg_enable) / (3 * sizeof(u32))\n\n#endif\n\n#ifndef BTC_SYSLS_SEQUENCE\n#define BTC_SYSLS_SEQUENCE  100\n\n\n\nstatic const u32 barts_sysls_default[] =\n{\n\t \n\t0x000055e8, 0x00000000, 0xffffffff,\n\t0x0000d0bc, 0x00000000, 0xffffffff,\n\t0x000015c0, 0x000c1401, 0xffffffff,\n\t0x0000264c, 0x000c0400, 0xffffffff,\n\t0x00002648, 0x000c0400, 0xffffffff,\n\t0x00002650, 0x000c0400, 0xffffffff,\n\t0x000020b8, 0x000c0400, 0xffffffff,\n\t0x000020bc, 0x000c0400, 0xffffffff,\n\t0x000020c0, 0x000c0c80, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680fff, 0xffffffff,\n\t0x000004c8, 0x00000001, 0xffffffff,\n\t0x000064ec, 0x00000000, 0xffffffff,\n\t0x00000c7c, 0x00000000, 0xffffffff,\n\t0x00006dfc, 0x00000000, 0xffffffff\n};\n#define BARTS_SYSLS_DEFAULT_LENGTH sizeof(barts_sysls_default) / (3 * sizeof(u32))\n\nstatic const u32 barts_sysls_disable[] =\n{\n\t0x000055e8, 0x00000000, 0xffffffff,\n\t0x0000d0bc, 0x00000000, 0xffffffff,\n\t0x000015c0, 0x00041401, 0xffffffff,\n\t0x0000264c, 0x00040400, 0xffffffff,\n\t0x00002648, 0x00040400, 0xffffffff,\n\t0x00002650, 0x00040400, 0xffffffff,\n\t0x000020b8, 0x00040400, 0xffffffff,\n\t0x000020bc, 0x00040400, 0xffffffff,\n\t0x000020c0, 0x00040c80, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680000, 0xffffffff,\n\t0x000004c8, 0x00000001, 0xffffffff,\n\t0x000064ec, 0x00007ffd, 0xffffffff,\n\t0x00000c7c, 0x0000ff00, 0xffffffff,\n\t0x00006dfc, 0x0000007f, 0xffffffff\n};\n#define BARTS_SYSLS_DISABLE_LENGTH sizeof(barts_sysls_disable) / (3 * sizeof(u32))\n\nstatic const u32 barts_sysls_enable[] =\n{\n\t0x000055e8, 0x00000001, 0xffffffff,\n\t0x0000d0bc, 0x00000100, 0xffffffff,\n\t0x000015c0, 0x000c1401, 0xffffffff,\n\t0x0000264c, 0x000c0400, 0xffffffff,\n\t0x00002648, 0x000c0400, 0xffffffff,\n\t0x00002650, 0x000c0400, 0xffffffff,\n\t0x000020b8, 0x000c0400, 0xffffffff,\n\t0x000020bc, 0x000c0400, 0xffffffff,\n\t0x000020c0, 0x000c0c80, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680fff, 0xffffffff,\n\t0x000004c8, 0x00000000, 0xffffffff,\n\t0x000064ec, 0x00000000, 0xffffffff,\n\t0x00000c7c, 0x00000000, 0xffffffff,\n\t0x00006dfc, 0x00000000, 0xffffffff\n};\n#define BARTS_SYSLS_ENABLE_LENGTH sizeof(barts_sysls_enable) / (3 * sizeof(u32))\n\n\nstatic const u32 caicos_sysls_default[] =\n{\n\t0x000055e8, 0x00000000, 0xffffffff,\n\t0x0000d0bc, 0x00000000, 0xffffffff,\n\t0x000015c0, 0x000c1401, 0xffffffff,\n\t0x0000264c, 0x000c0400, 0xffffffff,\n\t0x00002648, 0x000c0400, 0xffffffff,\n\t0x00002650, 0x000c0400, 0xffffffff,\n\t0x000020b8, 0x000c0400, 0xffffffff,\n\t0x000020bc, 0x000c0400, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680fff, 0xffffffff,\n\t0x000004c8, 0x00000001, 0xffffffff,\n\t0x000064ec, 0x00000000, 0xffffffff,\n\t0x00000c7c, 0x00000000, 0xffffffff,\n\t0x00006dfc, 0x00000000, 0xffffffff\n};\n#define CAICOS_SYSLS_DEFAULT_LENGTH sizeof(caicos_sysls_default) / (3 * sizeof(u32))\n\nstatic const u32 caicos_sysls_disable[] =\n{\n\t0x000055e8, 0x00000000, 0xffffffff,\n\t0x0000d0bc, 0x00000000, 0xffffffff,\n\t0x000015c0, 0x00041401, 0xffffffff,\n\t0x0000264c, 0x00040400, 0xffffffff,\n\t0x00002648, 0x00040400, 0xffffffff,\n\t0x00002650, 0x00040400, 0xffffffff,\n\t0x000020b8, 0x00040400, 0xffffffff,\n\t0x000020bc, 0x00040400, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680000, 0xffffffff,\n\t0x000004c8, 0x00000001, 0xffffffff,\n\t0x000064ec, 0x00007ffd, 0xffffffff,\n\t0x00000c7c, 0x0000ff00, 0xffffffff,\n\t0x00006dfc, 0x0000007f, 0xffffffff\n};\n#define CAICOS_SYSLS_DISABLE_LENGTH sizeof(caicos_sysls_disable) / (3 * sizeof(u32))\n\nstatic const u32 caicos_sysls_enable[] =\n{\n\t0x000055e8, 0x00000001, 0xffffffff,\n\t0x0000d0bc, 0x00000100, 0xffffffff,\n\t0x000015c0, 0x000c1401, 0xffffffff,\n\t0x0000264c, 0x000c0400, 0xffffffff,\n\t0x00002648, 0x000c0400, 0xffffffff,\n\t0x00002650, 0x000c0400, 0xffffffff,\n\t0x000020b8, 0x000c0400, 0xffffffff,\n\t0x000020bc, 0x000c0400, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680fff, 0xffffffff,\n\t0x000064ec, 0x00000000, 0xffffffff,\n\t0x00000c7c, 0x00000000, 0xffffffff,\n\t0x00006dfc, 0x00000000, 0xffffffff,\n\t0x000004c8, 0x00000000, 0xffffffff\n};\n#define CAICOS_SYSLS_ENABLE_LENGTH sizeof(caicos_sysls_enable) / (3 * sizeof(u32))\n\n\nstatic const u32 turks_sysls_default[] =\n{\n\t0x000055e8, 0x00000000, 0xffffffff,\n\t0x0000d0bc, 0x00000000, 0xffffffff,\n\t0x000015c0, 0x000c1401, 0xffffffff,\n\t0x0000264c, 0x000c0400, 0xffffffff,\n\t0x00002648, 0x000c0400, 0xffffffff,\n\t0x00002650, 0x000c0400, 0xffffffff,\n\t0x000020b8, 0x000c0400, 0xffffffff,\n\t0x000020bc, 0x000c0400, 0xffffffff,\n\t0x000020c0, 0x000c0c80, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680fff, 0xffffffff,\n\t0x000004c8, 0x00000001, 0xffffffff,\n\t0x000064ec, 0x00000000, 0xffffffff,\n\t0x00000c7c, 0x00000000, 0xffffffff,\n\t0x00006dfc, 0x00000000, 0xffffffff\n};\n#define TURKS_SYSLS_DEFAULT_LENGTH sizeof(turks_sysls_default) / (3 * sizeof(u32))\n\nstatic const u32 turks_sysls_disable[] =\n{\n\t0x000055e8, 0x00000000, 0xffffffff,\n\t0x0000d0bc, 0x00000000, 0xffffffff,\n\t0x000015c0, 0x00041401, 0xffffffff,\n\t0x0000264c, 0x00040400, 0xffffffff,\n\t0x00002648, 0x00040400, 0xffffffff,\n\t0x00002650, 0x00040400, 0xffffffff,\n\t0x000020b8, 0x00040400, 0xffffffff,\n\t0x000020bc, 0x00040400, 0xffffffff,\n\t0x000020c0, 0x00040c80, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680000, 0xffffffff,\n\t0x000004c8, 0x00000001, 0xffffffff,\n\t0x000064ec, 0x00007ffd, 0xffffffff,\n\t0x00000c7c, 0x0000ff00, 0xffffffff,\n\t0x00006dfc, 0x0000007f, 0xffffffff\n};\n#define TURKS_SYSLS_DISABLE_LENGTH sizeof(turks_sysls_disable) / (3 * sizeof(u32))\n\nstatic const u32 turks_sysls_enable[] =\n{\n\t0x000055e8, 0x00000001, 0xffffffff,\n\t0x0000d0bc, 0x00000100, 0xffffffff,\n\t0x000015c0, 0x000c1401, 0xffffffff,\n\t0x0000264c, 0x000c0400, 0xffffffff,\n\t0x00002648, 0x000c0400, 0xffffffff,\n\t0x00002650, 0x000c0400, 0xffffffff,\n\t0x000020b8, 0x000c0400, 0xffffffff,\n\t0x000020bc, 0x000c0400, 0xffffffff,\n\t0x000020c0, 0x000c0c80, 0xffffffff,\n\t0x0000f4a0, 0x000000c0, 0xffffffff,\n\t0x0000f4a4, 0x00680fff, 0xffffffff,\n\t0x000004c8, 0x00000000, 0xffffffff,\n\t0x000064ec, 0x00000000, 0xffffffff,\n\t0x00000c7c, 0x00000000, 0xffffffff,\n\t0x00006dfc, 0x00000000, 0xffffffff\n};\n#define TURKS_SYSLS_ENABLE_LENGTH sizeof(turks_sysls_enable) / (3 * sizeof(u32))\n\n#endif\n\nu32 btc_valid_sclk[40] =\n{\n\t5000,   10000,  15000,  20000,  25000,  30000,  35000,  40000,  45000,  50000,\n\t55000,  60000,  65000,  70000,  75000,  80000,  85000,  90000,  95000,  100000,\n\t105000, 110000, 11500,  120000, 125000, 130000, 135000, 140000, 145000, 150000,\n\t155000, 160000, 165000, 170000, 175000, 180000, 185000, 190000, 195000, 200000\n};\n\nstatic const struct radeon_blacklist_clocks btc_blacklist_clocks[] = {\n\t{ 10000, 30000, RADEON_SCLK_UP },\n\t{ 15000, 30000, RADEON_SCLK_UP },\n\t{ 20000, 30000, RADEON_SCLK_UP },\n\t{ 25000, 30000, RADEON_SCLK_UP }\n};\n\nvoid btc_get_max_clock_from_voltage_dependency_table(struct radeon_clock_voltage_dependency_table *table,\n\t\t\t\t\t\t     u32 *max_clock)\n{\n\tu32 i, clock = 0;\n\n\tif ((table == NULL) || (table->count == 0)) {\n\t\t*max_clock = clock;\n\t\treturn;\n\t}\n\n\tfor (i = 0; i < table->count; i++) {\n\t\tif (clock < table->entries[i].clk)\n\t\t\tclock = table->entries[i].clk;\n\t}\n\t*max_clock = clock;\n}\n\nvoid btc_apply_voltage_dependency_rules(struct radeon_clock_voltage_dependency_table *table,\n\t\t\t\t\tu32 clock, u16 max_voltage, u16 *voltage)\n{\n\tu32 i;\n\n\tif ((table == NULL) || (table->count == 0))\n\t\treturn;\n\n\tfor (i= 0; i < table->count; i++) {\n\t\tif (clock <= table->entries[i].clk) {\n\t\t\tif (*voltage < table->entries[i].v)\n\t\t\t\t*voltage = (u16)((table->entries[i].v < max_voltage) ?\n\t\t\t\t\t\t  table->entries[i].v : max_voltage);\n\t\t\treturn;\n\t\t}\n\t}\n\n\t*voltage = (*voltage > max_voltage) ? *voltage : max_voltage;\n}\n\nstatic u32 btc_find_valid_clock(struct radeon_clock_array *clocks,\n\t\t\t\tu32 max_clock, u32 requested_clock)\n{\n\tunsigned int i;\n\n\tif ((clocks == NULL) || (clocks->count == 0))\n\t\treturn (requested_clock < max_clock) ? requested_clock : max_clock;\n\n\tfor (i = 0; i < clocks->count; i++) {\n\t\tif (clocks->values[i] >= requested_clock)\n\t\t\treturn (clocks->values[i] < max_clock) ? clocks->values[i] : max_clock;\n\t}\n\n\treturn (clocks->values[clocks->count - 1] < max_clock) ?\n\t\tclocks->values[clocks->count - 1] : max_clock;\n}\n\nstatic u32 btc_get_valid_mclk(struct radeon_device *rdev,\n\t\t\t      u32 max_mclk, u32 requested_mclk)\n{\n\treturn btc_find_valid_clock(&rdev->pm.dpm.dyn_state.valid_mclk_values,\n\t\t\t\t    max_mclk, requested_mclk);\n}\n\nstatic u32 btc_get_valid_sclk(struct radeon_device *rdev,\n\t\t\t      u32 max_sclk, u32 requested_sclk)\n{\n\treturn btc_find_valid_clock(&rdev->pm.dpm.dyn_state.valid_sclk_values,\n\t\t\t\t    max_sclk, requested_sclk);\n}\n\nvoid btc_skip_blacklist_clocks(struct radeon_device *rdev,\n\t\t\t       const u32 max_sclk, const u32 max_mclk,\n\t\t\t       u32 *sclk, u32 *mclk)\n{\n\tint i, num_blacklist_clocks;\n\n\tif ((sclk == NULL) || (mclk == NULL))\n\t\treturn;\n\n\tnum_blacklist_clocks = ARRAY_SIZE(btc_blacklist_clocks);\n\n\tfor (i = 0; i < num_blacklist_clocks; i++) {\n\t\tif ((btc_blacklist_clocks[i].sclk == *sclk) &&\n\t\t    (btc_blacklist_clocks[i].mclk == *mclk))\n\t\t\tbreak;\n\t}\n\n\tif (i < num_blacklist_clocks) {\n\t\tif (btc_blacklist_clocks[i].action == RADEON_SCLK_UP) {\n\t\t\t*sclk = btc_get_valid_sclk(rdev, max_sclk, *sclk + 1);\n\n\t\t\tif (*sclk < max_sclk)\n\t\t\t\tbtc_skip_blacklist_clocks(rdev, max_sclk, max_mclk, sclk, mclk);\n\t\t}\n\t}\n}\n\nvoid btc_adjust_clock_combinations(struct radeon_device *rdev,\n\t\t\t\t   const struct radeon_clock_and_voltage_limits *max_limits,\n\t\t\t\t   struct rv7xx_pl *pl)\n{\n\n\tif ((pl->mclk == 0) || (pl->sclk == 0))\n\t\treturn;\n\n\tif (pl->mclk == pl->sclk)\n\t\treturn;\n\n\tif (pl->mclk > pl->sclk) {\n\t\tif (((pl->mclk + (pl->sclk - 1)) / pl->sclk) > rdev->pm.dpm.dyn_state.mclk_sclk_ratio)\n\t\t\tpl->sclk = btc_get_valid_sclk(rdev,\n\t\t\t\t\t\t      max_limits->sclk,\n\t\t\t\t\t\t      (pl->mclk +\n\t\t\t\t\t\t       (rdev->pm.dpm.dyn_state.mclk_sclk_ratio - 1)) /\n\t\t\t\t\t\t      rdev->pm.dpm.dyn_state.mclk_sclk_ratio);\n\t} else {\n\t\tif ((pl->sclk - pl->mclk) > rdev->pm.dpm.dyn_state.sclk_mclk_delta)\n\t\t\tpl->mclk = btc_get_valid_mclk(rdev,\n\t\t\t\t\t\t      max_limits->mclk,\n\t\t\t\t\t\t      pl->sclk -\n\t\t\t\t\t\t      rdev->pm.dpm.dyn_state.sclk_mclk_delta);\n\t}\n}\n\nstatic u16 btc_find_voltage(struct atom_voltage_table *table, u16 voltage)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < table->count; i++) {\n\t\tif (voltage <= table->entries[i].value)\n\t\t\treturn table->entries[i].value;\n\t}\n\n\treturn table->entries[table->count - 1].value;\n}\n\nvoid btc_apply_voltage_delta_rules(struct radeon_device *rdev,\n\t\t\t\t   u16 max_vddc, u16 max_vddci,\n\t\t\t\t   u16 *vddc, u16 *vddci)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tu16 new_voltage;\n\n\tif ((0 == *vddc) || (0 == *vddci))\n\t\treturn;\n\n\tif (*vddc > *vddci) {\n\t\tif ((*vddc - *vddci) > rdev->pm.dpm.dyn_state.vddc_vddci_delta) {\n\t\t\tnew_voltage = btc_find_voltage(&eg_pi->vddci_voltage_table,\n\t\t\t\t\t\t       (*vddc - rdev->pm.dpm.dyn_state.vddc_vddci_delta));\n\t\t\t*vddci = (new_voltage < max_vddci) ? new_voltage : max_vddci;\n\t\t}\n\t} else {\n\t\tif ((*vddci - *vddc) > rdev->pm.dpm.dyn_state.vddc_vddci_delta) {\n\t\t\tnew_voltage = btc_find_voltage(&eg_pi->vddc_voltage_table,\n\t\t\t\t\t\t       (*vddci - rdev->pm.dpm.dyn_state.vddc_vddci_delta));\n\t\t\t*vddc = (new_voltage < max_vddc) ? new_voltage : max_vddc;\n\t\t}\n\t}\n}\n\nstatic void btc_enable_bif_dynamic_pcie_gen2(struct radeon_device *rdev,\n\t\t\t\t\t     bool enable)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tu32 tmp, bif;\n\n\ttmp = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);\n\tif (enable) {\n\t\tif ((tmp & LC_OTHER_SIDE_EVER_SENT_GEN2) &&\n\t\t    (tmp & LC_OTHER_SIDE_SUPPORTS_GEN2)) {\n\t\t\tif (!pi->boot_in_gen2) {\n\t\t\t\tbif = RREG32(CG_BIF_REQ_AND_RSP) & ~CG_CLIENT_REQ_MASK;\n\t\t\t\tbif |= CG_CLIENT_REQ(0xd);\n\t\t\t\tWREG32(CG_BIF_REQ_AND_RSP, bif);\n\n\t\t\t\ttmp &= ~LC_HW_VOLTAGE_IF_CONTROL_MASK;\n\t\t\t\ttmp |= LC_HW_VOLTAGE_IF_CONTROL(1);\n\t\t\t\ttmp |= LC_GEN2_EN_STRAP;\n\n\t\t\t\ttmp |= LC_CLR_FAILED_SPD_CHANGE_CNT;\n\t\t\t\tWREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp);\n\t\t\t\tudelay(10);\n\t\t\t\ttmp &= ~LC_CLR_FAILED_SPD_CHANGE_CNT;\n\t\t\t\tWREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp);\n\t\t\t}\n\t\t}\n\t} else {\n\t\tif ((tmp & LC_OTHER_SIDE_EVER_SENT_GEN2) ||\n\t\t    (tmp & LC_OTHER_SIDE_SUPPORTS_GEN2)) {\n\t\t\tif (!pi->boot_in_gen2) {\n\t\t\t\tbif = RREG32(CG_BIF_REQ_AND_RSP) & ~CG_CLIENT_REQ_MASK;\n\t\t\t\tbif |= CG_CLIENT_REQ(0xd);\n\t\t\t\tWREG32(CG_BIF_REQ_AND_RSP, bif);\n\n\t\t\t\ttmp &= ~LC_HW_VOLTAGE_IF_CONTROL_MASK;\n\t\t\t\ttmp &= ~LC_GEN2_EN_STRAP;\n\t\t\t}\n\t\t\tWREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp);\n\t\t}\n\t}\n}\n\nstatic void btc_enable_dynamic_pcie_gen2(struct radeon_device *rdev,\n\t\t\t\t\t bool enable)\n{\n\tbtc_enable_bif_dynamic_pcie_gen2(rdev, enable);\n\n\tif (enable)\n\t\tWREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE);\n\telse\n\t\tWREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE);\n}\n\nstatic int btc_disable_ulv(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\tif (eg_pi->ulv.supported) {\n\t\tif (rv770_send_msg_to_smc(rdev, PPSMC_MSG_DisableULV) != PPSMC_Result_OK)\n\t\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int btc_populate_ulv_state(struct radeon_device *rdev,\n\t\t\t\t  RV770_SMC_STATETABLE *table)\n{\n\tint ret = -EINVAL;\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct rv7xx_pl *ulv_pl = eg_pi->ulv.pl;\n\n\tif (ulv_pl->vddc) {\n\t\tret = cypress_convert_power_level_to_smc(rdev,\n\t\t\t\t\t\t\t ulv_pl,\n\t\t\t\t\t\t\t &table->ULVState.levels[0],\n\t\t\t\t\t\t\t PPSMC_DISPLAY_WATERMARK_LOW);\n\t\tif (ret == 0) {\n\t\t\ttable->ULVState.levels[0].arbValue = MC_CG_ARB_FREQ_F0;\n\t\t\ttable->ULVState.levels[0].ACIndex = 1;\n\n\t\t\ttable->ULVState.levels[1] = table->ULVState.levels[0];\n\t\t\ttable->ULVState.levels[2] = table->ULVState.levels[0];\n\n\t\t\ttable->ULVState.flags |= PPSMC_SWSTATE_FLAG_DC;\n\n\t\t\tWREG32(CG_ULV_CONTROL, BTC_CGULVCONTROL_DFLT);\n\t\t\tWREG32(CG_ULV_PARAMETER, BTC_CGULVPARAMETER_DFLT);\n\t\t}\n\t}\n\n\treturn ret;\n}\n\nstatic int btc_populate_smc_acpi_state(struct radeon_device *rdev,\n\t\t\t\t       RV770_SMC_STATETABLE *table)\n{\n\tint ret = cypress_populate_smc_acpi_state(rdev, table);\n\n\tif (ret == 0) {\n\t\ttable->ACPIState.levels[0].ACIndex = 0;\n\t\ttable->ACPIState.levels[1].ACIndex = 0;\n\t\ttable->ACPIState.levels[2].ACIndex = 0;\n\t}\n\n\treturn ret;\n}\n\nvoid btc_program_mgcg_hw_sequence(struct radeon_device *rdev,\n\t\t\t\t  const u32 *sequence, u32 count)\n{\n\tu32 i, length = count * 3;\n\tu32 tmp;\n\n\tfor (i = 0; i < length; i+=3) {\n\t\ttmp = RREG32(sequence[i]);\n\t\ttmp &= ~sequence[i+2];\n\t\ttmp |= sequence[i+1] & sequence[i+2];\n\t\tWREG32(sequence[i], tmp);\n\t}\n}\n\nstatic void btc_cg_clock_gating_default(struct radeon_device *rdev)\n{\n\tu32 count;\n\tconst u32 *p = NULL;\n\n\tif (rdev->family == CHIP_BARTS) {\n\t\tp = (const u32 *)&barts_cgcg_cgls_default;\n\t\tcount = BARTS_CGCG_CGLS_DEFAULT_LENGTH;\n\t} else if (rdev->family == CHIP_TURKS) {\n\t\tp = (const u32 *)&turks_cgcg_cgls_default;\n\t\tcount = TURKS_CGCG_CGLS_DEFAULT_LENGTH;\n\t} else if (rdev->family == CHIP_CAICOS) {\n\t\tp = (const u32 *)&caicos_cgcg_cgls_default;\n\t\tcount = CAICOS_CGCG_CGLS_DEFAULT_LENGTH;\n\t} else\n\t\treturn;\n\n\tbtc_program_mgcg_hw_sequence(rdev, p, count);\n}\n\nstatic void btc_cg_clock_gating_enable(struct radeon_device *rdev,\n\t\t\t\t       bool enable)\n{\n\tu32 count;\n\tconst u32 *p = NULL;\n\n\tif (enable) {\n\t\tif (rdev->family == CHIP_BARTS) {\n\t\t\tp = (const u32 *)&barts_cgcg_cgls_enable;\n\t\t\tcount = BARTS_CGCG_CGLS_ENABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_TURKS) {\n\t\t\tp = (const u32 *)&turks_cgcg_cgls_enable;\n\t\t\tcount = TURKS_CGCG_CGLS_ENABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_CAICOS) {\n\t\t\tp = (const u32 *)&caicos_cgcg_cgls_enable;\n\t\t\tcount = CAICOS_CGCG_CGLS_ENABLE_LENGTH;\n\t\t} else\n\t\t\treturn;\n\t} else {\n\t\tif (rdev->family == CHIP_BARTS) {\n\t\t\tp = (const u32 *)&barts_cgcg_cgls_disable;\n\t\t\tcount = BARTS_CGCG_CGLS_DISABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_TURKS) {\n\t\t\tp = (const u32 *)&turks_cgcg_cgls_disable;\n\t\t\tcount = TURKS_CGCG_CGLS_DISABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_CAICOS) {\n\t\t\tp = (const u32 *)&caicos_cgcg_cgls_disable;\n\t\t\tcount = CAICOS_CGCG_CGLS_DISABLE_LENGTH;\n\t\t} else\n\t\t\treturn;\n\t}\n\n\tbtc_program_mgcg_hw_sequence(rdev, p, count);\n}\n\nstatic void btc_mg_clock_gating_default(struct radeon_device *rdev)\n{\n\tu32 count;\n\tconst u32 *p = NULL;\n\n\tif (rdev->family == CHIP_BARTS) {\n\t\tp = (const u32 *)&barts_mgcg_default;\n\t\tcount = BARTS_MGCG_DEFAULT_LENGTH;\n\t} else if (rdev->family == CHIP_TURKS) {\n\t\tp = (const u32 *)&turks_mgcg_default;\n\t\tcount = TURKS_MGCG_DEFAULT_LENGTH;\n\t} else if (rdev->family == CHIP_CAICOS) {\n\t\tp = (const u32 *)&caicos_mgcg_default;\n\t\tcount = CAICOS_MGCG_DEFAULT_LENGTH;\n\t} else\n\t\treturn;\n\n\tbtc_program_mgcg_hw_sequence(rdev, p, count);\n}\n\nstatic void btc_mg_clock_gating_enable(struct radeon_device *rdev,\n\t\t\t\t       bool enable)\n{\n\tu32 count;\n\tconst u32 *p = NULL;\n\n\tif (enable) {\n\t\tif (rdev->family == CHIP_BARTS) {\n\t\t\tp = (const u32 *)&barts_mgcg_enable;\n\t\t\tcount = BARTS_MGCG_ENABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_TURKS) {\n\t\t\tp = (const u32 *)&turks_mgcg_enable;\n\t\t\tcount = TURKS_MGCG_ENABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_CAICOS) {\n\t\t\tp = (const u32 *)&caicos_mgcg_enable;\n\t\t\tcount = CAICOS_MGCG_ENABLE_LENGTH;\n\t\t} else\n\t\t\treturn;\n\t} else {\n\t\tif (rdev->family == CHIP_BARTS) {\n\t\t\tp = (const u32 *)&barts_mgcg_disable[0];\n\t\t\tcount = BARTS_MGCG_DISABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_TURKS) {\n\t\t\tp = (const u32 *)&turks_mgcg_disable[0];\n\t\t\tcount = TURKS_MGCG_DISABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_CAICOS) {\n\t\t\tp = (const u32 *)&caicos_mgcg_disable[0];\n\t\t\tcount = CAICOS_MGCG_DISABLE_LENGTH;\n\t\t} else\n\t\t\treturn;\n\t}\n\n\tbtc_program_mgcg_hw_sequence(rdev, p, count);\n}\n\nstatic void btc_ls_clock_gating_default(struct radeon_device *rdev)\n{\n\tu32 count;\n\tconst u32 *p = NULL;\n\n\tif (rdev->family == CHIP_BARTS) {\n\t\tp = (const u32 *)&barts_sysls_default;\n\t\tcount = BARTS_SYSLS_DEFAULT_LENGTH;\n\t} else if (rdev->family == CHIP_TURKS) {\n\t\tp = (const u32 *)&turks_sysls_default;\n\t\tcount = TURKS_SYSLS_DEFAULT_LENGTH;\n\t} else if (rdev->family == CHIP_CAICOS) {\n\t\tp = (const u32 *)&caicos_sysls_default;\n\t\tcount = CAICOS_SYSLS_DEFAULT_LENGTH;\n\t} else\n\t\treturn;\n\n\tbtc_program_mgcg_hw_sequence(rdev, p, count);\n}\n\nstatic void btc_ls_clock_gating_enable(struct radeon_device *rdev,\n\t\t\t\t       bool enable)\n{\n\tu32 count;\n\tconst u32 *p = NULL;\n\n\tif (enable) {\n\t\tif (rdev->family == CHIP_BARTS) {\n\t\t\tp = (const u32 *)&barts_sysls_enable;\n\t\t\tcount = BARTS_SYSLS_ENABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_TURKS) {\n\t\t\tp = (const u32 *)&turks_sysls_enable;\n\t\t\tcount = TURKS_SYSLS_ENABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_CAICOS) {\n\t\t\tp = (const u32 *)&caicos_sysls_enable;\n\t\t\tcount = CAICOS_SYSLS_ENABLE_LENGTH;\n\t\t} else\n\t\t\treturn;\n\t} else {\n\t\tif (rdev->family == CHIP_BARTS) {\n\t\t\tp = (const u32 *)&barts_sysls_disable;\n\t\t\tcount = BARTS_SYSLS_DISABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_TURKS) {\n\t\t\tp = (const u32 *)&turks_sysls_disable;\n\t\t\tcount = TURKS_SYSLS_DISABLE_LENGTH;\n\t\t} else if (rdev->family == CHIP_CAICOS) {\n\t\t\tp = (const u32 *)&caicos_sysls_disable;\n\t\t\tcount = CAICOS_SYSLS_DISABLE_LENGTH;\n\t\t} else\n\t\t\treturn;\n\t}\n\n\tbtc_program_mgcg_hw_sequence(rdev, p, count);\n}\n\nbool btc_dpm_enabled(struct radeon_device *rdev)\n{\n\tif (rv770_is_smc_running(rdev))\n\t\treturn true;\n\telse\n\t\treturn false;\n}\n\nstatic int btc_init_smc_table(struct radeon_device *rdev,\n\t\t\t      struct radeon_ps *radeon_boot_state)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tRV770_SMC_STATETABLE *table = &pi->smc_statetable;\n\tint ret;\n\n\tmemset(table, 0, sizeof(RV770_SMC_STATETABLE));\n\n\tcypress_populate_smc_voltage_tables(rdev, table);\n\n\tswitch (rdev->pm.int_thermal_type) {\n\tcase THERMAL_TYPE_EVERGREEN:\n\tcase THERMAL_TYPE_EMC2103_WITH_INTERNAL:\n\t\ttable->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_INTERNAL;\n\t\tbreak;\n\tcase THERMAL_TYPE_NONE:\n\t\ttable->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_NONE;\n\t\tbreak;\n\tdefault:\n\t\ttable->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL;\n\t\tbreak;\n\t}\n\n\tif (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_HARDWAREDC)\n\t\ttable->systemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;\n\n\tif (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_REGULATOR_HOT)\n\t\ttable->systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT;\n\n\tif (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_STEPVDDC)\n\t\ttable->systemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;\n\n\tif (pi->mem_gddr5)\n\t\ttable->systemFlags |= PPSMC_SYSTEMFLAG_GDDR5;\n\n\tret = cypress_populate_smc_initial_state(rdev, radeon_boot_state, table);\n\tif (ret)\n\t\treturn ret;\n\n\tif (eg_pi->sclk_deep_sleep)\n\t\tWREG32_P(SCLK_PSKIP_CNTL, PSKIP_ON_ALLOW_STOP_HI(32),\n\t\t\t ~PSKIP_ON_ALLOW_STOP_HI_MASK);\n\n\tret = btc_populate_smc_acpi_state(rdev, table);\n\tif (ret)\n\t\treturn ret;\n\n\tif (eg_pi->ulv.supported) {\n\t\tret = btc_populate_ulv_state(rdev, table);\n\t\tif (ret)\n\t\t\teg_pi->ulv.supported = false;\n\t}\n\n\ttable->driverState = table->initialState;\n\n\treturn rv770_copy_bytes_to_smc(rdev,\n\t\t\t\t       pi->state_table_start,\n\t\t\t\t       (u8 *)table,\n\t\t\t\t       sizeof(RV770_SMC_STATETABLE),\n\t\t\t\t       pi->sram_end);\n}\n\nstatic void btc_set_at_for_uvd(struct radeon_device *rdev,\n\t\t\t       struct radeon_ps *radeon_new_state)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tint idx = 0;\n\n\tif (r600_is_uvd_state(radeon_new_state->class, radeon_new_state->class2))\n\t\tidx = 1;\n\n\tif ((idx == 1) && !eg_pi->smu_uvd_hs) {\n\t\tpi->rlp = 10;\n\t\tpi->rmp = 100;\n\t\tpi->lhp = 100;\n\t\tpi->lmp = 10;\n\t} else {\n\t\tpi->rlp = eg_pi->ats[idx].rlp;\n\t\tpi->rmp = eg_pi->ats[idx].rmp;\n\t\tpi->lhp = eg_pi->ats[idx].lhp;\n\t\tpi->lmp = eg_pi->ats[idx].lmp;\n\t}\n\n}\n\nvoid btc_notify_uvd_to_smc(struct radeon_device *rdev,\n\t\t\t   struct radeon_ps *radeon_new_state)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\tif (r600_is_uvd_state(radeon_new_state->class, radeon_new_state->class2)) {\n\t\trv770_write_smc_soft_register(rdev,\n\t\t\t\t\t      RV770_SMC_SOFT_REGISTER_uvd_enabled, 1);\n\t\teg_pi->uvd_enabled = true;\n\t} else {\n\t\trv770_write_smc_soft_register(rdev,\n\t\t\t\t\t      RV770_SMC_SOFT_REGISTER_uvd_enabled, 0);\n\t\teg_pi->uvd_enabled = false;\n\t}\n}\n\nint btc_reset_to_default(struct radeon_device *rdev)\n{\n\tif (rv770_send_msg_to_smc(rdev, PPSMC_MSG_ResetToDefaults) != PPSMC_Result_OK)\n\t\treturn -EINVAL;\n\n\treturn 0;\n}\n\nstatic void btc_stop_smc(struct radeon_device *rdev)\n{\n\tint i;\n\n\tfor (i = 0; i < rdev->usec_timeout; i++) {\n\t\tif (((RREG32(LB_SYNC_RESET_SEL) & LB_SYNC_RESET_SEL_MASK) >> LB_SYNC_RESET_SEL_SHIFT) != 1)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\tudelay(100);\n\n\tr7xx_stop_smc(rdev);\n}\n\nvoid btc_read_arb_registers(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct evergreen_arb_registers *arb_registers =\n\t\t&eg_pi->bootup_arb_registers;\n\n\tarb_registers->mc_arb_dram_timing = RREG32(MC_ARB_DRAM_TIMING);\n\tarb_registers->mc_arb_dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);\n\tarb_registers->mc_arb_rfsh_rate = RREG32(MC_ARB_RFSH_RATE);\n\tarb_registers->mc_arb_burst_time = RREG32(MC_ARB_BURST_TIME);\n}\n\n\nstatic void btc_set_arb0_registers(struct radeon_device *rdev,\n\t\t\t\t   struct evergreen_arb_registers *arb_registers)\n{\n\tu32 val;\n\n\tWREG32(MC_ARB_DRAM_TIMING,  arb_registers->mc_arb_dram_timing);\n\tWREG32(MC_ARB_DRAM_TIMING2, arb_registers->mc_arb_dram_timing2);\n\n\tval = (arb_registers->mc_arb_rfsh_rate & POWERMODE0_MASK) >>\n\t\tPOWERMODE0_SHIFT;\n\tWREG32_P(MC_ARB_RFSH_RATE, POWERMODE0(val), ~POWERMODE0_MASK);\n\n\tval = (arb_registers->mc_arb_burst_time & STATE0_MASK) >>\n\t\tSTATE0_SHIFT;\n\tWREG32_P(MC_ARB_BURST_TIME, STATE0(val), ~STATE0_MASK);\n}\n\nstatic void btc_set_boot_state_timing(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\tif (eg_pi->ulv.supported)\n\t\tbtc_set_arb0_registers(rdev, &eg_pi->bootup_arb_registers);\n}\n\nstatic bool btc_is_state_ulv_compatible(struct radeon_device *rdev,\n\t\t\t\t\tstruct radeon_ps *radeon_state)\n{\n\tstruct rv7xx_ps *state = rv770_get_ps(radeon_state);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct rv7xx_pl *ulv_pl = eg_pi->ulv.pl;\n\n\tif (state->low.mclk != ulv_pl->mclk)\n\t\treturn false;\n\n\tif (state->low.vddci != ulv_pl->vddci)\n\t\treturn false;\n\n\t \n\n\treturn true;\n}\n\n\nstatic int btc_set_ulv_dram_timing(struct radeon_device *rdev)\n{\n\tu32 val;\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct rv7xx_pl *ulv_pl = eg_pi->ulv.pl;\n\n\tradeon_atom_set_engine_dram_timings(rdev,\n\t\t\t\t\t    ulv_pl->sclk,\n\t\t\t\t\t    ulv_pl->mclk);\n\n\tval = rv770_calculate_memory_refresh_rate(rdev, ulv_pl->sclk);\n\tWREG32_P(MC_ARB_RFSH_RATE, POWERMODE0(val), ~POWERMODE0_MASK);\n\n\tval = cypress_calculate_burst_time(rdev, ulv_pl->sclk, ulv_pl->mclk);\n\tWREG32_P(MC_ARB_BURST_TIME, STATE0(val), ~STATE0_MASK);\n\n\treturn 0;\n}\n\nstatic int btc_enable_ulv(struct radeon_device *rdev)\n{\n\tif (rv770_send_msg_to_smc(rdev, PPSMC_MSG_EnableULV) != PPSMC_Result_OK)\n\t\treturn -EINVAL;\n\n\treturn 0;\n}\n\nstatic int btc_set_power_state_conditionally_enable_ulv(struct radeon_device *rdev,\n\t\t\t\t\t\t\tstruct radeon_ps *radeon_new_state)\n{\n\tint ret = 0;\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\tif (eg_pi->ulv.supported) {\n\t\tif (btc_is_state_ulv_compatible(rdev, radeon_new_state)) {\n\t\t\t\n\t\t\tret = btc_set_ulv_dram_timing(rdev);\n\t\t\tif (ret == 0)\n\t\t\t\tret = btc_enable_ulv(rdev);\n\t\t}\n\t}\n\n\treturn ret;\n}\n\nstatic bool btc_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg)\n{\n\tbool result = true;\n\n\tswitch (in_reg) {\n\tcase MC_SEQ_RAS_TIMING >> 2:\n\t\t*out_reg = MC_SEQ_RAS_TIMING_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_CAS_TIMING >> 2:\n\t\t*out_reg = MC_SEQ_CAS_TIMING_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_MISC_TIMING >> 2:\n\t\t*out_reg = MC_SEQ_MISC_TIMING_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_MISC_TIMING2 >> 2:\n\t\t*out_reg = MC_SEQ_MISC_TIMING2_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_RD_CTL_D0 >> 2:\n\t\t*out_reg = MC_SEQ_RD_CTL_D0_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_RD_CTL_D1 >> 2:\n\t\t*out_reg = MC_SEQ_RD_CTL_D1_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_WR_CTL_D0 >> 2:\n\t\t*out_reg = MC_SEQ_WR_CTL_D0_LP >> 2;\n\t\tbreak;\n\tcase MC_SEQ_WR_CTL_D1 >> 2:\n\t\t*out_reg = MC_SEQ_WR_CTL_D1_LP >> 2;\n\t\tbreak;\n\tcase MC_PMG_CMD_EMRS >> 2:\n\t\t*out_reg = MC_SEQ_PMG_CMD_EMRS_LP >> 2;\n\t\tbreak;\n\tcase MC_PMG_CMD_MRS >> 2:\n\t\t*out_reg = MC_SEQ_PMG_CMD_MRS_LP >> 2;\n\t\tbreak;\n\tcase MC_PMG_CMD_MRS1 >> 2:\n\t\t*out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2;\n\t\tbreak;\n\tdefault:\n\t\tresult = false;\n\t\tbreak;\n\t}\n\n\treturn result;\n}\n\nstatic void btc_set_valid_flag(struct evergreen_mc_reg_table *table)\n{\n\tu8 i, j;\n\n\tfor (i = 0; i < table->last; i++) {\n\t\tfor (j = 1; j < table->num_entries; j++) {\n\t\t\tif (table->mc_reg_table_entry[j-1].mc_data[i] !=\n\t\t\t    table->mc_reg_table_entry[j].mc_data[i]) {\n\t\t\t\ttable->valid_flag |= (1 << i);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n}\n\nstatic int btc_set_mc_special_registers(struct radeon_device *rdev,\n\t\t\t\t\tstruct evergreen_mc_reg_table *table)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tu8 i, j, k;\n\tu32 tmp;\n\n\tfor (i = 0, j = table->last; i < table->last; i++) {\n\t\tswitch (table->mc_reg_address[i].s1) {\n\t\tcase MC_SEQ_MISC1 >> 2:\n\t\t\ttmp = RREG32(MC_PMG_CMD_EMRS);\n\t\t\ttable->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2;\n\t\t\ttable->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2;\n\t\t\tfor (k = 0; k < table->num_entries; k++) {\n\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t((tmp & 0xffff0000)) |\n\t\t\t\t\t((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16);\n\t\t\t}\n\t\t\tj++;\n\n\t\t\tif (j >= SMC_EVERGREEN_MC_REGISTER_ARRAY_SIZE)\n\t\t\t\treturn -EINVAL;\n\n\t\t\ttmp = RREG32(MC_PMG_CMD_MRS);\n\t\t\ttable->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2;\n\t\t\ttable->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2;\n\t\t\tfor (k = 0; k < table->num_entries; k++) {\n\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t(tmp & 0xffff0000) |\n\t\t\t\t\t(table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);\n\t\t\t\tif (!pi->mem_gddr5)\n\t\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] |= 0x100;\n\t\t\t}\n\t\t\tj++;\n\n\t\t\tif (j >= SMC_EVERGREEN_MC_REGISTER_ARRAY_SIZE)\n\t\t\t\treturn -EINVAL;\n\t\t\tbreak;\n\t\tcase MC_SEQ_RESERVE_M >> 2:\n\t\t\ttmp = RREG32(MC_PMG_CMD_MRS1);\n\t\t\ttable->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2;\n\t\t\ttable->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2;\n\t\t\tfor (k = 0; k < table->num_entries; k++) {\n\t\t\t\ttable->mc_reg_table_entry[k].mc_data[j] =\n\t\t\t\t\t(tmp & 0xffff0000) |\n\t\t\t\t\t(table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);\n\t\t\t}\n\t\t\tj++;\n\n\t\t\tif (j >= SMC_EVERGREEN_MC_REGISTER_ARRAY_SIZE)\n\t\t\t\treturn -EINVAL;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t}\n\n\ttable->last = j;\n\n\treturn 0;\n}\n\nstatic void btc_set_s0_mc_reg_index(struct evergreen_mc_reg_table *table)\n{\n\tu32 i;\n\tu16 address;\n\n\tfor (i = 0; i < table->last; i++) {\n\t\ttable->mc_reg_address[i].s0 =\n\t\t\tbtc_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ?\n\t\t\taddress : table->mc_reg_address[i].s1;\n\t}\n}\n\nstatic int btc_copy_vbios_mc_reg_table(struct atom_mc_reg_table *table,\n\t\t\t\t       struct evergreen_mc_reg_table *eg_table)\n{\n\tu8 i, j;\n\n\tif (table->last > SMC_EVERGREEN_MC_REGISTER_ARRAY_SIZE)\n\t\treturn -EINVAL;\n\n\tif (table->num_entries > MAX_AC_TIMING_ENTRIES)\n\t\treturn -EINVAL;\n\n\tfor (i = 0; i < table->last; i++)\n\t\teg_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1;\n\teg_table->last = table->last;\n\n\tfor (i = 0; i < table->num_entries; i++) {\n\t\teg_table->mc_reg_table_entry[i].mclk_max =\n\t\t\ttable->mc_reg_table_entry[i].mclk_max;\n\t\tfor(j = 0; j < table->last; j++)\n\t\t\teg_table->mc_reg_table_entry[i].mc_data[j] =\n\t\t\t\ttable->mc_reg_table_entry[i].mc_data[j];\n\t}\n\teg_table->num_entries = table->num_entries;\n\n\treturn 0;\n}\n\nstatic int btc_initialize_mc_reg_table(struct radeon_device *rdev)\n{\n\tint ret;\n\tstruct atom_mc_reg_table *table;\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct evergreen_mc_reg_table *eg_table = &eg_pi->mc_reg_table;\n\tu8 module_index = rv770_get_memory_module_index(rdev);\n\n\ttable = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL);\n\tif (!table)\n\t\treturn -ENOMEM;\n\n\t \n\tWREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING));\n\tWREG32(MC_SEQ_CAS_TIMING_LP, RREG32(MC_SEQ_CAS_TIMING));\n\tWREG32(MC_SEQ_MISC_TIMING_LP, RREG32(MC_SEQ_MISC_TIMING));\n\tWREG32(MC_SEQ_MISC_TIMING2_LP, RREG32(MC_SEQ_MISC_TIMING2));\n\tWREG32(MC_SEQ_RD_CTL_D0_LP, RREG32(MC_SEQ_RD_CTL_D0));\n\tWREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1));\n\tWREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0));\n\tWREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1));\n\tWREG32(MC_SEQ_PMG_CMD_EMRS_LP, RREG32(MC_PMG_CMD_EMRS));\n\tWREG32(MC_SEQ_PMG_CMD_MRS_LP, RREG32(MC_PMG_CMD_MRS));\n\tWREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1));\n\n\tret = radeon_atom_init_mc_reg_table(rdev, module_index, table);\n\n\tif (ret)\n\t\tgoto init_mc_done;\n\n\tret = btc_copy_vbios_mc_reg_table(table, eg_table);\n\n\tif (ret)\n\t\tgoto init_mc_done;\n\n\tbtc_set_s0_mc_reg_index(eg_table);\n\tret = btc_set_mc_special_registers(rdev, eg_table);\n\n\tif (ret)\n\t\tgoto init_mc_done;\n\n\tbtc_set_valid_flag(eg_table);\n\ninit_mc_done:\n\tkfree(table);\n\n\treturn ret;\n}\n\nstatic void btc_init_stutter_mode(struct radeon_device *rdev)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tu32 tmp;\n\n\tif (pi->mclk_stutter_mode_threshold) {\n\t\tif (pi->mem_gddr5) {\n\t\t\ttmp = RREG32(MC_PMG_AUTO_CFG);\n\t\t\tif ((0x200 & tmp) == 0) {\n\t\t\t\ttmp = (tmp & 0xfffffc0b) | 0x204;\n\t\t\t\tWREG32(MC_PMG_AUTO_CFG, tmp);\n\t\t\t}\n\t\t}\n\t}\n}\n\nbool btc_dpm_vblank_too_short(struct radeon_device *rdev)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tu32 vblank_time = r600_dpm_get_vblank_time(rdev);\n\tu32 switch_limit = pi->mem_gddr5 ? 450 : 100;\n\n\tif (vblank_time < switch_limit)\n\t\treturn true;\n\telse\n\t\treturn false;\n\n}\n\nstatic void btc_apply_state_adjust_rules(struct radeon_device *rdev,\n\t\t\t\t\t struct radeon_ps *rps)\n{\n\tstruct rv7xx_ps *ps = rv770_get_ps(rps);\n\tstruct radeon_clock_and_voltage_limits *max_limits;\n\tbool disable_mclk_switching;\n\tu32 mclk, sclk;\n\tu16 vddc, vddci;\n\n\tif ((rdev->pm.dpm.new_active_crtc_count > 1) ||\n\t    btc_dpm_vblank_too_short(rdev))\n\t\tdisable_mclk_switching = true;\n\telse\n\t\tdisable_mclk_switching = false;\n\n\tif (rdev->pm.dpm.ac_power)\n\t\tmax_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;\n\telse\n\t\tmax_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;\n\n\tif (rdev->pm.dpm.ac_power == false) {\n\t\tif (ps->high.mclk > max_limits->mclk)\n\t\t\tps->high.mclk = max_limits->mclk;\n\t\tif (ps->high.sclk > max_limits->sclk)\n\t\t\tps->high.sclk = max_limits->sclk;\n\t\tif (ps->high.vddc > max_limits->vddc)\n\t\t\tps->high.vddc = max_limits->vddc;\n\t\tif (ps->high.vddci > max_limits->vddci)\n\t\t\tps->high.vddci = max_limits->vddci;\n\n\t\tif (ps->medium.mclk > max_limits->mclk)\n\t\t\tps->medium.mclk = max_limits->mclk;\n\t\tif (ps->medium.sclk > max_limits->sclk)\n\t\t\tps->medium.sclk = max_limits->sclk;\n\t\tif (ps->medium.vddc > max_limits->vddc)\n\t\t\tps->medium.vddc = max_limits->vddc;\n\t\tif (ps->medium.vddci > max_limits->vddci)\n\t\t\tps->medium.vddci = max_limits->vddci;\n\n\t\tif (ps->low.mclk > max_limits->mclk)\n\t\t\tps->low.mclk = max_limits->mclk;\n\t\tif (ps->low.sclk > max_limits->sclk)\n\t\t\tps->low.sclk = max_limits->sclk;\n\t\tif (ps->low.vddc > max_limits->vddc)\n\t\t\tps->low.vddc = max_limits->vddc;\n\t\tif (ps->low.vddci > max_limits->vddci)\n\t\t\tps->low.vddci = max_limits->vddci;\n\t}\n\n\t \n\n\tif (disable_mclk_switching) {\n\t\tsclk = ps->low.sclk;\n\t\tmclk = ps->high.mclk;\n\t\tvddc = ps->low.vddc;\n\t\tvddci = ps->high.vddci;\n\t} else {\n\t\tsclk = ps->low.sclk;\n\t\tmclk = ps->low.mclk;\n\t\tvddc = ps->low.vddc;\n\t\tvddci = ps->low.vddci;\n\t}\n\n\t \n\tps->low.sclk = sclk;\n\tps->low.mclk = mclk;\n\tps->low.vddc = vddc;\n\tps->low.vddci = vddci;\n\n\tbtc_skip_blacklist_clocks(rdev, max_limits->sclk, max_limits->mclk,\n\t\t\t\t  &ps->low.sclk, &ps->low.mclk);\n\n\t \n\tif (ps->medium.sclk < ps->low.sclk)\n\t\tps->medium.sclk = ps->low.sclk;\n\tif (ps->medium.vddc < ps->low.vddc)\n\t\tps->medium.vddc = ps->low.vddc;\n\tif (ps->high.sclk < ps->medium.sclk)\n\t\tps->high.sclk = ps->medium.sclk;\n\tif (ps->high.vddc < ps->medium.vddc)\n\t\tps->high.vddc = ps->medium.vddc;\n\n\tif (disable_mclk_switching) {\n\t\tmclk = ps->low.mclk;\n\t\tif (mclk < ps->medium.mclk)\n\t\t\tmclk = ps->medium.mclk;\n\t\tif (mclk < ps->high.mclk)\n\t\t\tmclk = ps->high.mclk;\n\t\tps->low.mclk = mclk;\n\t\tps->low.vddci = vddci;\n\t\tps->medium.mclk = mclk;\n\t\tps->medium.vddci = vddci;\n\t\tps->high.mclk = mclk;\n\t\tps->high.vddci = vddci;\n\t} else {\n\t\tif (ps->medium.mclk < ps->low.mclk)\n\t\t\tps->medium.mclk = ps->low.mclk;\n\t\tif (ps->medium.vddci < ps->low.vddci)\n\t\t\tps->medium.vddci = ps->low.vddci;\n\t\tif (ps->high.mclk < ps->medium.mclk)\n\t\t\tps->high.mclk = ps->medium.mclk;\n\t\tif (ps->high.vddci < ps->medium.vddci)\n\t\t\tps->high.vddci = ps->medium.vddci;\n\t}\n\n\tbtc_skip_blacklist_clocks(rdev, max_limits->sclk, max_limits->mclk,\n\t\t\t\t  &ps->medium.sclk, &ps->medium.mclk);\n\tbtc_skip_blacklist_clocks(rdev, max_limits->sclk, max_limits->mclk,\n\t\t\t\t  &ps->high.sclk, &ps->high.mclk);\n\n\tbtc_adjust_clock_combinations(rdev, max_limits, &ps->low);\n\tbtc_adjust_clock_combinations(rdev, max_limits, &ps->medium);\n\tbtc_adjust_clock_combinations(rdev, max_limits, &ps->high);\n\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk,\n\t\t\t\t\t   ps->low.sclk, max_limits->vddc, &ps->low.vddc);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,\n\t\t\t\t\t   ps->low.mclk, max_limits->vddci, &ps->low.vddci);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,\n\t\t\t\t\t   ps->low.mclk, max_limits->vddc, &ps->low.vddc);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk,\n\t\t\t\t\t   rdev->clock.current_dispclk, max_limits->vddc, &ps->low.vddc);\n\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk,\n\t\t\t\t\t   ps->medium.sclk, max_limits->vddc, &ps->medium.vddc);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,\n\t\t\t\t\t   ps->medium.mclk, max_limits->vddci, &ps->medium.vddci);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,\n\t\t\t\t\t   ps->medium.mclk, max_limits->vddc, &ps->medium.vddc);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk,\n\t\t\t\t\t   rdev->clock.current_dispclk, max_limits->vddc, &ps->medium.vddc);\n\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk,\n\t\t\t\t\t   ps->high.sclk, max_limits->vddc, &ps->high.vddc);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,\n\t\t\t\t\t   ps->high.mclk, max_limits->vddci, &ps->high.vddci);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,\n\t\t\t\t\t   ps->high.mclk, max_limits->vddc, &ps->high.vddc);\n\tbtc_apply_voltage_dependency_rules(&rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk,\n\t\t\t\t\t   rdev->clock.current_dispclk, max_limits->vddc, &ps->high.vddc);\n\n\tbtc_apply_voltage_delta_rules(rdev, max_limits->vddc, max_limits->vddci,\n\t\t\t\t      &ps->low.vddc, &ps->low.vddci);\n\tbtc_apply_voltage_delta_rules(rdev, max_limits->vddc, max_limits->vddci,\n\t\t\t\t      &ps->medium.vddc, &ps->medium.vddci);\n\tbtc_apply_voltage_delta_rules(rdev, max_limits->vddc, max_limits->vddci,\n\t\t\t\t      &ps->high.vddc, &ps->high.vddci);\n\n\tif ((ps->high.vddc <= rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc) &&\n\t    (ps->medium.vddc <= rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc) &&\n\t    (ps->low.vddc <= rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc))\n\t\tps->dc_compatible = true;\n\telse\n\t\tps->dc_compatible = false;\n\n\tif (ps->low.vddc < rdev->pm.dpm.dyn_state.min_vddc_for_pcie_gen2)\n\t\tps->low.flags &= ~ATOM_PPLIB_R600_FLAGS_PCIEGEN2;\n\tif (ps->medium.vddc < rdev->pm.dpm.dyn_state.min_vddc_for_pcie_gen2)\n\t\tps->medium.flags &= ~ATOM_PPLIB_R600_FLAGS_PCIEGEN2;\n\tif (ps->high.vddc < rdev->pm.dpm.dyn_state.min_vddc_for_pcie_gen2)\n\t\tps->high.flags &= ~ATOM_PPLIB_R600_FLAGS_PCIEGEN2;\n}\n\nstatic void btc_update_current_ps(struct radeon_device *rdev,\n\t\t\t\t  struct radeon_ps *rps)\n{\n\tstruct rv7xx_ps *new_ps = rv770_get_ps(rps);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\teg_pi->current_rps = *rps;\n\teg_pi->current_ps = *new_ps;\n\teg_pi->current_rps.ps_priv = &eg_pi->current_ps;\n}\n\nstatic void btc_update_requested_ps(struct radeon_device *rdev,\n\t\t\t\t    struct radeon_ps *rps)\n{\n\tstruct rv7xx_ps *new_ps = rv770_get_ps(rps);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\teg_pi->requested_rps = *rps;\n\teg_pi->requested_ps = *new_ps;\n\teg_pi->requested_rps.ps_priv = &eg_pi->requested_ps;\n}\n\n#if 0\nvoid btc_dpm_reset_asic(struct radeon_device *rdev)\n{\n\trv770_restrict_performance_levels_before_switch(rdev);\n\tbtc_disable_ulv(rdev);\n\tbtc_set_boot_state_timing(rdev);\n\trv770_set_boot_state(rdev);\n}\n#endif\n\nint btc_dpm_pre_set_power_state(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps requested_ps = *rdev->pm.dpm.requested_ps;\n\tstruct radeon_ps *new_ps = &requested_ps;\n\n\tbtc_update_requested_ps(rdev, new_ps);\n\n\tbtc_apply_state_adjust_rules(rdev, &eg_pi->requested_rps);\n\n\treturn 0;\n}\n\nint btc_dpm_set_power_state(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps *new_ps = &eg_pi->requested_rps;\n\tstruct radeon_ps *old_ps = &eg_pi->current_rps;\n\tint ret;\n\n\tret = btc_disable_ulv(rdev);\n\tbtc_set_boot_state_timing(rdev);\n\tret = rv770_restrict_performance_levels_before_switch(rdev);\n\tif (ret) {\n\t\tDRM_ERROR(\"rv770_restrict_performance_levels_before_switch failed\\n\");\n\t\treturn ret;\n\t}\n\tif (eg_pi->pcie_performance_request)\n\t\tcypress_notify_link_speed_change_before_state_change(rdev, new_ps, old_ps);\n\n\trv770_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);\n\tret = rv770_halt_smc(rdev);\n\tif (ret) {\n\t\tDRM_ERROR(\"rv770_halt_smc failed\\n\");\n\t\treturn ret;\n\t}\n\tbtc_set_at_for_uvd(rdev, new_ps);\n\tif (eg_pi->smu_uvd_hs)\n\t\tbtc_notify_uvd_to_smc(rdev, new_ps);\n\tret = cypress_upload_sw_state(rdev, new_ps);\n\tif (ret) {\n\t\tDRM_ERROR(\"cypress_upload_sw_state failed\\n\");\n\t\treturn ret;\n\t}\n\tif (eg_pi->dynamic_ac_timing) {\n\t\tret = cypress_upload_mc_reg_table(rdev, new_ps);\n\t\tif (ret) {\n\t\t\tDRM_ERROR(\"cypress_upload_mc_reg_table failed\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tcypress_program_memory_timing_parameters(rdev, new_ps);\n\n\tret = rv770_resume_smc(rdev);\n\tif (ret) {\n\t\tDRM_ERROR(\"rv770_resume_smc failed\\n\");\n\t\treturn ret;\n\t}\n\tret = rv770_set_sw_state(rdev);\n\tif (ret) {\n\t\tDRM_ERROR(\"rv770_set_sw_state failed\\n\");\n\t\treturn ret;\n\t}\n\trv770_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);\n\n\tif (eg_pi->pcie_performance_request)\n\t\tcypress_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps);\n\n\tret = btc_set_power_state_conditionally_enable_ulv(rdev, new_ps);\n\tif (ret) {\n\t\tDRM_ERROR(\"btc_set_power_state_conditionally_enable_ulv failed\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nvoid btc_dpm_post_set_power_state(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps *new_ps = &eg_pi->requested_rps;\n\n\tbtc_update_current_ps(rdev, new_ps);\n}\n\nint btc_dpm_enable(struct radeon_device *rdev)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps;\n\tint ret;\n\n\tif (pi->gfx_clock_gating)\n\t\tbtc_cg_clock_gating_default(rdev);\n\n\tif (btc_dpm_enabled(rdev))\n\t\treturn -EINVAL;\n\n\tif (pi->mg_clock_gating)\n\t\tbtc_mg_clock_gating_default(rdev);\n\n\tif (eg_pi->ls_clock_gating)\n\t\tbtc_ls_clock_gating_default(rdev);\n\n\tif (pi->voltage_control) {\n\t\trv770_enable_voltage_control(rdev, true);\n\t\tret = cypress_construct_voltage_tables(rdev);\n\t\tif (ret) {\n\t\t\tDRM_ERROR(\"cypress_construct_voltage_tables failed\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (pi->mvdd_control) {\n\t\tret = cypress_get_mvdd_configuration(rdev);\n\t\tif (ret) {\n\t\t\tDRM_ERROR(\"cypress_get_mvdd_configuration failed\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (eg_pi->dynamic_ac_timing) {\n\t\tret = btc_initialize_mc_reg_table(rdev);\n\t\tif (ret)\n\t\t\teg_pi->dynamic_ac_timing = false;\n\t}\n\n\tif (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_BACKBIAS)\n\t\trv770_enable_backbias(rdev, true);\n\n\tif (pi->dynamic_ss)\n\t\tcypress_enable_spread_spectrum(rdev, true);\n\n\tif (pi->thermal_protection)\n\t\trv770_enable_thermal_protection(rdev, true);\n\n\trv770_setup_bsp(rdev);\n\trv770_program_git(rdev);\n\trv770_program_tp(rdev);\n\trv770_program_tpp(rdev);\n\trv770_program_sstp(rdev);\n\trv770_program_engine_speed_parameters(rdev);\n\tcypress_enable_display_gap(rdev);\n\trv770_program_vc(rdev);\n\n\tif (pi->dynamic_pcie_gen2)\n\t\tbtc_enable_dynamic_pcie_gen2(rdev, true);\n\n\tret = rv770_upload_firmware(rdev);\n\tif (ret) {\n\t\tDRM_ERROR(\"rv770_upload_firmware failed\\n\");\n\t\treturn ret;\n\t}\n\tret = cypress_get_table_locations(rdev);\n\tif (ret) {\n\t\tDRM_ERROR(\"cypress_get_table_locations failed\\n\");\n\t\treturn ret;\n\t}\n\tret = btc_init_smc_table(rdev, boot_ps);\n\tif (ret)\n\t\treturn ret;\n\n\tif (eg_pi->dynamic_ac_timing) {\n\t\tret = cypress_populate_mc_reg_table(rdev, boot_ps);\n\t\tif (ret) {\n\t\t\tDRM_ERROR(\"cypress_populate_mc_reg_table failed\\n\");\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tcypress_program_response_times(rdev);\n\tr7xx_start_smc(rdev);\n\tret = cypress_notify_smc_display_change(rdev, false);\n\tif (ret) {\n\t\tDRM_ERROR(\"cypress_notify_smc_display_change failed\\n\");\n\t\treturn ret;\n\t}\n\tcypress_enable_sclk_control(rdev, true);\n\n\tif (eg_pi->memory_transition)\n\t\tcypress_enable_mclk_control(rdev, true);\n\n\tcypress_start_dpm(rdev);\n\n\tif (pi->gfx_clock_gating)\n\t\tbtc_cg_clock_gating_enable(rdev, true);\n\n\tif (pi->mg_clock_gating)\n\t\tbtc_mg_clock_gating_enable(rdev, true);\n\n\tif (eg_pi->ls_clock_gating)\n\t\tbtc_ls_clock_gating_enable(rdev, true);\n\n\trv770_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true);\n\n\tbtc_init_stutter_mode(rdev);\n\n\tbtc_update_current_ps(rdev, rdev->pm.dpm.boot_ps);\n\n\treturn 0;\n};\n\nvoid btc_dpm_disable(struct radeon_device *rdev)\n{\n\tstruct rv7xx_power_info *pi = rv770_get_pi(rdev);\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\n\tif (!btc_dpm_enabled(rdev))\n\t\treturn;\n\n\trv770_clear_vc(rdev);\n\n\tif (pi->thermal_protection)\n\t\trv770_enable_thermal_protection(rdev, false);\n\n\tif (pi->dynamic_pcie_gen2)\n\t\tbtc_enable_dynamic_pcie_gen2(rdev, false);\n\n\tif (rdev->irq.installed &&\n\t    r600_is_internal_thermal_sensor(rdev->pm.int_thermal_type)) {\n\t\trdev->irq.dpm_thermal = false;\n\t\tradeon_irq_set(rdev);\n\t}\n\n\tif (pi->gfx_clock_gating)\n\t\tbtc_cg_clock_gating_enable(rdev, false);\n\n\tif (pi->mg_clock_gating)\n\t\tbtc_mg_clock_gating_enable(rdev, false);\n\n\tif (eg_pi->ls_clock_gating)\n\t\tbtc_ls_clock_gating_enable(rdev, false);\n\n\trv770_stop_dpm(rdev);\n\tbtc_reset_to_default(rdev);\n\tbtc_stop_smc(rdev);\n\tcypress_enable_spread_spectrum(rdev, false);\n\n\tbtc_update_current_ps(rdev, rdev->pm.dpm.boot_ps);\n}\n\nvoid btc_dpm_setup_asic(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tint r;\n\n\tr = ni_mc_load_microcode(rdev);\n\tif (r)\n\t\tDRM_ERROR(\"Failed to load MC firmware!\\n\");\n\trv770_get_memory_type(rdev);\n\trv740_read_clock_registers(rdev);\n\tbtc_read_arb_registers(rdev);\n\trv770_read_voltage_smio_registers(rdev);\n\n\tif (eg_pi->pcie_performance_request)\n\t\tcypress_advertise_gen2_capability(rdev);\n\n\trv770_get_pcie_gen2_status(rdev);\n\trv770_enable_acpi_pm(rdev);\n}\n\nint btc_dpm_init(struct radeon_device *rdev)\n{\n\tstruct rv7xx_power_info *pi;\n\tstruct evergreen_power_info *eg_pi;\n\tstruct atom_clock_dividers dividers;\n\tint ret;\n\n\teg_pi = kzalloc(sizeof(struct evergreen_power_info), GFP_KERNEL);\n\tif (eg_pi == NULL)\n\t\treturn -ENOMEM;\n\trdev->pm.dpm.priv = eg_pi;\n\tpi = &eg_pi->rv7xx;\n\n\trv770_get_max_vddc(rdev);\n\n\teg_pi->ulv.supported = false;\n\tpi->acpi_vddc = 0;\n\teg_pi->acpi_vddci = 0;\n\tpi->min_vddc_in_table = 0;\n\tpi->max_vddc_in_table = 0;\n\n\tret = r600_get_platform_caps(rdev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = rv7xx_parse_power_table(rdev);\n\tif (ret)\n\t\treturn ret;\n\tret = r600_parse_extended_power_table(rdev);\n\tif (ret)\n\t\treturn ret;\n\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =\n\t\tkcalloc(4,\n\t\t\tsizeof(struct radeon_clock_voltage_dependency_entry),\n\t\t\tGFP_KERNEL);\n\tif (!rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {\n\t\tr600_free_extended_power_table(rdev);\n\t\treturn -ENOMEM;\n\t}\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 800;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 800;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;\n\trdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 800;\n\n\tif (rdev->pm.dpm.voltage_response_time == 0)\n\t\trdev->pm.dpm.voltage_response_time = R600_VOLTAGERESPONSETIME_DFLT;\n\tif (rdev->pm.dpm.backbias_response_time == 0)\n\t\trdev->pm.dpm.backbias_response_time = R600_BACKBIASRESPONSETIME_DFLT;\n\n\tret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,\n\t\t\t\t\t     0, false, &dividers);\n\tif (ret)\n\t\tpi->ref_div = dividers.ref_div + 1;\n\telse\n\t\tpi->ref_div = R600_REFERENCEDIVIDER_DFLT;\n\n\tpi->mclk_strobe_mode_threshold = 40000;\n\tpi->mclk_edc_enable_threshold = 40000;\n\teg_pi->mclk_edc_wr_enable_threshold = 40000;\n\n\tpi->rlp = RV770_RLP_DFLT;\n\tpi->rmp = RV770_RMP_DFLT;\n\tpi->lhp = RV770_LHP_DFLT;\n\tpi->lmp = RV770_LMP_DFLT;\n\n\teg_pi->ats[0].rlp = RV770_RLP_DFLT;\n\teg_pi->ats[0].rmp = RV770_RMP_DFLT;\n\teg_pi->ats[0].lhp = RV770_LHP_DFLT;\n\teg_pi->ats[0].lmp = RV770_LMP_DFLT;\n\n\teg_pi->ats[1].rlp = BTC_RLP_UVD_DFLT;\n\teg_pi->ats[1].rmp = BTC_RMP_UVD_DFLT;\n\teg_pi->ats[1].lhp = BTC_LHP_UVD_DFLT;\n\teg_pi->ats[1].lmp = BTC_LMP_UVD_DFLT;\n\n\teg_pi->smu_uvd_hs = true;\n\n\tpi->voltage_control =\n\t\tradeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC, 0);\n\n\tpi->mvdd_control =\n\t\tradeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_MVDDC, 0);\n\n\teg_pi->vddci_control =\n\t\tradeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI, 0);\n\n\trv770_get_engine_memory_ss(rdev);\n\n\tpi->asi = RV770_ASI_DFLT;\n\tpi->pasi = CYPRESS_HASI_DFLT;\n\tpi->vrc = CYPRESS_VRC_DFLT;\n\n\tpi->power_gating = false;\n\n\tpi->gfx_clock_gating = true;\n\n\tpi->mg_clock_gating = true;\n\tpi->mgcgtssm = true;\n\teg_pi->ls_clock_gating = false;\n\teg_pi->sclk_deep_sleep = false;\n\n\tpi->dynamic_pcie_gen2 = true;\n\n\tif (rdev->pm.int_thermal_type != THERMAL_TYPE_NONE)\n\t\tpi->thermal_protection = true;\n\telse\n\t\tpi->thermal_protection = false;\n\n\tpi->display_gap = true;\n\n\tif (rdev->flags & RADEON_IS_MOBILITY)\n\t\tpi->dcodt = true;\n\telse\n\t\tpi->dcodt = false;\n\n\tpi->ulps = true;\n\n\teg_pi->dynamic_ac_timing = true;\n\teg_pi->abm = true;\n\teg_pi->mcls = true;\n\teg_pi->light_sleep = true;\n\teg_pi->memory_transition = true;\n#if defined(CONFIG_ACPI)\n\teg_pi->pcie_performance_request =\n\t\tradeon_acpi_is_pcie_performance_request_supported(rdev);\n#else\n\teg_pi->pcie_performance_request = false;\n#endif\n\n\tif (rdev->family == CHIP_BARTS)\n\t\teg_pi->dll_default_on = true;\n\telse\n\t\teg_pi->dll_default_on = false;\n\n\teg_pi->sclk_deep_sleep = false;\n\tif (ASIC_IS_LOMBOK(rdev))\n\t\tpi->mclk_stutter_mode_threshold = 30000;\n\telse\n\t\tpi->mclk_stutter_mode_threshold = 0;\n\n\tpi->sram_end = SMC_RAM_END;\n\n\trdev->pm.dpm.dyn_state.mclk_sclk_ratio = 4;\n\trdev->pm.dpm.dyn_state.vddc_vddci_delta = 200;\n\trdev->pm.dpm.dyn_state.min_vddc_for_pcie_gen2 = 900;\n\trdev->pm.dpm.dyn_state.valid_sclk_values.count = ARRAY_SIZE(btc_valid_sclk);\n\trdev->pm.dpm.dyn_state.valid_sclk_values.values = btc_valid_sclk;\n\trdev->pm.dpm.dyn_state.valid_mclk_values.count = 0;\n\trdev->pm.dpm.dyn_state.valid_mclk_values.values = NULL;\n\n\tif (rdev->family == CHIP_TURKS)\n\t\trdev->pm.dpm.dyn_state.sclk_mclk_delta = 15000;\n\telse\n\t\trdev->pm.dpm.dyn_state.sclk_mclk_delta = 10000;\n\n\t \n\tif ((rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||\n\t    (rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))\n\t\trdev->pm.dpm.dyn_state.max_clock_voltage_on_dc =\n\t\t\trdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;\n\n\treturn 0;\n}\n\nvoid btc_dpm_fini(struct radeon_device *rdev)\n{\n\tint i;\n\n\tfor (i = 0; i < rdev->pm.dpm.num_ps; i++) {\n\t\tkfree(rdev->pm.dpm.ps[i].ps_priv);\n\t}\n\tkfree(rdev->pm.dpm.ps);\n\tkfree(rdev->pm.dpm.priv);\n\tkfree(rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);\n\tr600_free_extended_power_table(rdev);\n}\n\nvoid btc_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t     struct seq_file *m)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps *rps = &eg_pi->current_rps;\n\tstruct rv7xx_ps *ps = rv770_get_ps(rps);\n\tstruct rv7xx_pl *pl;\n\tu32 current_index =\n\t\t(RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) & CURRENT_PROFILE_INDEX_MASK) >>\n\t\tCURRENT_PROFILE_INDEX_SHIFT;\n\n\tif (current_index > 2) {\n\t\tseq_printf(m, \"invalid dpm profile %d\\n\", current_index);\n\t} else {\n\t\tif (current_index == 0)\n\t\t\tpl = &ps->low;\n\t\telse if (current_index == 1)\n\t\t\tpl = &ps->medium;\n\t\telse  \n\t\t\tpl = &ps->high;\n\t\tseq_printf(m, \"uvd    vclk: %d dclk: %d\\n\", rps->vclk, rps->dclk);\n\t\tseq_printf(m, \"power level %d    sclk: %u mclk: %u vddc: %u vddci: %u\\n\",\n\t\t\t   current_index, pl->sclk, pl->mclk, pl->vddc, pl->vddci);\n\t}\n}\n\nu32 btc_dpm_get_current_sclk(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps *rps = &eg_pi->current_rps;\n\tstruct rv7xx_ps *ps = rv770_get_ps(rps);\n\tstruct rv7xx_pl *pl;\n\tu32 current_index =\n\t\t(RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) & CURRENT_PROFILE_INDEX_MASK) >>\n\t\tCURRENT_PROFILE_INDEX_SHIFT;\n\n\tif (current_index > 2) {\n\t\treturn 0;\n\t} else {\n\t\tif (current_index == 0)\n\t\t\tpl = &ps->low;\n\t\telse if (current_index == 1)\n\t\t\tpl = &ps->medium;\n\t\telse  \n\t\t\tpl = &ps->high;\n\t\treturn pl->sclk;\n\t}\n}\n\nu32 btc_dpm_get_current_mclk(struct radeon_device *rdev)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct radeon_ps *rps = &eg_pi->current_rps;\n\tstruct rv7xx_ps *ps = rv770_get_ps(rps);\n\tstruct rv7xx_pl *pl;\n\tu32 current_index =\n\t\t(RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) & CURRENT_PROFILE_INDEX_MASK) >>\n\t\tCURRENT_PROFILE_INDEX_SHIFT;\n\n\tif (current_index > 2) {\n\t\treturn 0;\n\t} else {\n\t\tif (current_index == 0)\n\t\t\tpl = &ps->low;\n\t\telse if (current_index == 1)\n\t\t\tpl = &ps->medium;\n\t\telse  \n\t\t\tpl = &ps->high;\n\t\treturn pl->mclk;\n\t}\n}\n\nu32 btc_dpm_get_sclk(struct radeon_device *rdev, bool low)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct rv7xx_ps *requested_state = rv770_get_ps(&eg_pi->requested_rps);\n\n\tif (low)\n\t\treturn requested_state->low.sclk;\n\telse\n\t\treturn requested_state->high.sclk;\n}\n\nu32 btc_dpm_get_mclk(struct radeon_device *rdev, bool low)\n{\n\tstruct evergreen_power_info *eg_pi = evergreen_get_pi(rdev);\n\tstruct rv7xx_ps *requested_state = rv770_get_ps(&eg_pi->requested_rps);\n\n\tif (low)\n\t\treturn requested_state->low.mclk;\n\telse\n\t\treturn requested_state->high.mclk;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}