Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_wire1.def
Notice 0: Design: long_wire
Notice 0:     Created 2 pins.
Notice 0:     Created 3 components and 12 component-terminals.
Notice 0:     Created 2 special nets and 6 connections.
Notice 0:     Created 4 nets and 6 connections.
Notice 0: Finished DEF file: repair_wire1.def
Found 1 long wires.
Inserted 2 buffers in 1 nets.
Driver    length delay
repeater1/Z manhtn 600 steiner 600 0.03
repeater2/Z manhtn 600 steiner 600 0.03
Startpoint: in1 (clock source 'in1')
Endpoint: out1 (output port)
Path Group: (none)
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
   1.284    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   0.998    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
  16.676    0.042    0.053    0.070 ^ u2/Z (BUF_X1)
            0.043    0.009    0.079 ^ repeater2/A (BUF_X1)
  32.316    0.077    0.090    0.169 ^ repeater2/Z (BUF_X1)
            0.090    0.035    0.204 ^ repeater1/A (BUF_X1)
  32.341    0.077    0.094    0.297 ^ repeater1/Z (BUF_X1)
            0.090    0.035    0.332 ^ u3/A (BUF_X1)
   0.000    0.007    0.028    0.360 ^ u3/Z (BUF_X1)
            0.007    0.000    0.360 ^ out1 (out)
                              0.360   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


