[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at 3 o'clock position on wafer edge on lot W2024-4123. Defects within 5mm of bevel. Same position on all 25 wafers.\n\nProcess Context: Tool: LITH-TEL-05. Recipe: VIA_PHOTO. Notch finder mechanism showing wear at 3 o'clock contact point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder contact wear at 3 o'clock\n- Same clock position on all wafers = systematic contact\n- Within 5mm of edge = notch finder contact zone\n- Wear at mechanism = particle generation or scratching\n\n**Position Correlation**:\n- Fixed 3 o'clock = notch alignment position\n- All wafers affected = mechanical contact issue\n- Edge location = pre-alignment damage\n\n## Corrective Actions\n\n1. **Inspect**: Notch finder contact point on LITH-TEL-05\n2. **Replace**: Worn contact pad P/N 3322-1234\n3. **Calibrate**: Notch finder alignment (spec: ±0.1°)\n4. **Validate**: Test wafer shows no 3 o'clock defects\n\n## Prevention Measures\n\n- Track notch finder usage cycles\n- Replace contact pad before wear develops\n- Add contact point inspection to PM\n\n**Severity**: Major\n**Yield Impact**: Edge die at 3 o'clock all wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at notch position on lot W2024-4456. Defects rotate with wafer orientation. 6mm from edge.\n\nProcess Context: Tool: COAT-TEL-08. Recipe: PHOTO_PR. Defects present before alignment step. Pre-existing condition from previous process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-existing defects from upstream process\n- Defects rotate with notch = pre-alignment origin\n- Present before current process = upstream source\n- Notch position = handling damage from earlier step\n\n**Position Correlation**:\n- Rotation with wafer = fixed on wafer\n- Pre-alignment = not current tool\n- Notch area = handling contact point\n\n## Corrective Actions\n\n1. **Trace**: Upstream processing history\n2. **Inspect**: Previous tool handlers for notch damage\n3. **Identify**: Upstream source of defects\n4. **Fix**: Root cause in upstream process\n\n## Prevention Measures\n\n- Add notch inspection at incoming\n- Track defects through process flow\n- Identify upstream handling issues\n\n**Severity**: Major\n**Yield Impact**: Notch area die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 6 o'clock position on lot W2024-4789. Fixed position regardless of wafer notch orientation. Chuck contamination suspected.\n\nProcess Context: Tool: ETCH-LAM-07. Recipe: POLY_ETCH. Defects at fixed chuck position. Chuck edge contaminated at 6 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 6 o'clock\n- Fixed position = chuck-based (not wafer-based)\n- Regardless of notch = post-alignment contamination\n- Chuck edge = contact point\n\n**Position Correlation**:\n- Fixed 6 o'clock = chuck geometry\n- Not rotating with wafer = chuck contamination\n- Edge location = chuck edge contact\n\n## Corrective Actions\n\n1. **Clean**: Chuck edge at 6 o'clock position on ETCH-LAM-07\n2. **Inspect**: For debris or contamination\n3. **Validate**: No defects at 6 o'clock position\n\n## Prevention Measures\n\n- Include chuck edge cleaning in PM\n- Track fixed-position edge defects\n- Regular chuck inspection\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized EBR failure at 9 o'clock on lot W2024-5012. Resist edge bead remaining. Only 9 o'clock position affected.\n\nProcess Context: Tool: COAT-TEL-09. Recipe: PHOTO_COAT. EBR nozzle 3 (9 o'clock position) clogged. Solvent not reaching edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged EBR nozzle at 9 o'clock\n- 9 o'clock only = single nozzle issue\n- Edge bead remaining = no solvent coverage\n- Nozzle 3 clogged = blockage confirmed\n\n**Position Correlation**:\n- Single clock position = specific nozzle\n- EBR failure = nozzle performance\n- Other positions clean = localized issue\n\n## Corrective Actions\n\n1. **Clear**: EBR nozzle 3 blockage on COAT-TEL-09\n2. **Verify**: All nozzles flowing properly\n3. **Calibrate**: Nozzle position (spec: ±0.3mm from edge)\n4. **Validate**: Complete edge bead removal\n\n## Prevention Measures\n\n- Include nozzle purge in daily startup\n- Track per-nozzle EBR defects\n- Schedule nozzle maintenance\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized particle cluster at 12 o'clock edge on lot W2024-5345. Particles within 8mm of bevel. All wafers same position.\n\nProcess Context: Tool: ETCH-AMAT-05. Recipe: CONTACT_ETCH. Lift pin 1 at 12 o'clock position contaminated. Particles from pin contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated lift pin at 12 o'clock\n- Fixed 12 o'clock = pin 1 position\n- All wafers = systematic contact\n- Edge location = pin contact zone\n\n**Position Correlation**:\n- Single position = specific pin\n- Consistent = pin contamination\n- Particle pattern = contact transfer\n\n## Corrective Actions\n\n1. **Clean**: Lift pin 1 on ETCH-AMAT-05\n2. **Inspect**: For pin wear or damage\n3. **Validate**: No 12 o'clock particles\n\n## Prevention Measures\n\n- Include all lift pins in PM cleaning\n- Track pin-position defects\n- Regular pin inspection\n\n**Severity**: Major\n**Yield Impact**: 12 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized scratches at 2 o'clock position on lot W2024-5678. Short linear scratches 3-5mm long. Handler contact marks.\n\nProcess Context: Tool: HANDLER-BROOKS-06. End effector showing burr at 2 o'clock contact point. Burr scratching wafer edge during pickup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector burr at 2 o'clock contact\n- 2 o'clock position = blade contact point\n- Short scratches = pickup motion damage\n- Burr = mechanical defect on blade\n\n**Position Correlation**:\n- Fixed position = blade geometry\n- All wafers = systematic contact\n- Linear scratches = motion direction\n\n## Corrective Actions\n\n1. **Inspect**: End effector on HANDLER-BROOKS-06\n2. **Repair**: Remove burr or replace blade P/N 412-2345\n3. **Validate**: No scratches at 2 o'clock\n\n## Prevention Measures\n\n- Inspect blade edges regularly\n- Track edge scratch locations\n- Include blade inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist thickness variation at 4 o'clock edge on lot W2024-6012. Edge bead thicker at this position. Asymmetric coating.\n\nProcess Context: Tool: COAT-TEL-10. Recipe: PHOTO_PR. Spin chuck not level. Wafer tilted causing thick resist at 4 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unlevel spin chuck causing resist pooling\n- 4 o'clock thick = low point of tilted wafer\n- Asymmetric coating = gravity effect during spin\n- Chuck not level = mechanical issue\n\n**Position Correlation**:\n- Single position thick = tilt direction\n- Consistent = chuck alignment\n- Gravity pooling = coating physics\n\n## Corrective Actions\n\n1. **Level**: Spin chuck on COAT-TEL-10\n2. **Verify**: Chuck level within ±0.1°\n3. **Validate**: Symmetric edge bead thickness\n\n## Prevention Measures\n\n- Include chuck leveling in PM\n- Monitor edge uniformity\n- Track asymmetric coating issues\n\n**Severity**: Minor\n**Yield Impact**: 4 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized etch damage at 7 o'clock on lot W2024-6345. Over-etch at edge position. Only 7 o'clock affected.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: OXIDE_ETCH. Focus ring erosion at 7 o'clock creating local plasma concentration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized focus ring erosion\n- 7 o'clock damage = erosion location\n- Over-etch = plasma concentration\n- Focus ring = plasma boundary control\n\n**Position Correlation**:\n- Single position = asymmetric erosion\n- Plasma concentration = edge enhancement\n- Localized = not uniform wear\n\n## Corrective Actions\n\n1. **Inspect**: Focus ring for localized erosion on ETCH-TEL-06\n2. **Replace**: Focus ring P/N 715-3456\n3. **Validate**: Uniform edge etch rate\n\n## Prevention Measures\n\n- Track focus ring wear patterns\n- Replace before asymmetric erosion\n- Monitor edge etch uniformity\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized metal contamination at 10 o'clock edge on lot W2024-6678. Metal particles at edge. Chuck clamp contact position.\n\nProcess Context: Tool: PVD-AMAT-08. Recipe: ALCU_DEP. Wafer clamp at 10 o'clock showing wear. Metal particles from clamp wear.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp wear generating particles\n- 10 o'clock = clamp position\n- Metal particles = clamp material\n- Edge location = clamp contact zone\n\n**Position Correlation**:\n- Single position = clamp location\n- Metal = clamp composition\n- Wear = particle generation\n\n## Corrective Actions\n\n1. **Replace**: Wafer clamp at 10 o'clock on PVD-AMAT-08 P/N 0021-4567\n2. **Clean**: Clamp area\n3. **Validate**: No metal contamination\n\n## Prevention Measures\n\n- Track clamp usage cycles\n- Replace before wear generates particles\n- Monitor clamp-position defects\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock on lot W2024-7012. Defects appear only on Recipe A wafers. Recipe B wafers clean at same position.\n\nProcess Context: Tool: ETCH-LAM-08. Recipe A: HIGH_TEMP. Recipe B: LOW_TEMP. Recipe A causing thermal stress at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific thermal stress at edge\n- Recipe A affected = temperature-dependent\n- Recipe B clean = lower stress\n- 5 o'clock = thermal gradient location\n\n**Position Correlation**:\n- Recipe-specific = process conditions\n- Edge thermal stress = ESC edge effect\n- Single position = thermal non-uniformity\n\n## Corrective Actions\n\n1. **Optimize**: Recipe A edge thermal control\n2. **Adjust**: ESC edge zone temperature\n3. **Validate**: No edge defects on Recipe A\n\n## Prevention Measures\n\n- Qualify recipes for edge thermal stress\n- Monitor edge temperature uniformity\n- Track recipe-specific edge issues\n\n**Severity**: Major\n**Yield Impact**: Recipe A 5 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized notch area damage on lot W2024-7345. Chips and cracks near notch. Handler gripper marks visible.\n\nProcess Context: Tool: HANDLER-YASKAWA-04. Notch gripper applying excessive force. Chipping during gripper contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive notch gripper force\n- Notch area damage = gripper contact\n- Chips and cracks = mechanical stress\n- Excessive force = gripper setting\n\n**Position Correlation**:\n- Notch position = gripper contact point\n- Chipping = force damage\n- Consistent = force setting issue\n\n## Corrective Actions\n\n1. **Reduce**: Gripper force on HANDLER-YASKAWA-04\n2. **Verify**: Force within safe limits\n3. **Validate**: No notch damage\n\n## Prevention Measures\n\n- Set gripper force appropriately\n- Track notch damage defects\n- Include force check in PM\n\n**Severity**: Major\n**Yield Impact**: Notch area die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized oxide defects at 1 o'clock on lot W2024-7678. Oxide quality poor at edge. Only 1 o'clock position affected.\n\nProcess Context: Tool: FURNACE-TEL-04. Recipe: GATE_OX. Gas injection port at 1 o'clock showing partial blockage. Non-uniform gas at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked gas port affecting edge oxidation\n- 1 o'clock = gas port position\n- Poor oxide = insufficient oxidant\n- Partial blockage = gas flow reduced\n\n**Position Correlation**:\n- Single position = port location\n- Edge effect = gas distribution\n- Blockage = flow restriction\n\n## Corrective Actions\n\n1. **Clear**: Gas port blockage on FURNACE-TEL-04\n2. **Verify**: All ports flowing uniformly\n3. **Validate**: Uniform oxide quality at edge\n\n## Prevention Measures\n\n- Include port inspection in PM\n- Track port-position defects\n- Monitor gas flow uniformity\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized CMP non-uniformity at 8 o'clock edge on lot W2024-8012. Edge at 8 o'clock under-polished. Retaining ring issue.\n\nProcess Context: Tool: CMP-AMAT-07. Recipe: OXIDE_CMP. Retaining ring showing wear at 8 o'clock position. Wafer slippage at worn area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized retaining ring wear\n- 8 o'clock under-polished = wafer slip\n- Retaining ring wear = support loss\n- Localized = asymmetric wear\n\n**Position Correlation**:\n- Single position = wear location\n- Under-polished = wafer movement\n- Ring wear = support failure\n\n## Corrective Actions\n\n1. **Replace**: Retaining ring on CMP-AMAT-07 P/N 4455-5678\n2. **Verify**: Uniform wafer support\n3. **Validate**: Uniform edge polish\n\n## Prevention Measures\n\n- Track retaining ring wear pattern\n- Replace before asymmetric wear\n- Monitor edge polish uniformity\n\n**Severity**: Major\n**Yield Impact**: 8 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized implant damage at 11 o'clock on lot W2024-8345. Over-implant at edge position. Beam scanning issue.\n\nProcess Context: Tool: IMPLANT-AMAT-04. Recipe: PWELL_IMPLANT. Beam dwell longer at 11 o'clock scan position. Scan turnaround issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam dwell at scan turnaround\n- 11 o'clock = scan turnaround position\n- Over-implant = longer dwell\n- Edge location = scan boundary\n\n**Position Correlation**:\n- Single position = scan geometry\n- Dwell = turnaround time\n- Edge = scan limit\n\n## Corrective Actions\n\n1. **Optimize**: Scan turnaround on IMPLANT-AMAT-04\n2. **Reduce**: Edge dwell time\n3. **Validate**: Uniform implant at edge\n\n## Prevention Measures\n\n- Monitor scan uniformity at edges\n- Track edge implant dose\n- Optimize scan profiles\n\n**Severity**: Major\n**Yield Impact**: 11 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist stripping failure at 2 o'clock edge on lot W2024-8678. Resist remaining at edge. Only 2 o'clock affected.\n\nProcess Context: Tool: ASH-LAM-03. Recipe: RESIST_STRIP. Plasma not reaching 2 o'clock edge zone. Gas distribution asymmetry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma distribution asymmetry at edge\n- 2 o'clock resist remaining = low plasma zone\n- Gas distribution = asymmetric flow\n- Edge location = boundary effect\n\n**Position Correlation**:\n- Single position = flow pattern\n- Incomplete strip = insufficient plasma\n- Asymmetry = distribution issue\n\n## Corrective Actions\n\n1. **Check**: Gas distribution on ASH-LAM-03\n2. **Balance**: Flow for uniform coverage\n3. **Validate**: Complete strip at 2 o'clock\n\n## Prevention Measures\n\n- Monitor strip uniformity at edges\n- Track edge strip failures\n- Optimize gas distribution\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized CVD non-uniformity at 4 o'clock on lot W2024-9012. Thickness thin at 4 o'clock edge. 8mm from bevel.\n\nProcess Context: Tool: CVD-AMAT-09. Recipe: USG_DEP. Showerhead port at 4 o'clock partially blocked. Reduced deposition at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked showerhead port at edge\n- 4 o'clock thin = port position\n- Partially blocked = reduced flow\n- Edge effect = boundary deposition\n\n**Position Correlation**:\n- Single position = port location\n- Thin film = gas starvation\n- Blocked = flow restriction\n\n## Corrective Actions\n\n1. **Clean**: Showerhead port at 4 o'clock on CVD-AMAT-09\n2. **Verify**: All ports flowing\n3. **Validate**: Uniform edge thickness\n\n## Prevention Measures\n\n- Include port inspection in PM\n- Track edge thickness uniformity\n- Schedule showerhead cleaning\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at wafer flat position on lot W2024-9345. 200mm wafers with flat showing edge damage. Flat contact issue.\n\nProcess Context: Tool: HANDLER-BROOKS-08. Flat gripper showing wear. 200mm wafer flat handling causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn flat gripper on 200mm handler\n- Flat position = gripper contact\n- 200mm wafers = flat-type handling\n- Wear = mechanical damage source\n\n**Position Correlation**:\n- Flat location = gripper contact point\n- 200mm specific = flat handling\n- Edge damage = gripper wear\n\n## Corrective Actions\n\n1. **Replace**: 200mm flat gripper on HANDLER-BROOKS-08 P/N 412-3456\n2. **Verify**: Proper flat handling\n3. **Validate**: No flat edge damage\n\n## Prevention Measures\n\n- Track gripper usage on 200mm wafers\n- Replace before wear causes damage\n- Monitor flat-edge defects\n\n**Severity**: Major\n**Yield Impact**: Flat area die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized silicide failure at 6 o'clock on lot W2024-9678. High resistance at edge. Temperature cold spot.\n\nProcess Context: Tool: RTP-LAM-04. Recipe: COSI_FORM. Lamp degradation at 6 o'clock position. Lower temperature at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lamp degradation at 6 o'clock edge\n- 6 o'clock = lamp position\n- High resistance = incomplete silicide\n- Cold spot = lamp intensity low\n\n**Position Correlation**:\n- Single position = lamp zone\n- Resistance = temperature effect\n- Degradation = lamp aging\n\n## Corrective Actions\n\n1. **Replace**: Lamps at 6 o'clock zone on RTP-LAM-04 P/N 0190-D3456\n2. **Verify**: Temperature uniformity at edge\n3. **Validate**: Uniform silicide resistance\n\n## Prevention Measures\n\n- Track lamp intensity by zone\n- Replace lamps proactively\n- Monitor edge temperature\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge contamination at 9 o'clock on lot W2025-0123. Particles at edge position. FOUP slot contact.\n\nProcess Context: FOUP-3567 slot 15 shows burr at 9 o'clock contact point. Particles generated during wafer extraction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot burr at 9 o'clock\n- 9 o'clock = slot contact position\n- Slot 15 = specific slot damage\n- Burr = particle generation\n\n**Position Correlation**:\n- Single position = slot geometry\n- Particles = burr contact\n- Wafer extraction = motion creates particles\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3567\n2. **Inspect**: Slot 15 for burr\n3. **Scrap**: FOUP if damage confirmed\n4. **Validate**: No 9 o'clock contamination\n\n## Prevention Measures\n\n- Inspect FOUPs for slot damage\n- Track slot-position defects\n- Remove damaged FOUPs\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die (slot 15)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized etch residue at 12 o'clock on lot W2025-0456. Incomplete etch at edge. Only 12 o'clock affected.\n\nProcess Context: Tool: ETCH-AMAT-10. Recipe: VIA_ETCH. ESC cooling channel at 12 o'clock position cooler. Lower etch rate at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC cooling non-uniformity at edge\n- 12 o'clock = cooling channel position\n- Cooler = lower etch rate\n- Residue = incomplete etch\n\n**Position Correlation**:\n- Single position = cooling zone\n- Temperature = etch rate driver\n- Edge effect = cooling geometry\n\n## Corrective Actions\n\n1. **Check**: ESC cooling uniformity on ETCH-AMAT-10\n2. **Balance**: Cooling flow for uniformity\n3. **Validate**: Complete etch at 12 o'clock\n\n## Prevention Measures\n\n- Monitor ESC temperature uniformity\n- Track edge etch completeness\n- Optimize cooling distribution\n\n**Severity**: Major\n**Yield Impact**: 12 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized delamination at 3 o'clock edge on lot W2025-0789. Film peeling at edge. Appears after thermal cycle.\n\nProcess Context: Tool: RTP-AMAT-06. Recipe: ANNEAL_950C. Edge temperature spike at 3 o'clock. Thermal stress causing delamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized temperature spike at edge\n- 3 o'clock = hot spot position\n- Delamination = thermal stress\n- Post-thermal = anneal damage\n\n**Position Correlation**:\n- Single position = lamp hot spot\n- Temperature spike = stress source\n- Edge peeling = adhesion failure\n\n## Corrective Actions\n\n1. **Map**: Temperature uniformity on RTP-AMAT-06\n2. **Identify**: Hot spot cause\n3. **Fix**: Lamp or reflector issue\n4. **Validate**: Uniform temperature at edge\n\n## Prevention Measures\n\n- Monitor edge temperature\n- Track delamination by position\n- Regular thermal uniformity checks\n\n**Severity**: Major\n**Yield Impact**: 3 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized photoresist splash at 5 o'clock on lot W2025-1012. Resist droplets at edge. Dispense arm issue.\n\nProcess Context: Tool: COAT-TEL-11. Recipe: PHOTO_PR. Dispense arm dripping at end of dispense. Droplets landing at 5 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dispense arm drip at end of cycle\n- 5 o'clock = arm end position\n- Droplets = post-dispense drip\n- Edge = arm travel path\n\n**Position Correlation**:\n- Single position = arm geometry\n- Splash pattern = drip droplets\n- End of dispense = timing\n\n## Corrective Actions\n\n1. **Adjust**: Dispense arm suckback on COAT-TEL-11\n2. **Verify**: No post-dispense drip\n3. **Validate**: No edge splashes\n\n## Prevention Measures\n\n- Optimize suckback settings\n- Track edge splash defects\n- Regular dispense arm maintenance\n\n**Severity**: Minor\n**Yield Impact**: 5 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 7 o'clock on lot W2025-1345. Defects at same position on wafers 1, 6, 11, 16, 21 only.\n\nProcess Context: Tool: ETCH-LAM-09. Wafer load sequence uses 5-slot rotation. Every 5th wafer uses same load lock position with contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock position contamination on rotation\n- Every 5th wafer = 5-slot rotation pattern\n- 7 o'clock = load lock contact point\n- Contamination at specific position\n\n**Position Correlation**:\n- 5-wafer pattern = load sequence\n- Single position = LL contact\n- Rotation = wafer selection\n\n## Corrective Actions\n\n1. **Clean**: Load lock at affected position on ETCH-LAM-09\n2. **Verify**: All positions clean\n3. **Validate**: No 5-wafer pattern\n\n## Prevention Measures\n\n- Include all LL positions in PM\n- Track rotation-pattern defects\n- Regular LL cleaning\n\n**Severity**: Major\n**Yield Impact**: 20% (every 5th wafer)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized developer residue at 10 o'clock on lot W2025-1678. Incomplete develop at edge. Developer puddle not reaching edge.\n\nProcess Context: Tool: DEVELOP-TEL-06. Recipe: TMAH_DEV. Puddle develop not covering 10 o'clock edge zone. Dispense arm travel limited.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer puddle coverage gap at edge\n- 10 o'clock = puddle edge\n- Incomplete develop = coverage gap\n- Arm travel = limited reach\n\n**Position Correlation**:\n- Single position = puddle boundary\n- Residue = underdeveloped\n- Travel limited = mechanical restriction\n\n## Corrective Actions\n\n1. **Check**: Arm travel range on DEVELOP-TEL-06\n2. **Repair**: Travel restriction\n3. **Validate**: Full puddle coverage at edge\n\n## Prevention Measures\n\n- Monitor develop coverage\n- Track edge residue defects\n- Regular arm travel verification\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge contamination at 1 o'clock on lot W2025-2012. Organic contamination at edge. Only 1 o'clock affected.\n\nProcess Context: Tool: CLEAN-DNS-05. Recipe: SC1_CLEAN. Rinse nozzle at 1 o'clock position dripping organics. Nozzle seal degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded rinse nozzle seal dripping\n- 1 o'clock = nozzle position\n- Organic contamination = seal material\n- Dripping = seal failure\n\n**Position Correlation**:\n- Single position = nozzle location\n- Organics = seal degradation\n- Drip = leak mechanism\n\n## Corrective Actions\n\n1. **Replace**: Nozzle seal at 1 o'clock on CLEAN-DNS-05\n2. **Verify**: All seals intact\n3. **Validate**: No organic contamination\n\n## Prevention Measures\n\n- Track nozzle seal life\n- Include seals in PM\n- Monitor organic contamination\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized metal line thinning at 4 o'clock on lot W2025-2345. Over-etch at edge. Recipe edge exclusion issue.\n\nProcess Context: Tool: ETCH-TEL-08. Recipe: METAL_ETCH. Edge exclusion zone too narrow at 4 o'clock. Edge die exposed to over-etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Narrow edge exclusion zone\n- 4 o'clock = edge exclusion boundary\n- Thinning = over-etch at edge\n- Recipe = exclusion setting\n\n**Position Correlation**:\n- Single position = exclusion edge\n- Over-etch = insufficient protection\n- Recipe setting = root cause\n\n## Corrective Actions\n\n1. **Adjust**: Edge exclusion zone in recipe on ETCH-TEL-08\n2. **Widen**: Exclusion for 4 o'clock zone\n3. **Validate**: No over-etch at edge die\n\n## Prevention Measures\n\n- Optimize edge exclusion settings\n- Track edge die yield\n- Verify exclusion per recipe\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 6 o'clock position on lot W2025-2678. Defects appear after wet clean. Chemical attack at edge.\n\nProcess Context: Tool: CLEAN-TEL-04. Recipe: HF_DIP. Chemical flow pattern creating stagnation at 6 o'clock edge. Over-etch from extended exposure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical stagnation at edge\n- 6 o'clock = stagnation zone\n- Chemical attack = extended HF exposure\n- Flow pattern = circulation issue\n\n**Position Correlation**:\n- Single position = flow dead zone\n- Over-etch = chemical damage\n- Stagnation = flow dynamics\n\n## Corrective Actions\n\n1. **Optimize**: Chemical flow pattern on CLEAN-TEL-04\n2. **Improve**: Circulation at 6 o'clock\n3. **Validate**: Uniform etch at edge\n\n## Prevention Measures\n\n- Model flow for dead zones\n- Track chemical damage by position\n- Optimize tank agitation\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized stress marks at 8 o'clock on lot W2025-2901. Stress visible at edge. Handler pickup position.\n\nProcess Context: Tool: HANDLER-YASKAWA-06. Vacuum pickup at 8 o'clock too strong. Stress marks from excessive suction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive vacuum at edge pickup\n- 8 o'clock = pickup position\n- Stress marks = mechanical damage\n- Vacuum too strong = force issue\n\n**Position Correlation**:\n- Single position = pickup zone\n- Stress = suction damage\n- Excessive = force setting\n\n## Corrective Actions\n\n1. **Reduce**: Vacuum force on HANDLER-YASKAWA-06\n2. **Verify**: Force within safe limits\n3. **Validate**: No stress marks at edge\n\n## Prevention Measures\n\n- Set vacuum appropriately\n- Track handling stress defects\n- Monitor pickup force\n\n**Severity**: Major\n**Yield Impact**: 8 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 11 o'clock on lot W2025-3234. Defects only on Chamber A wafers. Chamber B wafers clean at same position.\n\nProcess Context: Tool: ETCH-AMAT-12 (dual chamber). Chamber A: edge ring worn at 11 o'clock. Chamber B: edge ring intact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber A edge ring localized wear\n- 11 o'clock = wear location\n- Chamber A only = chamber-specific\n- Chamber B clean = confirms A issue\n\n**Position Correlation**:\n- Single position = asymmetric wear\n- Chamber-specific = A hardware\n- Edge ring = plasma boundary\n\n## Corrective Actions\n\n1. **Replace**: Edge ring in Chamber A on ETCH-AMAT-12 P/N 715-4567\n2. **Verify**: Uniform edge ring condition\n3. **Validate**: No 11 o'clock defects\n\n## Prevention Measures\n\n- Track per-chamber edge ring wear\n- Replace before localized wear\n- Monitor chamber-specific defects\n\n**Severity**: Major\n**Yield Impact**: Chamber A 11 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized film thickness variation at 2 o'clock on lot W2025-3567. Thickness +10% at edge. Gas injection asymmetry.\n\nProcess Context: Tool: CVD-LAM-10. Recipe: SIN_DEP. Gas flow higher at 2 o'clock edge port. MFC calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC calibration drift at edge port\n- 2 o'clock = port position\n- +10% thickness = excess gas flow\n- MFC drift = flow control issue\n\n**Position Correlation**:\n- Single position = port zone\n- Thick film = high gas flow\n- Calibration = root cause\n\n## Corrective Actions\n\n1. **Calibrate**: Edge port MFC on CVD-LAM-10\n2. **Verify**: Flow uniformity restored\n3. **Validate**: Uniform edge thickness\n\n## Prevention Measures\n\n- Schedule regular MFC calibration\n- Track edge thickness uniformity\n- Monitor per-port flow\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 5 o'clock on lot W2025-3890. Defects appear after specific recipe step. Recipe parameter issue.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe step 3: edge bias too high at 5 o'clock. Localized over-etch from bias non-uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bias non-uniformity in recipe step\n- 5 o'clock = bias hot spot\n- Over-etch = excess ion bombardment\n- Recipe step 3 = specific step issue\n\n**Position Correlation**:\n- Single position = bias asymmetry\n- Recipe step = process parameter\n- Edge effect = bias distribution\n\n## Corrective Actions\n\n1. **Adjust**: Step 3 edge bias on ETCH-TEL-09\n2. **Balance**: Bias distribution at edge\n3. **Validate**: Uniform etch at 5 o'clock\n\n## Prevention Measures\n\n- Monitor bias uniformity per step\n- Track step-specific edge defects\n- Optimize recipe parameters\n\n**Severity**: Major\n**Yield Impact**: 5 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized via voiding at 7 o'clock on lot W2025-4123. Via fill incomplete at edge. Nucleation failure.\n\nProcess Context: Tool: CVD-AMAT-11. Recipe: W_VIA_FILL. Nucleation weak at 7 o'clock edge zone. Precursor delivery non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor delivery non-uniform at edge\n- 7 o'clock = delivery zone\n- Nucleation weak = insufficient precursor\n- Via voiding = fill failure\n\n**Position Correlation**:\n- Single position = gas flow\n- Nucleation = seed layer formation\n- Delivery = root cause\n\n## Corrective Actions\n\n1. **Optimize**: Precursor flow at 7 o'clock on CVD-AMAT-11\n2. **Verify**: Uniform nucleation at edge\n3. **Validate**: Complete via fill\n\n## Prevention Measures\n\n- Monitor nucleation uniformity\n- Track edge via quality\n- Optimize precursor delivery\n\n**Severity**: Critical\n**Yield Impact**: 7 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 9 o'clock on lot W2025-4456. Defects only after extended idle (>8 hours). Chamber conditioning issue.\n\nProcess Context: Tool: ETCH-LAM-11. Extended idle allows seasoning degradation at 9 o'clock position. Asymmetric chamber effects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric seasoning degradation after idle\n- 9 o'clock = most sensitive zone\n- Extended idle = seasoning loss\n- Asymmetric = non-uniform degradation\n\n**Position Correlation**:\n- Single position = chamber geometry\n- Idle effect = time-dependent\n- Asymmetric = position-specific\n\n## Corrective Actions\n\n1. **Add**: Conditioning step for 9 o'clock zone after idle\n2. **Implement**: Auto-conditioning after extended idle\n3. **Validate**: No 9 o'clock defects post-idle\n\n## Prevention Measures\n\n- Track idle time\n- Implement conditioning protocols\n- Monitor position-specific degradation\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die after idle"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized contact resistance at 12 o'clock on lot W2025-4789. High resistance at edge. Native oxide regrowth.\n\nProcess Context: Tool: CLEAN-LAM-05. Recipe: PRE_METAL_CLEAN. Clean coverage weak at 12 o'clock edge. Native oxide not fully removed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete native oxide removal at edge\n- 12 o'clock = clean coverage gap\n- High resistance = oxide barrier\n- Native oxide = regrowth\n\n**Position Correlation**:\n- Single position = clean pattern\n- Oxide = surface condition\n- Coverage = spray geometry\n\n## Corrective Actions\n\n1. **Optimize**: Clean coverage at 12 o'clock on CLEAN-LAM-05\n2. **Verify**: Complete oxide removal at edge\n3. **Validate**: Uniform contact resistance\n\n## Prevention Measures\n\n- Monitor clean coverage uniformity\n- Track edge contact resistance\n- Optimize clean recipe\n\n**Severity**: Major\n**Yield Impact**: 12 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 3 o'clock on lot W2025-5012. Defects only on morning shift production. Shift-specific issue.\n\nProcess Context: Tool: COAT-TEL-12. Morning shift operator not priming nozzle properly. Incomplete prime leaving defects at 3 o'clock dispense point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure error on morning shift\n- 3 o'clock = dispense start\n- Morning shift = operator-specific\n- Prime incomplete = procedure issue\n\n**Position Correlation**:\n- Single position = dispense location\n- Shift pattern = operator behavior\n- Prime = process step\n\n## Corrective Actions\n\n1. **Retrain**: Morning shift operator on prime procedure\n2. **Verify**: Proper prime execution\n3. **Validate**: No 3 o'clock defects\n\n## Prevention Measures\n\n- Standardize prime procedures\n- Track shift-specific defects\n- Operator certification\n\n**Severity**: Minor\n**Yield Impact**: Morning shift 3 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized pattern distortion at 6 o'clock on lot W2025-5345. CD variation at edge. Focus error.\n\nProcess Context: Tool: LITH-ASML-09. Recipe: METAL_EXP. Stage leveling error at 6 o'clock edge zone. Height measurement incorrect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling error at edge\n- 6 o'clock = leveling sensor zone\n- CD variation = focus error\n- Height measurement = leveling issue\n\n**Position Correlation**:\n- Single position = sensor zone\n- Focus = height error\n- Leveling = root cause\n\n## Corrective Actions\n\n1. **Calibrate**: Stage leveling at 6 o'clock on LITH-ASML-09\n2. **Verify**: Height accuracy at edge\n3. **Validate**: Uniform CD at edge\n\n## Prevention Measures\n\n- Monitor edge leveling accuracy\n- Track edge CD uniformity\n- Regular leveling calibration\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 8 o'clock on lot W2025-5678. Defects at notch +90° position. Wafer orientation-related.\n\nProcess Context: Tool: ETCH-AMAT-13. Recipe: POLY_ETCH. Chuck alignment causes specific edge position exposure. 90° from notch = hardware position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck alignment creating positional exposure\n- Notch +90° = hardware geometry\n- 8 o'clock = post-alignment position\n- Edge exposure = alignment effect\n\n**Position Correlation**:\n- 90° offset = chuck alignment\n- Fixed position = hardware geometry\n- Edge = boundary effect\n\n## Corrective Actions\n\n1. **Check**: Chuck alignment on ETCH-AMAT-13\n2. **Verify**: No hardware interference at 8 o'clock\n3. **Validate**: No defects at notch +90°\n\n## Prevention Measures\n\n- Monitor position-specific defects\n- Track orientation-related issues\n- Verify chuck alignment\n\n**Severity**: Major\n**Yield Impact**: 8 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized copper corrosion at 10 o'clock on lot W2025-5901. Corrosion at edge position. Rinse incomplete.\n\nProcess Context: Tool: CLEAN-DNS-06. Recipe: POST_CMP_CLEAN. Rinse arm not reaching 10 o'clock edge fully. Chemical residue causing corrosion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete rinse at edge position\n- 10 o'clock = arm reach limit\n- Corrosion = chemical residue\n- Rinse incomplete = coverage gap\n\n**Position Correlation**:\n- Single position = arm geometry\n- Corrosion = chemical attack\n- Arm reach = mechanical limitation\n\n## Corrective Actions\n\n1. **Extend**: Rinse arm travel on CLEAN-DNS-06\n2. **Verify**: Full edge coverage\n3. **Validate**: No corrosion at 10 o'clock\n\n## Prevention Measures\n\n- Check arm travel range\n- Track edge corrosion defects\n- Optimize rinse coverage\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 1 o'clock on lot W2025-6234. Particles at edge. Appears after carrier transport.\n\nProcess Context: AGV transport creating vibration. Wafer contacting FOUP slot at 1 o'clock during transport. Transport-induced particles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transport vibration causing wafer-slot contact\n- 1 o'clock = slot contact point\n- Particles = friction-generated\n- AGV vibration = motion source\n\n**Position Correlation**:\n- Single position = slot geometry\n- Transport = motion event\n- Vibration = contact cause\n\n## Corrective Actions\n\n1. **Reduce**: AGV transport speed/vibration\n2. **Check**: FOUP slot clearance\n3. **Validate**: No transport-induced defects\n\n## Prevention Measures\n\n- Monitor AGV vibration\n- Optimize transport parameters\n- Track transport-related defects\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock edge die after transport"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized implant non-uniformity at 4 o'clock on lot W2025-6567. Dose low at edge position. Beam clipping.\n\nProcess Context: Tool: IMPLANT-AXCELIS-04. Recipe: LDD_IMPLANT. Beam clipping at 4 o'clock edge scan. Beam aperture misaligned.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam aperture misalignment causing clipping\n- 4 o'clock = scan edge\n- Dose low = beam blocked\n- Clipping = aperture issue\n\n**Position Correlation**:\n- Single position = scan geometry\n- Low dose = beam obstruction\n- Aperture = root cause\n\n## Corrective Actions\n\n1. **Align**: Beam aperture on IMPLANT-AXCELIS-04\n2. **Verify**: Full scan coverage\n3. **Validate**: Uniform dose at edge\n\n## Prevention Measures\n\n- Regular aperture alignment\n- Monitor edge dose uniformity\n- Track beam clipping issues\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 7 o'clock on lot W2025-6890. Defects appear randomly by lot. Intermittent issue at edge.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: CONTACT_ETCH. ESC He flow occasionally dropping at 7 o'clock zone. Intermittent valve issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent ESC He flow at edge zone\n- 7 o'clock = affected zone\n- Random by lot = intermittent\n- He flow drop = valve malfunction\n\n**Position Correlation**:\n- Single position = He zone\n- Intermittent = valve reliability\n- Edge = thermal effect\n\n## Corrective Actions\n\n1. **Replace**: He zone valve on ETCH-LAM-12\n2. **Verify**: Stable He flow at 7 o'clock\n3. **Validate**: No intermittent defects\n\n## Prevention Measures\n\n- Monitor He flow stability\n- Track intermittent edge defects\n- Proactive valve replacement\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock edge die (intermittent)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized passivation crack at 9 o'clock on lot W2025-7123. Crack at edge. Film stress issue.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: SIN_PASS. Edge stress higher at 9 o'clock due to deposition non-uniformity. Crack from stress concentration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge stress concentration from non-uniform deposition\n- 9 o'clock = high stress zone\n- Crack = stress relief\n- Deposition = non-uniformity\n\n**Position Correlation**:\n- Single position = deposition pattern\n- Stress = film property\n- Crack = mechanical failure\n\n## Corrective Actions\n\n1. **Optimize**: Edge deposition uniformity on CVD-AMAT-14\n2. **Reduce**: Film stress at 9 o'clock\n3. **Validate**: No edge cracks\n\n## Prevention Measures\n\n- Monitor edge film stress\n- Track edge crack defects\n- Optimize deposition uniformity\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 11 o'clock on lot W2025-7456. Probe marks too deep at edge. Test damage.\n\nProcess Context: Tool: PROBE-TEL-07. Recipe: FINAL_TEST. Probe card edge needles applying excess force at 11 o'clock. Overdrive setting too high.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe overdrive too high at edge\n- 11 o'clock = edge probe zone\n- Deep marks = excess force\n- Overdrive = probe card setting\n\n**Position Correlation**:\n- Single position = probe geometry\n- Deep marks = force damage\n- Overdrive = force parameter\n\n## Corrective Actions\n\n1. **Adjust**: Probe overdrive on PROBE-TEL-07\n2. **Verify**: Proper contact force at edge\n3. **Validate**: No edge probe damage\n\n## Prevention Measures\n\n- Monitor probe mark depth\n- Track edge probe damage\n- Optimize overdrive settings\n\n**Severity**: Major\n**Yield Impact**: 11 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized barrier failure at 2 o'clock on lot W2025-7789. Barrier thin at edge. Copper diffusion risk.\n\nProcess Context: Tool: PVD-AMAT-10. Recipe: TAN_BARRIER. Step coverage poor at 2 o'clock edge features. Edge die more challenging geometry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor step coverage at edge die features\n- 2 o'clock = edge die zone\n- Barrier thin = coverage failure\n- Geometry = edge design challenge\n\n**Position Correlation**:\n- Single position = die layout\n- Step coverage = PVD limitation\n- Edge = process margin\n\n## Corrective Actions\n\n1. **Optimize**: PVD step coverage on PVD-AMAT-10\n2. **Verify**: Adequate barrier at 2 o'clock edge\n3. **Validate**: No barrier failures\n\n## Prevention Measures\n\n- Monitor edge barrier coverage\n- Track edge die reliability\n- Optimize deposition for edge\n\n**Severity**: Critical\n**Yield Impact**: 2 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 5 o'clock on lot W2025-8012. Defects match facility power glitch timing. Power-related damage.\n\nProcess Context: Tool: ETCH-TEL-10. Power glitch affected 5 o'clock edge zone most. RF recovery asymmetric after glitch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power glitch with asymmetric RF recovery\n- 5 o'clock = most affected zone\n- Power glitch = event trigger\n- RF recovery = asymmetric plasma\n\n**Position Correlation**:\n- Single position = RF asymmetry\n- Power glitch = root cause event\n- Edge = RF boundary\n\n## Corrective Actions\n\n1. **Review**: UPS protection on ETCH-TEL-10\n2. **Verify**: RF recovery uniformity\n3. **Validate**: No post-glitch asymmetry\n\n## Prevention Measures\n\n- Improve power protection\n- Monitor RF recovery\n- Track power-related defects\n\n**Severity**: Major\n**Yield Impact**: 5 o'clock edge die during glitch"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized oxide punch-through at 8 o'clock on lot W2025-8345. Oxide breakdown at edge. Plasma damage.\n\nProcess Context: Tool: ETCH-LAM-13. Recipe: GATE_ETCH. Edge charging damage at 8 o'clock. Plasma uniformity affecting antenna effect at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma charging damage at edge\n- 8 o'clock = charging hot spot\n- Oxide punch-through = voltage stress\n- Antenna effect = edge exacerbated\n\n**Position Correlation**:\n- Single position = plasma asymmetry\n- Charging = gate oxide damage\n- Edge = boundary effect\n\n## Corrective Actions\n\n1. **Optimize**: Plasma uniformity on ETCH-LAM-13\n2. **Reduce**: Edge charging by recipe adjustment\n3. **Validate**: No oxide damage at edge\n\n## Prevention Measures\n\n- Monitor plasma charging\n- Track edge oxide damage\n- Design for charging resistance\n\n**Severity**: Critical\n**Yield Impact**: 8 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 10 o'clock on lot W2025-8678. Pattern bridging at edge. Litho focus issue.\n\nProcess Context: Tool: LITH-NIKON-04. Recipe: VIA_EXP. Focus offset at 10 o'clock edge zone. Edge leveling error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus offset at edge zone\n- 10 o'clock = focus error zone\n- Bridging = defocus effect\n- Leveling = height error\n\n**Position Correlation**:\n- Single position = sensor zone\n- Focus = height accuracy\n- Bridging = exposure failure\n\n## Corrective Actions\n\n1. **Calibrate**: Edge focus on LITH-NIKON-04\n2. **Verify**: Level accuracy at 10 o'clock\n3. **Validate**: No edge bridging\n\n## Prevention Measures\n\n- Monitor edge focus\n- Track edge pattern quality\n- Regular focus calibration\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized metal extrusion at 1 o'clock on lot W2025-8901. Metal extruding at edge. Barrier opening issue.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: DUAL_DAMASCENE. Barrier residue at 1 o'clock edge. Incomplete etch allowing extrusion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Barrier residue at edge allowing extrusion\n- 1 o'clock = etch weak zone\n- Extrusion = barrier failure\n- Residue = incomplete etch\n\n**Position Correlation**:\n- Single position = etch uniformity\n- Extrusion = barrier breach\n- Residue = coverage gap\n\n## Corrective Actions\n\n1. **Optimize**: Edge etch uniformity on ETCH-AMAT-15\n2. **Add**: Over-etch margin at 1 o'clock\n3. **Validate**: Complete barrier opening at edge\n\n## Prevention Measures\n\n- Monitor edge barrier etch\n- Track edge extrusion defects\n- Optimize etch uniformity\n\n**Severity**: Critical\n**Yield Impact**: 1 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 4 o'clock on lot W2025-9234. Defects only on thick wafers. Wafer bow effect at edge.\n\nProcess Context: Tool: ETCH-TEL-11. Thick wafers bowing differently. 4 o'clock edge lifting from chuck more on thick wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thick wafer bow at edge\n- 4 o'clock = bow maximum\n- Thick wafers = more bow\n- Edge lift = clamping issue\n\n**Position Correlation**:\n- Single position = bow geometry\n- Thick wafers = mechanical behavior\n- Edge lift = ESC limitation\n\n## Corrective Actions\n\n1. **Increase**: ESC clamp force for thick wafers\n2. **Verify**: Proper edge clamping at 4 o'clock\n3. **Validate**: No edge defects on thick wafers\n\n## Prevention Measures\n\n- Set ESC force per wafer type\n- Track wafer-type edge defects\n- Optimize clamping for thick wafers\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die (thick wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized die failure at 7 o'clock on lot W2025-9567. Electrical failure at edge. Multiple failure modes.\n\nProcess Context: Multiple tools contributing to 7 o'clock edge weakness. Cumulative edge effects from process flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative edge effects from process flow\n- 7 o'clock = common weak zone\n- Multiple failure modes = compound issues\n- Edge = accumulated margin loss\n\n**Position Correlation**:\n- Single position = systematic weakness\n- Multiple modes = compound damage\n- Process flow = accumulation\n\n## Corrective Actions\n\n1. **Analyze**: Each process step for 7 o'clock contribution\n2. **Optimize**: Worst contributors\n3. **Validate**: Improved edge yield\n\n## Prevention Measures\n\n- Monitor edge yield by process step\n- Track cumulative edge effects\n- Optimize full process flow for edge\n\n**Severity**: Critical\n**Yield Impact**: 7 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 10 o'clock on lot W2025-9890. Defects only on last 5 wafers of each FOUP. Position-dependent.\n\nProcess Context: FOUP slots 21-25 (top slots) showing 10 o'clock edge contamination. FOUP lid seal at 10 o'clock degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP lid seal degradation at 10 o'clock\n- Top slots (21-25) = near lid\n- 10 o'clock = seal failure position\n- Contamination = air ingress\n\n**Position Correlation**:\n- Last 5 wafers = top slots\n- 10 o'clock = seal location\n- Lid seal = contamination source\n\n## Corrective Actions\n\n1. **Replace**: FOUP lid seal\n2. **Verify**: Seal integrity at 10 o'clock\n3. **Validate**: No top slot edge defects\n\n## Prevention Measures\n\n- Track FOUP seal condition\n- Monitor slot-position defects\n- Replace seals proactively\n\n**Severity**: Major\n**Yield Impact**: Top 5 slots 10 o'clock edge die"
  }
]

