<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf -ucf microblaze_top.ucf

</twCmdLine><twDesign>microblaze_top.ncd</twDesign><twDesignPath>microblaze_top.ncd</twDesignPath><twPCF>microblaze_top.pcf</twPCF><twPcfPath>microblaze_top.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vsx55</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>148</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>39</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.334</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_reg (SLICE_X55Y225.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.643</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_4</twSrc><twDest BELType="FF">rst_generator_0/rst_reg</twDest><twTotPathDel>4.357</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_4</twSrc><twDest BELType='FF'>rst_generator_0/rst_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y225.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y225.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twLogDel>2.157</twLogDel><twRouteDel>2.200</twRouteDel><twTotDel>4.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.699</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_reg</twDest><twTotPathDel>4.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y225.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y225.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twLogDel>2.157</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>4.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.813</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_3</twSrc><twDest BELType="FF">rst_generator_0/rst_reg</twDest><twTotPathDel>4.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_3</twSrc><twDest BELType='FF'>rst_generator_0/rst_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y225.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y225.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twLogDel>2.157</twLogDel><twRouteDel>2.030</twRouteDel><twTotDel>4.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_2 (SLICE_X52Y206.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.163</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_6</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_2</twDest><twTotPathDel>3.400</twTotPathDel><twClkSkew dest = "0.709" src = "1.146">0.437</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_6</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twLogDel>1.619</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>3.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.344</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_4</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_2</twDest><twTotPathDel>3.647</twTotPathDel><twClkSkew dest = "0.112" src = "0.121">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_4</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.973</twRouteDel><twTotDel>3.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.409</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_2</twDest><twTotPathDel>3.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.917</twRouteDel><twTotDel>3.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_3 (SLICE_X52Y206.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.163</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_6</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_3</twDest><twTotPathDel>3.400</twTotPathDel><twClkSkew dest = "0.709" src = "1.146">0.437</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_6</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twLogDel>1.619</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>3.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.344</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_4</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_3</twDest><twTotPathDel>3.647</twTotPathDel><twClkSkew dest = "0.112" src = "0.121">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_4</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y207.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.973</twRouteDel><twTotDel>3.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.409</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_3</twDest><twTotPathDel>3.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp><twBEL>rst_generator_0/rst_reg_cmp_ge0000191</twBEL><twBEL>rst_generator_0/rst_reg_cmp_ge000019_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y209.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_ge000019</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_3</twBEL></twPathDel><twLogDel>1.674</twLogDel><twRouteDel>1.917</twRouteDel><twTotDel>3.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X52Y228.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.535</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew dest = "0.123" src = "0.113">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y229.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y229.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y228.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y228.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X52Y229.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y229.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y229.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y229.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y229.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X53Y228.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.548</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twTotPathDel>0.558</twTotPathDel><twClkSkew dest = "0.123" src = "0.113">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y228.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y228.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y228.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y228.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdcmpco" slack="1.668" period="5.000" constraintValue="5.000" deviceLimit="3.332" freqLimit="300.120" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK2X" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK2X" locationPin="DCM_ADV_X0Y7.CLK2X" clockNet="microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK2X"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>365809</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="461" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 (SLICE_X23Y56.G1), 461 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twDest><twTotPathDel>9.940</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr&lt;4&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">5.241</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Mram_Reg_File52.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1&lt;6&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/inst_LPM_MUX2511</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;6&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27_F</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;6&gt;1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>8.420</twRouteDel><twTotDel>9.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twDest><twTotPathDel>9.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr&lt;4&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">5.024</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N105</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Mram_Reg_File51.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N105</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1&lt;6&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/inst_LPM_MUX2511</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;6&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27_F</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;6&gt;1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>7.943</twRouteDel><twTotDel>9.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.952</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twDest><twTotPathDel>8.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr&lt;1&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">4.269</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Mram_Reg_File52.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1&lt;6&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/inst_LPM_MUX2511</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.752</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;6&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27_F</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;6&gt;1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6</twBEL></twPathDel><twLogDel>1.540</twLogDel><twRouteDel>7.448</twRouteDel><twTotDel>8.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (SLICE_X51Y99.G2), 12 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twTotPathDel>9.453</twTotPathDel><twClkSkew dest = "1.646" src = "2.098">0.452</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X34Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N11</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/N316</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.G2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">2.655</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc&lt;9&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/keep_or_new_9_or00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>7.558</twRouteDel><twTotDel>9.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twTotPathDel>9.371</twTotPathDel><twClkSkew dest = "1.646" src = "2.098">0.452</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X34Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y24.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N11</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/N316</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.G2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">2.655</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc&lt;9&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/keep_or_new_9_or00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>7.476</twRouteDel><twTotDel>9.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twTotPathDel>8.981</twTotPathDel><twClkSkew dest = "1.646" src = "2.094">0.448</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X34Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>microblaze_i/microblaze_0/LOCKSTEP_MASTER_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/N316</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.G2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">2.655</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc&lt;9&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/keep_or_new_9_or00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>1.701</twLogDel><twRouteDel>7.280</twRouteDel><twTotDel>8.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="168" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF (SLICE_X51Y99.BX), 168 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twTotPathDel>9.182</twTotPathDel><twClkSkew dest = "1.646" src = "2.363">0.717</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X10Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X10Y54.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;10&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.609</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[6].I_Part_Of_Zero_Detect/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/nibble_Zero_5_not00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[6].I_Part_Of_Zero_Detect</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[6].I_Part_Of_Zero_Detect/O</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[7].I_Part_Of_Zero_Detect</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y35.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3&lt;1&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>147</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>294</twFanCnt><twDelInfo twEdge="twRising">3.316</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc&lt;9&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>2.752</twLogDel><twRouteDel>6.430</twRouteDel><twTotDel>9.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twTotPathDel>9.363</twTotPathDel><twClkSkew dest = "1.646" src = "2.103">0.457</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X32Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y40.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y35.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3&lt;1&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>147</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>294</twFanCnt><twDelInfo twEdge="twRising">3.316</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc&lt;9&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>2.768</twLogDel><twRouteDel>6.595</twRouteDel><twTotDel>9.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twTotPathDel>9.453</twTotPathDel><twClkSkew dest = "1.646" src = "1.962">0.316</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X39Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;8&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.482</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict_0_and000026</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict_0_and000026/O</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict_0_and000082</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op2_conflict</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_7_mux00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>294</twFanCnt><twDelInfo twEdge="twRising">3.316</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc&lt;9&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Using_LUT4.PC_Mux_MUXF5</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>2.180</twLogDel><twRouteDel>7.273</twRouteDel><twTotDel>9.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3 (SLICE_X32Y103.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3</twSrc><twDest BELType="FF">microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3</twSrc><twDest BELType='FF'>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X33Y103.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;35&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y103.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y103.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/mb_plb_PLB_ABus&lt;3&gt;</twComp><twBEL>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout2_0_or00001</twBEL><twBEL>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13 (SLICE_X30Y99.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13</twSrc><twDest BELType="FF">microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13</twSrc><twDest BELType='FF'>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y99.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;45&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y99.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;45&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y99.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/mb_plb_PLB_ABus&lt;13&gt;</twComp><twBEL>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout12_0_or00001</twBEL><twBEL>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR (SLICE_X56Y33.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X57Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/sample_1_ren_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y33.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_and00001</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR</twBEL></twPathDel><twLogDel>0.170</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tdspper_BML" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X1Y12.CLK" clockNet="microblaze_i/clk_100_0000MHz"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tdspper_MPL" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X1Y11.CLK" clockNet="microblaze_i/clk_100_0000MHz"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA" logResource="microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA" locationPin="RAMB16_X2Y12.CLKA" clockNet="microblaze_i/clk_100_0000MHz"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>16342</twItemCnt><twErrCntSetup>120</twErrCntSetup><twErrCntEndPt>120</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4016</twEndPtCnt><twPathErrCnt>6192</twPathErrCnt><twMinPer>20.822</twMinPer></twConstHead><twPathRptBanner iPaths="384" iCriticalPaths="381" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2 (SLICE_X30Y209.F4), 384 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.911</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twDest><twTotPathDel>10.086</twTotPathDel><twClkSkew dest = "2.074" src = "2.339">0.265</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y29.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X0Y29.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y241.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y241.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_729</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y240.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y240.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f57</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y241.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y241.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y241.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f77</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y241.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y223.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y223.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_1/N487</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;77_SW12</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y210.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>microblaze_i/plb_dac_1/N487</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y210.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_i/plb_dac_1/N389</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;110_SW0_SW02</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;110_SW0_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>microblaze_i/plb_dac_1/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y209.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_1/N125</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0_G</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>microblaze_i/plb_dac_1/N125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y209.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;2&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twBEL></twPathDel><twLogDel>5.420</twLogDel><twRouteDel>4.666</twRouteDel><twTotDel>10.086</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.899</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twDest><twTotPathDel>10.074</twTotPathDel><twClkSkew dest = "2.074" src = "2.339">0.265</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y29.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X0Y29.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y241.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y241.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_729</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y240.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y240.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f57</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y241.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y241.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y241.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f77</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y241.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y223.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y223.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_1/N487</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;77_SW12</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y210.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>microblaze_i/plb_dac_1/N487</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y210.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_1/N389</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;110_SW0_SW01</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;110_SW0_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>microblaze_i/plb_dac_1/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y209.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_1/N125</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0_G</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>microblaze_i/plb_dac_1/N125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y209.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;2&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twBEL></twPathDel><twLogDel>5.412</twLogDel><twRouteDel>4.662</twRouteDel><twTotDel>10.074</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.893</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twDest><twTotPathDel>10.068</twTotPathDel><twClkSkew dest = "2.074" src = "2.339">0.265</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y29.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X0Y29.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y241.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y241.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_729</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y240.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y240.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f57</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y241.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y241.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y241.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f77</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y241.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f521</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y223.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y223.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_i/plb_dac_1/N487</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;77_SW11</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y210.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>microblaze_i/plb_dac_1/N487</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y210.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_i/plb_dac_1/N389</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;110_SW0_SW02</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;24&gt;110_SW0_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>microblaze_i/plb_dac_1/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y209.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_1/N125</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0_G</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>microblaze_i/plb_dac_1/N125</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y209.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;2&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_2</twBEL></twPathDel><twLogDel>5.415</twLogDel><twRouteDel>4.653</twRouteDel><twTotDel>10.068</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="384" iCriticalPaths="384" sType="EndPoint">Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1 (SLICE_X72Y199.G2), 384 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.785</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twTotPathDel>10.221</twTotPathDel><twClkSkew dest = "2.074" src = "2.078">0.004</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X9Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X9Y19.DOPA0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y139.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y139.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_852</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y138.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y138.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y139.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y139.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y137.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y137.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y177.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/i_arb_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y177.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_0/N491</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;77_SW12</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y178.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>microblaze_i/plb_dac_0/N491</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y178.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_0/N403</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_SW1_SW02</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_SW1_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>microblaze_i/plb_dac_0/N403</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y194.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_0/N133</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_G</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y199.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>microblaze_i/plb_dac_0/N133</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y199.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;2&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twBEL></twPathDel><twLogDel>5.414</twLogDel><twRouteDel>4.807</twRouteDel><twTotDel>10.221</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.759</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twTotPathDel>10.195</twTotPathDel><twClkSkew dest = "2.074" src = "2.078">0.004</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X9Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X9Y19.DOPA0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y139.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y139.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_852</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y138.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y138.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y139.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y139.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y137.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y137.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y177.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/i_arb_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y177.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_0/N491</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;77_SW12</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y178.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/plb_dac_0/N491</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y178.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_i/plb_dac_0/N403</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_SW1_SW01</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_SW1_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>microblaze_i/plb_dac_0/N403</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y194.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_0/N133</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_G</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y199.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>microblaze_i/plb_dac_0/N133</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y199.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;2&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twBEL></twPathDel><twLogDel>5.409</twLogDel><twRouteDel>4.786</twRouteDel><twTotDel>10.195</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.759</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twTotPathDel>10.195</twTotPathDel><twClkSkew dest = "2.074" src = "2.078">0.004</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X9Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X9Y19.DOPA0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y139.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y139.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_852</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y138.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y138.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f526</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y139.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f617</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y139.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f525</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y137.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f78</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y137.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f524</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y177.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/i_arb_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y177.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_i/plb_dac_0/N491</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;77_SW11</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y178.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>microblaze_i/plb_dac_0/N491</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y178.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_0/N403</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_SW1_SW02</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_SW1_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>microblaze_i/plb_dac_0/N403</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y194.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_0/N133</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0_G</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000&lt;23&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y199.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>microblaze_i/plb_dac_0/N133</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y199.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg&lt;2&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1_rstpot</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_1</twBEL></twPathDel><twLogDel>5.409</twLogDel><twRouteDel>4.786</twRouteDel><twTotDel>10.195</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="384" iCriticalPaths="382" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3 (SLICE_X30Y218.F4), 384 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.530</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twDest><twTotPathDel>9.711</twTotPathDel><twClkSkew dest = "2.089" src = "2.348">0.259</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOA6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y239.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y239.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y238.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y238.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f56</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y239.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f66</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y239.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y239.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y239.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y227.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y227.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_i/plb_dac_1/N485</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77_SW12</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y224.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>microblaze_i/plb_dac_1/N485</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y224.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;28&gt;11</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y222.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y222.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_1/N143</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0_SW12</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y218.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>microblaze_i/plb_dac_1/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;3&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y218.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;3&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twBEL></twPathDel><twLogDel>5.248</twLogDel><twRouteDel>4.463</twRouteDel><twTotDel>9.711</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.522</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twDest><twTotPathDel>9.703</twTotPathDel><twClkSkew dest = "2.089" src = "2.348">0.259</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOA6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y239.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y239.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y238.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y238.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f56</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y239.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f66</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y239.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y239.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y239.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y227.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y227.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_i/plb_dac_1/N485</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77_SW11</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y224.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>microblaze_i/plb_dac_1/N485</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y224.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;28&gt;11</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y222.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y222.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_i/plb_dac_1/N143</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0_SW12</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y218.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>microblaze_i/plb_dac_1/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;3&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y218.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;3&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twBEL></twPathDel><twLogDel>5.240</twLogDel><twRouteDel>4.463</twRouteDel><twTotDel>9.703</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.520</twSlack><twSrc BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twDest><twTotPathDel>9.701</twTotPathDel><twClkSkew dest = "2.089" src = "2.348">0.259</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOA6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y239.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y239.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y238.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y238.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f56</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y239.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f66</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y239.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y239.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y239.YMUX</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f518</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y227.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/i_arb_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y227.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_i/plb_dac_1/N485</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77_SW12</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y224.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>microblaze_i/plb_dac_1/N485</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y224.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;28&gt;11</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y222.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;77</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y222.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_i/plb_dac_1/N143</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0_SW11</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0_SW1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y218.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>microblaze_i/plb_dac_1/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;3&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000&lt;25&gt;2_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y218.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg&lt;3&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3_rstpot</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_3</twBEL></twPathDel><twLogDel>5.243</twLogDel><twRouteDel>4.458</twRouteDel><twTotDel>9.701</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X&quot;
        TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b (SLICE_X62Y162.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5_24</twSrc><twDest BELType="FF">microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b</twDest><twTotPathDel>0.548</twTotPathDel><twClkSkew dest = "6.011" src = "5.945">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5_24</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X63Y165.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5&lt;25&gt;</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y162.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/slv_reg5&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y162.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/sig00000040</twComp><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/q_freq_ctl&lt;7&gt;1</twBEL><twBEL>microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk0000002b</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X3Y24.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2_23</twSrc><twDest BELType="RAM">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew dest = "6.165" src = "6.126">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2_23</twSrc><twDest BELType='RAM'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X30Y189.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2&lt;23&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2_23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y24.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg2&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y24.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>1.7</twPctLog><twPctRoute>98.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033 (SLICE_X27Y181.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6_16</twSrc><twDest BELType="FF">microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew dest = "6.225" src = "6.193">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6_16</twSrc><twDest BELType='FF'>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y182.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6&lt;17&gt;</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y181.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/slv_reg6&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y181.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.125</twDelInfo><twComp>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/sig00000030</twComp><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/q_freq_ctl&lt;15&gt;1</twBEL><twBEL>microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk00000033</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clock_generator_0_CLKOUT2</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="2.500" period="5.000" constraintValue="5.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA" logResource="microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA" locationPin="RAMB16_X2Y24.CLKA" clockNet="microblaze_i/clock_generator_0_CLKOUT2"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="2.500" period="5.000" constraintValue="5.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKB" logResource="microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="microblaze_i/clock_generator_0_CLKOUT2"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="2.500" period="5.000" constraintValue="5.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA" logResource="microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/ip_dds_q/blk000000e4/CLKA" locationPin="RAMB16_X8Y24.CLKA" clockNet="microblaze_i/clock_generator_0_CLKOUT2"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;         TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>87</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.388</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (SLICE_X94Y213.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.306</twSlack><twSrc BELType="FF">rst_generator_0/rst_reg</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twTotPathDel>3.141</twTotPathDel><twClkSkew dest = "-0.621" src = "1.787">2.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_reg</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X55Y225.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rst_generator_0/rst_reg</twComp><twBEL>rst_generator_0/rst_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y213.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.551</twDelInfo><twComp>rst_generator_0/rst_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y213.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (SLICE_X78Y104.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.697</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twDest><twTotPathDel>4.278</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X53Y207.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y104.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.658</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>microblaze_i/mb_reset</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>3.658</twRouteDel><twTotDel>4.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (SLICE_X59Y226.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.784</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int</twDest><twTotPathDel>2.818</twTotPathDel><twClkSkew dest = "0.785" src = "1.158">0.373</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.050" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X91Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y226.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.247</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y226.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int_rstpot</twBEL><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>2.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;
        TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2 (SLICE_X50Y206.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.498</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y207.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;0&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y206.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y206.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec&lt;2&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2_and00001</twBEL><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (SLICE_X50Y215.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3</twDest><twTotPathDel>0.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y215.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y215.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;3&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y215.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;3&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Result&lt;3&gt;2</twBEL><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (SLICE_X50Y215.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.541</twSlack><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twSrc><twDest BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twSrc><twDest BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y215.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y215.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;3&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y215.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int&lt;3&gt;</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor&lt;2&gt;11</twBEL><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;
        TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINLOWPULSE" name="Twpl" slack="18.600" period="20.000" constraintValue="10.000" deviceLimit="0.700" physResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK" logResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS" locationPin="SLICE_X58Y226.CLK" clockNet="microblaze_i/clk_50_0000MHz"/><twPinLimit anchorID="107" type="MINLOWPULSE" name="Twpl" slack="18.600" period="20.000" constraintValue="10.000" deviceLimit="0.700" physResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf&lt;1&gt;/CLK" logResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS" locationPin="SLICE_X90Y233.CLK" clockNet="microblaze_i/clk_50_0000MHz"/><twPinLimit anchorID="108" type="MINHIGHPULSE" name="Twph" slack="18.628" period="20.000" constraintValue="10.000" deviceLimit="0.686" physResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK" logResource="microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS" locationPin="SLICE_X58Y226.CLK" clockNet="microblaze_i/clk_50_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="109"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.334" actualRollup="41.644" errors="0" errorRollup="120" items="148" itemsRollup="382238"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.000" actualRollup="N/A" errors="0" errorRollup="0" items="365809" itemsRollup="0"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK2X&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="20.822" actualRollup="N/A" errors="120" errorRollup="0" items="16342" itemsRollup="0"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV&quot;         TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.388" actualRollup="N/A" errors="0" errorRollup="0" items="87" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="110">1</twUnmetConstCnt><twDataSheet anchorID="111" twNameLen="24"><twClk2SUList anchorID="112" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>10.000</twRiseRise><twRiseFall>10.411</twRiseFall><twFallFall>2.270</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="113"><twErrCnt>120</twErrCnt><twScore>330312</twScore><twSetupScore>330312</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>382386</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28505</twConnCnt></twConstCov><twStats anchorID="114"><twMinPer>20.822</twMinPer><twFootnote number="1" /><twMaxFreq>48.026</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Nov 19 14:23:07 2017 </twTimestamp></twFoot><twClientInfo anchorID="115"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 382 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
