# Router 1x3 RTL design

* Designed a 1x3 packet-based protocol router equipped with parity checking and a reset counter in Verilog HDL.
* Individually designed and verified all submodules: Synchronizer, 3 Dual Port FIFOs, FSM, and Register, using ModelSim.

# Block-level Architecture

!(https://github.com/T-Rahul/Router-1x3-RTL-design/blob/a6c861801ace99356e3a5a16a91d37ec1b8d5530/router_architecture.jpg)

