FPGA pin and timing constraints
