
*** Running vivado
    with args -log char_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source char_fifo.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source char_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 335.555 ; gain = 94.055
INFO: [Synth 8-638] synthesizing module 'char_fifo' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4/lab4.srcs/sources_1/ip/char_fifo/synth/char_fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'char_fifo' (27#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4/lab4.srcs/sources_1/ip/char_fifo/synth/char_fifo.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 540.238 ; gain = 298.738
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 540.238 ; gain = 298.738
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 651.547 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:13 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:42 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:42 . Memory (MB): peak = 651.547 ; gain = 410.047
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:42 . Memory (MB): peak = 652.871 ; gain = 411.371
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:02:43 . Memory (MB): peak = 652.871 ; gain = 411.371
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:43 . Memory (MB): peak = 652.871 ; gain = 411.371
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 652.871 ; gain = 411.371
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 652.871 ; gain = 411.371
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 652.871 ; gain = 411.371
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 652.871 ; gain = 411.371

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    31|
|3     |LUT3     |    10|
|4     |LUT4     |    32|
|5     |LUT5     |    13|
|6     |LUT6     |    11|
|7     |MUXCY    |    20|
|8     |RAMB18E1 |     1|
|9     |FDCE     |   130|
|10    |FDPE     |    27|
|11    |FDRE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 652.871 ; gain = 411.371
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:48 . Memory (MB): peak = 657.293 ; gain = 420.426
