Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 20 05:13:47 2019
| Host         : LAPTOP-FLASIS1Q running 64-bit major release  (build 9200)
| Command      : report_methodology -file RV32I_pipelined_wrapper_methodology_drc_routed.rpt -pb RV32I_pipelined_wrapper_methodology_drc_routed.pb -rpx RV32I_pipelined_wrapper_methodology_drc_routed.rpx
| Design       : RV32I_pipelined_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| TIMING-6 | Warning  | No common primary clock between related clocks | 2          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_RV32I_pipelined_clk_wiz_0_0 and clk_out1_RV32I_pipelined_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_RV32I_pipelined_clk_wiz_0_0] -to [get_clocks clk_out1_RV32I_pipelined_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_RV32I_pipelined_clk_wiz_0_0_1 and clk_out1_RV32I_pipelined_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_RV32I_pipelined_clk_wiz_0_0_1] -to [get_clocks clk_out1_RV32I_pipelined_clk_wiz_0_0]
Related violations: <none>


