$date
	Sun Oct 23 04:34:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#153543
b10111 !
1"
#153546
b10111 &
b10111 %
1$
#153547
0"
#153550
b1000110 &
b1000110 %
#153554
b100011 &
b100011 %
#153558
b1101010 &
b1101010 %
#153562
b110101 &
b110101 %
#153566
b10100000 &
b10100000 %
#153570
b1010000 &
b1010000 %
#153574
b101000 &
b101000 %
#153578
b10100 &
b10100 %
#153582
b1010 &
b1010 %
#153586
b101 &
b101 %
#153590
b10000 &
b10000 %
#153594
b1000 &
b1000 %
#153598
b100 &
b100 %
#153602
b10 &
b10 %
#153606
b1 &
1#
b1 %
#153610
b0 &
b0 %
0#
0$
#1110874
b1 &
b1 %
1$
b1 !
1"
#1110875
0"
#1110878
1#
#1110882
b0 &
b0 %
0#
0$
#2133446
b1101 &
b1101 %
1$
b1101 !
1"
#2133447
0"
#2133450
b101000 &
b101000 %
#2133454
b10100 &
b10100 %
#2133458
b1010 &
b1010 %
#2133462
b101 &
b101 %
#2133466
b10000 &
b10000 %
#2133470
b1000 &
b1000 %
#2133474
b100 &
b100 %
#2133478
b10 &
b10 %
#2133482
b1 &
b1 %
1#
#2133486
b0 &
0#
b0 %
0$
#4500012
