

================================================================
== Vitis HLS Report for 'decode_1_Pipeline_VITIS_LOOP_482_1'
================================================================
* Date:           Tue Jun 18 12:24:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  0.670 us|  0.670 us|  134|  134|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_482_1  |      132|      132|         7|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 10 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln480 = store i7 0, i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 11 'store' 'store_ln480' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln482 = icmp_eq  i7 %i, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 14 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln482 = add i7 %i, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 15 'add' 'add_ln482' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln482, void %for.body.i.split, void %for.inc45.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 16 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 17 'trunc' 'trunc_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 18 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i7 %zext_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 19 'zext' 'zext_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_1 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 20 'getelementptr' 'IDCTBuff_addr_1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 21 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 22 'bitconcatenate' 'zext_ln1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i8 %zext_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 23 'zext' 'zext_ln485' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_2 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln485" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 24 'getelementptr' 'IDCTBuff_addr_2' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%IDCTBuff_load_2 = load i9 %IDCTBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 25 'load' 'IDCTBuff_load_2' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln480 = store i7 %add_ln482, i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 26 'store' 'store_ln480' <Predicate = (!icmp_ln482)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 27 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 27 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%u = add i32 %IDCTBuff_load, i32 4294967168" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 28 'add' 'u' <Predicate = (!icmp_ln482)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%IDCTBuff_load_2 = load i9 %IDCTBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 29 'load' 'IDCTBuff_load_2' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%v = add i32 %IDCTBuff_load_2, i32 4294967168" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 30 'add' 'v' <Predicate = (!icmp_ln482)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 31 [2/2] (2.89ns)   --->   "%mul_ln487 = mul i32 %v, i32 359" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 31 'mul' 'mul_ln487' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (2.89ns)   --->   "%mul_ln488 = mul i32 %u, i32 4294967208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 32 'mul' 'mul_ln488' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 33 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln482" [benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 34 'getelementptr' 'IDCTBuff_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (1.29ns)   --->   "%y = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 35 'load' 'y' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 36 [1/2] (2.89ns)   --->   "%mul_ln487 = mul i32 %v, i32 359" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 36 'mul' 'mul_ln487' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/2] (2.89ns)   --->   "%mul_ln488 = mul i32 %u, i32 4294967208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 37 'mul' 'mul_ln488' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [2/2] (2.89ns)   --->   "%mul_ln488_1 = mul i32 %v, i32 4294967114" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 38 'mul' 'mul_ln488_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [2/2] (2.89ns)   --->   "%mul_ln489 = mul i32 %u, i32 454" [benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 39 'mul' 'mul_ln489' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 40 [1/2] (1.29ns)   --->   "%y = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 40 'load' 'y' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln487 = shl i32 %y, i32 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 41 'shl' 'shl_ln487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln487 = or i32 %shl_ln487, i32 128" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 42 'or' 'or_ln487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln487 = add i32 %mul_ln487, i32 %or_ln487" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 43 'add' 'add_ln487' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/2] (2.89ns)   --->   "%mul_ln488_1 = mul i32 %v, i32 4294967114" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 44 'mul' 'mul_ln488_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/2] (2.89ns)   --->   "%mul_ln489 = mul i32 %u, i32 454" [benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 45 'mul' 'mul_ln489' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln487, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln487, i32 16, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:493->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 47 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.12ns)   --->   "%icmp_ln493 = icmp_sgt  i16 %tmp_7, i16 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:493->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 48 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln482)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln487, i32 8, i32 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:478->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 49 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln488 = add i32 %or_ln487, i32 %mul_ln488_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 50 'add' 'add_ln488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 51 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln488_1 = add i32 %add_ln488, i32 %mul_ln488" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 51 'add' 'add_ln488_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%trunc_ln478_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln488_1, i32 8, i32 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:478->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 52 'partselect' 'trunc_ln478_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln489 = add i32 %mul_ln489, i32 %or_ln487" [benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 53 'add' 'add_ln489' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%trunc_ln478_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln489, i32 8, i32 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:478->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 54 'partselect' 'trunc_ln478_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%xor_ln491 = xor i1 %tmp, i1 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 55 'xor' 'xor_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%select_ln491 = select i1 %xor_ln491, i8 255, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 56 'select' 'select_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%or_ln491 = or i1 %tmp, i1 %icmp_ln493" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 57 'or' 'or_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.40ns) (out node of the LUT)   --->   "%r = select i1 %or_ln491, i8 %select_ln491, i8 %trunc_ln8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 58 'select' 'r' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln488_1, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 59 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln488_1, i32 16, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:498->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.12ns)   --->   "%icmp_ln498 = icmp_sgt  i16 %tmp_9, i16 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:498->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 61 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%xor_ln496 = xor i1 %tmp_8, i1 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 62 'xor' 'xor_ln496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%select_ln496 = select i1 %xor_ln496, i8 255, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 63 'select' 'select_ln496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%or_ln496 = or i1 %tmp_8, i1 %icmp_ln498" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 64 'or' 'or_ln496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.40ns) (out node of the LUT)   --->   "%g = select i1 %or_ln496, i8 %select_ln496, i8 %trunc_ln478_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 65 'select' 'g' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln489, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln489, i32 16, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:503->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 67 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.12ns)   --->   "%icmp_ln503 = icmp_sgt  i16 %tmp_11, i16 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:503->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 68 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%xor_ln501 = xor i1 %tmp_10, i1 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 69 'xor' 'xor_ln501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%select_ln501 = select i1 %xor_ln501, i8 255, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 70 'select' 'select_ln501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%or_ln501 = or i1 %tmp_10, i1 %icmp_ln503" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 71 'or' 'or_ln501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.40ns) (out node of the LUT)   --->   "%b = select i1 %or_ln501, i8 %select_ln501, i8 %trunc_ln478_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 72 'select' 'b' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%rgb_buf_addr = getelementptr i8 %rgb_buf, i64 0, i64 %zext_ln482" [benchmarks/chstone/jpeg/src/jpeg_decode.c:506->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 73 'getelementptr' 'rgb_buf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln506 = store i8 %r, i10 %rgb_buf_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:506->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 74 'store' 'store_ln506' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln480 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 75 'specpipeline' 'specpipeline_ln480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln480 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln482 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 77 'specloopname' 'specloopname_ln482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%rgb_buf_addr_1 = getelementptr i8 %rgb_buf, i64 0, i64 %zext_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:507->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 78 'getelementptr' 'rgb_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln507 = store i8 %g, i10 %rgb_buf_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:507->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 79 'store' 'store_ln507' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%rgb_buf_addr_2 = getelementptr i8 %rgb_buf, i64 0, i64 %zext_ln485" [benchmarks/chstone/jpeg/src/jpeg_decode.c:508->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 80 'getelementptr' 'rgb_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln508 = store i8 %b, i10 %rgb_buf_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:508->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 81 'store' 'store_ln508' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln482 = br void %for.body.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 82 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.776ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln480', benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) of constant 0 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829 [4]  (0.460 ns)
	'load' operation 7 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln482', benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [8]  (0.856 ns)
	'store' operation 0 bit ('store_ln480', benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) of variable 'add_ln482', benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829 [69]  (0.460 ns)

 <State 2>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('IDCTBuff_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) on array 'IDCTBuff' [22]  (1.297 ns)
	'add' operation 32 bit ('u', benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [23]  (1.142 ns)

 <State 3>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln487', benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [31]  (2.893 ns)

 <State 4>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln487', benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [31]  (2.893 ns)

 <State 5>: 3.560ns
The critical path consists of the following:
	'load' operation 32 bit ('y', benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) on array 'IDCTBuff' [17]  (1.297 ns)
	'shl' operation 32 bit ('shl_ln487', benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [29]  (0.000 ns)
	'or' operation 32 bit ('or_ln487', benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [30]  (0.000 ns)
	'add' operation 32 bit ('add_ln487', benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [32]  (1.142 ns)
	'icmp' operation 1 bit ('icmp_ln493', benchmarks/chstone/jpeg/src/jpeg_decode.c:493->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [44]  (1.121 ns)

 <State 6>: 2.663ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln489', benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [40]  (1.142 ns)
	'icmp' operation 1 bit ('icmp_ln503', benchmarks/chstone/jpeg/src/jpeg_decode.c:503->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [58]  (1.121 ns)
	'or' operation 1 bit ('or_ln501', benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [61]  (0.000 ns)
	'select' operation 8 bit ('b', benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [62]  (0.400 ns)

 <State 7>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('rgb_buf_addr_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:507->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) [65]  (0.000 ns)
	'store' operation 0 bit ('store_ln507', benchmarks/chstone/jpeg/src/jpeg_decode.c:507->benchmarks/chstone/jpeg/src/jpeg_decode.c:829) of variable 'g', benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829 on array 'rgb_buf' [66]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
