[15:12:40.843] <TB3>     INFO: *** Welcome to pxar ***
[15:12:40.843] <TB3>     INFO: *** Today: 2016/07/01
[15:12:40.850] <TB3>     INFO: *** Version: b2a7-dirty
[15:12:40.850] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C15.dat
[15:12:40.851] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:12:40.851] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//defaultMaskFile.dat
[15:12:40.851] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters_C15.dat
[15:12:40.926] <TB3>     INFO:         clk: 4
[15:12:40.926] <TB3>     INFO:         ctr: 4
[15:12:40.926] <TB3>     INFO:         sda: 19
[15:12:40.926] <TB3>     INFO:         tin: 9
[15:12:40.926] <TB3>     INFO:         level: 15
[15:12:40.926] <TB3>     INFO:         triggerdelay: 0
[15:12:40.926] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:12:40.926] <TB3>     INFO: Log level: DEBUG
[15:12:40.938] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:12:40.941] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:12:40.944] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:12:42.498] <TB3>     INFO: DUT info: 
[15:12:42.498] <TB3>     INFO: The DUT currently contains the following objects:
[15:12:42.498] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:12:42.498] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:12:42.498] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:12:42.498] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:12:42.498] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.498] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:12:42.499] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:12:42.500] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:12:42.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:12:42.506] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30588928
[15:12:42.506] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1192cf0
[15:12:42.506] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1107770
[15:12:42.506] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f98e5d94010
[15:12:42.506] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f98ebfff510
[15:12:42.506] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30654464 fPxarMemory = 0x7f98e5d94010
[15:12:42.508] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[15:12:42.510] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[15:12:42.510] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.8 C
[15:12:42.510] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:12:42.910] <TB3>     INFO: enter 'restricted' command line mode
[15:12:42.910] <TB3>     INFO: enter test to run
[15:12:42.910] <TB3>     INFO:   test: FPIXTest no parameter change
[15:12:42.910] <TB3>     INFO:   running: fpixtest
[15:12:42.910] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:12:42.913] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:12:42.913] <TB3>     INFO: ######################################################################
[15:12:42.913] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:12:42.913] <TB3>     INFO: ######################################################################
[15:12:42.916] <TB3>     INFO: ######################################################################
[15:12:42.917] <TB3>     INFO: PixTestPretest::doTest()
[15:12:42.917] <TB3>     INFO: ######################################################################
[15:12:42.919] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:42.919] <TB3>     INFO:    PixTestPretest::programROC() 
[15:12:42.919] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:59.505] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:12:59.505] <TB3>     INFO: IA differences per ROC:  17.7 19.3 19.3 18.5 19.3 20.1 16.9 20.1 18.5 16.9 18.5 19.3 20.1 17.7 19.3 18.5
[15:12:59.569] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:59.569] <TB3>     INFO:    PixTestPretest::checkIdig() 
[15:12:59.569] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:00.822] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[15:13:01.324] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:13:01.826] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:13:02.327] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[15:13:02.829] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[15:13:03.331] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[15:13:03.833] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[15:13:04.335] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:13:04.836] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:13:05.338] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:13:05.840] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:13:06.342] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:13:06.843] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[15:13:07.345] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:13:07.847] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:13:08.349] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:13:08.602] <TB3>     INFO: Idig [mA/ROC]: 2.4 1.6 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[15:13:08.602] <TB3>     INFO: Test took 9036 ms.
[15:13:08.602] <TB3>     INFO: PixTestPretest::checkIdig() done.
[15:13:08.632] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:08.632] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:13:08.632] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:08.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[15:13:08.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[15:13:08.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[15:13:09.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 24.6688 mA
[15:13:09.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8687 mA
[15:13:09.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.6688 mA
[15:13:09.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  75 Ia 23.0687 mA
[15:13:09.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 25.4688 mA
[15:13:09.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  73 Ia 23.0687 mA
[15:13:09.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  79 Ia 24.6688 mA
[15:13:09.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  76 Ia 23.8687 mA
[15:13:09.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[15:13:09.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[15:13:10.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[15:13:10.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[15:13:10.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[15:13:10.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[15:13:10.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[15:13:10.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.4688 mA
[15:13:10.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  93 Ia 24.6688 mA
[15:13:10.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  90 Ia 23.8687 mA
[15:13:10.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[15:13:10.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 24.6688 mA
[15:13:11.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  72 Ia 23.0687 mA
[15:13:11.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  78 Ia 24.6688 mA
[15:13:11.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  75 Ia 24.6688 mA
[15:13:11.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  72 Ia 23.8687 mA
[15:13:11.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[15:13:11.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.4688 mA
[15:13:11.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  93 Ia 24.6688 mA
[15:13:11.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  90 Ia 23.8687 mA
[15:13:11.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[15:13:11.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[15:13:12.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[15:13:12.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[15:13:12.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[15:13:12.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2688 mA
[15:13:12.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 24.6688 mA
[15:13:12.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 23.8687 mA
[15:13:12.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[15:13:12.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[15:13:12.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[15:13:12.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 24.6688 mA
[15:13:13.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  78 Ia 23.0687 mA
[15:13:13.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 25.4688 mA
[15:13:13.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  76 Ia 23.0687 mA
[15:13:13.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  82 Ia 24.6688 mA
[15:13:13.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  79 Ia 23.8687 mA
[15:13:13.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[15:13:13.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  76
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  90
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  72
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  90
[15:13:13.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[15:13:13.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[15:13:13.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[15:13:13.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  85
[15:13:13.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[15:13:13.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  79
[15:13:15.328] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[15:13:15.328] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  20.1  20.1  19.3  19.3  18.5  19.3  19.3  19.3  20.1  20.1  19.3  19.3
[15:13:15.363] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:15.363] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:13:15.363] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:15.499] <TB3>     INFO: Expecting 231680 events.
[15:13:23.591] <TB3>     INFO: 231680 events read in total (7374ms).
[15:13:23.746] <TB3>     INFO: Test took 8380ms.
[15:13:23.946] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 59
[15:13:23.950] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 61
[15:13:23.953] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 62
[15:13:23.957] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 60
[15:13:23.961] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 60
[15:13:23.965] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:13:23.968] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 61
[15:13:23.972] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 59
[15:13:23.975] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 59
[15:13:23.979] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 66
[15:13:23.982] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 107 and Delta(CalDel) = 63
[15:13:23.986] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 67
[15:13:23.993] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 63
[15:13:23.996] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 106 and Delta(CalDel) = 59
[15:13:23.000] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 90 and Delta(CalDel) = 59
[15:13:23.003] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 65
[15:13:24.044] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:13:24.076] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:24.077] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:13:24.077] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:24.213] <TB3>     INFO: Expecting 231680 events.
[15:13:32.312] <TB3>     INFO: 231680 events read in total (7384ms).
[15:13:32.317] <TB3>     INFO: Test took 8236ms.
[15:13:32.340] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[15:13:32.658] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[15:13:32.661] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[15:13:32.665] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[15:13:32.668] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[15:13:32.672] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 31
[15:13:32.675] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[15:13:32.679] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[15:13:32.682] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29
[15:13:32.686] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32.5
[15:13:32.689] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:13:32.693] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33.5
[15:13:32.696] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[15:13:32.700] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[15:13:32.703] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[15:13:32.707] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 32
[15:13:32.742] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:13:32.742] <TB3>     INFO: CalDel:      128   131   139   115   132   150   124   128   126   155   143   160   145   121   118   142
[15:13:32.742] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C0.dat
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C1.dat
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C2.dat
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C3.dat
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C4.dat
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C5.dat
[15:13:32.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C6.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C7.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C8.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C9.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C10.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C11.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C12.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C13.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C14.dat
[15:13:32.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters_C15.dat
[15:13:32.747] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:13:32.748] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:13:32.748] <TB3>     INFO: PixTestPretest::doTest() done, duration: 49 seconds
[15:13:32.748] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:13:32.833] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:13:32.833] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:13:32.833] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:13:32.833] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:13:32.835] <TB3>     INFO: ######################################################################
[15:13:32.835] <TB3>     INFO: PixTestTiming::doTest()
[15:13:32.835] <TB3>     INFO: ######################################################################
[15:13:32.835] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:32.836] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:13:32.836] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:32.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:13:34.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:13:36.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:13:38.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:13:40.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:13:43.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:13:45.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:13:47.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:13:50.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:13:51.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:13:53.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:13:56.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:13:58.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:14:00.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:14:02.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:14:05.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:14:07.517] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:14:09.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:14:10.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:14:12.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:14:13.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:14:15.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:14:16.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:14:18.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:14:19.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:14:21.199] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:14:22.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:14:24.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:14:25.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:14:27.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:14:28.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:14:30.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:14:31.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:14:35.438] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:14:36.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:14:38.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:14:39.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:14:41.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:14:43.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:14:44.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:14:46.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:14:48.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:14:50.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:14:52.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:14:54.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:14:57.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:14:59.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:15:01.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:15:03.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:15:05.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:15:07.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:15:09.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:15:11.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:15:14.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:15:16.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:15:18.673] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:15:20.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:15:23.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:15:25.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:15:27.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:15:30.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:15:32.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:15:34.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:15:36.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:15:39.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:15:41.410] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:15:43.683] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:15:45.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:15:48.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:15:50.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:15:52.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:15:55.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:15:57.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:15:59.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:16:01.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:16:04.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:16:06.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:16:08.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:16:10.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:16:13.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:16:15.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:16:27.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:16:29.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:16:30.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:16:32.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:16:33.840] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:16:35.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:16:36.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:16:38.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:16:50.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:16:54.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:16:56.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:17:00.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:17:04.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:17:07.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:17:10.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:17:13.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:17:14.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:17:16.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:17:17.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:17:19.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:17:20.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:17:22.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:17:23.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:17:25.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:17:27.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:17:29.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:17:32.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:17:34.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:17:36.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:17:38.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:17:40.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:17:42.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:17:45.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:17:47.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:17:49.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:17:51.838] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:17:54.111] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:17:56.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:17:58.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:18:00.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:18:03.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:18:05.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:18:07.754] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:18:10.028] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:18:12.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:18:14.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:18:16.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:18:19.508] <TB3>     INFO: TBM Phase Settings: 240
[15:18:19.508] <TB3>     INFO: 400MHz Phase: 4
[15:18:19.508] <TB3>     INFO: 160MHz Phase: 7
[15:18:19.508] <TB3>     INFO: Functional Phase Area: 4
[15:18:19.511] <TB3>     INFO: Test took 286676 ms.
[15:18:19.511] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:18:19.511] <TB3>     INFO:    ----------------------------------------------------------------------
[15:18:19.511] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:18:19.511] <TB3>     INFO:    ----------------------------------------------------------------------
[15:18:19.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:18:20.652] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:18:24.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:18:27.453] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:18:30.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:18:34.253] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:18:37.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:18:41.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:18:43.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:18:44.658] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:18:46.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:18:47.699] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:18:49.219] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:18:50.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:18:52.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:18:53.779] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:18:55.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:18:56.819] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:18:58.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:19:00.613] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:19:02.888] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:19:05.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:19:07.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:19:09.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:19:11.228] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:19:12.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:19:14.268] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:19:16.542] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:19:18.816] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:19:21.090] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:19:23.363] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:19:25.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:19:27.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:19:28.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:19:30.197] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:19:32.471] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:19:34.744] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:19:37.018] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:19:39.292] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:19:41.566] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:19:43.086] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:19:44.606] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:19:46.127] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:19:48.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:19:50.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:19:52.948] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:19:55.221] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:19:57.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:19:59.016] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:20:00.536] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:20:02.056] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:20:03.576] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:20:05.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:20:06.616] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:20:08.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:20:09.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:20:11.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:20:12.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:20:14.216] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:20:15.736] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:20:17.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:20:18.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:20:20.296] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:20:21.816] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:20:23.718] <TB3>     INFO: ROC Delay Settings: 220
[15:20:23.718] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:20:23.718] <TB3>     INFO: ROC Port 0 Delay: 4
[15:20:23.718] <TB3>     INFO: ROC Port 1 Delay: 3
[15:20:23.718] <TB3>     INFO: Functional ROC Area: 4
[15:20:23.721] <TB3>     INFO: Test took 124210 ms.
[15:20:23.721] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:20:23.721] <TB3>     INFO:    ----------------------------------------------------------------------
[15:20:23.721] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:20:23.721] <TB3>     INFO:    ----------------------------------------------------------------------
[15:20:24.861] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 440b 440b 440b 440b 440b 440b 440b 440b e062 c000 a101 80b1 4409 4409 4409 4408 4409 4409 4409 4409 e062 c000 
[15:20:24.861] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 a102 80c0 4408 4408 4408 4409 4409 4409 4409 4409 e022 c000 
[15:20:24.861] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4408 4408 4408 4408 4409 4409 4409 4409 e022 c000 a103 8000 4408 4408 4409 4409 4408 4408 4408 4409 e022 c000 
[15:20:24.861] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:20:38.742] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:38.742] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:20:52.493] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:52.493] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:21:06.277] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:06.277] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:21:20.077] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:20.077] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:21:34.049] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:34.049] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:21:47.852] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:47.852] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:22:01.660] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:01.660] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:22:15.444] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:15.444] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:22:29.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:29.256] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:22:43.043] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:43.424] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:43.437] <TB3>     INFO: Decoding statistics:
[15:22:43.437] <TB3>     INFO:   General information:
[15:22:43.437] <TB3>     INFO: 	 16bit words read:         240000000
[15:22:43.437] <TB3>     INFO: 	 valid events total:       20000000
[15:22:43.437] <TB3>     INFO: 	 empty events:             20000000
[15:22:43.437] <TB3>     INFO: 	 valid events with pixels: 0
[15:22:43.437] <TB3>     INFO: 	 valid pixel hits:         0
[15:22:43.437] <TB3>     INFO:   Event errors: 	           0
[15:22:43.437] <TB3>     INFO: 	 start marker:             0
[15:22:43.437] <TB3>     INFO: 	 stop marker:              0
[15:22:43.437] <TB3>     INFO: 	 overflow:                 0
[15:22:43.437] <TB3>     INFO: 	 invalid 5bit words:       0
[15:22:43.437] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:22:43.437] <TB3>     INFO:   TBM errors: 		           0
[15:22:43.437] <TB3>     INFO: 	 flawed TBM headers:       0
[15:22:43.437] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:22:43.437] <TB3>     INFO: 	 event ID mismatches:      0
[15:22:43.437] <TB3>     INFO:   ROC errors: 		           0
[15:22:43.437] <TB3>     INFO: 	 missing ROC header(s):    0
[15:22:43.437] <TB3>     INFO: 	 misplaced readback start: 0
[15:22:43.437] <TB3>     INFO:   Pixel decoding errors:	   0
[15:22:43.437] <TB3>     INFO: 	 pixel data incomplete:    0
[15:22:43.437] <TB3>     INFO: 	 pixel address:            0
[15:22:43.437] <TB3>     INFO: 	 pulse height fill bit:    0
[15:22:43.437] <TB3>     INFO: 	 buffer corruption:        0
[15:22:43.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.437] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:22:43.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.437] <TB3>     INFO:    Read back bit status: 1
[15:22:43.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.437] <TB3>     INFO:    Timings are good!
[15:22:43.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.437] <TB3>     INFO: Test took 139716 ms.
[15:22:43.437] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:22:43.437] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:22:43.437] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:22:43.438] <TB3>     INFO: PixTestTiming::doTest took 550605 ms.
[15:22:43.438] <TB3>     INFO: PixTestTiming::doTest() done
[15:22:43.438] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:22:43.438] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:22:43.438] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:22:43.438] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:22:43.438] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:22:43.438] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:22:43.439] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:22:43.793] <TB3>     INFO: ######################################################################
[15:22:43.793] <TB3>     INFO: PixTestAlive::doTest()
[15:22:43.793] <TB3>     INFO: ######################################################################
[15:22:43.796] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.796] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:22:43.796] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:43.797] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:44.139] <TB3>     INFO: Expecting 41600 events.
[15:22:48.119] <TB3>     INFO: 41600 events read in total (3265ms).
[15:22:48.120] <TB3>     INFO: Test took 4323ms.
[15:22:48.128] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:48.128] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:22:48.128] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:22:48.507] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:22:48.507] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    2    0    0    0    0    0    0    0    0    0
[15:22:48.507] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    2    0    0    0    0    0    0    0    0    0
[15:22:48.510] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:48.510] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:22:48.510] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:48.511] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:48.854] <TB3>     INFO: Expecting 41600 events.
[15:22:51.769] <TB3>     INFO: 41600 events read in total (2200ms).
[15:22:51.769] <TB3>     INFO: Test took 3258ms.
[15:22:51.769] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:51.769] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:22:51.769] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:22:51.769] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:22:52.175] <TB3>     INFO: PixTestAlive::maskTest() done
[15:22:52.175] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:22:52.178] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:52.178] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:22:52.178] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:52.180] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:52.522] <TB3>     INFO: Expecting 41600 events.
[15:22:56.500] <TB3>     INFO: 41600 events read in total (3263ms).
[15:22:56.501] <TB3>     INFO: Test took 4321ms.
[15:22:56.508] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:56.508] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:22:56.508] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:22:56.886] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:22:56.886] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:22:56.886] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:22:56.886] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:22:56.894] <TB3>     INFO: ######################################################################
[15:22:56.894] <TB3>     INFO: PixTestTrim::doTest()
[15:22:56.894] <TB3>     INFO: ######################################################################
[15:22:56.896] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:56.896] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:22:56.897] <TB3>     INFO:    ----------------------------------------------------------------------
[15:22:56.973] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:22:56.973] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:22:56.996] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:22:56.996] <TB3>     INFO:     run 1 of 1
[15:22:56.996] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:57.338] <TB3>     INFO: Expecting 5025280 events.
[15:23:39.365] <TB3>     INFO: 1372152 events read in total (41312ms).
[15:24:20.545] <TB3>     INFO: 2730888 events read in total (82492ms).
[15:25:02.009] <TB3>     INFO: 4102272 events read in total (123957ms).
[15:25:29.867] <TB3>     INFO: 5025280 events read in total (151814ms).
[15:25:29.910] <TB3>     INFO: Test took 152914ms.
[15:25:29.968] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:30.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:31.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:32.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:34.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:35.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:36.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:38.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:39.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:41.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:42.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:43.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:44.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:46.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:47.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:48.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:50.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:51.561] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296857600
[15:25:51.564] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8609 minThrLimit = 92.839 minThrNLimit = 118.74 -> result = 92.8609 -> 92
[15:25:51.564] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1145 minThrLimit = 96.0883 minThrNLimit = 124.515 -> result = 96.1145 -> 96
[15:25:51.565] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.4264 minThrLimit = 81.3825 minThrNLimit = 108.339 -> result = 81.4264 -> 81
[15:25:51.565] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7397 minThrLimit = 93.7199 minThrNLimit = 120.804 -> result = 93.7397 -> 93
[15:25:51.565] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.505 minThrLimit = 89.4097 minThrNLimit = 117.401 -> result = 89.505 -> 89
[15:25:51.566] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3547 minThrLimit = 96.3465 minThrNLimit = 122.97 -> result = 96.3547 -> 96
[15:25:51.566] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8557 minThrLimit = 90.8467 minThrNLimit = 115.747 -> result = 90.8557 -> 90
[15:25:51.567] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8372 minThrLimit = 98.8289 minThrNLimit = 123.59 -> result = 98.8372 -> 98
[15:25:51.567] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.9227 minThrLimit = 81.9075 minThrNLimit = 105.224 -> result = 81.9227 -> 81
[15:25:51.567] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.336 minThrLimit = 84.3265 minThrNLimit = 102.025 -> result = 84.336 -> 84
[15:25:51.568] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9803 minThrLimit = 98.9553 minThrNLimit = 120.021 -> result = 98.9803 -> 98
[15:25:51.568] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.901 minThrLimit = 93.8602 minThrNLimit = 110.633 -> result = 93.901 -> 93
[15:25:51.568] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2656 minThrLimit = 95.2582 minThrNLimit = 114.104 -> result = 95.2656 -> 95
[15:25:51.569] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1742 minThrLimit = 98.1316 minThrNLimit = 121.211 -> result = 98.1742 -> 98
[15:25:51.569] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0922 minThrLimit = 98.092 minThrNLimit = 125.711 -> result = 98.0922 -> 98
[15:25:51.570] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9648 minThrLimit = 93.9449 minThrNLimit = 114.24 -> result = 93.9648 -> 93
[15:25:51.570] <TB3>     INFO: ROC 0 VthrComp = 92
[15:25:51.570] <TB3>     INFO: ROC 1 VthrComp = 96
[15:25:51.570] <TB3>     INFO: ROC 2 VthrComp = 81
[15:25:51.570] <TB3>     INFO: ROC 3 VthrComp = 93
[15:25:51.570] <TB3>     INFO: ROC 4 VthrComp = 89
[15:25:51.570] <TB3>     INFO: ROC 5 VthrComp = 96
[15:25:51.570] <TB3>     INFO: ROC 6 VthrComp = 90
[15:25:51.570] <TB3>     INFO: ROC 7 VthrComp = 98
[15:25:51.570] <TB3>     INFO: ROC 8 VthrComp = 81
[15:25:51.571] <TB3>     INFO: ROC 9 VthrComp = 84
[15:25:51.571] <TB3>     INFO: ROC 10 VthrComp = 98
[15:25:51.571] <TB3>     INFO: ROC 11 VthrComp = 93
[15:25:51.571] <TB3>     INFO: ROC 12 VthrComp = 95
[15:25:51.571] <TB3>     INFO: ROC 13 VthrComp = 98
[15:25:51.571] <TB3>     INFO: ROC 14 VthrComp = 98
[15:25:51.571] <TB3>     INFO: ROC 15 VthrComp = 93
[15:25:51.571] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:25:51.571] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:25:51.591] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:25:51.592] <TB3>     INFO:     run 1 of 1
[15:25:51.592] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:51.934] <TB3>     INFO: Expecting 5025280 events.
[15:26:25.818] <TB3>     INFO: 885912 events read in total (33169ms).
[15:26:59.019] <TB3>     INFO: 1769920 events read in total (66370ms).
[15:27:32.235] <TB3>     INFO: 2652552 events read in total (99586ms).
[15:28:05.317] <TB3>     INFO: 3525416 events read in total (132668ms).
[15:28:38.438] <TB3>     INFO: 4393584 events read in total (165790ms).
[15:29:02.560] <TB3>     INFO: 5025280 events read in total (189911ms).
[15:29:02.639] <TB3>     INFO: Test took 191048ms.
[15:29:02.818] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:03.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:04.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:06.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:07.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:09.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:10.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:12.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:13.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:15.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:17.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:18.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:20.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:21.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:23.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:24.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:26.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:28.138] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310169600
[15:29:28.141] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.705 for pixel 0/1 mean/min/max = 45.6072/33.4902/57.7243
[15:29:28.141] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.7403 for pixel 16/61 mean/min/max = 43.846/32.2813/55.4107
[15:29:28.142] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.1436 for pixel 4/1 mean/min/max = 44.5789/32.8465/56.3113
[15:29:28.142] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.5699 for pixel 6/65 mean/min/max = 45.4135/33.2214/57.6056
[15:29:28.142] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.5324 for pixel 16/1 mean/min/max = 44.4242/34.268/54.5803
[15:29:28.143] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.9482 for pixel 24/60 mean/min/max = 43.7026/32.4367/54.9686
[15:29:28.143] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.5581 for pixel 0/58 mean/min/max = 44.8898/34.0205/55.7591
[15:29:28.143] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.8759 for pixel 11/38 mean/min/max = 44.9792/32.8045/57.1539
[15:29:28.144] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.7404 for pixel 21/3 mean/min/max = 45.6031/33.311/57.8952
[15:29:28.144] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 64.6777 for pixel 0/12 mean/min/max = 47.9481/31.2035/64.6927
[15:29:28.144] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.6551 for pixel 8/45 mean/min/max = 44.979/32.2915/57.6666
[15:29:28.145] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 64.671 for pixel 12/7 mean/min/max = 48.566/32.4244/64.7076
[15:29:28.145] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.0133 for pixel 7/26 mean/min/max = 47.2858/32.5429/62.0287
[15:29:28.145] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3587 for pixel 33/7 mean/min/max = 43.8942/31.1547/56.6336
[15:29:28.146] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.1559 for pixel 19/39 mean/min/max = 43.382/31.536/55.228
[15:29:28.146] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.7733 for pixel 14/2 mean/min/max = 46.9871/33.114/60.8601
[15:29:28.146] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:28.278] <TB3>     INFO: Expecting 411648 events.
[15:29:35.827] <TB3>     INFO: 411648 events read in total (6828ms).
[15:29:35.834] <TB3>     INFO: Expecting 411648 events.
[15:29:43.330] <TB3>     INFO: 411648 events read in total (6832ms).
[15:29:43.339] <TB3>     INFO: Expecting 411648 events.
[15:29:50.839] <TB3>     INFO: 411648 events read in total (6839ms).
[15:29:50.851] <TB3>     INFO: Expecting 411648 events.
[15:29:58.315] <TB3>     INFO: 411648 events read in total (6807ms).
[15:29:58.329] <TB3>     INFO: Expecting 411648 events.
[15:30:05.831] <TB3>     INFO: 411648 events read in total (6842ms).
[15:30:05.848] <TB3>     INFO: Expecting 411648 events.
[15:30:13.332] <TB3>     INFO: 411648 events read in total (6831ms).
[15:30:13.352] <TB3>     INFO: Expecting 411648 events.
[15:30:20.764] <TB3>     INFO: 411648 events read in total (6761ms).
[15:30:20.785] <TB3>     INFO: Expecting 411648 events.
[15:30:28.281] <TB3>     INFO: 411648 events read in total (6836ms).
[15:30:28.306] <TB3>     INFO: Expecting 411648 events.
[15:30:35.810] <TB3>     INFO: 411648 events read in total (6859ms).
[15:30:35.838] <TB3>     INFO: Expecting 411648 events.
[15:30:43.271] <TB3>     INFO: 411648 events read in total (6793ms).
[15:30:43.300] <TB3>     INFO: Expecting 411648 events.
[15:30:50.770] <TB3>     INFO: 411648 events read in total (6820ms).
[15:30:50.801] <TB3>     INFO: Expecting 411648 events.
[15:30:58.245] <TB3>     INFO: 411648 events read in total (6799ms).
[15:30:58.279] <TB3>     INFO: Expecting 411648 events.
[15:31:05.737] <TB3>     INFO: 411648 events read in total (6814ms).
[15:31:05.776] <TB3>     INFO: Expecting 411648 events.
[15:31:13.224] <TB3>     INFO: 411648 events read in total (6811ms).
[15:31:13.262] <TB3>     INFO: Expecting 411648 events.
[15:31:20.766] <TB3>     INFO: 411648 events read in total (6866ms).
[15:31:20.808] <TB3>     INFO: Expecting 411648 events.
[15:31:28.256] <TB3>     INFO: 411648 events read in total (6822ms).
[15:31:28.299] <TB3>     INFO: Test took 120153ms.
[15:31:28.810] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6964 < 35 for itrim = 113; old thr = 33.1931 ... break
[15:31:28.854] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9229 < 35 for itrim+1 = 102; old thr = 34.7971 ... break
[15:31:28.900] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2097 < 35 for itrim = 108; old thr = 34.1425 ... break
[15:31:28.937] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1503 < 35 for itrim+1 = 101; old thr = 34.9928 ... break
[15:31:28.983] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9896 < 35 for itrim+1 = 102; old thr = 34.5704 ... break
[15:31:29.032] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7539 < 35 for itrim+1 = 101; old thr = 34.5471 ... break
[15:31:29.059] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.039 < 35 for itrim = 87; old thr = 33.4049 ... break
[15:31:29.102] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1712 < 35 for itrim = 116; old thr = 33.7823 ... break
[15:31:29.149] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1644 < 35 for itrim = 107; old thr = 34.6912 ... break
[15:31:29.171] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0213 < 35 for itrim = 114; old thr = 33.3327 ... break
[15:31:29.204] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3419 < 35 for itrim = 106; old thr = 34.5351 ... break
[15:31:29.229] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8929 < 35 for itrim+1 = 118; old thr = 34.7769 ... break
[15:31:29.257] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.135 < 35 for itrim+1 = 116; old thr = 34.994 ... break
[15:31:29.292] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1387 < 35 for itrim+1 = 97; old thr = 34.951 ... break
[15:31:29.340] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6246 < 35 for itrim+1 = 113; old thr = 34.7425 ... break
[15:31:29.373] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.149 < 35 for itrim = 109; old thr = 34.1859 ... break
[15:31:29.448] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:31:29.459] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:31:29.459] <TB3>     INFO:     run 1 of 1
[15:31:29.459] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:29.801] <TB3>     INFO: Expecting 5025280 events.
[15:32:03.451] <TB3>     INFO: 871160 events read in total (32935ms).
[15:32:36.482] <TB3>     INFO: 1739808 events read in total (65966ms).
[15:33:09.540] <TB3>     INFO: 2608208 events read in total (99024ms).
[15:33:42.407] <TB3>     INFO: 3466000 events read in total (131891ms).
[15:34:15.396] <TB3>     INFO: 4318624 events read in total (164880ms).
[15:34:42.667] <TB3>     INFO: 5025280 events read in total (192151ms).
[15:34:42.750] <TB3>     INFO: Test took 193291ms.
[15:34:42.932] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:43.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:44.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:46.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:47.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:49.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:50.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:52.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:53.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:55.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:56.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:58.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:59.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:01.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:02.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:04.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:05.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:07.501] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274505728
[15:35:07.503] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.255281 .. 255.000000
[15:35:07.577] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:35:07.587] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:35:07.587] <TB3>     INFO:     run 1 of 1
[15:35:07.588] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:07.930] <TB3>     INFO: Expecting 8419840 events.
[15:35:40.596] <TB3>     INFO: 821720 events read in total (31951ms).
[15:36:12.656] <TB3>     INFO: 1644048 events read in total (64011ms).
[15:36:44.692] <TB3>     INFO: 2466544 events read in total (96047ms).
[15:37:16.772] <TB3>     INFO: 3289248 events read in total (128127ms).
[15:37:48.885] <TB3>     INFO: 4111944 events read in total (160240ms).
[15:38:20.893] <TB3>     INFO: 4933856 events read in total (192248ms).
[15:38:52.886] <TB3>     INFO: 5754528 events read in total (224241ms).
[15:39:24.853] <TB3>     INFO: 6573672 events read in total (256208ms).
[15:39:56.812] <TB3>     INFO: 7392280 events read in total (288167ms).
[15:40:28.763] <TB3>     INFO: 8210488 events read in total (320118ms).
[15:40:37.371] <TB3>     INFO: 8419840 events read in total (328726ms).
[15:40:37.463] <TB3>     INFO: Test took 329876ms.
[15:40:37.797] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:38.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:40.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:42.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:43.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:45.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:47.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:49.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:51.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:52.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:54.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:56.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:58.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:00.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:02.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:03.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:05.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:07.591] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394809344
[15:41:07.671] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.471643 .. 62.074962
[15:41:07.744] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 72 (-1/-1) hits flags = 528 (plus default)
[15:41:07.755] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:07.755] <TB3>     INFO:     run 1 of 1
[15:41:07.755] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:08.095] <TB3>     INFO: Expecting 2229760 events.
[15:41:44.547] <TB3>     INFO: 1022480 events read in total (35737ms).
[15:42:20.310] <TB3>     INFO: 2041984 events read in total (71500ms).
[15:42:27.239] <TB3>     INFO: 2229760 events read in total (78429ms).
[15:42:27.263] <TB3>     INFO: Test took 79508ms.
[15:42:27.321] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:27.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:28.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:29.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:30.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:31.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:32.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:34.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:35.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:36.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:37.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:38.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:39.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:40.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:41.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:42.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:43.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:45.090] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406429696
[15:42:45.170] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.123401 .. 62.074962
[15:42:45.244] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 72 (-1/-1) hits flags = 528 (plus default)
[15:42:45.254] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:42:45.254] <TB3>     INFO:     run 1 of 1
[15:42:45.254] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:45.594] <TB3>     INFO: Expecting 2030080 events.
[15:43:21.307] <TB3>     INFO: 981176 events read in total (34998ms).
[15:43:56.495] <TB3>     INFO: 1961568 events read in total (70186ms).
[15:43:59.338] <TB3>     INFO: 2030080 events read in total (73029ms).
[15:43:59.361] <TB3>     INFO: Test took 74108ms.
[15:43:59.420] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:43:59.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:00.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:01.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:02.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:03.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:05.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:06.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:07.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:08.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:09.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:10.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:11.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:12.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:13.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:14.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:15.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:17.036] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416763904
[15:44:17.115] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.113892 .. 62.074962
[15:44:17.188] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 72 (-1/-1) hits flags = 528 (plus default)
[15:44:17.199] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:17.199] <TB3>     INFO:     run 1 of 1
[15:44:17.199] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:17.540] <TB3>     INFO: Expecting 1963520 events.
[15:44:53.089] <TB3>     INFO: 966088 events read in total (34834ms).
[15:45:27.915] <TB3>     INFO: 1932832 events read in total (69660ms).
[15:45:29.416] <TB3>     INFO: 1963520 events read in total (71161ms).
[15:45:29.439] <TB3>     INFO: Test took 72241ms.
[15:45:29.498] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:29.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:30.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:31.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:32.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:34.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:35.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:36.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:37.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:38.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:39.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:40.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:41.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:42.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:43.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:44.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:46.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:47.142] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 422318080
[15:45:47.223] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:45:47.223] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:45:47.234] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:45:47.234] <TB3>     INFO:     run 1 of 1
[15:45:47.234] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:47.575] <TB3>     INFO: Expecting 1364480 events.
[15:46:25.602] <TB3>     INFO: 1076328 events read in total (37312ms).
[15:46:35.889] <TB3>     INFO: 1364480 events read in total (47599ms).
[15:46:35.902] <TB3>     INFO: Test took 48668ms.
[15:46:35.935] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:36.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:36.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:37.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:38.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:39.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:40.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:41.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:42.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:43.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:44.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:45.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:46.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:47.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:48.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:49.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:50.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:51.322] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423559168
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C0.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C1.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C2.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C3.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C4.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C5.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C6.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C7.dat
[15:46:51.356] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C8.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C9.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C10.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C11.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C12.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C13.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C14.dat
[15:46:51.357] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C15.dat
[15:46:51.357] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C0.dat
[15:46:51.365] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C1.dat
[15:46:51.372] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C2.dat
[15:46:51.379] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C3.dat
[15:46:51.387] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C4.dat
[15:46:51.394] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C5.dat
[15:46:51.401] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C6.dat
[15:46:51.409] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C7.dat
[15:46:51.416] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C8.dat
[15:46:51.423] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C9.dat
[15:46:51.431] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C10.dat
[15:46:51.438] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C11.dat
[15:46:51.446] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C12.dat
[15:46:51.453] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C13.dat
[15:46:51.460] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C14.dat
[15:46:51.468] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//trimParameters35_C15.dat
[15:46:51.475] <TB3>     INFO: PixTestTrim::trimTest() done
[15:46:51.475] <TB3>     INFO: vtrim:     113 102 108 101 102 101  87 116 107 114 106 118 116  97 113 109 
[15:46:51.475] <TB3>     INFO: vthrcomp:   92  96  81  93  89  96  90  98  81  84  98  93  95  98  98  93 
[15:46:51.475] <TB3>     INFO: vcal mean:  34.95  34.98  35.07  35.03  35.01  34.91  35.00  35.01  35.03  35.01  35.03  35.01  35.01  34.97  34.95  35.03 
[15:46:51.475] <TB3>     INFO: vcal RMS:    0.81   0.78   0.77   0.80   0.74   0.81   1.08   0.81   0.82   1.07   0.88   0.95   0.91   0.86   0.85   0.90 
[15:46:51.475] <TB3>     INFO: bits mean:   9.37   9.79   9.58   9.41   9.57   9.93   9.26  10.03   9.36   9.03   9.90   9.19   9.47  10.16  10.64   9.05 
[15:46:51.475] <TB3>     INFO: bits RMS:    2.58   2.69   2.73   2.63   2.42   2.60   2.60   2.49   2.68   2.79   2.54   2.53   2.49   2.60   2.34   2.64 
[15:46:51.486] <TB3>     INFO:    ----------------------------------------------------------------------
[15:46:51.486] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:46:51.486] <TB3>     INFO:    ----------------------------------------------------------------------
[15:46:51.489] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:46:51.489] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:46:51.500] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:46:51.500] <TB3>     INFO:     run 1 of 1
[15:46:51.500] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:46:51.842] <TB3>     INFO: Expecting 4160000 events.
[15:47:35.502] <TB3>     INFO: 1112685 events read in total (42945ms).
[15:48:18.357] <TB3>     INFO: 2216870 events read in total (85801ms).
[15:49:01.046] <TB3>     INFO: 3307115 events read in total (128490ms).
[15:49:34.474] <TB3>     INFO: 4160000 events read in total (161917ms).
[15:49:34.535] <TB3>     INFO: Test took 163035ms.
[15:49:34.661] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:34.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:49:36.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:49:38.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:49:40.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:42.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:44.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:49:45.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:49:47.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:49:49.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:51.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:53.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:55.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:56.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:58.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:00.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:02.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:04.330] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423800832
[15:50:04.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:50:04.404] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:50:04.404] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:50:04.414] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:50:04.414] <TB3>     INFO:     run 1 of 1
[15:50:04.414] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:04.755] <TB3>     INFO: Expecting 3556800 events.
[15:50:49.534] <TB3>     INFO: 1156850 events read in total (44064ms).
[15:51:33.250] <TB3>     INFO: 2295695 events read in total (87780ms).
[15:52:16.744] <TB3>     INFO: 3421550 events read in total (131274ms).
[15:52:22.266] <TB3>     INFO: 3556800 events read in total (136796ms).
[15:52:22.305] <TB3>     INFO: Test took 137891ms.
[15:52:22.405] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:22.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:24.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:26.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:27.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:29.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:31.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:32.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:34.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:36.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:38.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:39.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:41.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:43.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:44.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:46.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:48.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:50.023] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438173696
[15:52:50.024] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:52:50.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:52:50.097] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:52:50.108] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:52:50.108] <TB3>     INFO:     run 1 of 1
[15:52:50.108] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:50.451] <TB3>     INFO: Expecting 3328000 events.
[15:53:36.182] <TB3>     INFO: 1198735 events read in total (45016ms).
[15:54:21.079] <TB3>     INFO: 2373870 events read in total (89913ms).
[15:54:58.118] <TB3>     INFO: 3328000 events read in total (126952ms).
[15:54:58.160] <TB3>     INFO: Test took 128053ms.
[15:54:58.244] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:58.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:00.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:01.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:03.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:05.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:06.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:08.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:10.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:11.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:13.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:14.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:16.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:18.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:19.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:21.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:22.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:24.598] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438173696
[15:55:24.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:55:24.673] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:55:24.673] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:55:24.683] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:55:24.683] <TB3>     INFO:     run 1 of 1
[15:55:24.683] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:25.027] <TB3>     INFO: Expecting 3307200 events.
[15:56:10.931] <TB3>     INFO: 1202100 events read in total (45189ms).
[15:56:55.611] <TB3>     INFO: 2380620 events read in total (89869ms).
[15:57:30.928] <TB3>     INFO: 3307200 events read in total (125186ms).
[15:57:30.968] <TB3>     INFO: Test took 126285ms.
[15:57:31.050] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:31.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:32.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:34.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:36.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:37.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:39.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:41.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:42.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:44.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:45.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:47.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:49.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:50.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:52.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:53.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:55.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:57:57.095] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438173696
[15:57:57.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:57:57.168] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:57:57.168] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:57:57.179] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:57:57.179] <TB3>     INFO:     run 1 of 1
[15:57:57.179] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:57.520] <TB3>     INFO: Expecting 3328000 events.
[15:58:43.209] <TB3>     INFO: 1196810 events read in total (44973ms).
[15:59:27.757] <TB3>     INFO: 2371620 events read in total (89521ms).
[16:00:04.224] <TB3>     INFO: 3328000 events read in total (125988ms).
[16:00:04.263] <TB3>     INFO: Test took 127084ms.
[16:00:04.347] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:04.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:00:06.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:00:07.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:00:09.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:00:11.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:00:12.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:00:14.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:00:15.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:00:17.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:00:19.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:00:20.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:00:22.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:00:24.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:00:25.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:00:27.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:00:28.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:00:30.386] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438173696
[16:00:30.387] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.17678, thr difference RMS: 1.58268
[16:00:30.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.44407, thr difference RMS: 1.47205
[16:00:30.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.02354, thr difference RMS: 1.19686
[16:00:30.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.7945, thr difference RMS: 1.59787
[16:00:30.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.95752, thr difference RMS: 1.25766
[16:00:30.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.3338, thr difference RMS: 1.68655
[16:00:30.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.61239, thr difference RMS: 1.40428
[16:00:30.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.89972, thr difference RMS: 1.65052
[16:00:30.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.81778, thr difference RMS: 1.19273
[16:00:30.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.85202, thr difference RMS: 1.60736
[16:00:30.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.56276, thr difference RMS: 1.55587
[16:00:30.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.2591, thr difference RMS: 1.31395
[16:00:30.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1256, thr difference RMS: 1.34884
[16:00:30.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.95205, thr difference RMS: 1.56226
[16:00:30.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.51341, thr difference RMS: 1.71564
[16:00:30.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.0309, thr difference RMS: 1.66727
[16:00:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.16446, thr difference RMS: 1.59171
[16:00:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.46385, thr difference RMS: 1.45245
[16:00:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.93942, thr difference RMS: 1.1876
[16:00:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.87921, thr difference RMS: 1.56561
[16:00:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.99801, thr difference RMS: 1.27529
[16:00:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.33008, thr difference RMS: 1.6363
[16:00:30.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.74479, thr difference RMS: 1.38427
[16:00:30.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.98055, thr difference RMS: 1.65576
[16:00:30.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.95735, thr difference RMS: 1.22827
[16:00:30.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.7126, thr difference RMS: 1.60357
[16:00:30.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.48704, thr difference RMS: 1.57369
[16:00:30.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.0522, thr difference RMS: 1.31737
[16:00:30.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0529, thr difference RMS: 1.36822
[16:00:30.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.97794, thr difference RMS: 1.58963
[16:00:30.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.51707, thr difference RMS: 1.71479
[16:00:30.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.95636, thr difference RMS: 1.70175
[16:00:30.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.20331, thr difference RMS: 1.57483
[16:00:30.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.61888, thr difference RMS: 1.42517
[16:00:30.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.81908, thr difference RMS: 1.1584
[16:00:30.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.00801, thr difference RMS: 1.54704
[16:00:30.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.00729, thr difference RMS: 1.27323
[16:00:30.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.40662, thr difference RMS: 1.64713
[16:00:30.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.95184, thr difference RMS: 1.36565
[16:00:30.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.08182, thr difference RMS: 1.64644
[16:00:30.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.01276, thr difference RMS: 1.22384
[16:00:30.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.72007, thr difference RMS: 1.63058
[16:00:30.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.55891, thr difference RMS: 1.56916
[16:00:30.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0209, thr difference RMS: 1.32465
[16:00:30.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1249, thr difference RMS: 1.37934
[16:00:30.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.06997, thr difference RMS: 1.58825
[16:00:30.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.53726, thr difference RMS: 1.7119
[16:00:30.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.89533, thr difference RMS: 1.71585
[16:00:30.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.25457, thr difference RMS: 1.55916
[16:00:30.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.79469, thr difference RMS: 1.42951
[16:00:30.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.95284, thr difference RMS: 1.17405
[16:00:30.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.04095, thr difference RMS: 1.53117
[16:00:30.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.05996, thr difference RMS: 1.26084
[16:00:30.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.41401, thr difference RMS: 1.63612
[16:00:30.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.1022, thr difference RMS: 1.38743
[16:00:30.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.12253, thr difference RMS: 1.66272
[16:00:30.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.12746, thr difference RMS: 1.23084
[16:00:30.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.5778, thr difference RMS: 1.60931
[16:00:30.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.65873, thr difference RMS: 1.57875
[16:00:30.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.98855, thr difference RMS: 1.34083
[16:00:30.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1527, thr difference RMS: 1.36635
[16:00:30.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.05067, thr difference RMS: 1.60174
[16:00:30.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.58895, thr difference RMS: 1.70007
[16:00:30.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.93998, thr difference RMS: 1.73578
[16:00:30.503] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:00:30.506] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2253 seconds
[16:00:30.506] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:00:31.200] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:00:31.200] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:00:31.203] <TB3>     INFO: ######################################################################
[16:00:31.203] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:00:31.203] <TB3>     INFO: ######################################################################
[16:00:31.203] <TB3>     INFO:    ----------------------------------------------------------------------
[16:00:31.203] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:00:31.203] <TB3>     INFO:    ----------------------------------------------------------------------
[16:00:31.203] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:00:31.215] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:00:31.215] <TB3>     INFO:     run 1 of 1
[16:00:31.215] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:00:31.556] <TB3>     INFO: Expecting 59072000 events.
[16:00:58.561] <TB3>     INFO: 1072000 events read in total (26289ms).
[16:01:24.868] <TB3>     INFO: 2140800 events read in total (52596ms).
[16:01:51.170] <TB3>     INFO: 3210800 events read in total (78898ms).
[16:02:17.487] <TB3>     INFO: 4283600 events read in total (105215ms).
[16:02:43.784] <TB3>     INFO: 5352400 events read in total (131512ms).
[16:03:10.079] <TB3>     INFO: 6422800 events read in total (157807ms).
[16:03:36.360] <TB3>     INFO: 7492600 events read in total (184088ms).
[16:04:02.656] <TB3>     INFO: 8561800 events read in total (210384ms).
[16:04:28.000] <TB3>     INFO: 9634800 events read in total (236728ms).
[16:04:55.324] <TB3>     INFO: 10704200 events read in total (263052ms).
[16:05:21.644] <TB3>     INFO: 11773000 events read in total (289372ms).
[16:05:47.949] <TB3>     INFO: 12844800 events read in total (315677ms).
[16:06:14.249] <TB3>     INFO: 13913200 events read in total (341977ms).
[16:06:40.572] <TB3>     INFO: 14983800 events read in total (368300ms).
[16:07:06.915] <TB3>     INFO: 16055400 events read in total (394643ms).
[16:07:33.236] <TB3>     INFO: 17124000 events read in total (420964ms).
[16:07:59.586] <TB3>     INFO: 18195000 events read in total (447314ms).
[16:08:25.924] <TB3>     INFO: 19265200 events read in total (473652ms).
[16:08:52.257] <TB3>     INFO: 20334200 events read in total (499985ms).
[16:09:18.602] <TB3>     INFO: 21407400 events read in total (526330ms).
[16:09:44.935] <TB3>     INFO: 22476000 events read in total (552663ms).
[16:10:11.240] <TB3>     INFO: 23545400 events read in total (578968ms).
[16:10:37.604] <TB3>     INFO: 24617200 events read in total (605332ms).
[16:11:03.922] <TB3>     INFO: 25685800 events read in total (631650ms).
[16:11:30.288] <TB3>     INFO: 26758000 events read in total (658016ms).
[16:11:56.594] <TB3>     INFO: 27827800 events read in total (684322ms).
[16:12:22.933] <TB3>     INFO: 28896600 events read in total (710661ms).
[16:12:49.437] <TB3>     INFO: 29967000 events read in total (737165ms).
[16:13:15.787] <TB3>     INFO: 31036400 events read in total (763515ms).
[16:13:42.107] <TB3>     INFO: 32105200 events read in total (789835ms).
[16:14:08.495] <TB3>     INFO: 33177600 events read in total (816223ms).
[16:14:34.861] <TB3>     INFO: 34246000 events read in total (842589ms).
[16:15:01.195] <TB3>     INFO: 35314200 events read in total (868923ms).
[16:15:27.583] <TB3>     INFO: 36384200 events read in total (895311ms).
[16:15:54.008] <TB3>     INFO: 37454400 events read in total (921736ms).
[16:16:20.396] <TB3>     INFO: 38523000 events read in total (948124ms).
[16:16:46.732] <TB3>     INFO: 39592200 events read in total (974460ms).
[16:17:13.115] <TB3>     INFO: 40661800 events read in total (1000843ms).
[16:17:39.427] <TB3>     INFO: 41729200 events read in total (1027155ms).
[16:18:05.776] <TB3>     INFO: 42797400 events read in total (1053504ms).
[16:18:32.113] <TB3>     INFO: 43867800 events read in total (1079842ms).
[16:18:58.443] <TB3>     INFO: 44937800 events read in total (1106171ms).
[16:19:24.773] <TB3>     INFO: 46005400 events read in total (1132501ms).
[16:19:51.086] <TB3>     INFO: 47073400 events read in total (1158814ms).
[16:20:17.423] <TB3>     INFO: 48144800 events read in total (1185151ms).
[16:20:43.751] <TB3>     INFO: 49213600 events read in total (1211479ms).
[16:21:10.084] <TB3>     INFO: 50281800 events read in total (1237812ms).
[16:21:36.457] <TB3>     INFO: 51353600 events read in total (1264185ms).
[16:22:02.774] <TB3>     INFO: 52421600 events read in total (1290502ms).
[16:22:29.099] <TB3>     INFO: 53489200 events read in total (1316827ms).
[16:22:55.409] <TB3>     INFO: 54558200 events read in total (1343137ms).
[16:23:21.757] <TB3>     INFO: 55629400 events read in total (1369485ms).
[16:23:48.054] <TB3>     INFO: 56696600 events read in total (1395782ms).
[16:24:14.390] <TB3>     INFO: 57763800 events read in total (1422118ms).
[16:24:40.708] <TB3>     INFO: 58833200 events read in total (1448436ms).
[16:24:46.885] <TB3>     INFO: 59072000 events read in total (1454613ms).
[16:24:46.905] <TB3>     INFO: Test took 1455690ms.
[16:24:46.967] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:47.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:47.102] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:48.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:48.243] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:49.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:49.389] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:50.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:24:50.530] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:51.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:24:51.674] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:52.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:24:52.843] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:54.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:24:54.014] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:55.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:24:55.187] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:56.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:24:56.348] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:57.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:24:57.522] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:58.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:24:58.705] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:59.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:24:59.883] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:01.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:25:01.072] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:02.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:25:02.253] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:03.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:25:03.418] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:04.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:25:04.607] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:25:05.786] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 450826240
[16:25:05.816] <TB3>     INFO: PixTestScurves::scurves() done 
[16:25:05.816] <TB3>     INFO: Vcal mean:  35.12  35.04  35.04  35.15  35.07  35.05  35.07  35.13  35.11  35.06  35.06  35.14  35.08  35.08  34.99  35.13 
[16:25:05.816] <TB3>     INFO: Vcal RMS:    0.67   0.65   0.63   0.68   0.61   0.69   1.00   0.69   0.68   0.96   0.75   0.92   0.78   0.73   0.75   0.75 
[16:25:05.816] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:25:05.888] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:25:05.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:25:05.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:25:05.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:25:05.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:25:05.888] <TB3>     INFO: ######################################################################
[16:25:05.889] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:25:05.889] <TB3>     INFO: ######################################################################
[16:25:05.892] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:25:06.234] <TB3>     INFO: Expecting 41600 events.
[16:25:10.210] <TB3>     INFO: 41600 events read in total (3261ms).
[16:25:10.210] <TB3>     INFO: Test took 4318ms.
[16:25:10.218] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:10.218] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[16:25:10.219] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:25:10.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 46, 8] has eff 0/10
[16:25:10.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 46, 8]
[16:25:10.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 47, 8] has eff 0/10
[16:25:10.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 47, 8]
[16:25:10.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 44, 37] has eff 0/10
[16:25:10.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 44, 37]
[16:25:10.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 44, 34] has eff 0/10
[16:25:10.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 44, 34]
[16:25:10.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 31, 76] has eff 2/10
[16:25:10.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 31, 76]
[16:25:10.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[16:25:10.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:25:10.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:25:10.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:25:10.570] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:25:10.909] <TB3>     INFO: Expecting 41600 events.
[16:25:14.949] <TB3>     INFO: 41600 events read in total (3325ms).
[16:25:14.949] <TB3>     INFO: Test took 4379ms.
[16:25:14.957] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:14.957] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[16:25:14.957] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.771
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.61
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.236
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.261
[16:25:14.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.782
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.873
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.718
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 201
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.719
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.146
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.138
[16:25:14.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 168
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.121
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.569
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.157
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.49
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.233
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 177
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.221
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:25:14.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:25:14.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:25:15.053] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:25:15.395] <TB3>     INFO: Expecting 41600 events.
[16:25:19.435] <TB3>     INFO: 41600 events read in total (3325ms).
[16:25:19.435] <TB3>     INFO: Test took 4382ms.
[16:25:19.443] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:19.443] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[16:25:19.443] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:25:19.447] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:25:19.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 15
[16:25:19.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.058
[16:25:19.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 81
[16:25:19.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8663
[16:25:19.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,67] phvalue 77
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.5375
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 92
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.316
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 77
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.9905
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,11] phvalue 91
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9281
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 63
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.004
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,6] phvalue 102
[16:25:19.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9336
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 74
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.907
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 88
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2745
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 61
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9065
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9328
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 66
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9279
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 68
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8721
[16:25:19.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 77
[16:25:19.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4825
[16:25:19.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[16:25:19.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3614
[16:25:19.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 61
[16:25:19.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[16:25:19.861] <TB3>     INFO: Expecting 2560 events.
[16:25:20.818] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:20.818] <TB3>     INFO: Test took 1366ms.
[16:25:20.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:20.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 67, 1 1
[16:25:21.327] <TB3>     INFO: Expecting 2560 events.
[16:25:22.284] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:22.284] <TB3>     INFO: Test took 1465ms.
[16:25:22.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:22.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 2 2
[16:25:22.792] <TB3>     INFO: Expecting 2560 events.
[16:25:23.750] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:23.750] <TB3>     INFO: Test took 1465ms.
[16:25:23.750] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:23.750] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 3 3
[16:25:24.258] <TB3>     INFO: Expecting 2560 events.
[16:25:25.215] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:25.215] <TB3>     INFO: Test took 1465ms.
[16:25:25.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:25.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 11, 4 4
[16:25:25.723] <TB3>     INFO: Expecting 2560 events.
[16:25:26.681] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:26.681] <TB3>     INFO: Test took 1465ms.
[16:25:26.681] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:26.681] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 5 5
[16:25:27.189] <TB3>     INFO: Expecting 2560 events.
[16:25:28.146] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:28.146] <TB3>     INFO: Test took 1465ms.
[16:25:28.147] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:28.147] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 6, 6 6
[16:25:28.655] <TB3>     INFO: Expecting 2560 events.
[16:25:29.612] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:29.612] <TB3>     INFO: Test took 1465ms.
[16:25:29.613] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:29.613] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 7 7
[16:25:30.120] <TB3>     INFO: Expecting 2560 events.
[16:25:31.077] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:31.077] <TB3>     INFO: Test took 1464ms.
[16:25:31.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:31.078] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[16:25:31.585] <TB3>     INFO: Expecting 2560 events.
[16:25:32.542] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:32.543] <TB3>     INFO: Test took 1465ms.
[16:25:32.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:32.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 9 9
[16:25:33.051] <TB3>     INFO: Expecting 2560 events.
[16:25:34.008] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:34.009] <TB3>     INFO: Test took 1466ms.
[16:25:34.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:34.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[16:25:34.517] <TB3>     INFO: Expecting 2560 events.
[16:25:35.474] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:35.474] <TB3>     INFO: Test took 1465ms.
[16:25:35.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:35.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 11 11
[16:25:35.982] <TB3>     INFO: Expecting 2560 events.
[16:25:36.939] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:36.939] <TB3>     INFO: Test took 1465ms.
[16:25:36.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:36.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 12 12
[16:25:37.448] <TB3>     INFO: Expecting 2560 events.
[16:25:38.405] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:38.405] <TB3>     INFO: Test took 1465ms.
[16:25:38.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:38.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 13 13
[16:25:38.913] <TB3>     INFO: Expecting 2560 events.
[16:25:39.870] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:39.871] <TB3>     INFO: Test took 1466ms.
[16:25:39.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:39.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[16:25:40.379] <TB3>     INFO: Expecting 2560 events.
[16:25:41.336] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:41.336] <TB3>     INFO: Test took 1465ms.
[16:25:41.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:41.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[16:25:41.845] <TB3>     INFO: Expecting 2560 events.
[16:25:42.802] <TB3>     INFO: 2560 events read in total (242ms).
[16:25:42.802] <TB3>     INFO: Test took 1465ms.
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:25:42.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:25:42.806] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:43.312] <TB3>     INFO: Expecting 655360 events.
[16:25:54.842] <TB3>     INFO: 655360 events read in total (10815ms).
[16:25:54.853] <TB3>     INFO: Expecting 655360 events.
[16:26:06.232] <TB3>     INFO: 655360 events read in total (10814ms).
[16:26:06.247] <TB3>     INFO: Expecting 655360 events.
[16:26:17.658] <TB3>     INFO: 655360 events read in total (10847ms).
[16:26:17.677] <TB3>     INFO: Expecting 655360 events.
[16:26:29.052] <TB3>     INFO: 655360 events read in total (10814ms).
[16:26:29.075] <TB3>     INFO: Expecting 655360 events.
[16:26:40.453] <TB3>     INFO: 655360 events read in total (10824ms).
[16:26:40.481] <TB3>     INFO: Expecting 655360 events.
[16:26:51.857] <TB3>     INFO: 655360 events read in total (10826ms).
[16:26:51.889] <TB3>     INFO: Expecting 655360 events.
[16:27:03.257] <TB3>     INFO: 655360 events read in total (10822ms).
[16:27:03.293] <TB3>     INFO: Expecting 655360 events.
[16:27:14.661] <TB3>     INFO: 655360 events read in total (10827ms).
[16:27:14.701] <TB3>     INFO: Expecting 655360 events.
[16:27:26.098] <TB3>     INFO: 655360 events read in total (10860ms).
[16:27:26.142] <TB3>     INFO: Expecting 655360 events.
[16:27:37.535] <TB3>     INFO: 655360 events read in total (10860ms).
[16:27:37.583] <TB3>     INFO: Expecting 655360 events.
[16:27:48.973] <TB3>     INFO: 655360 events read in total (10861ms).
[16:27:49.025] <TB3>     INFO: Expecting 655360 events.
[16:28:00.422] <TB3>     INFO: 655360 events read in total (10870ms).
[16:28:00.479] <TB3>     INFO: Expecting 655360 events.
[16:28:11.922] <TB3>     INFO: 655360 events read in total (10916ms).
[16:28:11.983] <TB3>     INFO: Expecting 655360 events.
[16:28:23.388] <TB3>     INFO: 655360 events read in total (10878ms).
[16:28:23.455] <TB3>     INFO: Expecting 655360 events.
[16:28:34.848] <TB3>     INFO: 655360 events read in total (10867ms).
[16:28:34.916] <TB3>     INFO: Expecting 655360 events.
[16:28:46.309] <TB3>     INFO: 655360 events read in total (10866ms).
[16:28:46.382] <TB3>     INFO: Test took 183576ms.
[16:28:46.475] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:28:46.782] <TB3>     INFO: Expecting 655360 events.
[16:28:58.300] <TB3>     INFO: 655360 events read in total (10803ms).
[16:28:58.311] <TB3>     INFO: Expecting 655360 events.
[16:29:09.691] <TB3>     INFO: 655360 events read in total (10811ms).
[16:29:09.707] <TB3>     INFO: Expecting 655360 events.
[16:29:21.074] <TB3>     INFO: 655360 events read in total (10805ms).
[16:29:21.094] <TB3>     INFO: Expecting 655360 events.
[16:29:32.452] <TB3>     INFO: 655360 events read in total (10800ms).
[16:29:32.476] <TB3>     INFO: Expecting 655360 events.
[16:29:43.835] <TB3>     INFO: 655360 events read in total (10803ms).
[16:29:43.863] <TB3>     INFO: Expecting 655360 events.
[16:29:55.225] <TB3>     INFO: 655360 events read in total (10811ms).
[16:29:55.257] <TB3>     INFO: Expecting 655360 events.
[16:30:06.609] <TB3>     INFO: 655360 events read in total (10807ms).
[16:30:06.646] <TB3>     INFO: Expecting 655360 events.
[16:30:17.999] <TB3>     INFO: 655360 events read in total (10813ms).
[16:30:18.040] <TB3>     INFO: Expecting 655360 events.
[16:30:29.423] <TB3>     INFO: 655360 events read in total (10849ms).
[16:30:29.467] <TB3>     INFO: Expecting 655360 events.
[16:30:40.861] <TB3>     INFO: 655360 events read in total (10860ms).
[16:30:40.911] <TB3>     INFO: Expecting 655360 events.
[16:30:52.235] <TB3>     INFO: 655360 events read in total (10795ms).
[16:30:52.288] <TB3>     INFO: Expecting 655360 events.
[16:31:03.643] <TB3>     INFO: 655360 events read in total (10822ms).
[16:31:03.699] <TB3>     INFO: Expecting 655360 events.
[16:31:15.083] <TB3>     INFO: 655360 events read in total (10857ms).
[16:31:15.145] <TB3>     INFO: Expecting 655360 events.
[16:31:26.927] <TB3>     INFO: 655360 events read in total (11255ms).
[16:31:26.000] <TB3>     INFO: Expecting 655360 events.
[16:31:38.768] <TB3>     INFO: 655360 events read in total (11241ms).
[16:31:38.840] <TB3>     INFO: Expecting 655360 events.
[16:31:50.580] <TB3>     INFO: 655360 events read in total (11213ms).
[16:31:50.654] <TB3>     INFO: Test took 184179ms.
[16:31:50.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:31:50.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:31:50.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:31:50.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:31:50.831] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.831] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:31:50.831] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.831] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:31:50.831] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.832] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:31:50.832] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.832] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:31:50.832] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:31:50.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:31:50.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:31:50.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:31:50.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:31:50.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:31:50.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.836] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:31:50.836] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:50.836] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:31:50.836] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.843] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.851] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.858] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.865] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.873] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.880] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.887] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.895] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.901] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.909] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.916] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.923] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.930] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.937] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.945] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:50.952] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C0.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C1.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C2.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C3.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C4.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C5.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C6.dat
[16:31:50.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C7.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C8.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C9.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C10.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C11.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C12.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C13.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C14.dat
[16:31:50.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//dacParameters35_C15.dat
[16:31:51.337] <TB3>     INFO: Expecting 41600 events.
[16:31:55.234] <TB3>     INFO: 41600 events read in total (3183ms).
[16:31:55.235] <TB3>     INFO: Test took 4247ms.
[16:31:55.877] <TB3>     INFO: Expecting 41600 events.
[16:31:59.681] <TB3>     INFO: 41600 events read in total (3089ms).
[16:31:59.682] <TB3>     INFO: Test took 4150ms.
[16:32:00.327] <TB3>     INFO: Expecting 41600 events.
[16:32:04.132] <TB3>     INFO: 41600 events read in total (3090ms).
[16:32:04.132] <TB3>     INFO: Test took 4145ms.
[16:32:04.441] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:04.573] <TB3>     INFO: Expecting 2560 events.
[16:32:05.530] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:05.531] <TB3>     INFO: Test took 1090ms.
[16:32:05.533] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:06.039] <TB3>     INFO: Expecting 2560 events.
[16:32:06.997] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:06.997] <TB3>     INFO: Test took 1464ms.
[16:32:06.999] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:07.506] <TB3>     INFO: Expecting 2560 events.
[16:32:08.463] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:08.464] <TB3>     INFO: Test took 1465ms.
[16:32:08.466] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:08.973] <TB3>     INFO: Expecting 2560 events.
[16:32:09.930] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:09.930] <TB3>     INFO: Test took 1464ms.
[16:32:09.932] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:10.439] <TB3>     INFO: Expecting 2560 events.
[16:32:11.396] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:11.396] <TB3>     INFO: Test took 1464ms.
[16:32:11.398] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:11.905] <TB3>     INFO: Expecting 2560 events.
[16:32:12.863] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:12.863] <TB3>     INFO: Test took 1465ms.
[16:32:12.865] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:13.372] <TB3>     INFO: Expecting 2560 events.
[16:32:14.330] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:14.330] <TB3>     INFO: Test took 1465ms.
[16:32:14.332] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:14.839] <TB3>     INFO: Expecting 2560 events.
[16:32:15.796] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:15.797] <TB3>     INFO: Test took 1465ms.
[16:32:15.799] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:16.305] <TB3>     INFO: Expecting 2560 events.
[16:32:17.262] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:17.263] <TB3>     INFO: Test took 1464ms.
[16:32:17.265] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:17.772] <TB3>     INFO: Expecting 2560 events.
[16:32:18.728] <TB3>     INFO: 2560 events read in total (241ms).
[16:32:18.729] <TB3>     INFO: Test took 1464ms.
[16:32:18.731] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:19.238] <TB3>     INFO: Expecting 2560 events.
[16:32:20.195] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:20.195] <TB3>     INFO: Test took 1464ms.
[16:32:20.197] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:20.704] <TB3>     INFO: Expecting 2560 events.
[16:32:21.661] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:21.662] <TB3>     INFO: Test took 1465ms.
[16:32:21.664] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:22.170] <TB3>     INFO: Expecting 2560 events.
[16:32:23.128] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:23.128] <TB3>     INFO: Test took 1464ms.
[16:32:23.130] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:23.637] <TB3>     INFO: Expecting 2560 events.
[16:32:24.595] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:24.595] <TB3>     INFO: Test took 1465ms.
[16:32:24.597] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:25.104] <TB3>     INFO: Expecting 2560 events.
[16:32:26.061] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:26.061] <TB3>     INFO: Test took 1464ms.
[16:32:26.063] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:26.570] <TB3>     INFO: Expecting 2560 events.
[16:32:27.527] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:27.528] <TB3>     INFO: Test took 1465ms.
[16:32:27.530] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:28.037] <TB3>     INFO: Expecting 2560 events.
[16:32:28.994] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:28.994] <TB3>     INFO: Test took 1465ms.
[16:32:28.996] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:29.503] <TB3>     INFO: Expecting 2560 events.
[16:32:30.461] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:30.461] <TB3>     INFO: Test took 1465ms.
[16:32:30.463] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:30.970] <TB3>     INFO: Expecting 2560 events.
[16:32:31.928] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:31.928] <TB3>     INFO: Test took 1465ms.
[16:32:31.930] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:32.437] <TB3>     INFO: Expecting 2560 events.
[16:32:33.395] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:33.395] <TB3>     INFO: Test took 1465ms.
[16:32:33.397] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:33.904] <TB3>     INFO: Expecting 2560 events.
[16:32:34.861] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:34.862] <TB3>     INFO: Test took 1465ms.
[16:32:34.866] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:35.371] <TB3>     INFO: Expecting 2560 events.
[16:32:36.328] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:36.329] <TB3>     INFO: Test took 1463ms.
[16:32:36.331] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:36.838] <TB3>     INFO: Expecting 2560 events.
[16:32:37.795] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:37.795] <TB3>     INFO: Test took 1464ms.
[16:32:37.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:38.305] <TB3>     INFO: Expecting 2560 events.
[16:32:39.262] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:39.263] <TB3>     INFO: Test took 1466ms.
[16:32:39.265] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:39.772] <TB3>     INFO: Expecting 2560 events.
[16:32:40.731] <TB3>     INFO: 2560 events read in total (244ms).
[16:32:40.732] <TB3>     INFO: Test took 1467ms.
[16:32:40.733] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:41.240] <TB3>     INFO: Expecting 2560 events.
[16:32:42.198] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:42.198] <TB3>     INFO: Test took 1465ms.
[16:32:42.201] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:42.707] <TB3>     INFO: Expecting 2560 events.
[16:32:43.665] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:43.665] <TB3>     INFO: Test took 1465ms.
[16:32:43.667] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:44.174] <TB3>     INFO: Expecting 2560 events.
[16:32:45.132] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:45.132] <TB3>     INFO: Test took 1465ms.
[16:32:45.135] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:45.641] <TB3>     INFO: Expecting 2560 events.
[16:32:46.599] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:46.599] <TB3>     INFO: Test took 1465ms.
[16:32:46.601] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:47.109] <TB3>     INFO: Expecting 2560 events.
[16:32:48.067] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:48.067] <TB3>     INFO: Test took 1466ms.
[16:32:48.069] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:48.576] <TB3>     INFO: Expecting 2560 events.
[16:32:49.533] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:49.534] <TB3>     INFO: Test took 1465ms.
[16:32:49.536] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:50.042] <TB3>     INFO: Expecting 2560 events.
[16:32:50.000] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:50.000] <TB3>     INFO: Test took 1464ms.
[16:32:52.009] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 466 seconds
[16:32:52.009] <TB3>     INFO: PH scale (per ROC):    76  94  84  75  79  80  80  81  76  69  74  65  66  71  75  74
[16:32:52.009] <TB3>     INFO: PH offset (per ROC):  172 164 156 175 159 180 152 174 162 191 176 190 184 175 175 187
[16:32:52.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:32:52.183] <TB3>     INFO: ######################################################################
[16:32:52.183] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:32:52.183] <TB3>     INFO: ######################################################################
[16:32:52.183] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:32:52.194] <TB3>     INFO: scanning low vcal = 10
[16:32:52.536] <TB3>     INFO: Expecting 41600 events.
[16:32:56.245] <TB3>     INFO: 41600 events read in total (2994ms).
[16:32:56.245] <TB3>     INFO: Test took 4051ms.
[16:32:56.247] <TB3>     INFO: scanning low vcal = 20
[16:32:56.753] <TB3>     INFO: Expecting 41600 events.
[16:33:00.462] <TB3>     INFO: 41600 events read in total (2994ms).
[16:33:00.463] <TB3>     INFO: Test took 4216ms.
[16:33:00.464] <TB3>     INFO: scanning low vcal = 30
[16:33:00.971] <TB3>     INFO: Expecting 41600 events.
[16:33:04.690] <TB3>     INFO: 41600 events read in total (3004ms).
[16:33:04.690] <TB3>     INFO: Test took 4226ms.
[16:33:04.692] <TB3>     INFO: scanning low vcal = 40
[16:33:05.196] <TB3>     INFO: Expecting 41600 events.
[16:33:09.412] <TB3>     INFO: 41600 events read in total (3501ms).
[16:33:09.412] <TB3>     INFO: Test took 4720ms.
[16:33:09.415] <TB3>     INFO: scanning low vcal = 50
[16:33:09.836] <TB3>     INFO: Expecting 41600 events.
[16:33:14.066] <TB3>     INFO: 41600 events read in total (3515ms).
[16:33:14.067] <TB3>     INFO: Test took 4652ms.
[16:33:14.070] <TB3>     INFO: scanning low vcal = 60
[16:33:14.491] <TB3>     INFO: Expecting 41600 events.
[16:33:18.725] <TB3>     INFO: 41600 events read in total (3519ms).
[16:33:18.726] <TB3>     INFO: Test took 4656ms.
[16:33:18.729] <TB3>     INFO: scanning low vcal = 70
[16:33:19.149] <TB3>     INFO: Expecting 41600 events.
[16:33:23.380] <TB3>     INFO: 41600 events read in total (3516ms).
[16:33:23.380] <TB3>     INFO: Test took 4651ms.
[16:33:23.383] <TB3>     INFO: scanning low vcal = 80
[16:33:23.804] <TB3>     INFO: Expecting 41600 events.
[16:33:28.043] <TB3>     INFO: 41600 events read in total (3524ms).
[16:33:28.044] <TB3>     INFO: Test took 4661ms.
[16:33:28.047] <TB3>     INFO: scanning low vcal = 90
[16:33:28.468] <TB3>     INFO: Expecting 41600 events.
[16:33:32.696] <TB3>     INFO: 41600 events read in total (3513ms).
[16:33:32.696] <TB3>     INFO: Test took 4649ms.
[16:33:32.700] <TB3>     INFO: scanning low vcal = 100
[16:33:33.122] <TB3>     INFO: Expecting 41600 events.
[16:33:37.485] <TB3>     INFO: 41600 events read in total (3648ms).
[16:33:37.486] <TB3>     INFO: Test took 4785ms.
[16:33:37.490] <TB3>     INFO: scanning low vcal = 110
[16:33:37.911] <TB3>     INFO: Expecting 41600 events.
[16:33:42.141] <TB3>     INFO: 41600 events read in total (3515ms).
[16:33:42.142] <TB3>     INFO: Test took 4652ms.
[16:33:42.145] <TB3>     INFO: scanning low vcal = 120
[16:33:42.567] <TB3>     INFO: Expecting 41600 events.
[16:33:46.800] <TB3>     INFO: 41600 events read in total (3518ms).
[16:33:46.801] <TB3>     INFO: Test took 4656ms.
[16:33:46.804] <TB3>     INFO: scanning low vcal = 130
[16:33:47.225] <TB3>     INFO: Expecting 41600 events.
[16:33:51.459] <TB3>     INFO: 41600 events read in total (3519ms).
[16:33:51.459] <TB3>     INFO: Test took 4655ms.
[16:33:51.463] <TB3>     INFO: scanning low vcal = 140
[16:33:51.885] <TB3>     INFO: Expecting 41600 events.
[16:33:56.114] <TB3>     INFO: 41600 events read in total (3514ms).
[16:33:56.115] <TB3>     INFO: Test took 4652ms.
[16:33:56.118] <TB3>     INFO: scanning low vcal = 150
[16:33:56.540] <TB3>     INFO: Expecting 41600 events.
[16:34:00.768] <TB3>     INFO: 41600 events read in total (3513ms).
[16:34:00.769] <TB3>     INFO: Test took 4651ms.
[16:34:00.772] <TB3>     INFO: scanning low vcal = 160
[16:34:01.195] <TB3>     INFO: Expecting 41600 events.
[16:34:05.422] <TB3>     INFO: 41600 events read in total (3512ms).
[16:34:05.423] <TB3>     INFO: Test took 4651ms.
[16:34:05.427] <TB3>     INFO: scanning low vcal = 170
[16:34:05.849] <TB3>     INFO: Expecting 41600 events.
[16:34:10.081] <TB3>     INFO: 41600 events read in total (3517ms).
[16:34:10.081] <TB3>     INFO: Test took 4655ms.
[16:34:10.087] <TB3>     INFO: scanning low vcal = 180
[16:34:10.506] <TB3>     INFO: Expecting 41600 events.
[16:34:14.736] <TB3>     INFO: 41600 events read in total (3515ms).
[16:34:14.736] <TB3>     INFO: Test took 4649ms.
[16:34:14.740] <TB3>     INFO: scanning low vcal = 190
[16:34:15.162] <TB3>     INFO: Expecting 41600 events.
[16:34:19.393] <TB3>     INFO: 41600 events read in total (3516ms).
[16:34:19.393] <TB3>     INFO: Test took 4653ms.
[16:34:19.397] <TB3>     INFO: scanning low vcal = 200
[16:34:19.819] <TB3>     INFO: Expecting 41600 events.
[16:34:24.049] <TB3>     INFO: 41600 events read in total (3515ms).
[16:34:24.049] <TB3>     INFO: Test took 4652ms.
[16:34:24.053] <TB3>     INFO: scanning low vcal = 210
[16:34:24.474] <TB3>     INFO: Expecting 41600 events.
[16:34:28.705] <TB3>     INFO: 41600 events read in total (3516ms).
[16:34:28.706] <TB3>     INFO: Test took 4653ms.
[16:34:28.709] <TB3>     INFO: scanning low vcal = 220
[16:34:29.130] <TB3>     INFO: Expecting 41600 events.
[16:34:33.363] <TB3>     INFO: 41600 events read in total (3517ms).
[16:34:33.364] <TB3>     INFO: Test took 4655ms.
[16:34:33.367] <TB3>     INFO: scanning low vcal = 230
[16:34:33.789] <TB3>     INFO: Expecting 41600 events.
[16:34:38.020] <TB3>     INFO: 41600 events read in total (3516ms).
[16:34:38.021] <TB3>     INFO: Test took 4654ms.
[16:34:38.024] <TB3>     INFO: scanning low vcal = 240
[16:34:38.445] <TB3>     INFO: Expecting 41600 events.
[16:34:42.678] <TB3>     INFO: 41600 events read in total (3518ms).
[16:34:42.679] <TB3>     INFO: Test took 4655ms.
[16:34:42.682] <TB3>     INFO: scanning low vcal = 250
[16:34:43.103] <TB3>     INFO: Expecting 41600 events.
[16:34:47.331] <TB3>     INFO: 41600 events read in total (3513ms).
[16:34:47.332] <TB3>     INFO: Test took 4650ms.
[16:34:47.337] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:34:47.757] <TB3>     INFO: Expecting 41600 events.
[16:34:51.984] <TB3>     INFO: 41600 events read in total (3512ms).
[16:34:51.985] <TB3>     INFO: Test took 4648ms.
[16:34:51.988] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:34:52.410] <TB3>     INFO: Expecting 41600 events.
[16:34:56.643] <TB3>     INFO: 41600 events read in total (3518ms).
[16:34:56.644] <TB3>     INFO: Test took 4656ms.
[16:34:56.648] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:34:57.068] <TB3>     INFO: Expecting 41600 events.
[16:35:01.298] <TB3>     INFO: 41600 events read in total (3514ms).
[16:35:01.298] <TB3>     INFO: Test took 4651ms.
[16:35:01.302] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:35:01.723] <TB3>     INFO: Expecting 41600 events.
[16:35:05.953] <TB3>     INFO: 41600 events read in total (3514ms).
[16:35:05.954] <TB3>     INFO: Test took 4652ms.
[16:35:05.957] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:35:06.379] <TB3>     INFO: Expecting 41600 events.
[16:35:10.607] <TB3>     INFO: 41600 events read in total (3513ms).
[16:35:10.608] <TB3>     INFO: Test took 4651ms.
[16:35:11.157] <TB3>     INFO: PixTestGainPedestal::measure() done 
[16:35:11.160] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:35:11.160] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:35:11.160] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:35:11.161] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:35:11.161] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:35:11.161] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:35:11.161] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:35:11.161] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:35:11.161] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:35:11.162] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:35:48.825] <TB3>     INFO: PixTestGainPedestal::fit() done
[16:35:48.825] <TB3>     INFO: non-linearity mean:  0.953 0.957 0.950 0.952 0.957 0.954 0.959 0.961 0.956 0.957 0.959 0.965 0.953 0.958 0.953 0.949
[16:35:48.825] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.005 0.006 0.006 0.005 0.006 0.007 0.006 0.005 0.007 0.006 0.006 0.007
[16:35:48.825] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:35:48.848] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:35:48.871] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:35:48.894] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:35:48.916] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:35:48.939] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:35:48.962] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:35:48.984] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:35:49.007] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:35:49.029] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:35:49.052] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:35:49.074] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:35:49.097] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:35:49.119] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:35:49.142] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:35:49.165] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-40_FPIXTest-17C-Nebraska-160701-1510_2016-07-01_15h10m_1467403856//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:35:49.187] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:35:49.187] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:35:49.195] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:35:49.195] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:35:49.198] <TB3>     INFO: ######################################################################
[16:35:49.198] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:35:49.198] <TB3>     INFO: ######################################################################
[16:35:49.200] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:35:49.210] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:35:49.210] <TB3>     INFO:     run 1 of 1
[16:35:49.210] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:49.551] <TB3>     INFO: Expecting 3120000 events.
[16:36:37.089] <TB3>     INFO: 1259035 events read in total (46823ms).
[16:37:23.963] <TB3>     INFO: 2517185 events read in total (93697ms).
[16:37:46.520] <TB3>     INFO: 3120000 events read in total (116254ms).
[16:37:46.559] <TB3>     INFO: Test took 117349ms.
[16:37:46.632] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:37:46.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:37:48.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:37:49.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:37:51.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:52.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:53.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:55.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:37:56.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:37:58.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:37:59.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:00.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:02.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:03.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:05.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:06.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:08.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:09.390] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 451125248
[16:38:09.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:38:09.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5484, RMS = 1.23819
[16:38:09.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:38:09.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:38:09.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5866, RMS = 1.88357
[16:38:09.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:38:09.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:38:09.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6965, RMS = 1.79571
[16:38:09.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:38:09.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:38:09.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6511, RMS = 1.26476
[16:38:09.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:38:09.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:38:09.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0107, RMS = 1.94074
[16:38:09.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:38:09.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:38:09.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1088, RMS = 1.8619
[16:38:09.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:38:09.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:38:09.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6776, RMS = 1.35841
[16:38:09.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:38:09.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:38:09.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7501, RMS = 1.63282
[16:38:09.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:38:09.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:38:09.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8907, RMS = 1.21167
[16:38:09.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:38:09.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:38:09.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8316, RMS = 1.59506
[16:38:09.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:38:09.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:38:09.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.416, RMS = 1.77996
[16:38:09.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:38:09.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:38:09.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9906, RMS = 1.15845
[16:38:09.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:38:09.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:38:09.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2434, RMS = 1.96652
[16:38:09.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:38:09.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:38:09.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8443, RMS = 2.34001
[16:38:09.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:38:09.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:38:09.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.335, RMS = 1.96274
[16:38:09.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:38:09.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:38:09.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9321, RMS = 1.47817
[16:38:09.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:38:09.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:38:09.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5162, RMS = 1.74923
[16:38:09.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:38:09.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:38:09.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2473, RMS = 1.92688
[16:38:09.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:38:09.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:38:09.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.743, RMS = 3.13032
[16:38:09.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:38:09.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:38:09.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.7629, RMS = 2.89025
[16:38:09.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:38:09.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:38:09.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9282, RMS = 1.51347
[16:38:09.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:38:09.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:38:09.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4505, RMS = 1.61803
[16:38:09.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:38:09.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:38:09.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4607, RMS = 1.86992
[16:38:09.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:38:09.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:38:09.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5681, RMS = 2.12389
[16:38:09.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:38:09.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:38:09.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1651, RMS = 1.09497
[16:38:09.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:38:09.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:38:09.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3168, RMS = 1.1522
[16:38:09.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:38:09.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:38:09.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.03, RMS = 1.2851
[16:38:09.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:38:09.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:38:09.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0377, RMS = 1.25875
[16:38:09.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:38:09.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:38:09.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2694, RMS = 1.8438
[16:38:09.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:38:09.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:38:09.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0146, RMS = 1.86339
[16:38:09.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:38:09.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:38:09.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6926, RMS = 1.02157
[16:38:09.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:38:09.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:38:09.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0907, RMS = 1.14342
[16:38:09.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:38:09.445] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[16:38:09.445] <TB3>     INFO: number of dead bumps (per ROC):     0    0    1    8    0    1   10    1    0    0    0    0    1    2    0    0
[16:38:09.446] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:38:09.544] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:38:09.544] <TB3>     INFO: enter test to run
[16:38:09.544] <TB3>     INFO:   test:  no parameter change
[16:38:09.544] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[16:38:09.545] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[16:38:09.545] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[16:38:09.545] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:38:10.067] <TB3>    QUIET: Connection to board 24 closed.
[16:38:10.068] <TB3>     INFO: pXar: this is the end, my friend
[16:38:10.068] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
