multiline_comment|/*&n; *  linux/arch/arm/mach-epxa10db/irq.c&n; *&n; *  Copyright (C) 2001 Altera Corporation&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License as published by&n; * the Free Software Foundation; either version 2 of the License, or&n; * (at your option) any later version.&n; *&n; * This program is distributed in the hope that it will be useful,&n; * but WITHOUT ANY WARRANTY; without even the implied warranty of&n; * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; * GNU General Public License for more details.&n; *&n; * You should have received a copy of the GNU General Public License&n; * along with this program; if not, write to the Free Software&n; * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mach/irq.h&gt;
macro_line|#include &lt;asm/arch/platform.h&gt;
macro_line|#include &lt;asm/arch/int_ctrl00.h&gt;
DECL|function|epxa_mask_irq
r_static
r_void
id|epxa_mask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|writel
c_func
(paren
l_int|1
op_lshift
id|irq
comma
id|INT_MC
c_func
(paren
id|IO_ADDRESS
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
)paren
)paren
suffix:semicolon
)brace
DECL|function|epxa_unmask_irq
r_static
r_void
id|epxa_unmask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|writel
c_func
(paren
l_int|1
op_lshift
id|irq
comma
id|INT_MS
c_func
(paren
id|IO_ADDRESS
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
)paren
)paren
suffix:semicolon
)brace
DECL|variable|epxa_irq_chip
r_static
r_struct
id|irqchip
id|epxa_irq_chip
op_assign
(brace
dot
id|ack
op_assign
id|epxa_mask_irq
comma
dot
id|mask
op_assign
id|epxa_mask_irq
comma
dot
id|unmask
op_assign
id|epxa_unmask_irq
comma
)brace
suffix:semicolon
DECL|variable|irq_resource
r_static
r_struct
id|resource
id|irq_resource
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;irq_handler&quot;
comma
dot
id|start
op_assign
id|IO_ADDRESS
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
comma
dot
id|end
op_assign
id|IO_ADDRESS
c_func
(paren
id|INT_PRIORITY_FC
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
)paren
op_plus
l_int|4
comma
)brace
suffix:semicolon
DECL|function|epxa10db_init_irq
r_void
id|__init
id|epxa10db_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
id|request_resource
c_func
(paren
op_amp
id|iomem_resource
comma
op_amp
id|irq_resource
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * This bit sets up the interrupt controller using &n;&t; * the 6 PLD interrupts mode (the default) each &n;&t; * irqs is assigned a priority which is the same&n;&t; * as its interrupt number. This scheme is used because &n;&t; * its easy, but you may want to change it depending&n;&t; * on the contents of your PLD&n;&t; */
id|writel
c_func
(paren
l_int|3
comma
id|INT_MODE
c_func
(paren
id|IO_ADDRESS
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|writel
c_func
(paren
id|i
op_plus
l_int|1
comma
id|INT_PRIORITY_P0
c_func
(paren
id|IO_ADDRESS
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
)paren
op_plus
(paren
l_int|4
op_star
id|i
)paren
)paren
suffix:semicolon
id|set_irq_chip
c_func
(paren
id|i
comma
op_amp
id|epxa_irq_chip
)paren
suffix:semicolon
id|set_irq_handler
c_func
(paren
id|i
comma
id|do_level_IRQ
)paren
suffix:semicolon
id|set_irq_flags
c_func
(paren
id|i
comma
id|IRQF_VALID
op_or
id|IRQF_PROBE
)paren
suffix:semicolon
)brace
multiline_comment|/* Disable all interrupts */
id|writel
c_func
(paren
op_minus
l_int|1
comma
id|INT_MC
c_func
(paren
id|IO_ADDRESS
c_func
(paren
id|EXC_INT_CTRL00_BASE
)paren
)paren
)paren
suffix:semicolon
)brace
eof
