{
  "module_name": "rfbuffer.h",
  "hash_id": "921126477aaa4ba01c4f9694eaeed59e15f1521f95c5d444534226e8e37c1e80",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath5k/rfbuffer.h",
  "human_readable_source": " \n\n\n \n\n\n \nstruct ath5k_ini_rfbuffer {\n\tu8\trfb_bank;\n\tu16\trfb_ctrl_register;\n\tu32\trfb_mode_data[3];\n};\n\n \nstruct ath5k_rfb_field {\n\tu8\tlen;\n\tu16\tpos;\n\tu8\tcol;\n};\n\n \nstruct ath5k_rf_reg {\n\tu8\t\t\tbank;\n\tu8\t\t\tindex;\n\tstruct ath5k_rfb_field\tfield;\n};\n\n \nenum ath5k_rf_regs_idx {\n\t \n\tAR5K_RF_TURBO = 0,\n\t \n\tAR5K_RF_OB_2GHZ,\n\tAR5K_RF_OB_5GHZ,\n\tAR5K_RF_DB_2GHZ,\n\tAR5K_RF_DB_5GHZ,\n\tAR5K_RF_FIXED_BIAS_A,\n\tAR5K_RF_FIXED_BIAS_B,\n\tAR5K_RF_PWD_XPD,\n\tAR5K_RF_XPD_SEL,\n\tAR5K_RF_XPD_GAIN,\n\tAR5K_RF_PD_GAIN_LO,\n\tAR5K_RF_PD_GAIN_HI,\n\tAR5K_RF_HIGH_VC_CP,\n\tAR5K_RF_MID_VC_CP,\n\tAR5K_RF_LOW_VC_CP,\n\tAR5K_RF_PUSH_UP,\n\tAR5K_RF_PAD2GND,\n\tAR5K_RF_XB2_LVL,\n\tAR5K_RF_XB5_LVL,\n\tAR5K_RF_PWD_ICLOBUF_2G,\n\tAR5K_RF_PWD_84,\n\tAR5K_RF_PWD_90,\n\tAR5K_RF_PWD_130,\n\tAR5K_RF_PWD_131,\n\tAR5K_RF_PWD_132,\n\tAR5K_RF_PWD_136,\n\tAR5K_RF_PWD_137,\n\tAR5K_RF_PWD_138,\n\tAR5K_RF_PWD_166,\n\tAR5K_RF_PWD_167,\n\tAR5K_RF_DERBY_CHAN_SEL_MODE,\n\t \n\tAR5K_RF_GAIN_I,\n\tAR5K_RF_PLO_SEL,\n\tAR5K_RF_RFGAIN_SEL,\n\tAR5K_RF_RFGAIN_STEP,\n\tAR5K_RF_WAIT_S,\n\tAR5K_RF_WAIT_I,\n\tAR5K_RF_MAX_TIME,\n\tAR5K_RF_MIXVGA_OVR,\n\tAR5K_RF_MIXGAIN_OVR,\n\tAR5K_RF_MIXGAIN_STEP,\n\tAR5K_RF_PD_DELAY_A,\n\tAR5K_RF_PD_DELAY_B,\n\tAR5K_RF_PD_DELAY_XR,\n\tAR5K_RF_PD_PERIOD_A,\n\tAR5K_RF_PD_PERIOD_B,\n\tAR5K_RF_PD_PERIOD_XR,\n};\n\n\n \n\n \n#define\tAR5K_RF5111_RF_TURBO\t\t{ 1, 3,   0 }\n\n \n#define\tAR5K_RF5111_OB_2GHZ\t\t{ 3, 119, 0 }\n#define\tAR5K_RF5111_DB_2GHZ\t\t{ 3, 122, 0 }\n\n#define\tAR5K_RF5111_OB_5GHZ\t\t{ 3, 104, 0 }\n#define\tAR5K_RF5111_DB_5GHZ\t\t{ 3, 107, 0 }\n\n#define\tAR5K_RF5111_PWD_XPD\t\t{ 1, 95,  0 }\n#define\tAR5K_RF5111_XPD_GAIN\t\t{ 4, 96,  0 }\n\n \n#define AR5K_RF5111_PWD(_n)\t\t{ 1, (135 - _n), 3 }\n\n \n#define\tAR5K_RF5111_GAIN_I\t\t{ 6, 29,  0 }\n#define\tAR5K_RF5111_PLO_SEL\t\t{ 1, 4,   0 }\n#define\tAR5K_RF5111_RFGAIN_SEL\t\t{ 1, 36,  0 }\n#define AR5K_RF5111_RFGAIN_STEP\t\t{ 6, 37,  0 }\n \n#define\tAR5K_RF5111_WAIT_S\t\t{ 5, 19,  0 }\n#define\tAR5K_RF5111_WAIT_I\t\t{ 5, 24,  0 }\n#define\tAR5K_RF5111_MAX_TIME\t\t{ 2, 49,  0 }\n\nstatic const struct ath5k_rf_reg rf_regs_5111[] = {\n\t{2, AR5K_RF_TURBO,\t\tAR5K_RF5111_RF_TURBO},\n\t{6, AR5K_RF_OB_2GHZ,\t\tAR5K_RF5111_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\tAR5K_RF5111_DB_2GHZ},\n\t{6, AR5K_RF_OB_5GHZ,\t\tAR5K_RF5111_OB_5GHZ},\n\t{6, AR5K_RF_DB_5GHZ,\t\tAR5K_RF5111_DB_5GHZ},\n\t{6, AR5K_RF_PWD_XPD,\t\tAR5K_RF5111_PWD_XPD},\n\t{6, AR5K_RF_XPD_GAIN,\t\tAR5K_RF5111_XPD_GAIN},\n\t{6, AR5K_RF_PWD_84,\t\tAR5K_RF5111_PWD(84)},\n\t{6, AR5K_RF_PWD_90,\t\tAR5K_RF5111_PWD(90)},\n\t{7, AR5K_RF_GAIN_I,\t\tAR5K_RF5111_GAIN_I},\n\t{7, AR5K_RF_PLO_SEL,\t\tAR5K_RF5111_PLO_SEL},\n\t{7, AR5K_RF_RFGAIN_SEL,\t\tAR5K_RF5111_RFGAIN_SEL},\n\t{7, AR5K_RF_RFGAIN_STEP,\tAR5K_RF5111_RFGAIN_STEP},\n\t{7, AR5K_RF_WAIT_S,\t\tAR5K_RF5111_WAIT_S},\n\t{7, AR5K_RF_WAIT_I,\t\tAR5K_RF5111_WAIT_I},\n\t{7, AR5K_RF_MAX_TIME,\t\tAR5K_RF5111_MAX_TIME}\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_5111[] = {\n\t \n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00380000, 0x00380000, 0x00380000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 0, 0x989c, { 0x00000000, 0x000000c0, 0x00000080 } },\n\t{ 0, 0x989c, { 0x000400f9, 0x000400ff, 0x000400fd } },\n\t{ 0, 0x98d4, { 0x00000000, 0x00000004, 0x00000004 } },\n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d4, { 0x00000010, 0x00000010, 0x00000010 } },\n\t{ 3, 0x98d8, { 0x00601068, 0x00601068, 0x00601068 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x10000000, 0x10000000, 0x10000000 } },\n\t{ 6, 0x989c, { 0x04000000, 0x04000000, 0x04000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x0a000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x003800c0, 0x023800c0, 0x003800c0 } },\n\t{ 6, 0x989c, { 0x00020006, 0x00000006, 0x00020006 } },\n\t{ 6, 0x989c, { 0x00000089, 0x00000089, 0x00000089 } },\n\t{ 6, 0x989c, { 0x000000a0, 0x000000a0, 0x000000a0 } },\n\t{ 6, 0x989c, { 0x00040007, 0x00040007, 0x00040007 } },\n\t{ 6, 0x98d4, { 0x0000001a, 0x0000001a, 0x0000001a } },\n\t{ 7, 0x989c, { 0x00000040, 0x00000040, 0x00000040 } },\n\t{ 7, 0x989c, { 0x00000010, 0x00000010, 0x00000010 } },\n\t{ 7, 0x989c, { 0x00000008, 0x00000008, 0x00000008 } },\n\t{ 7, 0x989c, { 0x0000004f, 0x0000004f, 0x0000004f } },\n\t{ 7, 0x989c, { 0x000000f1, 0x00000061, 0x000000f1 } },\n\t{ 7, 0x989c, { 0x0000904f, 0x0000904c, 0x0000904f } },\n\t{ 7, 0x989c, { 0x0000125a, 0x0000129a, 0x0000125a } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000f, 0x0000000e } },\n};\n\n\n\n \n\n \n#define\tAR5K_RF5112X_RF_TURBO\t\t{ 1, 1,   2 }\n\n \n#define\tAR5K_RF5112X_GAIN_I\t\t{ 6, 14,  0 }\n#define\tAR5K_RF5112X_MIXVGA_OVR\t\t{ 1, 36,  0 }\n#define\tAR5K_RF5112X_MIXGAIN_OVR\t{ 2, 37,  0 }\n#define AR5K_RF5112X_MIXGAIN_STEP\t{ 4, 32,  0 }\n#define\tAR5K_RF5112X_PD_DELAY_A\t\t{ 4, 58,  0 }\n#define\tAR5K_RF5112X_PD_DELAY_B\t\t{ 4, 62,  0 }\n#define\tAR5K_RF5112X_PD_DELAY_XR\t{ 4, 66,  0 }\n#define\tAR5K_RF5112X_PD_PERIOD_A\t{ 4, 70,  0 }\n#define\tAR5K_RF5112X_PD_PERIOD_B\t{ 4, 74,  0 }\n#define\tAR5K_RF5112X_PD_PERIOD_XR\t{ 4, 78,  0 }\n\n \n\n \n#define\tAR5K_RF5112_OB_2GHZ\t\t{ 3, 269, 0 }\n#define\tAR5K_RF5112_DB_2GHZ\t\t{ 3, 272, 0 }\n\n#define\tAR5K_RF5112_OB_5GHZ\t\t{ 3, 261, 0 }\n#define\tAR5K_RF5112_DB_5GHZ\t\t{ 3, 264, 0 }\n\n#define\tAR5K_RF5112_FIXED_BIAS_A\t{ 1, 260, 0 }\n#define\tAR5K_RF5112_FIXED_BIAS_B\t{ 1, 259, 0 }\n\n#define\tAR5K_RF5112_XPD_SEL\t\t{ 1, 284, 0 }\n#define\tAR5K_RF5112_XPD_GAIN\t\t{ 2, 252, 0 }\n\n \n#define AR5K_RF5112_PWD(_n)\t\t{ 1, (302 - _n), 3 }\n\nstatic const struct ath5k_rf_reg rf_regs_5112[] = {\n\t{2, AR5K_RF_TURBO,\t\tAR5K_RF5112X_RF_TURBO},\n\t{6, AR5K_RF_OB_2GHZ,\t\tAR5K_RF5112_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\tAR5K_RF5112_DB_2GHZ},\n\t{6, AR5K_RF_OB_5GHZ,\t\tAR5K_RF5112_OB_5GHZ},\n\t{6, AR5K_RF_DB_5GHZ,\t\tAR5K_RF5112_DB_5GHZ},\n\t{6, AR5K_RF_FIXED_BIAS_A,\tAR5K_RF5112_FIXED_BIAS_A},\n\t{6, AR5K_RF_FIXED_BIAS_B,\tAR5K_RF5112_FIXED_BIAS_B},\n\t{6, AR5K_RF_XPD_SEL,\t\tAR5K_RF5112_XPD_SEL},\n\t{6, AR5K_RF_XPD_GAIN,\t\tAR5K_RF5112_XPD_GAIN},\n\t{6, AR5K_RF_PWD_130,\t\tAR5K_RF5112_PWD(130)},\n\t{6, AR5K_RF_PWD_131,\t\tAR5K_RF5112_PWD(131)},\n\t{6, AR5K_RF_PWD_132,\t\tAR5K_RF5112_PWD(132)},\n\t{6, AR5K_RF_PWD_136,\t\tAR5K_RF5112_PWD(136)},\n\t{6, AR5K_RF_PWD_137,\t\tAR5K_RF5112_PWD(137)},\n\t{6, AR5K_RF_PWD_138,\t\tAR5K_RF5112_PWD(138)},\n\t{7, AR5K_RF_GAIN_I,\t\tAR5K_RF5112X_GAIN_I},\n\t{7, AR5K_RF_MIXVGA_OVR,\t\tAR5K_RF5112X_MIXVGA_OVR},\n\t{7, AR5K_RF_MIXGAIN_OVR,\tAR5K_RF5112X_MIXGAIN_OVR},\n\t{7, AR5K_RF_MIXGAIN_STEP,\tAR5K_RF5112X_MIXGAIN_STEP},\n\t{7, AR5K_RF_PD_DELAY_A,\t\tAR5K_RF5112X_PD_DELAY_A},\n\t{7, AR5K_RF_PD_DELAY_B,\t\tAR5K_RF5112X_PD_DELAY_B},\n\t{7, AR5K_RF_PD_DELAY_XR,\tAR5K_RF5112X_PD_DELAY_XR},\n\t{7, AR5K_RF_PD_PERIOD_A,\tAR5K_RF5112X_PD_PERIOD_A},\n\t{7, AR5K_RF_PD_PERIOD_B,\tAR5K_RF5112X_PD_PERIOD_B},\n\t{7, AR5K_RF_PD_PERIOD_XR,\tAR5K_RF5112X_PD_PERIOD_XR},\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_5112[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x03060408, 0x03060408, 0x03060408 } },\n\t{ 3, 0x98dc, { 0x00a0c0c0, 0x00e0c0c0, 0x00e0c0c0 } },\n\t{ 6, 0x989c, { 0x00a00000, 0x00a00000, 0x00a00000 } },\n\t{ 6, 0x989c, { 0x000a0000, 0x000a0000, 0x000a0000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00660000, 0x00660000, 0x00660000 } },\n\t{ 6, 0x989c, { 0x00db0000, 0x00db0000, 0x00db0000 } },\n\t{ 6, 0x989c, { 0x00f10000, 0x00f10000, 0x00f10000 } },\n\t{ 6, 0x989c, { 0x00120000, 0x00120000, 0x00120000 } },\n\t{ 6, 0x989c, { 0x00120000, 0x00120000, 0x00120000 } },\n\t{ 6, 0x989c, { 0x00730000, 0x00730000, 0x00730000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x000c0000, 0x000c0000, 0x000c0000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x008b0000, 0x008b0000, 0x008b0000 } },\n\t{ 6, 0x989c, { 0x00600000, 0x00600000, 0x00600000 } },\n\t{ 6, 0x989c, { 0x000c0000, 0x000c0000, 0x000c0000 } },\n\t{ 6, 0x989c, { 0x00840000, 0x00840000, 0x00840000 } },\n\t{ 6, 0x989c, { 0x00640000, 0x00640000, 0x00640000 } },\n\t{ 6, 0x989c, { 0x00200000, 0x00200000, 0x00200000 } },\n\t{ 6, 0x989c, { 0x00240000, 0x00240000, 0x00240000 } },\n\t{ 6, 0x989c, { 0x00250000, 0x00250000, 0x00250000 } },\n\t{ 6, 0x989c, { 0x00110000, 0x00110000, 0x00110000 } },\n\t{ 6, 0x989c, { 0x00110000, 0x00110000, 0x00110000 } },\n\t{ 6, 0x989c, { 0x00510000, 0x00510000, 0x00510000 } },\n\t{ 6, 0x989c, { 0x1c040000, 0x1c040000, 0x1c040000 } },\n\t{ 6, 0x989c, { 0x000a0000, 0x000a0000, 0x000a0000 } },\n\t{ 6, 0x989c, { 0x00a10000, 0x00a10000, 0x00a10000 } },\n\t{ 6, 0x989c, { 0x00400000, 0x00400000, 0x00400000 } },\n\t{ 6, 0x989c, { 0x03090000, 0x03090000, 0x03090000 } },\n\t{ 6, 0x989c, { 0x06000000, 0x06000000, 0x06000000 } },\n\t{ 6, 0x989c, { 0x000000b0, 0x000000a8, 0x000000a8 } },\n\t{ 6, 0x989c, { 0x0000002e, 0x0000002e, 0x0000002e } },\n\t{ 6, 0x989c, { 0x006c4a41, 0x006c4af1, 0x006c4a61 } },\n\t{ 6, 0x989c, { 0x0050892a, 0x0050892b, 0x0050892b } },\n\t{ 6, 0x989c, { 0x00842400, 0x00842400, 0x00842400 } },\n\t{ 6, 0x989c, { 0x00c69200, 0x00c69200, 0x00c69200 } },\n\t{ 6, 0x98d0, { 0x0002000c, 0x0002000c, 0x0002000c } },\n\t{ 7, 0x989c, { 0x00000094, 0x00000094, 0x00000094 } },\n\t{ 7, 0x989c, { 0x00000091, 0x00000091, 0x00000091 } },\n\t{ 7, 0x989c, { 0x0000000a, 0x00000012, 0x00000012 } },\n\t{ 7, 0x989c, { 0x00000080, 0x00000080, 0x00000080 } },\n\t{ 7, 0x989c, { 0x000000c1, 0x000000c1, 0x000000c1 } },\n\t{ 7, 0x989c, { 0x00000060, 0x00000060, 0x00000060 } },\n\t{ 7, 0x989c, { 0x000000f0, 0x000000f0, 0x000000f0 } },\n\t{ 7, 0x989c, { 0x00000022, 0x00000022, 0x00000022 } },\n\t{ 7, 0x989c, { 0x00000092, 0x00000092, 0x00000092 } },\n\t{ 7, 0x989c, { 0x000000d4, 0x000000d4, 0x000000d4 } },\n\t{ 7, 0x989c, { 0x000014cc, 0x000014cc, 0x000014cc } },\n\t{ 7, 0x989c, { 0x0000048c, 0x0000048c, 0x0000048c } },\n\t{ 7, 0x98c4, { 0x00000003, 0x00000003, 0x00000003 } },\n};\n\n \n\n \n#define\tAR5K_RF5112A_OB_2GHZ\t\t{ 3, 287, 0 }\n#define\tAR5K_RF5112A_DB_2GHZ\t\t{ 3, 290, 0 }\n\n#define\tAR5K_RF5112A_OB_5GHZ\t\t{ 3, 279, 0 }\n#define\tAR5K_RF5112A_DB_5GHZ\t\t{ 3, 282, 0 }\n\n#define\tAR5K_RF5112A_FIXED_BIAS_A\t{ 1, 278, 0 }\n#define\tAR5K_RF5112A_FIXED_BIAS_B\t{ 1, 277, 0 }\n\n#define\tAR5K_RF5112A_XPD_SEL\t\t{ 1, 302, 0 }\n#define\tAR5K_RF5112A_PDGAINLO\t\t{ 2, 270, 0 }\n#define\tAR5K_RF5112A_PDGAINHI\t\t{ 2, 257, 0 }\n\n \n#define AR5K_RF5112A_PWD(_n)\t\t{ 1, (306 - _n), 3 }\n\n \n#define\tAR5K_RF5112A_HIGH_VC_CP\t\t{ 2, 90,  2 }\n#define\tAR5K_RF5112A_MID_VC_CP\t\t{ 2, 92,  2 }\n#define\tAR5K_RF5112A_LOW_VC_CP\t\t{ 2, 94,  2 }\n#define\tAR5K_RF5112A_PUSH_UP\t\t{ 1, 254,  2 }\n\n \n#define\tAR5K_RF5112A_PAD2GND\t\t{ 1, 281, 1 }\n#define\tAR5K_RF5112A_XB2_LVL\t\t{ 2, 1,\t  3 }\n#define\tAR5K_RF5112A_XB5_LVL\t\t{ 2, 3,\t  3 }\n\nstatic const struct ath5k_rf_reg rf_regs_5112a[] = {\n\t{2, AR5K_RF_TURBO,\t\tAR5K_RF5112X_RF_TURBO},\n\t{6, AR5K_RF_OB_2GHZ,\t\tAR5K_RF5112A_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\tAR5K_RF5112A_DB_2GHZ},\n\t{6, AR5K_RF_OB_5GHZ,\t\tAR5K_RF5112A_OB_5GHZ},\n\t{6, AR5K_RF_DB_5GHZ,\t\tAR5K_RF5112A_DB_5GHZ},\n\t{6, AR5K_RF_FIXED_BIAS_A,\tAR5K_RF5112A_FIXED_BIAS_A},\n\t{6, AR5K_RF_FIXED_BIAS_B,\tAR5K_RF5112A_FIXED_BIAS_B},\n\t{6, AR5K_RF_XPD_SEL,\t\tAR5K_RF5112A_XPD_SEL},\n\t{6, AR5K_RF_PD_GAIN_LO,\t\tAR5K_RF5112A_PDGAINLO},\n\t{6, AR5K_RF_PD_GAIN_HI,\t\tAR5K_RF5112A_PDGAINHI},\n\t{6, AR5K_RF_PWD_130,\t\tAR5K_RF5112A_PWD(130)},\n\t{6, AR5K_RF_PWD_131,\t\tAR5K_RF5112A_PWD(131)},\n\t{6, AR5K_RF_PWD_132,\t\tAR5K_RF5112A_PWD(132)},\n\t{6, AR5K_RF_PWD_136,\t\tAR5K_RF5112A_PWD(136)},\n\t{6, AR5K_RF_PWD_137,\t\tAR5K_RF5112A_PWD(137)},\n\t{6, AR5K_RF_PWD_138,\t\tAR5K_RF5112A_PWD(138)},\n\t{6, AR5K_RF_PWD_166,\t\tAR5K_RF5112A_PWD(166)},\n\t{6, AR5K_RF_PWD_167,\t\tAR5K_RF5112A_PWD(167)},\n\t{6, AR5K_RF_HIGH_VC_CP,\t\tAR5K_RF5112A_HIGH_VC_CP},\n\t{6, AR5K_RF_MID_VC_CP,\t\tAR5K_RF5112A_MID_VC_CP},\n\t{6, AR5K_RF_LOW_VC_CP,\t\tAR5K_RF5112A_LOW_VC_CP},\n\t{6, AR5K_RF_PUSH_UP,\t\tAR5K_RF5112A_PUSH_UP},\n\t{6, AR5K_RF_PAD2GND,\t\tAR5K_RF5112A_PAD2GND},\n\t{6, AR5K_RF_XB2_LVL,\t\tAR5K_RF5112A_XB2_LVL},\n\t{6, AR5K_RF_XB5_LVL,\t\tAR5K_RF5112A_XB5_LVL},\n\t{7, AR5K_RF_GAIN_I,\t\tAR5K_RF5112X_GAIN_I},\n\t{7, AR5K_RF_MIXVGA_OVR,\t\tAR5K_RF5112X_MIXVGA_OVR},\n\t{7, AR5K_RF_MIXGAIN_OVR,\tAR5K_RF5112X_MIXGAIN_OVR},\n\t{7, AR5K_RF_MIXGAIN_STEP,\tAR5K_RF5112X_MIXGAIN_STEP},\n\t{7, AR5K_RF_PD_DELAY_A,\t\tAR5K_RF5112X_PD_DELAY_A},\n\t{7, AR5K_RF_PD_DELAY_B,\t\tAR5K_RF5112X_PD_DELAY_B},\n\t{7, AR5K_RF_PD_DELAY_XR,\tAR5K_RF5112X_PD_DELAY_XR},\n\t{7, AR5K_RF_PD_PERIOD_A,\tAR5K_RF5112X_PD_PERIOD_A},\n\t{7, AR5K_RF_PD_PERIOD_B,\tAR5K_RF5112X_PD_PERIOD_B},\n\t{7, AR5K_RF_PD_PERIOD_XR,\tAR5K_RF5112X_PD_PERIOD_XR},\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_5112a[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x03060408, 0x03060408, 0x03060408 } },\n\t{ 3, 0x98dc, { 0x00a020c0, 0x00e020c0, 0x00e020c0 } },\n\t{ 6, 0x989c, { 0x0f000000, 0x0f000000, 0x0f000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00800000, 0x00800000, 0x00800000 } },\n\t{ 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000 } },\n\t{ 6, 0x989c, { 0x00010000, 0x00010000, 0x00010000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00180000, 0x00180000, 0x00180000 } },\n\t{ 6, 0x989c, { 0x00600000, 0x006e0000, 0x006e0000 } },\n\t{ 6, 0x989c, { 0x00c70000, 0x00c70000, 0x00c70000 } },\n\t{ 6, 0x989c, { 0x004b0000, 0x004b0000, 0x004b0000 } },\n\t{ 6, 0x989c, { 0x04480000, 0x04480000, 0x04480000 } },\n\t{ 6, 0x989c, { 0x004c0000, 0x004c0000, 0x004c0000 } },\n\t{ 6, 0x989c, { 0x00e40000, 0x00e40000, 0x00e40000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00fc0000, 0x00fc0000, 0x00fc0000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x043f0000, 0x043f0000, 0x043f0000 } },\n\t{ 6, 0x989c, { 0x000c0000, 0x000c0000, 0x000c0000 } },\n\t{ 6, 0x989c, { 0x02190000, 0x02190000, 0x02190000 } },\n\t{ 6, 0x989c, { 0x00240000, 0x00240000, 0x00240000 } },\n\t{ 6, 0x989c, { 0x00b40000, 0x00b40000, 0x00b40000 } },\n\t{ 6, 0x989c, { 0x00990000, 0x00990000, 0x00990000 } },\n\t{ 6, 0x989c, { 0x00500000, 0x00500000, 0x00500000 } },\n\t{ 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000 } },\n\t{ 6, 0x989c, { 0x00120000, 0x00120000, 0x00120000 } },\n\t{ 6, 0x989c, { 0xc0320000, 0xc0320000, 0xc0320000 } },\n\t{ 6, 0x989c, { 0x01740000, 0x01740000, 0x01740000 } },\n\t{ 6, 0x989c, { 0x00110000, 0x00110000, 0x00110000 } },\n\t{ 6, 0x989c, { 0x86280000, 0x86280000, 0x86280000 } },\n\t{ 6, 0x989c, { 0x31840000, 0x31840000, 0x31840000 } },\n\t{ 6, 0x989c, { 0x00f20080, 0x00f20080, 0x00f20080 } },\n\t{ 6, 0x989c, { 0x00270019, 0x00270019, 0x00270019 } },\n\t{ 6, 0x989c, { 0x00000003, 0x00000003, 0x00000003 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x000000b2, 0x000000b2, 0x000000b2 } },\n\t{ 6, 0x989c, { 0x00b02084, 0x00b02084, 0x00b02084 } },\n\t{ 6, 0x989c, { 0x004125a4, 0x004125a4, 0x004125a4 } },\n\t{ 6, 0x989c, { 0x00119220, 0x00119220, 0x00119220 } },\n\t{ 6, 0x989c, { 0x001a4800, 0x001a4800, 0x001a4800 } },\n\t{ 6, 0x98d8, { 0x000b0230, 0x000b0230, 0x000b0230 } },\n\t{ 7, 0x989c, { 0x00000094, 0x00000094, 0x00000094 } },\n\t{ 7, 0x989c, { 0x00000091, 0x00000091, 0x00000091 } },\n\t{ 7, 0x989c, { 0x00000012, 0x00000012, 0x00000012 } },\n\t{ 7, 0x989c, { 0x00000080, 0x00000080, 0x00000080 } },\n\t{ 7, 0x989c, { 0x000000d9, 0x000000d9, 0x000000d9 } },\n\t{ 7, 0x989c, { 0x00000060, 0x00000060, 0x00000060 } },\n\t{ 7, 0x989c, { 0x000000f0, 0x000000f0, 0x000000f0 } },\n\t{ 7, 0x989c, { 0x000000a2, 0x000000a2, 0x000000a2 } },\n\t{ 7, 0x989c, { 0x00000052, 0x00000052, 0x00000052 } },\n\t{ 7, 0x989c, { 0x000000d4, 0x000000d4, 0x000000d4 } },\n\t{ 7, 0x989c, { 0x000014cc, 0x000014cc, 0x000014cc } },\n\t{ 7, 0x989c, { 0x0000048c, 0x0000048c, 0x0000048c } },\n\t{ 7, 0x98c4, { 0x00000003, 0x00000003, 0x00000003 } },\n};\n\n\n\n \n\n \n#define AR5K_RF2413_RF_TURBO\t\t{ 1, 1,   2 }\n\n \n#define\tAR5K_RF2413_OB_2GHZ\t\t{ 3, 168, 0 }\n#define\tAR5K_RF2413_DB_2GHZ\t\t{ 3, 165, 0 }\n\nstatic const struct ath5k_rf_reg rf_regs_2413[] = {\n\t{2, AR5K_RF_TURBO,\t\tAR5K_RF2413_RF_TURBO},\n\t{6, AR5K_RF_OB_2GHZ,\t\tAR5K_RF2413_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\tAR5K_RF2413_DB_2GHZ},\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_2413[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x02001408, 0x02001408, 0x02001408 } },\n\t{ 3, 0x98dc, { 0x00a020c0, 0x00e020c0, 0x00e020c0 } },\n\t{ 6, 0x989c, { 0xf0000000, 0xf0000000, 0xf0000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x03000000, 0x03000000, 0x03000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x40400000, 0x40400000, 0x40400000 } },\n\t{ 6, 0x989c, { 0x65050000, 0x65050000, 0x65050000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00420000, 0x00420000, 0x00420000 } },\n\t{ 6, 0x989c, { 0x00b50000, 0x00b50000, 0x00b50000 } },\n\t{ 6, 0x989c, { 0x00030000, 0x00030000, 0x00030000 } },\n\t{ 6, 0x989c, { 0x00f70000, 0x00f70000, 0x00f70000 } },\n\t{ 6, 0x989c, { 0x009d0000, 0x009d0000, 0x009d0000 } },\n\t{ 6, 0x989c, { 0x00220000, 0x00220000, 0x00220000 } },\n\t{ 6, 0x989c, { 0x04220000, 0x04220000, 0x04220000 } },\n\t{ 6, 0x989c, { 0x00230018, 0x00230018, 0x00230018 } },\n\t{ 6, 0x989c, { 0x00280000, 0x00280060, 0x00280060 } },\n\t{ 6, 0x989c, { 0x005000c0, 0x005000c3, 0x005000c3 } },\n\t{ 6, 0x989c, { 0x0004007f, 0x0004007f, 0x0004007f } },\n\t{ 6, 0x989c, { 0x00000458, 0x00000458, 0x00000458 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x0000c000, 0x0000c000, 0x0000c000 } },\n\t{ 6, 0x98d8, { 0x00400230, 0x00400230, 0x00400230 } },\n\t{ 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400 } },\n\t{ 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800 } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000e, 0x0000000e } },\n};\n\n\n\n \n\n \n#define\tAR5K_RF2316_RF_TURBO\t\t{ 1, 1,   2 }\n\n \n#define\tAR5K_RF2316_OB_2GHZ\t\t{ 3, 178, 0 }\n#define\tAR5K_RF2316_DB_2GHZ\t\t{ 3, 175, 0 }\n\nstatic const struct ath5k_rf_reg rf_regs_2316[] = {\n\t{2, AR5K_RF_TURBO,\t\tAR5K_RF2316_RF_TURBO},\n\t{6, AR5K_RF_OB_2GHZ,\t\tAR5K_RF2316_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\tAR5K_RF2316_DB_2GHZ},\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_2316[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x02001408, 0x02001408, 0x02001408 } },\n\t{ 3, 0x98dc, { 0x00a020c0, 0x00e020c0, 0x00e020c0 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0xc0000000, 0xc0000000, 0xc0000000 } },\n\t{ 6, 0x989c, { 0x0f000000, 0x0f000000, 0x0f000000 } },\n\t{ 6, 0x989c, { 0x02000000, 0x02000000, 0x02000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0xf8000000, 0xf8000000, 0xf8000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x95150000, 0x95150000, 0x95150000 } },\n\t{ 6, 0x989c, { 0xc1000000, 0xc1000000, 0xc1000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00080000, 0x00080000, 0x00080000 } },\n\t{ 6, 0x989c, { 0x00d50000, 0x00d50000, 0x00d50000 } },\n\t{ 6, 0x989c, { 0x000e0000, 0x000e0000, 0x000e0000 } },\n\t{ 6, 0x989c, { 0x00dc0000, 0x00dc0000, 0x00dc0000 } },\n\t{ 6, 0x989c, { 0x00770000, 0x00770000, 0x00770000 } },\n\t{ 6, 0x989c, { 0x008a0000, 0x008a0000, 0x008a0000 } },\n\t{ 6, 0x989c, { 0x10880000, 0x10880000, 0x10880000 } },\n\t{ 6, 0x989c, { 0x008c0060, 0x008c0060, 0x008c0060 } },\n\t{ 6, 0x989c, { 0x00a00000, 0x00a00080, 0x00a00080 } },\n\t{ 6, 0x989c, { 0x00400000, 0x0040000d, 0x0040000d } },\n\t{ 6, 0x989c, { 0x00110400, 0x00110400, 0x00110400 } },\n\t{ 6, 0x989c, { 0x00000060, 0x00000060, 0x00000060 } },\n\t{ 6, 0x989c, { 0x00000001, 0x00000001, 0x00000001 } },\n\t{ 6, 0x989c, { 0x00000b00, 0x00000b00, 0x00000b00 } },\n\t{ 6, 0x989c, { 0x00000be8, 0x00000be8, 0x00000be8 } },\n\t{ 6, 0x98c0, { 0x00010000, 0x00010000, 0x00010000 } },\n\t{ 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400 } },\n\t{ 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800 } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000e, 0x0000000e } },\n};\n\n\n\n \n\n \n#define\tAR5K_RF5413_OB_2GHZ\t\t{ 3, 241, 0 }\n#define\tAR5K_RF5413_DB_2GHZ\t\t{ 3, 238, 0 }\n\n#define\tAR5K_RF5413_OB_5GHZ\t\t{ 3, 247, 0 }\n#define\tAR5K_RF5413_DB_5GHZ\t\t{ 3, 244, 0 }\n\n#define\tAR5K_RF5413_PWD_ICLOBUF2G\t{ 3, 131, 3 }\n#define\tAR5K_RF5413_DERBY_CHAN_SEL_MODE\t{ 1, 291, 2 }\n\nstatic const struct ath5k_rf_reg rf_regs_5413[] = {\n\t{6, AR5K_RF_OB_2GHZ,\t\t AR5K_RF5413_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\t AR5K_RF5413_DB_2GHZ},\n\t{6, AR5K_RF_OB_5GHZ,\t\t AR5K_RF5413_OB_5GHZ},\n\t{6, AR5K_RF_DB_5GHZ,\t\t AR5K_RF5413_DB_5GHZ},\n\t{6, AR5K_RF_PWD_ICLOBUF_2G,\t AR5K_RF5413_PWD_ICLOBUF2G},\n\t{6, AR5K_RF_DERBY_CHAN_SEL_MODE, AR5K_RF5413_DERBY_CHAN_SEL_MODE},\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_5413[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x00000008, 0x00000008, 0x00000008 } },\n\t{ 3, 0x98dc, { 0x00a000c0, 0x00e000c0, 0x00e000c0 } },\n\t{ 6, 0x989c, { 0x33000000, 0x33000000, 0x33000000 } },\n\t{ 6, 0x989c, { 0x01000000, 0x01000000, 0x01000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x1f000000, 0x1f000000, 0x1f000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00b80000, 0x00b80000, 0x00b80000 } },\n\t{ 6, 0x989c, { 0x00b70000, 0x00b70000, 0x00b70000 } },\n\t{ 6, 0x989c, { 0x00840000, 0x00840000, 0x00840000 } },\n\t{ 6, 0x989c, { 0x00980000, 0x00980000, 0x00980000 } },\n\t{ 6, 0x989c, { 0x00c00000, 0x00c00000, 0x00c00000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000 } },\n\t{ 6, 0x989c, { 0x00d70000, 0x00d70000, 0x00d70000 } },\n\t{ 6, 0x989c, { 0x00610000, 0x00610000, 0x00610000 } },\n\t{ 6, 0x989c, { 0x00fe0000, 0x00fe0000, 0x00fe0000 } },\n\t{ 6, 0x989c, { 0x00de0000, 0x00de0000, 0x00de0000 } },\n\t{ 6, 0x989c, { 0x007f0000, 0x007f0000, 0x007f0000 } },\n\t{ 6, 0x989c, { 0x043d0000, 0x043d0000, 0x043d0000 } },\n\t{ 6, 0x989c, { 0x00770000, 0x00770000, 0x00770000 } },\n\t{ 6, 0x989c, { 0x00440000, 0x00440000, 0x00440000 } },\n\t{ 6, 0x989c, { 0x00980000, 0x00980000, 0x00980000 } },\n\t{ 6, 0x989c, { 0x00100080, 0x00100080, 0x00100080 } },\n\t{ 6, 0x989c, { 0x0005c034, 0x0005c034, 0x0005c034 } },\n\t{ 6, 0x989c, { 0x003100f0, 0x003100f0, 0x003100f0 } },\n\t{ 6, 0x989c, { 0x000c011f, 0x000c011f, 0x000c011f } },\n\t{ 6, 0x989c, { 0x00510040, 0x00510040, 0x00510040 } },\n\t{ 6, 0x989c, { 0x005000da, 0x005000da, 0x005000da } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00004044, 0x00004044, 0x00004044 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x000060c0, 0x000060c0, 0x000060c0 } },\n\t{ 6, 0x989c, { 0x00002c00, 0x00003600, 0x00003600 } },\n\t{ 6, 0x98c8, { 0x00000403, 0x00040403, 0x00040403 } },\n\t{ 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400 } },\n\t{ 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800 } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000e, 0x0000000e } },\n};\n\n\n\n \n\n \n#define AR5K_RF2425_RF_TURBO\t\t{ 1, 1,   2 }\n\n \n#define\tAR5K_RF2425_OB_2GHZ\t\t{ 3, 193, 0 }\n#define\tAR5K_RF2425_DB_2GHZ\t\t{ 3, 190, 0 }\n\nstatic const struct ath5k_rf_reg rf_regs_2425[] = {\n\t{2, AR5K_RF_TURBO,\t\tAR5K_RF2425_RF_TURBO},\n\t{6, AR5K_RF_OB_2GHZ,\t\tAR5K_RF2425_OB_2GHZ},\n\t{6, AR5K_RF_DB_2GHZ,\t\tAR5K_RF2425_DB_2GHZ},\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_2425[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x02001408, 0x02001408, 0x02001408 } },\n\t{ 3, 0x98dc, { 0x00a020c0, 0x00e020c0, 0x00e020c0 } },\n\t{ 6, 0x989c, { 0x10000000, 0x10000000, 0x10000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00100000, 0x00100000, 0x00100000 } },\n\t{ 6, 0x989c, { 0x00020000, 0x00020000, 0x00020000 } },\n\t{ 6, 0x989c, { 0x00730000, 0x00730000, 0x00730000 } },\n\t{ 6, 0x989c, { 0x00f80000, 0x00f80000, 0x00f80000 } },\n\t{ 6, 0x989c, { 0x00e70000, 0x00e70000, 0x00e70000 } },\n\t{ 6, 0x989c, { 0x00140000, 0x00140000, 0x00140000 } },\n\t{ 6, 0x989c, { 0x00910040, 0x00910040, 0x00910040 } },\n\t{ 6, 0x989c, { 0x0007001a, 0x0007001a, 0x0007001a } },\n\t{ 6, 0x989c, { 0x00410000, 0x00410000, 0x00410000 } },\n\t{ 6, 0x989c, { 0x00810000, 0x00810060, 0x00810060 } },\n\t{ 6, 0x989c, { 0x00020800, 0x00020803, 0x00020803 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00001660, 0x00001660, 0x00001660 } },\n\t{ 6, 0x989c, { 0x00001688, 0x00001688, 0x00001688 } },\n\t{ 6, 0x98c4, { 0x00000001, 0x00000001, 0x00000001 } },\n\t{ 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400 } },\n\t{ 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800 } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000e, 0x0000000e } },\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_2317[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x02001408, 0x02001408, 0x02001408 } },\n\t{ 3, 0x98dc, { 0x00a020c0, 0x00e020c0, 0x00e020c0 } },\n\t{ 6, 0x989c, { 0x10000000, 0x10000000, 0x10000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00100000, 0x00100000, 0x00100000 } },\n\t{ 6, 0x989c, { 0x00020000, 0x00020000, 0x00020000 } },\n\t{ 6, 0x989c, { 0x00730000, 0x00730000, 0x00730000 } },\n\t{ 6, 0x989c, { 0x00f80000, 0x00f80000, 0x00f80000 } },\n\t{ 6, 0x989c, { 0x00e70000, 0x00e70000, 0x00e70000 } },\n\t{ 6, 0x989c, { 0x00140100, 0x00140100, 0x00140100 } },\n\t{ 6, 0x989c, { 0x00910040, 0x00910040, 0x00910040 } },\n\t{ 6, 0x989c, { 0x0007001a, 0x0007001a, 0x0007001a } },\n\t{ 6, 0x989c, { 0x00410000, 0x00410000, 0x00410000 } },\n\t{ 6, 0x989c, { 0x00810000, 0x00810060, 0x00810060 } },\n\t{ 6, 0x989c, { 0x00020800, 0x00020803, 0x00020803 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00001660, 0x00001660, 0x00001660 } },\n\t{ 6, 0x989c, { 0x00009688, 0x00009688, 0x00009688 } },\n\t{ 6, 0x98c4, { 0x00000001, 0x00000001, 0x00000001 } },\n\t{ 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400 } },\n\t{ 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800 } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000e, 0x0000000e } },\n};\n\n \nstatic const struct ath5k_ini_rfbuffer rfb_2417[] = {\n\t \n\t{ 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020 } },\n\t{ 2, 0x98d0, { 0x02001408, 0x02001408, 0x02001408 } },\n\t{ 3, 0x98dc, { 0x00a020c0, 0x00e020c0, 0x00e020c0 } },\n\t{ 6, 0x989c, { 0x10000000, 0x10000000, 0x10000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00100000, 0x00100000, 0x00100000 } },\n\t{ 6, 0x989c, { 0x00020000, 0x00020000, 0x00020000 } },\n\t{ 6, 0x989c, { 0x00730000, 0x00730000, 0x00730000 } },\n\t{ 6, 0x989c, { 0x00f80000, 0x00f80000, 0x00f80000 } },\n\t{ 6, 0x989c, { 0x00e70000, 0x80e70000, 0x80e70000 } },\n\t{ 6, 0x989c, { 0x00140000, 0x00140000, 0x00140000 } },\n\t{ 6, 0x989c, { 0x00910040, 0x00910040, 0x00910040 } },\n\t{ 6, 0x989c, { 0x0007001a, 0x0207001a, 0x0207001a } },\n\t{ 6, 0x989c, { 0x00410000, 0x00410000, 0x00410000 } },\n\t{ 6, 0x989c, { 0x00810000, 0x00810060, 0x00810060 } },\n\t{ 6, 0x989c, { 0x00020800, 0x00020803, 0x00020803 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ 6, 0x989c, { 0x00001660, 0x00001660, 0x00001660 } },\n\t{ 6, 0x989c, { 0x00001688, 0x00001688, 0x00001688 } },\n\t{ 6, 0x98c4, { 0x00000001, 0x00000001, 0x00000001 } },\n\t{ 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400 } },\n\t{ 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800 } },\n\t{ 7, 0x98cc, { 0x0000000e, 0x0000000e, 0x0000000e } },\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}