// Seed: 3571634830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd90,
    parameter id_8 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout logic [7:0] id_17;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_2,
      id_12,
      id_9
  );
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wand id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1  ==  id_4 : id_8] id_18;
  logic id_19;
  assign id_17[-1!=1] = id_4;
  generate
    assign id_13 = -1;
  endgenerate
endmodule
