v0x4	,	V_18
ENOMEM	,	V_13
tcpu	,	V_6
r0x0	,	V_38
"%s\n"	,	L_5
flexcop_dma_config_timer	,	F_13
v0x0	,	V_17
dma_idx	,	V_16
dma_addr_t	,	T_3
cycles	,	V_55
flexcop_dma_config	,	F_6
dma_addr_size	,	V_26
read_ibi_reg	,	V_40
pdev	,	V_2
dma2_01c	,	V_35
"reg: %03x: %x\n"	,	L_4
u32	,	T_1
DMA1_Timer_Enable_sig	,	V_53
FC_DMA_SUBADDR_0	,	V_41
FC_DMA_SUBADDR_1	,	V_43
write_ibi_reg	,	V_28
dma2_014	,	V_34
dma_addr0	,	V_10
flexcop_dma_addr_index_t	,	T_6
dma_addr1	,	V_12
dma2_010	,	V_33
dma_0xc	,	V_23
DMA1_IRQ_Enable_sig	,	V_51
raw	,	V_20
index	,	V_36
remap_enable	,	V_48
flexcop_dma_index_t	,	T_4
"either DMA1 or DMA2 can be configured within one flexcop_dma_config call."	,	L_2
pci_dev	,	V_1
tdma	,	V_7
flexcop_ibi_value	,	T_5
size	,	V_5
__func__	,	V_47
DMA2_IRQ_Enable_sig	,	V_52
flexcop_dma_control_size_irq	,	F_11
dma1_00c	,	V_31
flexcop_dma_allocate	,	F_1
fc	,	V_15
"either transfer DMA1 or DMA2 can be started within one flexcop_dma_xfer_control call."	,	L_3
no	,	V_49
dma_1start	,	V_44
flexcop_dma_remap	,	F_9
flexcop_device	,	V_14
dma1_000	,	V_29
flexcop_dma_free	,	F_4
pci_free_consistent	,	F_5
dma1_004	,	V_30
dma_0start	,	V_42
v0xc	,	V_19
dma_0x0	,	V_21
flexcop_dma	,	V_3
FC_DMA_1	,	V_27
flexcop_dma_control_timer_irq	,	F_12
FC_DMA_2	,	V_32
dmatimer	,	V_56
cpu_addr1	,	V_11
cpu_addr0	,	V_9
r0xc	,	V_39
deb_info	,	F_10
u8	,	T_2
err	,	F_2
"dma buffersize has to be even."	,	L_1
DMA2_Timer_Enable_sig	,	V_54
ctrl_208	,	V_50
flexcop_ibi_register	,	T_7
deb_rdump	,	F_8
EINVAL	,	V_8
r	,	V_45
pci_alloc_consistent	,	F_3
flexcop_dma_xfer_control	,	F_7
v	,	V_46
dma	,	V_4
dma_address0	,	V_22
dma_0x4_write	,	V_25
dma_address1	,	V_24
onoff	,	V_37
