Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Sep  1 19:22:27 2022
| Host         : Tiger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_filtering/pcount_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1031 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.448        0.000                      0                 1282        0.038        0.000                      0                 1282        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
sys_clk_pin          {0.000 5.000}      10.000          100.000         
  CLK_25_clocking    {0.000 20.000}     40.000          25.000          
  CLK_50_clocking    {0.000 10.000}     20.000          50.000          
  clkfbout_clocking  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  CLK_25_clocking         30.380        0.000                      0                  975        0.038        0.000                      0                  975       19.500        0.000                       0                   231  
  CLK_50_clocking         13.448        0.000                      0                  230        0.050        0.000                      0                  230        9.500        0.000                       0                    95  
  clkfbout_clocking                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_25_clocking  CLK_50_clocking       16.806        0.000                      0                   17        0.092        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_25_clocking    CLK_25_clocking         35.753        0.000                      0                   60        0.252        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       30.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.380ns  (required time - arrival time)
  Source:                 my_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.456ns (5.074%)  route 8.530ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.471 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         1.565    -0.947    my_Address_Generator/CLK_25
    SLICE_X31Y44         FDRE                                         r  my_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  my_Address_Generator/val_reg[18]/Q
                         net (fo=50, routed)          8.530     8.040    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y16         RAMB36E1                                     r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         1.466    38.471    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.484    38.954    
                         clock uncertainty           -0.091    38.863    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.420    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                 30.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_draw_rect_char/my_delay/del_mem_reg[0][28]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.303%)  route 0.227ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         0.564    -0.617    my_draw_rect_char/my_delay/CLK_25
    SLICE_X31Y49         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  my_draw_rect_char/my_delay/del_mem_reg[0][28]/Q
                         net (fo=1, routed)           0.227    -0.249    my_draw_rect_char/my_delay/del_mem_reg[0]_0[28]
    SLICE_X30Y50         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         0.830    -0.859    my_draw_rect_char/my_delay/CLK_25
    SLICE_X30Y50         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.063    -0.287    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][28]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clocking
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y40     my_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y40     my_Address_Generator/val_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack       13.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.448ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 2.826ns (47.329%)  route 3.145ns (52.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.598    -0.914    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y10         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.540 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           1.218     2.758    my_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.124     2.882 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.481     3.362    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X9Y25          LUT5 (Prop_lut5_I2_O)        0.124     3.486 r  my_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.718     4.204    my_ov7670_controller/Inst_i2c_sender/p_1_in[0]
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.124     4.328 r  my_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.729     5.057    my_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.433    18.438    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y25          FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    18.505    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.505    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                 13.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.556    -0.625    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y27          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.149    -0.336    my_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y10         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.866    -0.823    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y10         RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.386    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clocking
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y25      my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y26      my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clocking
  To Clock:  clkfbout_clocking

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clocking
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my_clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack       16.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.806ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.207%)  route 1.801ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         1.554    -0.958    my_debounce/CLK_25
    SLICE_X31Y31         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.801     1.299    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y27         FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          1.437    18.442    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y27         FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.211    18.629    
    SLICE_X10Y27         FDRE (Setup_fdre_C_R)       -0.524    18.105    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 16.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.799%)  route 0.537ns (79.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         0.556    -0.625    my_debounce/CLK_25
    SLICE_X31Y31         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.537     0.053    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y29          FDCE                                         r  my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_50_clocking
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout1_buf/O
                         net (fo=93, routed)          0.825    -0.865    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y29          FDCE                                         r  my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.211    -0.099    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.059    -0.040    my_ov7670_controller/Inst_ov7670_registers/my_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_85_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       35.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.753ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][3]/CLR
                            (recovery check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.456ns (12.252%)  route 3.266ns (87.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X36Y48         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDPE (Prop_fdpe_C_Q)         0.456    -0.490 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=152, routed)         3.266     2.776    my_draw_rect_char/my_delay/Q[0]
    SLICE_X30Y39         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         1.443    38.448    my_draw_rect_char/my_delay/CLK_25
    SLICE_X30Y39         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.492    38.939    
                         clock uncertainty           -0.091    38.848    
    SLICE_X30Y39         FDCE (Recov_fdce_C_CLR)     -0.319    38.529    my_draw_rect_char/my_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 35.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][30]/CLR
                            (removal check against rising-edge clock CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.267%)  route 0.283ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         0.564    -0.617    my_resetlocked/CLK_25
    SLICE_X36Y48         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=152, routed)         0.283    -0.194    my_draw_rect_char/my_delay/Q[0]
    SLICE_X33Y48         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clocking/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clocking/inst/CLK_100_clocking
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clocking/inst/CLK_25_clocking
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clocking/inst/clkout2_buf/O
                         net (fo=229, routed)         0.833    -0.857    my_draw_rect_char/my_delay/CLK_25
    SLICE_X33Y48         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][30]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    my_draw_rect_char/my_delay/del_mem_reg[0][30]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.252    





