<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>alu</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>alu</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dccf02dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>alu</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dccf02dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rs1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rs2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>caltype</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fuhao</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>req_clearpipe</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>realpc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rddata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bramrdaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>finish</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clearpipe</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pcrequest</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>beforefinish</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dccf02dc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/alu_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>alu_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">alu_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>alu_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-04-29T14:54:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f5d849_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615c5c94_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf515b3_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22831847_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16345fc9_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3072d4_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3644e8ce_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bee8a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76196517_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336a5b09_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134f10ed_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22311c0e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43019b69_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463e9d5f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1116de98_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c74dfe1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4395faf1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbe27fc_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afc7b50_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e62ebf_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbf669_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c0c6d1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed9bc33_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dc1383_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9a7c31_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b255a5_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aab9deb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbda680_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff823b5_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a83012e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b59c924_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51169bb9_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57287fd8_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4807d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e26ba7b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b15a4b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba963b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54115ed2_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1b44b4_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779a7d66_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0ae1cc_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48caa37_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d07dabb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ffcda6_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5016931d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545b4bda_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47adcce9_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1230ddd5_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591ccd3_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b01035_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89879b6_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576d00ea_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c017d3_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bb9509_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a03cc3a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd81742_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9a5717_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac104bc_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4021f73e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134da166_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60064295_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70faa73_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714a01cb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554f4a4a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccf0623_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f90a984_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dd4774_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@964b765_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca9551a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e96f90_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e31946f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b125381_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e921535_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b98bab_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c88734a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b22e45d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14202ab4_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d4f791_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72639d31_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306f9f0b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4528d3d6_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609c6d7d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da9d8ad_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fedbc31_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a60b5a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1113acdb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ef77fa_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6e59e0_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cdc334_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26119a9b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc6ff0e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e931a4_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266e9c10_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b109ed_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e11123_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b418e0_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3250c2_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c948fc0_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e68219_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a47566d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5ab3cd_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd46764_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1bb21e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3121192d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2fa2da_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa10281_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30adc8a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7192cfdb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6762db43_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42db6fe0_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476f8962_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71690169_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea37436_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e42adf_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d0d928_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9b2476_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab80e43_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205de57c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d77da1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d50ffdb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366a717a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e763e72_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfa17bf_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f362f2d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51339b64_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6fd54d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c769bfe_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a286e88_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2ef93b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e14b24_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e69c8d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a841a8_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157a3633_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f13344c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce44168_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b3a0e9_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4186b1ed_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445c2ac4_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cd4f99_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4f6bcd_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d02d0d8_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a565c1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59945f9_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@feb577a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5339150d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451f5ba5_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ed739a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bba292f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114661ec_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9ab7bb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a34f4b3_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76af9f7_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f41c413_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778de9ed_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9f0884_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed19401_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458901bf_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed2b504_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf9a730_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e7b4a3_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1b0abc_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7daca458_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a08362b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f2def_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec92ccf_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c8ba49_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e18b1d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9da905_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1c0f72_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e07a836_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2610d175_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a7ca2a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf77a4e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3381b6e0_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf968f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f413cd6_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c89ef39_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff32ab6_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb417eb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589a8940_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5077d491_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0e052c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313c2185_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/alu/alu.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9aff5d83"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fc028808"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b74a29aa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
