#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  3 21:43:05 2025
# Process ID: 32416
# Current directory: C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1
# Command line: vivado.exe -log caravel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source caravel.tcl
# Log file: C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/caravel.vds
# Journal file: C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source caravel.tcl -notrace
Command: synth_design -top caravel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12352 
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/Refreshing7SegNexysA7.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/Refreshing7SegNexysA7.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port ser_rx_out is not allowed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:236]
WARNING: [Synth 8-2611] redeclaration of ansi port ser_tx_out is not allowed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:237]
WARNING: [Synth 8-2611] redeclaration of ansi port sdo_out is not allowed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:239]
WARNING: [Synth 8-2611] redeclaration of ansi port sdi_out is not allowed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:240]
WARNING: [Synth 8-2611] redeclaration of ansi port csb_out is not allowed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:241]
WARNING: [Synth 8-2611] redeclaration of ansi port sck_out is not allowed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:242]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 800.078 ; gain = 240.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'caravel' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:46]
	Parameter USER_PROJECT_ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_fix' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-32416-RHIT-R912GAAZ/realtime/clk_fix_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_fix' (1#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-32416-RHIT-R912GAAZ/realtime/clk_fix_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:98]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
INFO: [Synth 8-6157] synthesizing module 'HEXto7Segment' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/HEXto7Segment.v:7]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/HEXto7Segment.v:12]
INFO: [Synth 8-6155] done synthesizing module 'HEXto7Segment' (3#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/HEXto7Segment.v:7]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDriverNexysA7' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/SevenSegDriverNexysA7.v:7]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DisplayMuxNexysA7' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/DisplayMuxNexysA7.v:7]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DisplayMuxNexysA7' (4#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/DisplayMuxNexysA7.v:7]
INFO: [Synth 8-6157] synthesizing module 'Refreshing7SegNexysA7' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/Refreshing7SegNexysA7.v:6]
	Parameter Bits bound to: 8 - type: integer 
	Parameter Divider bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refreshing7SegNexysA7' (5#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/Refreshing7SegNexysA7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDriverNexysA7' (6#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/SevenSegDriverNexysA7.v:7]
INFO: [Synth 8-6157] synthesizing module 'chip_io_FPGA' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/chip_io_FPGA.v:10]
INFO: [Synth 8-6157] synthesizing module 'io_buf' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_buf' (7#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_buf__parameterized0' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_buf__parameterized0' (7#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/io_buf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'chip_io_FPGA' (8#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/chip_io_FPGA.v:10]
WARNING: [Synth 8-7023] instance 'padframe' of module 'chip_io_FPGA' has 45 connections declared, but only 43 given [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:293]
INFO: [Synth 8-6157] synthesizing module 'caravel_core' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:45]
	Parameter USER_PROJECT_ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mgmt_core_wrapper' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6809]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6825]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7136]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7204]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7216]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7228]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7261]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7273]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7317]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7410]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7422]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7482]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7537]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7579]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7591]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7632]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7673]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7714]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7755]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7796]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7837]
INFO: [Synth 8-6157] synthesizing module 'RAM256' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM256.v:1]
	Parameter COLS bound to: 1 - type: integer 
	Parameter A_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM256' (9#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM256.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM128.v:1]
	Parameter COLS bound to: 1 - type: integer 
	Parameter A_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM128' (10#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/RAM128.v:1]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:7]
	Parameter ShiftCtrlEnum_DISABLE_1 bound to: 2'b00 
	Parameter ShiftCtrlEnum_SLL_1 bound to: 2'b01 
	Parameter ShiftCtrlEnum_SRL_1 bound to: 2'b10 
	Parameter ShiftCtrlEnum_SRA_1 bound to: 2'b11 
	Parameter FpuOpcode_LOAD bound to: 4'b0000 
	Parameter FpuOpcode_STORE bound to: 4'b0001 
	Parameter FpuOpcode_MUL bound to: 4'b0010 
	Parameter FpuOpcode_ADD bound to: 4'b0011 
	Parameter FpuOpcode_FMA bound to: 4'b0100 
	Parameter FpuOpcode_I2F bound to: 4'b0101 
	Parameter FpuOpcode_F2I bound to: 4'b0110 
	Parameter FpuOpcode_CMP bound to: 4'b0111 
	Parameter FpuOpcode_DIV bound to: 4'b1000 
	Parameter FpuOpcode_SQRT bound to: 4'b1001 
	Parameter FpuOpcode_MIN_MAX bound to: 4'b1010 
	Parameter FpuOpcode_SGNJ bound to: 4'b1011 
	Parameter FpuOpcode_FMV_X_W bound to: 4'b1100 
	Parameter FpuOpcode_FMV_W_X bound to: 4'b1101 
	Parameter FpuOpcode_FCLASS bound to: 4'b1110 
	Parameter FpuOpcode_FCVT_X_X bound to: 4'b1111 
	Parameter EnvCtrlEnum_NONE bound to: 1'b0 
	Parameter EnvCtrlEnum_XRET bound to: 1'b1 
	Parameter BranchCtrlEnum_INC bound to: 2'b00 
	Parameter BranchCtrlEnum_B bound to: 2'b01 
	Parameter BranchCtrlEnum_JAL bound to: 2'b10 
	Parameter BranchCtrlEnum_JALR bound to: 2'b11 
	Parameter AluBitwiseCtrlEnum_XOR_1 bound to: 2'b00 
	Parameter AluBitwiseCtrlEnum_OR_1 bound to: 2'b01 
	Parameter AluBitwiseCtrlEnum_AND_1 bound to: 2'b10 
	Parameter Src2CtrlEnum_RS bound to: 2'b00 
	Parameter Src2CtrlEnum_IMI bound to: 2'b01 
	Parameter Src2CtrlEnum_IMS bound to: 2'b10 
	Parameter Src2CtrlEnum_PC bound to: 2'b11 
	Parameter AluCtrlEnum_ADD_SUB bound to: 2'b00 
	Parameter AluCtrlEnum_SLT_SLTU bound to: 2'b01 
	Parameter AluCtrlEnum_BITWISE bound to: 2'b10 
	Parameter Src1CtrlEnum_RS bound to: 2'b00 
	Parameter Src1CtrlEnum_IMU bound to: 2'b01 
	Parameter Src1CtrlEnum_PC_INCREMENT bound to: 2'b10 
	Parameter Src1CtrlEnum_URS1 bound to: 2'b11 
	Parameter FpuFormat_FLOAT bound to: 1'b0 
	Parameter FpuFormat_DOUBLE bound to: 1'b1 
	Parameter FpuRoundMode_RNE bound to: 3'b000 
	Parameter FpuRoundMode_RTZ bound to: 3'b001 
	Parameter FpuRoundMode_RDN bound to: 3'b010 
	Parameter FpuRoundMode_RUP bound to: 3'b011 
	Parameter FpuRoundMode_RMM bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15114]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15388]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15390]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15391]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15395]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (11#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15114]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14260]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14982]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14983]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14984]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14985]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14986]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14987]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14991]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15005]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15013]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15016]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15019]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15021]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14303]
WARNING: [Synth 8-3848] Net io_cpu_writesPending in module/entity DataCache does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14309]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (12#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:14260]
INFO: [Synth 8-6157] synthesizing module 'FpuCore' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6869]
	Parameter FpuOpcode_LOAD bound to: 4'b0000 
	Parameter FpuOpcode_STORE bound to: 4'b0001 
	Parameter FpuOpcode_MUL bound to: 4'b0010 
	Parameter FpuOpcode_ADD bound to: 4'b0011 
	Parameter FpuOpcode_FMA bound to: 4'b0100 
	Parameter FpuOpcode_I2F bound to: 4'b0101 
	Parameter FpuOpcode_F2I bound to: 4'b0110 
	Parameter FpuOpcode_CMP bound to: 4'b0111 
	Parameter FpuOpcode_DIV bound to: 4'b1000 
	Parameter FpuOpcode_SQRT bound to: 4'b1001 
	Parameter FpuOpcode_MIN_MAX bound to: 4'b1010 
	Parameter FpuOpcode_SGNJ bound to: 4'b1011 
	Parameter FpuOpcode_FMV_X_W bound to: 4'b1100 
	Parameter FpuOpcode_FMV_W_X bound to: 4'b1101 
	Parameter FpuOpcode_FCLASS bound to: 4'b1110 
	Parameter FpuOpcode_FCVT_X_X bound to: 4'b1111 
	Parameter FpuFormat_FLOAT bound to: 1'b0 
	Parameter FpuFormat_DOUBLE bound to: 1'b1 
	Parameter FpuRoundMode_RNE bound to: 3'b000 
	Parameter FpuRoundMode_RTZ bound to: 3'b001 
	Parameter FpuRoundMode_RDN bound to: 3'b010 
	Parameter FpuRoundMode_RUP bound to: 3'b011 
	Parameter FpuRoundMode_RMM bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:8995]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:8996]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:8997]
INFO: [Synth 8-6157] synthesizing module 'StreamFork' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:16207]
	Parameter FpuOpcode_LOAD bound to: 4'b0000 
	Parameter FpuOpcode_STORE bound to: 4'b0001 
	Parameter FpuOpcode_MUL bound to: 4'b0010 
	Parameter FpuOpcode_ADD bound to: 4'b0011 
	Parameter FpuOpcode_FMA bound to: 4'b0100 
	Parameter FpuOpcode_I2F bound to: 4'b0101 
	Parameter FpuOpcode_F2I bound to: 4'b0110 
	Parameter FpuOpcode_CMP bound to: 4'b0111 
	Parameter FpuOpcode_DIV bound to: 4'b1000 
	Parameter FpuOpcode_SQRT bound to: 4'b1001 
	Parameter FpuOpcode_MIN_MAX bound to: 4'b1010 
	Parameter FpuOpcode_SGNJ bound to: 4'b1011 
	Parameter FpuOpcode_FMV_X_W bound to: 4'b1100 
	Parameter FpuOpcode_FMV_W_X bound to: 4'b1101 
	Parameter FpuOpcode_FCLASS bound to: 4'b1110 
	Parameter FpuOpcode_FCVT_X_X bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'StreamFork' (13#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:16207]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15977]
	Parameter FpuOpcode_LOAD bound to: 4'b0000 
	Parameter FpuOpcode_STORE bound to: 4'b0001 
	Parameter FpuOpcode_MUL bound to: 4'b0010 
	Parameter FpuOpcode_ADD bound to: 4'b0011 
	Parameter FpuOpcode_FMA bound to: 4'b0100 
	Parameter FpuOpcode_I2F bound to: 4'b0101 
	Parameter FpuOpcode_F2I bound to: 4'b0110 
	Parameter FpuOpcode_CMP bound to: 4'b0111 
	Parameter FpuOpcode_DIV bound to: 4'b1000 
	Parameter FpuOpcode_SQRT bound to: 4'b1001 
	Parameter FpuOpcode_MIN_MAX bound to: 4'b1010 
	Parameter FpuOpcode_SGNJ bound to: 4'b1011 
	Parameter FpuOpcode_FMV_X_W bound to: 4'b1100 
	Parameter FpuOpcode_FMV_W_X bound to: 4'b1101 
	Parameter FpuOpcode_FCLASS bound to: 4'b1110 
	Parameter FpuOpcode_FCVT_X_X bound to: 4'b1111 
	Parameter FpuFormat_FLOAT bound to: 1'b0 
	Parameter FpuFormat_DOUBLE bound to: 1'b1 
	Parameter FpuRoundMode_RNE bound to: 3'b000 
	Parameter FpuRoundMode_RTZ bound to: 3'b001 
	Parameter FpuRoundMode_RDN bound to: 3'b010 
	Parameter FpuRoundMode_RUP bound to: 3'b011 
	Parameter FpuRoundMode_RMM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter' (14#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15977]
INFO: [Synth 8-6157] synthesizing module 'FpuDiv' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15860]
INFO: [Synth 8-6155] done synthesizing module 'FpuDiv' (15#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15860]
INFO: [Synth 8-6157] synthesizing module 'FpuSqrt' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15767]
INFO: [Synth 8-6155] done synthesizing module 'FpuSqrt' (16#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15767]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter_1' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15413]
	Parameter FpuRoundMode_RNE bound to: 3'b000 
	Parameter FpuRoundMode_RTZ bound to: 3'b001 
	Parameter FpuRoundMode_RDN bound to: 3'b010 
	Parameter FpuRoundMode_RUP bound to: 3'b011 
	Parameter FpuRoundMode_RMM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter_1' (17#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:15413]
WARNING: [Synth 8-6014] Unused sequential element FpuPlugin_fpu_streamFork_1_io_outputs_1_rData_value_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:10932]
WARNING: [Synth 8-6014] Unused sequential element read_s0_rData_rs1_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11324]
WARNING: [Synth 8-6014] Unused sequential element read_s0_rData_rs2_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11325]
WARNING: [Synth 8-6014] Unused sequential element read_s0_rData_rs3_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11326]
WARNING: [Synth 8-6014] Unused sequential element decode_shortPip_rData_value_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11956]
WARNING: [Synth 8-6014] Unused sequential element mul_mul_output_rData_msb1_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12521]
WARNING: [Synth 8-6014] Unused sequential element mul_mul_output_rData_msb2_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12522]
WARNING: [Synth 8-6014] Unused sequential element mul_sum1_output_rData_msb1_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12578]
WARNING: [Synth 8-6014] Unused sequential element mul_sum1_output_rData_msb2_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12579]
WARNING: [Synth 8-6014] Unused sequential element mul_sum2_output_rData_msb1_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12636]
WARNING: [Synth 8-6014] Unused sequential element mul_sum2_output_rData_msb2_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12637]
WARNING: [Synth 8-6014] Unused sequential element add_math_output_rData_xSign_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13163]
WARNING: [Synth 8-6014] Unused sequential element add_math_output_rData_ySign_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13164]
WARNING: [Synth 8-6014] Unused sequential element add_math_output_rData_xMantissa_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13165]
WARNING: [Synth 8-6014] Unused sequential element add_math_output_rData_yMantissa_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13166]
WARNING: [Synth 8-6014] Unused sequential element add_oh_output_rData_needCommit_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13245]
WARNING: [Synth 8-6014] Unused sequential element add_oh_output_rData_xSign_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13246]
WARNING: [Synth 8-6014] Unused sequential element add_oh_output_rData_ySign_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13247]
WARNING: [Synth 8-6014] Unused sequential element add_oh_output_rData_xMantissa_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13248]
WARNING: [Synth 8-6014] Unused sequential element add_oh_output_rData_yMantissa_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13249]
INFO: [Synth 8-6155] done synthesizing module 'FpuCore' (18#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6869]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4108]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4215]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4216]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4217]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6024]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6026]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6047]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6048]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6058]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4434]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_rData_last_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4439]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3475]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3474]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3473]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3478]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6785]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:6789]
WARNING: [Synth 8-5788] Register IBusCachedPlugin_fetchPc_pcReg_reg in module VexRiscv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:4193]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:97]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:783]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:811]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:111]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:112]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:113]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:114]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:115]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:116]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:117]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:118]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:119]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:796]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (19#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:7]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_first_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:2869]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_last_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:2870]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_first_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6905]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_last_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:6906]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_scratch_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7200]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_bus_errors_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7201]
WARNING: [Synth 8-6014] Unused sequential element debug_mode_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7213]
WARNING: [Synth 8-6014] Unused sequential element debug_oeb_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7225]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespimmap_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7249]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_cs_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7253]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_phyconfig_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7257]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_status_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7258]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespisdrphycore_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7270]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode1_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7297]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode0_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7301]
WARNING: [Synth 8-6014] Unused sequential element gpio_ien_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7305]
WARNING: [Synth 8-6014] Unused sequential element gpio_oe_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7309]
WARNING: [Synth 8-6014] Unused sequential element gpio_in_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7310]
WARNING: [Synth 8-6014] Unused sequential element gpio_out_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7314]
WARNING: [Synth 8-6014] Unused sequential element la_ien_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7380]
WARNING: [Synth 8-6014] Unused sequential element la_oe_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7393]
WARNING: [Synth 8-6014] Unused sequential element la_in_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7394]
WARNING: [Synth 8-6014] Unused sequential element la_out_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7407]
WARNING: [Synth 8-6014] Unused sequential element mprj_wb_iena_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7419]
WARNING: [Synth 8-6014] Unused sequential element spi_enabled_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7431]
WARNING: [Synth 8-6014] Unused sequential element spi_master_status_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7462]
WARNING: [Synth 8-6014] Unused sequential element spi_master_mosi_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7466]
WARNING: [Synth 8-6014] Unused sequential element spi_master_miso_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7467]
WARNING: [Synth 8-6014] Unused sequential element spi_master_cs_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7471]
WARNING: [Synth 8-6014] Unused sequential element spi_master_loopback_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7475]
WARNING: [Synth 8-6014] Unused sequential element spimaster_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7479]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_load_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7512]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_reload_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7516]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_en_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7520]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_value_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7525]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_status_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7526]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_enable_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7534]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7564]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7565]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7566]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7574]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7575]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7576]
WARNING: [Synth 8-6014] Unused sequential element uart_enabled_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7588]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_in_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7612]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_mode_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7616]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_edge_re_reg was removed.  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:7620]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'litespi_tx_mux_source_payload_mask_reg' and it is trimmed from '8' to '1' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:2187]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core' (20#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:4]
WARNING: [Synth 8-7023] instance 'core' of module 'mgmt_core' has 74 connections declared, but only 56 given [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:130]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core_wrapper' (21#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'mgmt_protect' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect.v:46]
INFO: [Synth 8-6157] synthesizing module 'mprj_logic_high' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_logic_high.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mprj_logic_high' (22#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_logic_high.v:23]
INFO: [Synth 8-6157] synthesizing module 'mprj2_logic_high' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj2_logic_high.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mprj2_logic_high' (23#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj2_logic_high.v:24]
INFO: [Synth 8-6157] synthesizing module 'mgmt_protect_hv' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect_hv.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_protect_hv' (24#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect_hv.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_protect' (25#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_protect.v:46]
INFO: [Synth 8-6157] synthesizing module 'user_project_wrapper' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/__user_project_wrapper.v:40]
	Parameter BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debug_regs' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/debug_regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debug_regs' (26#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/debug_regs.v:2]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/TopLevel.v:15]
	Parameter BITS bound to: 32 - type: integer 
	Parameter ADDR_MEMORY bound to: 12'b001100000000 
	Parameter ADDR_DMA bound to: 12'b001100000100 
	Parameter ADDR_LUT bound to: 12'b001100000101 
	Parameter ADDR_SD bound to: 12'b001100000110 
	Parameter ADDR_SYNAPTIC bound to: 12'b001100000111 
INFO: [Synth 8-6157] synthesizing module 'zipdma' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma.v:42]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter LGMEMLEN bound to: 10 - type: integer 
	Parameter LGDMALENGTH bound to: 32 - type: integer 
	Parameter SLV_WIDTH bound to: 32 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter OPT_LOWPOWER bound to: 1'b0 
	Parameter OPT_REGISTER_RAM bound to: 1'b0 
	Parameter AW bound to: 30 - type: integer 
	Parameter FIFO_WIDTH bound to: 36 - type: integer 
	Parameter LGFIFO bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zipdma_ctrl' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_ctrl.v:41]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter LGMEMLEN bound to: 10 - type: integer 
	Parameter SLV_WIDTH bound to: 32 - type: integer 
	Parameter LGDMALENGTH bound to: 32 - type: integer 
	Parameter ABORT_KEY bound to: 1094865492 - type: integer 
	Parameter OPT_LOWPOWER bound to: 1'b0 
	Parameter AW bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'next_tlen_reg' and it is trimmed from '32' to '11' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_ctrl.v:198]
INFO: [Synth 8-6155] done synthesizing module 'zipdma_ctrl' (27#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_ctrl.v:41]
INFO: [Synth 8-6157] synthesizing module 'zipdma_fsm' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_fsm.v:45]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter LGDMALENGTH bound to: 32 - type: integer 
	Parameter LGSUBLENGTH bound to: 10 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WAIT bound to: 2'b01 
	Parameter S_READ bound to: 2'b10 
	Parameter S_WRITE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_fsm' (28#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_fsm.v:45]
INFO: [Synth 8-6157] synthesizing module 'zipdma_mm2s' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_mm2s.v:42]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter LGLENGTH bound to: 10 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter OPT_LOWPOWER bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 30 - type: integer 
	Parameter SZ_BYTE bound to: 2'b11 
	Parameter SZ_16B bound to: 2'b10 
	Parameter SZ_32B bound to: 2'b01 
	Parameter SZ_BUS bound to: 2'b00 
	Parameter WBLSB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_mm2s' (29#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_mm2s.v:42]
INFO: [Synth 8-6157] synthesizing module 'zipdma_rxgears' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_rxgears.v:43]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter WBLSB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_rxgears' (30#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_rxgears.v:43]
INFO: [Synth 8-6157] synthesizing module 'sfifo' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/sfifo.v:27]
	Parameter BW bound to: 36 - type: integer 
	Parameter LGFLEN bound to: 8 - type: integer 
	Parameter OPT_ASYNC_READ bound to: 1'b1 
	Parameter OPT_WRITE_ON_FULL bound to: 1'b0 
	Parameter OPT_READ_ON_EMPTY bound to: 1'b0 
	Parameter FLEN bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sfifo' (31#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/sfifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'zipdma_txgears' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_txgears.v:42]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter WBLSB bound to: 2 - type: integer 
	Parameter SZ_BYTE bound to: 2'b11 
	Parameter SZ_16B bound to: 2'b10 
	Parameter SZ_32B bound to: 2'b01 
	Parameter SZ_BUS bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_txgears' (32#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_txgears.v:42]
INFO: [Synth 8-6157] synthesizing module 'zipdma_s2mm' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_s2mm.v:44]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter LGPIPE bound to: 10 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 30 - type: integer 
	Parameter SZ_BYTE bound to: 2'b11 
	Parameter SZ_16B bound to: 2'b10 
	Parameter SZ_32B bound to: 2'b01 
	Parameter SZ_BUS bound to: 2'b00 
	Parameter WBLSB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_s2mm' (33#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_s2mm.v:44]
INFO: [Synth 8-6157] synthesizing module 'wbarbiter' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/wbarbiter.v:64]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 30 - type: integer 
	Parameter SCHEME bound to: ALTERNATING - type: string 
	Parameter OPT_ZERO_ON_IDLE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wbarbiter' (34#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/wbarbiter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'zipdma' (35#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma.v:42]
INFO: [Synth 8-6157] synthesizing module 'memory_intf' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/Memory/memory_intf.v:23]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter MemWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-32416-RHIT-R912GAAZ/realtime/bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram' (36#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/.Xil/Vivado-32416-RHIT-R912GAAZ/realtime/bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'WB3_Interface' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/WB3_Interface.v:19]
	Parameter READY bound to: 2'b00 
	Parameter READ_ACK bound to: 2'b01 
	Parameter WRITE_ACK bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'WB3_Interface' (37#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/WB3_Interface.v:19]
INFO: [Synth 8-6157] synthesizing module 'WB4_Interface' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/WB4_Interface.v:23]
	Parameter READY bound to: 2'b00 
	Parameter READ_ACK bound to: 2'b01 
	Parameter WRITE_ACK bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'WB4_Interface' (38#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/WB4_Interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory_Arbiter' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/Memory/Memory_Arbiter.v:13]
	Parameter WAIT_TIME bound to: 0 - type: integer 
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter FREE bound to: 2'b00 
	Parameter PROCESSING bound to: 2'b01 
	Parameter ACK bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Memory_Arbiter' (39#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/Memory/Memory_Arbiter.v:13]
WARNING: [Synth 8-3848] Net wb4_err_o in module/entity memory_intf does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/Memory/memory_intf.v:47]
INFO: [Synth 8-6155] done synthesizing module 'memory_intf' (40#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/Memory/memory_intf.v:23]
INFO: [Synth 8-6157] synthesizing module 'sdspi' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/sdspi.v:44]
	Parameter OPT_CARD_DETECT bound to: 1'b1 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter LGFIFOLN bound to: 7 - type: integer 
	Parameter POWERUP_IDLE bound to: 0 - type: integer 
	Parameter STARTUP_CLOCKS bound to: 0 - type: integer 
	Parameter CKDIV_BITS bound to: 8 - type: integer 
	Parameter INITIAL_CLKDIV bound to: 8'b00000000 
	Parameter OPT_SPI_ARBITRATION bound to: 1'b0 
	Parameter OPT_EXTRA_WB_CLOCK bound to: 1'b0 
	Parameter AW bound to: 2 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SDSPI_CMD_ADDRESS bound to: 2'b00 
	Parameter SDSPI_DAT_ADDRESS bound to: 2'b01 
	Parameter SDSPI_FIFO_A_ADDR bound to: 2'b10 
	Parameter SDSPI_FIFO_B_ADDR bound to: 2'b11 
	Parameter BLKBASE bound to: 16 - type: integer 
	Parameter CARD_REMOVED_BIT bound to: 18 - type: integer 
	Parameter ERR_BIT bound to: 15 - type: integer 
	Parameter FIFO_ID_BIT bound to: 12 - type: integer 
	Parameter USE_FIFO_BIT bound to: 11 - type: integer 
	Parameter FIFO_WRITE_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'llsdspi' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/llsdspi.v:92]
	Parameter SPDBITS bound to: 8 - type: integer 
	Parameter STARTUP_CLOCKS bound to: 0 - type: integer 
	Parameter POWERUP_IDLE bound to: 0 - type: integer 
	Parameter OPT_SPI_ARBITRATION bound to: 1'b0 
	Parameter CSN_ON_STARTUP bound to: 1'b1 
	Parameter MOSI_INACTIVE_VALUE bound to: 1'b1 
	Parameter OPT_CONTINUOUS_CLOCK bound to: 1'b0 
	Parameter LLSDSPI_IDLE bound to: 4'b0000 
	Parameter LLSDSPI_HOTIDLE bound to: 4'b0001 
	Parameter LLSDSPI_WAIT bound to: 4'b0010 
	Parameter LLSDSPI_START bound to: 4'b0011 
	Parameter LLSDSPI_END bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'llsdspi' (41#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/llsdspi.v:92]
INFO: [Synth 8-6157] synthesizing module 'spicmd' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spicmd.v:41]
	Parameter CRC_POLYNOMIAL bound to: 7'b0001001 
INFO: [Synth 8-6155] done synthesizing module 'spicmd' (42#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spicmd.v:41]
INFO: [Synth 8-6157] synthesizing module 'spirxdata' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spirxdata.v:43]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter CRC_POLYNOMIAL bound to: 16'b0001000000100001 
INFO: [Synth 8-6155] done synthesizing module 'spirxdata' (43#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spirxdata.v:43]
INFO: [Synth 8-6157] synthesizing module 'spitxdata' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spitxdata.v:41]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter RDDELAY bound to: 2 - type: integer 
	Parameter OPT_LITTLE_ENDIAN bound to: 1'b0 
	Parameter CRC_POLYNOMIAL bound to: 16'b0001000000100001 
INFO: [Synth 8-6155] done synthesizing module 'spitxdata' (44#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spitxdata.v:41]
INFO: [Synth 8-6155] done synthesizing module 'sdspi' (45#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/sdspi.v:44]
INFO: [Synth 8-6157] synthesizing module 'LUT_Module' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Module.v:13]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter MemBits bound to: 8 - type: integer 
	Parameter ControlWidth bound to: 16 - type: integer 
	Parameter MemWidth bound to: 5 - type: integer 
	Parameter F1Offset bound to: 16'b0001000000000000 
	Parameter F2Offset bound to: 16'b0010000000000000 
	Parameter F3Offset bound to: 16'b0011000000000000 
	Parameter VOffset bound to: 16'b0000000100000000 
	Parameter MOffset bound to: 16'b0000001000000000 
	Parameter BOffset bound to: 16'b0000001100000000 
INFO: [Synth 8-6157] synthesizing module 'Parallel_Memory_Unit' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Parallel_Memory_Unit.v:14]
	Parameter SingleDataWidth bound to: 32 - type: integer 
	Parameter MemorySize bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Parallel_Memory_Unit' (46#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Parallel_Memory_Unit.v:14]
INFO: [Synth 8-6157] synthesizing module 'Indexing_Unit' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Indexing_Unit.v:13]
INFO: [Synth 8-6157] synthesizing module 'FloatingCompare' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingCompare.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FloatingCompare' (47#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingCompare.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Indexing_Unit' (48#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Indexing_Unit.v:13]
INFO: [Synth 8-6157] synthesizing module 'Memory_Unit' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Memory_Unit.v:14]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter MemorySize bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Memory_Unit' (49#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Memory_Unit.v:14]
INFO: [Synth 8-6157] synthesizing module 'LUT_MAC_Module' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_MAC_Module.v:13]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FloatingMultiplication' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingMultiplication.v:4]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FloatingMultiplication' (50#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingMultiplication.v:4]
INFO: [Synth 8-6157] synthesizing module 'FloatingAddition' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingAddition.v:4]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Priority_Encoder' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Priority_Encoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Priority_Encoder' (51#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Priority_Encoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'FloatingAddition' (52#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingAddition.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LUT_MAC_Module' (53#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_MAC_Module.v:13]
WARNING: [Synth 8-7023] instance 'wb3_intf' of module 'WB3_Interface' has 17 connections declared, but only 16 given [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Module.v:298]
WARNING: [Synth 8-7023] instance 'wb4_intf' of module 'WB4_Interface' has 18 connections declared, but only 17 given [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Module.v:319]
INFO: [Synth 8-6157] synthesizing module 'LUT_Arbiter' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Arbiter.v:13]
	Parameter WAIT_TIME bound to: 1 - type: integer 
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter FREE bound to: 2'b00 
	Parameter PROCESSING bound to: 2'b01 
	Parameter WAIT_READ bound to: 2'b10 
	Parameter READ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Arbiter.v:122]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Arbiter.v:157]
INFO: [Synth 8-6155] done synthesizing module 'LUT_Arbiter' (54#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Arbiter.v:13]
WARNING: [Synth 8-3848] Net wb4_err_o in module/entity LUT_Module does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Module.v:44]
INFO: [Synth 8-6155] done synthesizing module 'LUT_Module' (55#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Module.v:13]
WARNING: [Synth 8-3848] Net syn_stall_4 in module/entity TopLevel does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/TopLevel.v:207]
WARNING: [Synth 8-3848] Net syn_ack_4 in module/entity TopLevel does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/TopLevel.v:206]
WARNING: [Synth 8-3848] Net syn_dat_4 in module/entity TopLevel does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/TopLevel.v:208]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (56#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/TopLevel.v:15]
INFO: [Synth 8-6155] done synthesizing module 'user_project_wrapper' (57#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/__user_project_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'caravel_clocking' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v:25]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:23]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'even' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:177]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'even' (58#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:177]
INFO: [Synth 8-6157] synthesizing module 'odd' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:68]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter interm_init bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'odd' (59#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (60#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/clock_div.v:23]
WARNING: [Synth 8-5788] Register ext_clk_syncd_pre_reg in module caravel_clocking is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v:69]
INFO: [Synth 8-6155] done synthesizing module 'caravel_clocking' (61#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v:25]
INFO: [Synth 8-6157] synthesizing module 'FPGA_POR' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/FPGA_POR.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_POR' (62#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/FPGA_POR.v:2]
INFO: [Synth 8-6157] synthesizing module 'housekeeping' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:63]
	Parameter GPIO_BASE_ADR bound to: 637534208 - type: integer 
	Parameter SPI_BASE_ADR bound to: 638582784 - type: integer 
	Parameter SYS_BASE_ADR bound to: 639631360 - type: integer 
	Parameter IO_CTRL_BITS bound to: 13 - type: integer 
	Parameter OEB bound to: 1 - type: integer 
	Parameter INP_DIS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:662]
INFO: [Synth 8-6157] synthesizing module 'housekeeping_spi' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping_spi.v:81]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping_spi' (63#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping_spi.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:1132]
WARNING: [Synth 8-5788] Register wb_dat_o_reg in module housekeeping is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:690]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping' (64#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/housekeeping.v:63]
INFO: [Synth 8-6157] synthesizing module 'mprj_io_buffer' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:16]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_in' has an internal driver [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:41]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_oeb' has an internal driver [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:42]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_out' has an internal driver [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:43]
WARNING: [Synth 8-3848] Net mgmt_gpio_in_buf in module/entity mprj_io_buffer does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:22]
WARNING: [Synth 8-3848] Net mgmt_gpio_oeb_buf in module/entity mprj_io_buffer does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:24]
WARNING: [Synth 8-3848] Net mgmt_gpio_out_buf in module/entity mprj_io_buffer does not have driver. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mprj_io_buffer' (65#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v:16]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
	Parameter GPIO_CONFIG_INIT bound to: 13'b0010000000011 
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block' (66#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block__parameterized0' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
	Parameter GPIO_CONFIG_INIT bound to: 13'b1100000001001 
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block__parameterized0' (66#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v:30]
INFO: [Synth 8-6157] synthesizing module 'gpio_control_block' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:59]
	Parameter PAD_CTRL_BITS bound to: 13 - type: integer 
	Parameter MGMT_EN bound to: 0 - type: integer 
	Parameter OEB bound to: 1 - type: integer 
	Parameter HLDH bound to: 2 - type: integer 
	Parameter INP_DIS bound to: 3 - type: integer 
	Parameter MOD_SEL bound to: 4 - type: integer 
	Parameter AN_EN bound to: 5 - type: integer 
	Parameter AN_SEL bound to: 6 - type: integer 
	Parameter AN_POL bound to: 7 - type: integer 
	Parameter SLOW bound to: 8 - type: integer 
	Parameter TRIP bound to: 9 - type: integer 
	Parameter DM bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gpio_logic_high' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_logic_high.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio_logic_high' (67#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_logic_high.v:3]
WARNING: [Synth 8-5788] Register mgmt_ena_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:193]
WARNING: [Synth 8-5788] Register gpio_holdover_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:194]
WARNING: [Synth 8-5788] Register gpio_slow_sel_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:195]
WARNING: [Synth 8-5788] Register gpio_vtrip_sel_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:196]
WARNING: [Synth 8-5788] Register gpio_ib_mode_sel_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:197]
WARNING: [Synth 8-5788] Register gpio_inenb_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:198]
WARNING: [Synth 8-5788] Register gpio_outenb_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:199]
WARNING: [Synth 8-5788] Register gpio_dm_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:200]
WARNING: [Synth 8-5788] Register gpio_ana_en_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:201]
WARNING: [Synth 8-5788] Register gpio_ana_sel_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:202]
WARNING: [Synth 8-5788] Register gpio_ana_pol_reg in module gpio_control_block is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:203]
INFO: [Synth 8-6155] done synthesizing module 'gpio_control_block' (68#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v:59]
INFO: [Synth 8-6157] synthesizing module 'user_id_programming' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/user_id_programming.v:28]
	Parameter USER_PROJECT_ID bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'user_id_programming' (69#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/user_id_programming.v:28]
INFO: [Synth 8-6155] done synthesizing module 'caravel_core' (70#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel_core.v:45]
INFO: [Synth 8-6155] done synthesizing module 'caravel' (71#1) [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:46]
WARNING: [Synth 8-3331] design even has unconnected port N[0]
WARNING: [Synth 8-3331] design LUT_Module has unconnected port wb4_err_o
WARNING: [Synth 8-3331] design llsdspi has unconnected port i_bus_grant
WARNING: [Synth 8-3331] design sdspi has unconnected port i_wb_cyc
WARNING: [Synth 8-3331] design memory_intf has unconnected port wb4_err_o
WARNING: [Synth 8-3331] design wbarbiter has unconnected port i_reset
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[31]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[30]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[29]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[28]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[27]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[26]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[25]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[24]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[23]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[22]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[21]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[20]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[19]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[18]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[17]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[16]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[15]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[14]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[13]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[12]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[11]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[10]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[9]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[8]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[7]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[6]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[5]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[4]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[3]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[2]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[1]
WARNING: [Synth 8-3331] design zipdma_s2mm has unconnected port i_wr_data[0]
WARNING: [Synth 8-3331] design zipdma_mm2s has unconnected port M_READY
WARNING: [Synth 8-3331] design zipdma_ctrl has unconnected port i_cyc
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[127]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[126]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[125]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[124]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[123]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[122]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[121]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[120]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[119]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[118]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[117]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[116]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[115]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[114]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[113]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[112]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[111]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[110]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[109]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[108]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[107]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[106]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[105]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[104]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[103]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[102]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[101]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[100]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[99]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[98]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[97]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[96]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[95]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[94]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[93]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[92]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[91]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[90]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[89]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[88]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[87]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[86]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[85]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[84]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[83]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[82]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[81]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[80]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[79]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[78]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[77]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[76]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[75]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[74]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[73]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[72]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[71]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[70]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[69]
WARNING: [Synth 8-3331] design TopLevel has unconnected port la_data_in[68]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1031.562 ; gain = 472.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1044.297 ; gain = 484.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1044.297 ; gain = 484.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1044.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/ip/clk_fix_1/clk_fix/clk_fix_in_context.xdc] for cell 'clk_fix'
Finished Parsing XDC File [c:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/ip/clk_fix_1/clk_fix/clk_fix_in_context.xdc] for cell 'clk_fix'
Parsing XDC File [c:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'chip_core/mprj/TopLevel/Mem/bram_wb'
Finished Parsing XDC File [c:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'chip_core/mprj/TopLevel/Mem/bram_wb'
Parsing XDC File [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc]
WARNING: [Constraints 18-619] A clock with name 'clock100' already exists, overwriting the previous clock with the same name. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:1]
WARNING: [Vivado 12-661] port or pin 'clk_fix/inst/mmcm_adv_inst/CLKOUT0' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:3]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:6]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:7]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:10]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:11]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:13]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:14]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:16]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:17]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:19]
WARNING: [Vivado 12-646] clock 'clock12' not found. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'mprj_io_IOBUF[4]_inst/O'. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc:22]
Finished Parsing XDC File [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/caravel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/constrs_1/imports/new/CARVEL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/caravel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/caravel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1231.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1231.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.211 ; gain = 671.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.211 ; gain = 671.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock100. (constraint file  c:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/ip/clk_fix_1/clk_fix/clk_fix_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock100. (constraint file  c:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/ip/clk_fix_1/clk_fix/clk_fix_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_fix. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for chip_core/mprj/TopLevel/Mem/bram_wb. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.211 ; gain = 671.855
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'decode_mul_rData_msb2_reg' into 'decode_mul_rData_msb1_reg' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12419]
INFO: [Synth 8-4471] merging register 'mul_preMul_output_rData_msb2_reg' into 'mul_preMul_output_rData_msb1_reg' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12467]
INFO: [Synth 8-4471] merging register 'load_s1_output_rData_DZ_reg' into 'load_s1_output_rData_NV_reg' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13379]
INFO: [Synth 8-4471] merging register 'shortPip_output_rData_DZ_reg' into 'shortPip_output_rData_scrap_reg' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13397]
WARNING: [Synth 8-3936] Found unconnected internal register 'load_s0_output_rData_arg_reg' and it is trimmed from '2' to '1' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11770]
WARNING: [Synth 8-3936] Found unconnected internal register 'decode_load_s2mPipe_m2sPipe_rData_arg_reg' and it is trimmed from '2' to '1' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11721]
WARNING: [Synth 8-3936] Found unconnected internal register 'decode_load_s2mPipe_rData_arg_reg' and it is trimmed from '2' to '1' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11708]
WARNING: [Synth 8-3936] Found unconnected internal register 'decode_load_rData_arg_reg' and it is trimmed from '2' to '1' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:11695]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_oh_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13236]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_math_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13153]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_shifter_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13103]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_sum2_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12622]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_sum1_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12564]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12507]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_preMul_output_rData_rs1_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12452]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_oh_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13240]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_math_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13157]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_shifter_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:13107]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_sum2_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12626]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_sum1_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12568]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12511]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_preMul_output_rData_rs2_exponent_reg' and it is trimmed from '9' to '2' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12456]
INFO: [Synth 8-5544] ROM "scheduler_0_useRd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scheduler_0_useRs3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scheduler_0_useRs2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scheduler_0_useRs1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3767]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3614]
INFO: [Synth 8-802] inferred FSM for state register 'IBusCachedPlugin_injector_port_state_reg' in module 'VexRiscv'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:3387]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:3357]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:8403]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/mgmt_core.v:8420]
INFO: [Synth 8-802] inferred FSM for state register 'litespiphy_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'spimaster_state_reg' in module 'mgmt_core'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_mm2s.v:575]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/sfifo.v:78]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_s2mm.v:241]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WB3_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WB4_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Memory_Arbiter'
INFO: [Synth 8-5545] ROM "Invalid" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingMultiplication.v:27]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingAddition.v:75]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'LUT_Arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'housekeeping_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbbd_state_reg' in module 'housekeeping'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'housekeeping'
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_configure" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_trim" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_dco_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "irq_spi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk1_output_dest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "irq_1_inputsrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "serial_bb_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hkspi_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwr_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spiaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spiaddr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spiaddr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spiaddr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wbbd_sck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wbbd_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wbbd_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_dat_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "FpuCore:/rf_ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IBusCachedPlugin_injector_port_state_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litespiphy_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                              001 |                               00
               WRITE_ACK |                              010 |                               10
                READ_ACK |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'WB3_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
                READ_ACK |                               01 |                               01
               WRITE_ACK |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'WB4_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    FREE |                               00 |                               00
              PROCESSING |                               01 |                               01
                     ACK |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Memory_Arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    FREE |                             0001 |                               00
              PROCESSING |                             0010 |                               01
               WAIT_READ |                             0100 |                               10
                    READ |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'LUT_Arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              101
                 iSTATE3 |                            00100 |                              100
                 iSTATE2 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'housekeeping_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE5 |                             1001 |                             1001
                 iSTATE2 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbbd_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1231.211 ; gain = 671.855
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_2'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_3'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_4'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_5'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_7'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_8'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_9'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_10'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_11'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_12'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_13'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_14'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_15'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_16'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_17'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_18'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_19'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_20'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_21'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_22'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_23'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_24'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_25'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_26'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_27'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_28'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_29'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_30'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_31'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_32'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_33'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_34'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_35'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_36'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_0' (gpio_defaults_block) to 'chip_core/gpio_defaults_block_37'
INFO: [Synth 8-223] decloning instance 'chip_core/gpio_defaults_block_1' (gpio_defaults_block__parameterized0) to 'chip_core/gpio_defaults_block_6'

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |LUT_Module__GB0           |           1|     27028|
|2     |LUT_Module__GB1           |           1|     13975|
|3     |TopLevel__GC0             |           1|     10843|
|4     |user_project_wrapper__GC0 |           1|       606|
|5     |caravel_core__GCB0        |           1|     32074|
|6     |caravel_core__GCB1        |           1|     11222|
|7     |caravel_core__GCB2        |           1|       580|
|8     |caravel_core__GCB3        |           1|      3828|
|9     |caravel__GC0              |           1|      1800|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 8     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 12    
	   2 Input     30 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 4     
	   2 Input     27 Bit       Adders := 2     
	   4 Input     27 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   5 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   4 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 8     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 25    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 69    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               38 Bit    Registers := 1     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 396   
	               30 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 5     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 12    
	               24 Bit    Registers := 8     
	               23 Bit    Registers := 23    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 78    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 29    
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 41    
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 103   
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 1266  
+---RAMs : 
	              32K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 5     
	               4K Bit         RAMs := 3     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---Muxes : 
	  13 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 8     
	   3 Input     40 Bit        Muxes := 1     
	   6 Input     38 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	  97 Input     38 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 12    
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 221   
	  11 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   9 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 9     
	  98 Input     26 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 14    
	  97 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 8     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	  98 Input     13 Bit        Muxes := 38    
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 59    
	   4 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 14    
	   5 Input      7 Bit        Muxes := 1     
	 113 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   9 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 24    
	  26 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 43    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 136   
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  97 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 70    
	   4 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2063  
	   3 Input      1 Bit        Muxes := 314   
	  33 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 62    
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 9     
	  97 Input      1 Bit        Muxes := 10    
	  98 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parallel_Memory_Unit__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module Parallel_Memory_Unit__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module Parallel_Memory_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module FloatingCompare__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FloatingCompare 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Indexing_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 31    
+---Muxes : 
	  33 Input      5 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
Module Memory_Unit__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module Memory_Unit__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module LUT_Arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module WB4_Interface__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module WB3_Interface__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module FloatingMultiplication 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
Module Priority_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	  26 Input     25 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
Module FloatingAddition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Memory_Unit__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module Memory_Unit__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module Memory_Unit__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module Memory_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module LUT_Module 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 2     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 10    
Module zipdma_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 25    
Module zipdma_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 10    
Module zipdma_mm2s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module zipdma_rxgears 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module zipdma_txgears 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module zipdma_s2mm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module wbarbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module WB3_Interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module WB4_Interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Memory_Arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module llsdspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 2     
Module spicmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   3 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module spirxdata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module spitxdata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module sdspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module TopLevel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
Module debug_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module user_project_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RAM256 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module RAM128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module StreamArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module FpuDiv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module FpuSqrt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module StreamArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module FpuCore 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   4 Input     27 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 11    
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 22    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 25    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 162   
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 16    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 87    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   5 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 113   
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 100   
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 180   
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module mgmt_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 37    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 390   
+---RAMs : 
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   9 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   7 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 105   
	   9 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module even__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module odd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module clock_div__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module even 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module odd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module caravel_clocking 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_POR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module housekeeping_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 5     
Module housekeeping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 40    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---Muxes : 
	   6 Input     38 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	  97 Input     38 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	  98 Input     26 Bit        Muxes := 1     
	  97 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  98 Input     13 Bit        Muxes := 38    
	   4 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 2     
	 113 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  97 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  97 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 58    
	  98 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 10    
Module gpio_control_block__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module gpio_control_block 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module DisplayMuxNexysA7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Refreshing7SegNexysA7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit6_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit4_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit5_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit4_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit4_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit2_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit3_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit2_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit2_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit1_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/SevenSegUnit/DisplayInput/Digit0_reg[7]' (FDR) to 'i_0/SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[0]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[1]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[2]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[3]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[4]/gpio_dm_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[5]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[0]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[1]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[2]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[3]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[4]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[5]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[6]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[7]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[8]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[9]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[10]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[0]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[1]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[2]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[3]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[4]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[5]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[6]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[7]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[8]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[9]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[10]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[11]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[12]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[13]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[14]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[15]/gpio_dm_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[0]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[0]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[1]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[1]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[2]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[2]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[3]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[3]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[4]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[5]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1a[5]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[0]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[0]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[1]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[1]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[2]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[2]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[3]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[3]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[4]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[4]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[5]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[5]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[6]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[6]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[7]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[7]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[8]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[8]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[9]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[9]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[10]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_1[10]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[0]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[0]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[1]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[1]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[2]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[2]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[3]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[3]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[4]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[4]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[5]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[5]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[6]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[6]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[7]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[7]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[8]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[8]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[9]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[9]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[10]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[10]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[11]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[11]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[12]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[12]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[13]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[13]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[14]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[14]/mgmt_ena_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[15]/gpio_outenb_reg_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (chip_corei_8/\gpio_control_in_2[15]/mgmt_ena_reg_LDC )
INFO: [Synth 8-5545] ROM "Invalid" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
DSP Report: Generating DSP multiplier/Product, operation Mode is: A*B.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
DSP Report: Generating DSP multiplier/Product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
DSP Report: operator multiplier/Product is absorbed into DSP multiplier/Product.
INFO: [Synth 8-4471] merging register 'pre_shift_reg[1:0]' into 'pre_shift_reg[1:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_mm2s.v:687]
INFO: [Synth 8-4471] merging register 'fill_reg[3:0]' into 'fill_reg[3:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_rxgears.v:124]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs2_mantissa_reg[22:0]' into 'decode_mul_rData_rs2_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12407]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs2_mantissa_reg[22:0]' into 'decode_mul_rData_rs2_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12407]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs1_mantissa_reg[22:0]' into 'decode_mul_rData_rs1_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12403]
INFO: [Synth 8-4471] merging register 'decode_mul_rData_rs1_mantissa_reg[22:0]' into 'decode_mul_rData_rs1_mantissa_reg[22:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12403]
WARNING: [Synth 8-3936] Found unconnected internal register 'roundBack_input_payload_exactMask_reg' and it is trimmed from '25' to '24' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:9113]
DSP Report: Generating DSP mul_sum1_output_rData_muls2_0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_sum1_output_rData_muls2_1_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register decode_mul_rData_rs2_mantissa_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_sum1_output_rData_muls2_0_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_sum1_output_rData_muls2_0_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_mul_output_rData_muls_2_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: operator mul_mul_output_payload_muls_2 is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: Generating DSP mul_mul_output_rData_muls_1_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_sum1_output_rData_muls2_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register decode_mul_rData_rs1_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: operator mul_mul_output_payload_muls_1 is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: Generating DSP mul_mul_output_rData_muls_0_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register decode_mul_rData_rs2_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_0_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register decode_mul_rData_rs1_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_0_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: operator mul_mul_output_payload_muls_0 is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: operator mul_mul_output_payload_muls_0 is absorbed into DSP mul_mul_output_rData_muls_0_reg.
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3611]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:3617]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj_vcc_pwrgood driven by constant 1
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj2_vcc_pwrgood driven by constant 1
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj_vdd_pwrgood driven by constant 1
WARNING: [Synth 8-3917] design caravel_core__GCB0 has port mprj2_vdd_pwrgood driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal "\soc/core /VexRiscv/FpuPlugin_fpu/rf_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\soc/core /VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs2_mantissa_reg[0]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs2_mantissa_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/FpuPlugin_fpu/\mul_result_mulToAdd_rData_rs2_mantissa_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[21]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111108]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111107]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111106]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111106]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[18]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[19]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111110]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[20]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111109]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[18]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111111]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[21]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111108]__0'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111107]__0' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs1_mantissa_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[19]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111110]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs2_mantissa_reg[20]' (FDE) to 'soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_muls2_1_reg[-1111111109]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[0]' (FDSE) to 'soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' (FDCPE) to 'soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_PC_reg[0]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_PC_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_refilling_reg' (FDE) to 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg' (FDE) to 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_allowWrite_reg' (FDE) to 'soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' (FDE) to 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' (FDE) to 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[1]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[2]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[3]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[4]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface17_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface17_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface16_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface16_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface15_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface14_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface13_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface5_bank_bus_dat_r_reg[5]' (FDR) to 'soc/core/interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/interface18_bank_bus_dat_r_reg[6]' (FDR) to 'soc/core/interface18_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:05 ; elapsed = 00:11:08 . Memory (MB): peak = 1231.211 ; gain = 671.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SD                                         | fifo_b_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SD                                         | fifo_a_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM256                          | RAM_reg                 | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM128                          | RAM_reg                 | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\soc/core /VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------+-----------------------------+----------------+----------------------+---------------+
|Module Name                       | RTL Object                  | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------+-----------------------------+----------------+----------------------+---------------+
|DMA                               | u_sfifo/mem_reg             | Implied        | 256 x 36             | RAM64M x 48	  | 
|\soc/core /VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_target_reg | User Attribute | 32 x 1               | RAM32X1D x 4	 | 
|\soc/core /VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_hit_reg    | User Attribute | 32 x 1               | RAM32X1D x 5	 | 
|\soc/core /VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_writes_reg | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|\soc/core                         | storage_1_reg               | Implied        | 16 x 8               | RAM32M x 2	   | 
|\soc/core                         | storage_reg                 | Implied        | 16 x 8               | RAM32M x 2	   | 
+----------------------------------+-----------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FloatingMultiplication | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FloatingMultiplication | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FpuCore                | (A''*B2)'      | 18     | 6      | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FpuCore                | (A''*B2)'      | 18     | 6      | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FpuCore                | (C+A''*B'')'   | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|VexRiscv               | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv               | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv               | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv               | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |LUT_Module__GB0           |           1|     20630|
|2     |LUT_Module__GB1           |           1|     12368|
|3     |TopLevel__GC0             |           1|      6950|
|4     |user_project_wrapper__GC0 |           1|       312|
|5     |caravel_core__GCB0        |           1|     23302|
|6     |caravel_core__GCB1        |           1|      4348|
|7     |caravel_core__GCB2        |           1|       141|
|8     |caravel_core__GCB3        |           1|       857|
|9     |caravel__GC0              |           1|       601|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clock100'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:17 ; elapsed = 00:11:20 . Memory (MB): peak = 1231.211 ; gain = 671.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:08 ; elapsed = 00:16:14 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SD                                         | fifo_b_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SD                                         | fifo_a_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM256                          | RAM_reg                 | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM128                          | RAM_reg                 | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\soc/core /VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------------+-----------------------------+----------------+----------------------+---------------+
|Module Name                       | RTL Object                  | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------+-----------------------------+----------------+----------------------+---------------+
|DMA                               | u_sfifo/mem_reg             | Implied        | 256 x 36             | RAM64M x 48	  | 
|\soc/core /VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_target_reg | User Attribute | 32 x 1               | RAM32X1D x 4	 | 
|\soc/core /VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_hit_reg    | User Attribute | 32 x 1               | RAM32X1D x 5	 | 
|\soc/core /VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_writes_reg | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|\soc/core                         | storage_1_reg               | Implied        | 16 x 8               | RAM32M x 2	   | 
|\soc/core                         | storage_reg                 | Implied        | 16 x 8               | RAM32M x 2	   | 
+----------------------------------+-----------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |caravel_core__GCB1 |           1|      4150|
|2     |caravel_core__GCB2 |           1|       141|
|3     |caravel_core__GCB3 |           1|       857|
|4     |caravel__GC0       |           1|       600|
|5     |caravel_GT0        |           1|      8060|
|6     |caravel_GT1        |           1|      3236|
|7     |caravel_GT2        |           1|     49469|
|8     |memory_intf        |           1|       365|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance chip_corei_2/chip_core/mprj/TopLevel/SD/fifo_b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_2/chip_core/mprj/TopLevel/SD/fifo_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-565] redefining clock 'clock100'
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12403]
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_corei_3/chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:16 ; elapsed = 00:21:50 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |caravel_core__GCB1 |           1|      2052|
|2     |caravel_core__GCB2 |           1|       108|
|3     |caravel_core__GCB3 |           1|       692|
|4     |caravel__GC0       |           1|       285|
|5     |caravel_GT0        |           1|      8039|
|6     |caravel_GT1        |           1|      2602|
|7     |caravel_GT2        |           1|     21133|
|8     |memory_intf        |           1|       232|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/VexRiscv.v:12403]
INFO: [Synth 8-7053] The timing for the instance chip_core/mprj/TopLevel/SD/fifo_b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/mprj/TopLevel/SD/fifo_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'flash_io1' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/src/caravel.v:46]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:24 ; elapsed = 00:21:59 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:24 ; elapsed = 00:21:59 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:30 ; elapsed = 00:22:06 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:31 ; elapsed = 00:22:06 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:31 ; elapsed = 00:22:06 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:31 ; elapsed = 00:22:07 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|caravel     | chip_core/por_fpga/reset_reg                                       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|caravel     | chip_core/mprj/TopLevel/SD/GEN_CARD_DETECT.raw_card_present_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|caravel     | chip_core/gpio_control_bidir_1[0]/shift_register_reg[10]           | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|caravel     | chip_core/gpio_control_bidir_2[2]/shift_register_reg[10]           | 9      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|caravel     | chip_core/gpio_control_in_1a[5]/shift_register_reg[10]             | 9      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|caravel     | chip_core/gpio_control_in_2[15]/shift_register_reg[10]             | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|caravel     | chip_core/gpio_control_in_1[10]/shift_register_reg[10]             | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_fix       |         1|
|2     |bram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |bram       |     1|
|2     |clk_fix    |     1|
|3     |BUFG       |     4|
|4     |CARRY4     |   636|
|5     |DSP48E1    |     1|
|6     |DSP48E1_1  |     1|
|7     |DSP48E1_4  |     1|
|8     |DSP48E1_6  |     1|
|9     |DSP48E1_7  |     1|
|10    |DSP48E1_8  |     1|
|11    |DSP48E1_9  |     3|
|12    |LUT1       |   504|
|13    |LUT2       |  1195|
|14    |LUT3       |  2191|
|15    |LUT4       |  1885|
|16    |LUT5       |  3367|
|17    |LUT6       |  7659|
|18    |MUXF7      |   519|
|19    |MUXF8      |    75|
|20    |RAM32M     |     4|
|21    |RAM32X1D   |    10|
|22    |RAM64M     |    48|
|23    |RAMB18E1   |    10|
|24    |RAMB18E1_2 |     1|
|25    |RAMB18E1_3 |     4|
|26    |RAMB36E1   |     1|
|27    |SRL16E     |    40|
|28    |STARTUPE2  |     1|
|29    |FDCE       |  1099|
|30    |FDPE       |   281|
|31    |FDRE       | 15027|
|32    |FDSE       |   447|
|33    |IBUF       |     2|
|34    |IOBUF      |    40|
|35    |OBUF       |    24|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        | 35116|
|2     |  Dig0                           |HEXto7Segment           |     6|
|3     |  Dig1                           |HEXto7Segment_0         |     6|
|4     |  Dig2                           |HEXto7Segment_1         |     6|
|5     |  Dig3                           |HEXto7Segment_2         |     6|
|6     |  Dig4                           |HEXto7Segment_3         |     6|
|7     |  Dig5                           |HEXto7Segment_4         |     6|
|8     |  Dig6                           |HEXto7Segment_5         |     6|
|9     |  Dig7                           |HEXto7Segment_6         |     6|
|10    |  SevenSegUnit                   |SevenSegDriverNexysA7   |   145|
|11    |    DisplayInput                 |DisplayMuxNexysA7       |    78|
|12    |    Update                       |Refreshing7SegNexysA7   |    67|
|13    |  chip_core                      |caravel_core            | 34851|
|14    |    clock_ctrl                   |caravel_clocking        |     9|
|15    |    \gpio_control_bidir_1[0]     |gpio_control_block      |    17|
|16    |    \gpio_control_bidir_1[1]     |gpio_control_block_7    |    17|
|17    |    \gpio_control_bidir_2[0]     |gpio_control_block_8    |    16|
|18    |    \gpio_control_bidir_2[1]     |gpio_control_block_9    |    16|
|19    |    \gpio_control_bidir_2[2]     |gpio_control_block_10   |    16|
|20    |    \gpio_control_in_1[0]        |gpio_control_block_11   |    16|
|21    |    \gpio_control_in_1[10]       |gpio_control_block_12   |    15|
|22    |    \gpio_control_in_1[1]        |gpio_control_block_13   |    16|
|23    |    \gpio_control_in_1[2]        |gpio_control_block_14   |    16|
|24    |    \gpio_control_in_1[3]        |gpio_control_block_15   |    16|
|25    |    \gpio_control_in_1[4]        |gpio_control_block_16   |    16|
|26    |    \gpio_control_in_1[5]        |gpio_control_block_17   |    16|
|27    |    \gpio_control_in_1[6]        |gpio_control_block_18   |    16|
|28    |    \gpio_control_in_1[7]        |gpio_control_block_19   |    16|
|29    |    \gpio_control_in_1[8]        |gpio_control_block_20   |    16|
|30    |    \gpio_control_in_1[9]        |gpio_control_block_21   |    16|
|31    |    \gpio_control_in_1a[0]       |gpio_control_block_22   |    16|
|32    |    \gpio_control_in_1a[1]       |gpio_control_block_23   |    16|
|33    |    \gpio_control_in_1a[2]       |gpio_control_block_24   |    16|
|34    |    \gpio_control_in_1a[3]       |gpio_control_block_25   |    16|
|35    |    \gpio_control_in_1a[4]       |gpio_control_block_26   |    16|
|36    |    \gpio_control_in_1a[5]       |gpio_control_block_27   |    16|
|37    |    \gpio_control_in_2[0]        |gpio_control_block_28   |    15|
|38    |    \gpio_control_in_2[10]       |gpio_control_block_29   |    16|
|39    |    \gpio_control_in_2[11]       |gpio_control_block_30   |    16|
|40    |    \gpio_control_in_2[12]       |gpio_control_block_31   |    16|
|41    |    \gpio_control_in_2[13]       |gpio_control_block_32   |    16|
|42    |    \gpio_control_in_2[14]       |gpio_control_block_33   |    16|
|43    |    \gpio_control_in_2[15]       |gpio_control_block_34   |    16|
|44    |    \gpio_control_in_2[1]        |gpio_control_block_35   |    16|
|45    |    \gpio_control_in_2[2]        |gpio_control_block_36   |    16|
|46    |    \gpio_control_in_2[3]        |gpio_control_block_37   |    16|
|47    |    \gpio_control_in_2[4]        |gpio_control_block_38   |    16|
|48    |    \gpio_control_in_2[5]        |gpio_control_block_39   |    16|
|49    |    \gpio_control_in_2[6]        |gpio_control_block_40   |    16|
|50    |    \gpio_control_in_2[7]        |gpio_control_block_41   |    16|
|51    |    \gpio_control_in_2[8]        |gpio_control_block_42   |    16|
|52    |    \gpio_control_in_2[9]        |gpio_control_block_43   |    16|
|53    |    housekeeping                 |housekeeping            |  1946|
|54    |      hkspi                      |housekeeping_spi        |   642|
|55    |    mprj                         |user_project_wrapper    | 20593|
|56    |      TopLevel                   |TopLevel                | 20549|
|57    |        DMA                      |zipdma                  |  2099|
|58    |          u_arbiter              |wbarbiter               |     9|
|59    |          u_controller           |zipdma_ctrl             |   164|
|60    |          u_dma_fsm              |zipdma_fsm              |   509|
|61    |          u_mm2s                 |zipdma_mm2s             |   530|
|62    |          u_rxgears              |zipdma_rxgears          |   152|
|63    |          u_s2mm                 |zipdma_s2mm             |   437|
|64    |          u_sfifo                |sfifo                   |   180|
|65    |          u_txgears              |zipdma_txgears          |   118|
|66    |        LUT                      |LUT_Module              | 16861|
|67    |          B_Unit_1               |Memory_Unit             |  1408|
|68    |          B_Unit_2               |Memory_Unit_44          |  1408|
|69    |          B_Unit_3               |Memory_Unit_45          |  1408|
|70    |          MAC_Unit               |LUT_MAC_Module          |   573|
|71    |            adder                |FloatingAddition        |    68|
|72    |              pe                 |Priority_Encoder        |     2|
|73    |            multiplier           |FloatingMultiplication  |   505|
|74    |          M_Unit_1               |Memory_Unit_46          |  1488|
|75    |          M_Unit_2               |Memory_Unit_47          |  1472|
|76    |          M_Unit_3               |Memory_Unit_48          |  1504|
|77    |          V_Unit_1               |Parallel_Memory_Unit    |  1376|
|78    |          V_Unit_2               |Parallel_Memory_Unit_49 |  1408|
|79    |          V_Unit_3               |Parallel_Memory_Unit_50 |  1408|
|80    |          lut_arb                |LUT_Arbiter             |  3397|
|81    |          wb3_intf               |WB3_Interface_51        |     7|
|82    |          wb4_intf               |WB4_Interface_52        |     4|
|83    |        Mem                      |memory_intf             |   228|
|84    |          mem_arb                |Memory_Arbiter          |    52|
|85    |          wb3_intf               |WB3_Interface           |     3|
|86    |          wb4_intf               |WB4_Interface           |    20|
|87    |        SD                       |sdspi                   |  1324|
|88    |          lowlevel               |llsdspi                 |   114|
|89    |          spicmdi                |spicmd                  |   295|
|90    |          spirxdatai             |spirxdata               |   254|
|91    |          spitxdatai             |spitxdata               |   293|
|92    |      debug                      |debug_regs              |     4|
|93    |    por_fpga                     |FPGA_POR                |     2|
|94    |    soc                          |mgmt_core_wrapper       | 11647|
|95    |      core                       |mgmt_core               | 11601|
|96    |        RAM128                   |RAM128                  |    76|
|97    |        RAM256                   |RAM256                  |    74|
|98    |        VexRiscv                 |VexRiscv                |  9030|
|99    |          FpuPlugin_fpu          |FpuCore                 |  4390|
|100   |            div_divider          |FpuDiv                  |   420|
|101   |            sqrt_sqrt            |FpuSqrt                 |   316|
|102   |          IBusCachedPlugin_cache |InstructionCache        |  1662|
|103   |          dataCache_1            |DataCache               |   618|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:32 ; elapsed = 00:22:07 . Memory (MB): peak = 5277.156 ; gain = 4717.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:07 ; elapsed = 00:21:58 . Memory (MB): peak = 5277.156 ; gain = 4530.887
Synthesis Optimization Complete : Time (s): cpu = 00:15:32 ; elapsed = 00:22:08 . Memory (MB): peak = 5277.156 ; gain = 4717.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.489 . Memory (MB): peak = 5277.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 5277.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
566 Infos, 299 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:43 ; elapsed = 00:22:21 . Memory (MB): peak = 5277.156 ; gain = 4979.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5277.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.runs/synth_1/caravel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file caravel_utilization_synth.rpt -pb caravel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 22:05:38 2025...
