// Seed: 3986790314
module module_0 (
    input id_0,
    input id_1,
    output id_2
    , id_6,
    output logic id_3,
    input id_4,
    output tri id_5
);
  assign id_5[1] = id_4 ? id_6 : 1;
endmodule
