module data_memory
(
  input i_clk, i_we,
  input [31:0] address,
  input [31:0] write_data,
  output reg [31:0] read_data
);


endmodule 