0.6
2019.1
May 24 2019
15:06:07
Z:/Computer Systems Design/activecore/designs/rtl/ram/ram.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/ram/ram_dual.v,,ram,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/ram/ram_dual.v,1666800058,verilog,,,,ram_dual,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/ram/ram_dual_memsplit.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/ram/ram.v,,ram_dual_memsplit,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/reset_sync/reset_sync.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/ram/ram_dual_memsplit.v,,reset_sync,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/uart_rx.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/udm_controller.v,,uart_rx,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/uart_tx.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/reset_sync/reset_sync.v,,uart_tx,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/udm.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/uart_rx.v,,udm,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/udm_controller.v,1666800058,verilog,,Z:/Computer Systems Design/activecore/designs/rtl/udm/hw/uart_tx.v,,udm_controller,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v,1667012288,verilog,,,,glbl;sys_clk;sys_clk_sys_clk_clk_wiz,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FindMaxVal_comb.sv,1666963226,systemVerilog,,,,FindMaxVal_comb,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv,1666966464,systemVerilog,,,,MemSplit32;NEXYS4_DDR,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/tb/tb.sv,1667010204,systemVerilog,,Z:/Computer Systems Design/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv,Z:/Computer Systems Design/activecore/designs/rtl/udm/tb/udm.svh,tb,,,,,,,,
Z:/Computer Systems Design/activecore/designs/rtl/udm/tb/udm.svh,1666800058,verilog,,,,,,,,,,,,
