Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5745287f9f184faa86eb686c8f722449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot network_test_behav xil_defaultlib.network_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.network_pkg
Compiling architecture dataflow of entity xil_defaultlib.switch [switch_default]
Compiling architecture behavioral of entity xil_defaultlib.arbiter [arbiter_default]
Compiling architecture structural of entity xil_defaultlib.network [network_default]
Compiling architecture behavioral of entity xil_defaultlib.network_test
Built simulation snapshot network_test_behav
