{
  "bottlenecks":
  [
    {
      "name":"'i'"
      , "id":3552
      , "src":"1124"
      , "dst":"1302"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"16X Partially unrolled kernelV5.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"149"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"149"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":1124
          , "start":"4.00"
          , "parent":"_ZTS8kernelV5.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":149
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1275
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":149
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1302
          , "end":"4.00"
          , "parent":"_ZTS8kernelV5.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":149
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1124
          , "to":1275
        }
        , {
          "from":1275
          , "to":1302
        }
        , {
          "from":1124
          , "to":1302
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":3553
      , "src":"2575"
      , "dst":"2663"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV5.B5"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"432.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"217"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"217"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"203"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":2575
          , "start":"4.00"
          , "parent":"_ZTS8kernelV5.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":203
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2576
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":203
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2641
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":217
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2642
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":217
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2663
          , "end":"5.00"
          , "parent":"_ZTS8kernelV5.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":217
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2575
          , "to":2576
        }
        , {
          "from":2576
          , "to":2642
        }
        , {
          "from":2642
          , "to":2663
        }
        , {
          "from":2575
          , "to":2663
          , "reverse":1
        }
      ]
    }
    , {
      "name":"countVec"
      , "id":3554
      , "src":"238"
      , "dst":"963"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"kernelV5.B6"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"countVec"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"146"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Trunc(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Trunc(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"countVec"
          , "id":238
          , "start":"31.00"
          , "parent":"_ZTS8kernelV5.B6"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":722
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Trunc"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Trunc"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":2977
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":2978
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":2979
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":2980
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":802
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":808
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":814
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":818
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":822
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":826
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":830
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":834
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":876
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":886
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":890
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":894
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":898
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":902
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":906
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":910
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":914
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":918
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":922
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":926
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":932
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":935
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":938
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":940
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":942
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":944
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":946
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":948
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":950
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":953
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":956
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":959
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":963
          , "end":"274.00"
          , "parent":"_ZTS8kernelV5.B6"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":238
          , "to":722
        }
        , {
          "from":2977
          , "to":2978
        }
        , {
          "from":2978
          , "to":2979
        }
        , {
          "from":2979
          , "to":2980
        }
        , {
          "from":802
          , "to":808
        }
        , {
          "from":808
          , "to":814
        }
        , {
          "from":814
          , "to":818
        }
        , {
          "from":818
          , "to":822
        }
        , {
          "from":822
          , "to":826
        }
        , {
          "from":826
          , "to":830
        }
        , {
          "from":830
          , "to":834
        }
        , {
          "from":834
          , "to":876
        }
        , {
          "from":876
          , "to":886
        }
        , {
          "from":886
          , "to":890
        }
        , {
          "from":890
          , "to":894
        }
        , {
          "from":894
          , "to":898
        }
        , {
          "from":898
          , "to":902
        }
        , {
          "from":902
          , "to":906
        }
        , {
          "from":906
          , "to":910
        }
        , {
          "from":910
          , "to":914
        }
        , {
          "from":914
          , "to":918
        }
        , {
          "from":918
          , "to":922
        }
        , {
          "from":922
          , "to":926
        }
        , {
          "from":926
          , "to":932
        }
        , {
          "from":932
          , "to":935
        }
        , {
          "from":935
          , "to":938
        }
        , {
          "from":938
          , "to":940
        }
        , {
          "from":940
          , "to":942
        }
        , {
          "from":942
          , "to":944
        }
        , {
          "from":944
          , "to":946
        }
        , {
          "from":946
          , "to":948
        }
        , {
          "from":948
          , "to":950
        }
        , {
          "from":950
          , "to":953
        }
        , {
          "from":953
          , "to":956
        }
        , {
          "from":956
          , "to":959
        }
        , {
          "from":959
          , "to":963
        }
        , {
          "from":238
          , "to":963
          , "reverse":1
        }
      ]
    }
    , {
      "name":"hashVec"
      , "id":3555
      , "src":"237"
      , "dst":"962"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"kernelV5.B6"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"hashVec"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"145"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"744"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                  , "line":"798"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"hashVec"
          , "id":237
          , "start":"15.00"
          , "parent":"_ZTS8kernelV5.B6"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":525
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":526
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":527
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":528
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":523
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":524
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":521
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":522
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":519
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":520
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":532
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":533
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":534
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":529
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":530
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":531
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":958
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":962
          , "end":"172.00"
          , "parent":"_ZTS8kernelV5.B6"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":237
          , "to":525
        }
        , {
          "from":237
          , "to":526
        }
        , {
          "from":237
          , "to":527
        }
        , {
          "from":237
          , "to":528
        }
        , {
          "from":237
          , "to":523
        }
        , {
          "from":237
          , "to":524
        }
        , {
          "from":237
          , "to":521
        }
        , {
          "from":237
          , "to":522
        }
        , {
          "from":237
          , "to":519
        }
        , {
          "from":237
          , "to":520
        }
        , {
          "from":237
          , "to":532
        }
        , {
          "from":237
          , "to":533
        }
        , {
          "from":237
          , "to":534
        }
        , {
          "from":237
          , "to":529
        }
        , {
          "from":237
          , "to":530
        }
        , {
          "from":237
          , "to":531
        }
        , {
          "from":525
          , "to":958
        }
        , {
          "from":526
          , "to":958
        }
        , {
          "from":527
          , "to":958
        }
        , {
          "from":528
          , "to":958
        }
        , {
          "from":523
          , "to":958
        }
        , {
          "from":524
          , "to":958
        }
        , {
          "from":521
          , "to":958
        }
        , {
          "from":522
          , "to":958
        }
        , {
          "from":519
          , "to":958
        }
        , {
          "from":520
          , "to":958
        }
        , {
          "from":532
          , "to":958
        }
        , {
          "from":533
          , "to":958
        }
        , {
          "from":534
          , "to":958
        }
        , {
          "from":529
          , "to":958
        }
        , {
          "from":530
          , "to":958
        }
        , {
          "from":531
          , "to":958
        }
        , {
          "from":958
          , "to":962
        }
        , {
          "from":237
          , "to":962
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":3556
      , "src":"972"
      , "dst":"1086"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV5.B7"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"340"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"340"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"340"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":972
          , "start":"12.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":3345
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":3348
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1080
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1081
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1082
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1084
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1086
          , "end":"235.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1080
          , "to":1082
        }
        , {
          "from":1081
          , "to":1084
        }
        , {
          "from":1082
          , "to":1086
        }
        , {
          "from":972
          , "to":1086
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":3557
      , "src":"971"
      , "dst":"1087"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV5.B7"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"340"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"340"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":971
          , "start":"12.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1080
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1083
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1087
          , "end":"185.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1080
          , "to":1083
        }
        , {
          "from":971
          , "to":1080
        }
        , {
          "from":1083
          , "to":1087
        }
        , {
          "from":971
          , "to":1087
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":3558
      , "src":"974"
      , "dst":"1088"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV5.B7"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":974
          , "start":"12.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1081
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1084
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1088
          , "end":"235.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1081
          , "to":1084
        }
        , {
          "from":974
          , "to":1081
        }
        , {
          "from":1084
          , "to":1088
        }
        , {
          "from":974
          , "to":1088
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":3559
      , "src":"973"
      , "dst":"1089"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV5.B7"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                  , "line":"341"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":973
          , "start":"12.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1081
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1085
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1089
          , "end":"185.00"
          , "parent":"_ZTS8kernelV5.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1081
          , "to":1085
        }
        , {
          "from":973
          , "to":1081
        }
        , {
          "from":1085
          , "to":1089
        }
        , {
          "from":973
          , "to":1089
          , "reverse":1
        }
      ]
    }
  ]
}
