-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Thu May  1 13:58:39 2025
-- Host        : Osher running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ip/base_axis_sobel_0_2/base_axis_sobel_0_2_sim_netlist.vhdl
-- Design      : base_axis_sobel_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_fifo is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \out_data_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_tvalid : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    \out_data_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[21]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[20]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data_reg[22]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[13]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    read_while_write_p1_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multOp_inferred__0/i___24_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \multOp_inferred__0/i___24_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp_inferred__1/i___27_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \grayPixel0_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp__25_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multOp__25_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp_inferred__1/i___27_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multOp__25_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp_inferred__1/i___27_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_fifo : entity is "fifo";
end base_axis_sobel_0_2_fifo;

architecture STRUCTURE of base_axis_sobel_0_2_fifo is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal count_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grayValid_i_2_n_0 : STD_LOGIC;
  signal index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \index[0]__0_i_1_n_0\ : STD_LOGIC;
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index[1]__0_i_1_n_0\ : STD_LOGIC;
  signal \index[1]_i_1_n_0\ : STD_LOGIC;
  signal \index[2]__0_i_1_n_0\ : STD_LOGIC;
  signal \index[2]_i_1_n_0\ : STD_LOGIC;
  signal \index[3]__0_i_2_n_0\ : STD_LOGIC;
  signal \index[3]_i_3_n_0\ : STD_LOGIC;
  signal \index__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^out_data_reg[13]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out_data_reg[21]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out_data_reg[22]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal out_tlast0 : STD_LOGIC;
  signal \^out_tvalid\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal read_while_write_p1 : STD_LOGIC;
  signal read_while_write_p10 : STD_LOGIC;
  signal \^s_axis_tready\ : STD_LOGIC;
  signal s_axis_tready_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_INST_0_i_3_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_1_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_2_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_3_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_4_n_0 : STD_LOGIC;
  signal \NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_p1[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_p1[3]_i_1\ : label is "soft_lutpair0";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___27_carry__0_i_1\ : label is "lutpair4";
  attribute HLUTNM of \i___27_carry__0_i_2\ : label is "lutpair3";
  attribute HLUTNM of \i___27_carry__0_i_4\ : label is "lutpair5";
  attribute HLUTNM of \i___27_carry__0_i_5\ : label is "lutpair4";
  attribute HLUTNM of \i___27_carry__0_i_6\ : label is "lutpair3";
  attribute HLUTNM of \i___27_carry__1_i_4\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \index[0]__0_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \index[1]__0_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \index[2]__0_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \index[3]__0_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[3]_i_3\ : label is "soft_lutpair3";
  attribute HLUTNM of \multOp__25_carry__0_i_1\ : label is "lutpair1";
  attribute HLUTNM of \multOp__25_carry__0_i_2\ : label is "lutpair0";
  attribute HLUTNM of \multOp__25_carry__0_i_4\ : label is "lutpair2";
  attribute HLUTNM of \multOp__25_carry__0_i_5\ : label is "lutpair1";
  attribute HLUTNM of \multOp__25_carry__0_i_6\ : label is "lutpair0";
  attribute HLUTNM of \multOp__25_carry__1_i_1\ : label is "lutpair2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_5 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_12_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_17 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_18_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_23 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_6_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_11 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of s_axis_tready_INST_0_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0_i_3 : label is "soft_lutpair1";
  attribute RTL_RAM_BITS of tlast_reg_0_15_0_0 : label is 16;
  attribute RTL_RAM_NAME of tlast_reg_0_15_0_0 : label is "U0/F/tlast";
  attribute RTL_RAM_TYPE of tlast_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of tlast_reg_0_15_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin of tlast_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end of tlast_reg_0_15_0_0 : label is 15;
  attribute ram_offset of tlast_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin of tlast_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end of tlast_reg_0_15_0_0 : label is 0;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(23 downto 0) <= \^q\(23 downto 0);
  \out_data_reg[13]_1\(2 downto 0) <= \^out_data_reg[13]_1\(2 downto 0);
  \out_data_reg[21]_1\(2 downto 0) <= \^out_data_reg[21]_1\(2 downto 0);
  \out_data_reg[22]_1\(0) <= \^out_data_reg[22]_1\(0);
  out_tvalid <= \^out_tvalid\;
  s_axis_tready <= \^s_axis_tready\;
\count_p1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \index__0\(0),
      I1 => index(0),
      O => count(0)
    );
\count_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => index(0),
      I1 => \index__0\(0),
      I2 => index(1),
      I3 => \index__0\(1),
      O => count(1)
    );
\count_p1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \index__0\(3),
      I1 => index(3),
      I2 => \index__0\(2),
      I3 => s_axis_tready_INST_0_i_3_n_0,
      I4 => index(2),
      O => count(3)
    );
\count_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(0),
      Q => count_p1(0),
      R => read_while_write_p1_reg_0
    );
\count_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(1),
      Q => count_p1(1),
      R => read_while_write_p1_reg_0
    );
\count_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(2),
      Q => count_p1(2),
      R => read_while_write_p1_reg_0
    );
\count_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(3),
      Q => count_p1(3),
      R => read_while_write_p1_reg_0
    );
\grayPixel0_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0_carry__2\(0),
      CO(3 downto 1) => \NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_data_reg[21]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
grayPixel0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(16),
      O => \out_data_reg[0]_0\(0)
    );
grayValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => count_p1(0),
      I1 => count_p1(2),
      I2 => count_p1(1),
      I3 => count_p1(3),
      I4 => grayValid_i_2_n_0,
      I5 => s_axis_tready_INST_0_i_1_n_0,
      O => \^out_tvalid\
    );
grayValid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABEEFFFEFFFBABE"
    )
        port map (
      I0 => count(2),
      I1 => index(0),
      I2 => \index__0\(0),
      I3 => read_while_write_p1,
      I4 => index(1),
      I5 => \index__0\(1),
      O => grayValid_i_2_n_0
    );
\i___24_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(6),
      I1 => \multOp_inferred__0/i___24_carry__0_0\(0),
      I2 => \^q\(4),
      O => \out_data_reg[6]_1\(3)
    );
\i___24_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \multOp_inferred__0/i___24_carry__0\(3),
      I2 => \^q\(3),
      O => \out_data_reg[6]_1\(2)
    );
\i___24_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(4),
      I1 => \multOp_inferred__0/i___24_carry__0\(2),
      I2 => \^q\(2),
      O => \out_data_reg[6]_1\(1)
    );
\i___24_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \multOp_inferred__0/i___24_carry__0\(1),
      I2 => \^q\(1),
      O => \out_data_reg[6]_1\(0)
    );
\i___24_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(4),
      I1 => \multOp_inferred__0/i___24_carry__0_0\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => CO(0),
      I5 => \^q\(5),
      O => \out_data_reg[4]_0\(3)
    );
\i___24_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(3),
      I1 => \multOp_inferred__0/i___24_carry__0\(3),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \multOp_inferred__0/i___24_carry__0_0\(0),
      I5 => \^q\(4),
      O => \out_data_reg[4]_0\(2)
    );
\i___24_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \multOp_inferred__0/i___24_carry__0\(3),
      I5 => \^q\(3),
      O => \out_data_reg[4]_0\(1)
    );
\i___24_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \multOp_inferred__0/i___24_carry__0\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \multOp_inferred__0/i___24_carry__0\(2),
      I5 => \^q\(2),
      O => \out_data_reg[4]_0\(0)
    );
\i___24_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => CO(0),
      I2 => \^q\(5),
      O => \out_data_reg[7]_1\(0)
    );
\i___24_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \out_data_reg[6]_0\(1)
    );
\i___24_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \^q\(5),
      I1 => CO(0),
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \out_data_reg[6]_0\(0)
    );
\i___24_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(0),
      O => \out_data_reg[2]_0\(1)
    );
\i___24_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(0),
      O => \out_data_reg[2]_0\(0)
    );
\i___24_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(0),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \multOp_inferred__0/i___24_carry__0\(1),
      I5 => \^q\(1),
      O => S(3)
    );
\i___24_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => O(1),
      O => S(2)
    );
\i___24_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => O(0),
      I2 => O(1),
      I3 => \^q\(1),
      O => S(1)
    );
\i___24_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => O(0),
      O => S(0)
    );
\i___27_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(0),
      I2 => \^q\(10),
      O => \^out_data_reg[13]_1\(2)
    );
\i___27_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \multOp_inferred__1/i___27_carry__0\(1),
      I2 => \^q\(9),
      O => \^out_data_reg[13]_1\(1)
    );
\i___27_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(12),
      I2 => \multOp_inferred__1/i___27_carry__0\(1),
      O => \^out_data_reg[13]_1\(0)
    );
\i___27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(1),
      I2 => \^q\(11),
      I3 => \^out_data_reg[13]_1\(2),
      O => \out_data_reg[14]_0\(3)
    );
\i___27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(0),
      I2 => \^q\(10),
      I3 => \^out_data_reg[13]_1\(1),
      O => \out_data_reg[14]_0\(2)
    );
\i___27_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(12),
      I1 => \multOp_inferred__1/i___27_carry__0\(1),
      I2 => \^q\(9),
      I3 => \multOp_inferred__1/i___27_carry__0\(0),
      I4 => \^q\(11),
      O => \out_data_reg[14]_0\(1)
    );
\i___27_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(11),
      I1 => \multOp_inferred__1/i___27_carry__0\(0),
      I2 => \^q\(8),
      O => \out_data_reg[14]_0\(0)
    );
\i___27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      O => \^di\(3)
    );
\i___27_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      O => \^di\(2)
    );
\i___27_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(12),
      O => \^di\(1)
    );
\i___27_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(1),
      I2 => \^q\(11),
      O => \^di\(0)
    );
\i___27_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(15),
      O => \out_data_reg[14]_1\(3)
    );
\i___27_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(14),
      O => \out_data_reg[14]_1\(2)
    );
\i___27_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(15),
      I2 => \multOp_inferred__1/i___27_carry__2\(0),
      I3 => \^q\(13),
      O => \out_data_reg[14]_1\(1)
    );
\i___27_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(15),
      I3 => \^q\(12),
      O => \out_data_reg[14]_1\(0)
    );
\i___27_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      O => \out_data_reg[15]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      O => \out_data_reg[7]_0\(2)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(15),
      O => \out_data_reg[13]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      O => \out_data_reg[7]_0\(1)
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(14),
      O => \out_data_reg[13]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      O => \out_data_reg[7]_0\(0)
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(13),
      O => \out_data_reg[13]_0\(1)
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(12),
      O => \out_data_reg[13]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \out_data_reg[15]_1\(1)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \out_data_reg[15]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      O => \out_data_reg[4]_1\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(11),
      O => \out_data_reg[9]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => \out_data_reg[4]_1\(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(10),
      O => \out_data_reg[9]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \out_data_reg[4]_1\(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \out_data_reg[9]_0\(0)
    );
\index[0]__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index__0\(0),
      O => \index[0]__0_i_1_n_0\
    );
\index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(0),
      O => \index[0]_i_1_n_0\
    );
\index[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \index__0\(0),
      I1 => \index__0\(1),
      O => \index[1]__0_i_1_n_0\
    );
\index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      O => \index[1]_i_1_n_0\
    );
\index[2]__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index__0\(2),
      I1 => \index__0\(1),
      I2 => \index__0\(0),
      O => \index[2]__0_i_1_n_0\
    );
\index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => index(0),
      O => \index[2]_i_1_n_0\
    );
\index[3]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^out_tvalid\,
      O => p_1_in
    );
\index[3]__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \index__0\(3),
      I1 => \index__0\(0),
      I2 => \index__0\(1),
      I3 => \index__0\(2),
      O => \index[3]__0_i_2_n_0\
    );
\index[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^s_axis_tready\,
      O => p_4_in
    );
\index[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => index(3),
      I1 => index(0),
      I2 => index(1),
      I3 => index(2),
      O => \index[3]_i_3_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[0]_i_1_n_0\,
      Q => index(0),
      R => read_while_write_p1_reg_0
    );
\index_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[0]__0_i_1_n_0\,
      Q => \index__0\(0),
      R => read_while_write_p1_reg_0
    );
\index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[1]_i_1_n_0\,
      Q => index(1),
      R => read_while_write_p1_reg_0
    );
\index_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[1]__0_i_1_n_0\,
      Q => \index__0\(1),
      R => read_while_write_p1_reg_0
    );
\index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[2]_i_1_n_0\,
      Q => index(2),
      R => read_while_write_p1_reg_0
    );
\index_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[2]__0_i_1_n_0\,
      Q => \index__0\(2),
      R => read_while_write_p1_reg_0
    );
\index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[3]_i_3_n_0\,
      Q => index(3),
      R => read_while_write_p1_reg_0
    );
\index_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[3]__0_i_2_n_0\,
      Q => \index__0\(3),
      R => read_while_write_p1_reg_0
    );
\multOp__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \multOp__25_carry__0\(2),
      I2 => \^q\(18),
      O => \^out_data_reg[21]_1\(2)
    );
\multOp__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \multOp__25_carry__0\(1),
      I2 => \^q\(17),
      O => \^out_data_reg[21]_1\(1)
    );
\multOp__25_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(20),
      I2 => \multOp__25_carry__0\(1),
      O => \^out_data_reg[21]_1\(0)
    );
\multOp__25_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(22),
      I1 => \multOp__25_carry__0_0\(0),
      I2 => \^q\(19),
      I3 => \^out_data_reg[21]_1\(2),
      O => \out_data_reg[22]_0\(3)
    );
\multOp__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(21),
      I1 => \multOp__25_carry__0\(2),
      I2 => \^q\(18),
      I3 => \^out_data_reg[21]_1\(1),
      O => \out_data_reg[22]_0\(2)
    );
\multOp__25_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(20),
      I1 => \multOp__25_carry__0\(1),
      I2 => \^q\(17),
      I3 => \multOp__25_carry__0\(0),
      I4 => \^q\(19),
      O => \out_data_reg[22]_0\(1)
    );
\multOp__25_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(19),
      I1 => \multOp__25_carry__0\(0),
      I2 => \^q\(16),
      O => \out_data_reg[22]_0\(0)
    );
\multOp__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \multOp__25_carry__0_0\(0),
      I2 => \^q\(19),
      O => \^out_data_reg[22]_1\(0)
    );
\multOp__25_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \multOp__25_carry__1\(0),
      I2 => \^q\(23),
      I3 => \^q\(21),
      O => \out_data_reg[20]_1\(1)
    );
\multOp__25_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^out_data_reg[22]_1\(0),
      I1 => \multOp__25_carry__1\(0),
      I2 => \^q\(23),
      I3 => \^q\(20),
      O => \out_data_reg[20]_1\(0)
    );
\multOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(21),
      O => \out_data_reg[23]_0\(2)
    );
\multOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(20),
      O => \out_data_reg[23]_0\(1)
    );
\multOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(19),
      O => \out_data_reg[23]_0\(0)
    );
multOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(18),
      O => \out_data_reg[20]_0\(2)
    );
multOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(17),
      O => \out_data_reg[20]_0\(1)
    );
multOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(0),
      Q => \^q\(0),
      R => '0'
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(10),
      Q => \^q\(10),
      R => '0'
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(11),
      Q => \^q\(11),
      R => '0'
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(12),
      Q => \^q\(12),
      R => '0'
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(13),
      Q => \^q\(13),
      R => '0'
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(14),
      Q => \^q\(14),
      R => '0'
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(15),
      Q => \^q\(15),
      R => '0'
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(16),
      Q => \^q\(16),
      R => '0'
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(17),
      Q => \^q\(17),
      R => '0'
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(18),
      Q => \^q\(18),
      R => '0'
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(19),
      Q => \^q\(19),
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(1),
      Q => \^q\(1),
      R => '0'
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(20),
      Q => \^q\(20),
      R => '0'
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(21),
      Q => \^q\(21),
      R => '0'
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(22),
      Q => \^q\(22),
      R => '0'
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(23),
      Q => \^q\(23),
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(2),
      Q => \^q\(2),
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(3),
      Q => \^q\(3),
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(4),
      Q => \^q\(4),
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(5),
      Q => \^q\(5),
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(6),
      Q => \^q\(6),
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(7),
      Q => \^q\(7),
      R => '0'
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(8),
      Q => \^q\(8),
      R => '0'
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data0(9),
      Q => \^q\(9),
      R => '0'
    );
out_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_tlast0,
      Q => m_axis_tlast,
      R => '0'
    );
ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(1 downto 0),
      DIB(1 downto 0) => s_axis_tdata(3 downto 2),
      DIC(1 downto 0) => s_axis_tdata(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => out_data0(1 downto 0),
      DOB(1 downto 0) => out_data0(3 downto 2),
      DOC(1 downto 0) => out_data0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
ram_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(13 downto 12),
      DIB(1 downto 0) => s_axis_tdata(15 downto 14),
      DIC(1 downto 0) => s_axis_tdata(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => out_data0(13 downto 12),
      DOB(1 downto 0) => out_data0(15 downto 14),
      DOC(1 downto 0) => out_data0(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
ram_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(19 downto 18),
      DIB(1 downto 0) => s_axis_tdata(21 downto 20),
      DIC(1 downto 0) => s_axis_tdata(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => out_data0(19 downto 18),
      DOB(1 downto 0) => out_data0(21 downto 20),
      DOC(1 downto 0) => out_data0(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(7 downto 6),
      DIB(1 downto 0) => s_axis_tdata(9 downto 8),
      DIC(1 downto 0) => s_axis_tdata(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => out_data0(7 downto 6),
      DOB(1 downto 0) => out_data0(9 downto 8),
      DOC(1 downto 0) => out_data0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
read_while_write_p1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^out_tvalid\,
      I2 => s_axis_tvalid,
      I3 => \^s_axis_tready\,
      O => read_while_write_p10
    );
read_while_write_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_while_write_p10,
      Q => read_while_write_p1,
      R => read_while_write_p1_reg_0
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBBEFFFFFFFFFF"
    )
        port map (
      I0 => s_axis_tready_INST_0_i_1_n_0,
      I1 => \index__0\(1),
      I2 => index(1),
      I3 => \index__0\(0),
      I4 => index(0),
      I5 => count(2),
      O => \^s_axis_tready\
    );
s_axis_tready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => index(2),
      I1 => s_axis_tready_INST_0_i_3_n_0,
      I2 => \index__0\(2),
      I3 => index(3),
      I4 => \index__0\(3),
      O => s_axis_tready_INST_0_i_1_n_0
    );
s_axis_tready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75108AEF8AEF7510"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      I2 => \index__0\(0),
      I3 => \index__0\(1),
      I4 => index(2),
      I5 => \index__0\(2),
      O => count(2)
    );
s_axis_tready_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AE"
    )
        port map (
      I0 => \index__0\(1),
      I1 => \index__0\(0),
      I2 => index(0),
      I3 => index(1),
      O => s_axis_tready_INST_0_i_3_n_0
    );
tlast_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => index(0),
      A1 => index(1),
      A2 => index(2),
      A3 => index(3),
      A4 => '0',
      D => s_axis_tlast,
      DPO => out_tlast0,
      DPRA0 => tlast_reg_0_15_0_0_i_1_n_0,
      DPRA1 => tlast_reg_0_15_0_0_i_2_n_0,
      DPRA2 => tlast_reg_0_15_0_0_i_3_n_0,
      DPRA3 => tlast_reg_0_15_0_0_i_4_n_0,
      DPRA4 => '0',
      SPO => NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => '1'
    );
tlast_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^out_tvalid\,
      I2 => \index__0\(0),
      O => tlast_reg_0_15_0_0_i_1_n_0
    );
tlast_reg_0_15_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^out_tvalid\,
      I2 => \index__0\(0),
      I3 => \index__0\(1),
      O => tlast_reg_0_15_0_0_i_2_n_0
    );
tlast_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^out_tvalid\,
      I2 => \index__0\(2),
      I3 => \index__0\(1),
      I4 => \index__0\(0),
      O => tlast_reg_0_15_0_0_i_3_n_0
    );
tlast_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0F0"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^out_tvalid\,
      I2 => \index__0\(3),
      I3 => \index__0\(0),
      I4 => \index__0\(1),
      I5 => \index__0\(2),
      O => tlast_reg_0_15_0_0_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_line_buffer is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \currentRdLineBuffer_reg[1]_5\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_6\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_7\ : out STD_LOGIC;
    \out_data0__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data00_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_data02_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \mulData2_reg[1][6]\ : in STD_LOGIC;
    \mulData2_reg[1][5]\ : in STD_LOGIC;
    \mulData2_reg[1][6]_0\ : in STD_LOGIC;
    \mulData2_reg[0][5]\ : in STD_LOGIC;
    \mulData2_reg[0][4]\ : in STD_LOGIC;
    \mulData2_reg[0][5]_0\ : in STD_LOGIC;
    \mulData2_reg[0][5]_1\ : in STD_LOGIC;
    \mulData1_reg[6][3]\ : in STD_LOGIC;
    \mulData1_reg[6][2]\ : in STD_LOGIC;
    \mulData1_reg[6][4]\ : in STD_LOGIC;
    \gx_sum0[-1111111109]\ : in STD_LOGIC;
    \gx_sum0[-1111111109]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gx_sum0[-1111111109]_1\ : in STD_LOGIC;
    \gx_sum0[-1111111106]\ : in STD_LOGIC;
    \gx_sum0[-1111111106]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111106]_1\ : in STD_LOGIC;
    \mulData2_reg[1][6]_1\ : in STD_LOGIC;
    \mulData2_reg[1][6]_2\ : in STD_LOGIC;
    \mulData2_reg[1][6]_3\ : in STD_LOGIC;
    \mulData2_reg[1][6]_4\ : in STD_LOGIC;
    \mulData2_reg[1][6]_5\ : in STD_LOGIC;
    \mulData2_reg[1][6]_6\ : in STD_LOGIC;
    \mulData2_reg[1][6]_7\ : in STD_LOGIC;
    \mulData2_reg[1][6]_8\ : in STD_LOGIC;
    \mulData2_reg[1][6]_9\ : in STD_LOGIC;
    \mulData2_reg[1][10]\ : in STD_LOGIC;
    \mulData2_reg[1][10]_0\ : in STD_LOGIC;
    \mulData2_reg[1][10]_1\ : in STD_LOGIC;
    \mulData2_reg[1][10]_2\ : in STD_LOGIC;
    \mulData2_reg[1][10]_3\ : in STD_LOGIC;
    \mulData2_reg[1][10]_4\ : in STD_LOGIC;
    \mulData2_reg[0][6]\ : in STD_LOGIC;
    \gy_sum0[-1111111111]\ : in STD_LOGIC;
    \gy_sum0[-1111111111]_0\ : in STD_LOGIC;
    \gy_sum0[-1111111111]_1\ : in STD_LOGIC;
    \gy_sum0[-1111111110]\ : in STD_LOGIC;
    \gy_sum0[-1111111110]_0\ : in STD_LOGIC;
    \gy_sum0[-1111111110]_1\ : in STD_LOGIC;
    \mulData2_reg[0][5]_2\ : in STD_LOGIC;
    \mulData2_reg[0][5]_3\ : in STD_LOGIC;
    \mulData2_reg[0][5]_4\ : in STD_LOGIC;
    \mulData2_reg[0][5]_5\ : in STD_LOGIC;
    \mulData2_reg[0][5]_6\ : in STD_LOGIC;
    \mulData2_reg[0][5]_7\ : in STD_LOGIC;
    \mulData2_reg[0][9]\ : in STD_LOGIC;
    \mulData2_reg[0][9]_0\ : in STD_LOGIC;
    \mulData2_reg[0][9]_1\ : in STD_LOGIC;
    \mulData2_reg[0][9]_2\ : in STD_LOGIC;
    \mulData2_reg[0][9]_3\ : in STD_LOGIC;
    \mulData2_reg[0][9]_4\ : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gray_tvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData2[0][9]_i_13_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_line_buffer : entity is "line_buffer";
end base_axis_sobel_0_2_line_buffer;

architecture STRUCTURE of base_axis_sobel_0_2_line_buffer is
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_2\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_3\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_5\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_6\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_6_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_7_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_8_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_12_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_13_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_14_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_12_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_13_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_14_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_6_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_7_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_8_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_12_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_13_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_14_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_12_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_13_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_14_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_12_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_13_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_26_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_27_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_28_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_29_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_18_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_19_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_20_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_21_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_8_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_9_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_12_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_13_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_26_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_27_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_28_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_29_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_18_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_19_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_20_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_21_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_8_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_9_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_14_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_15_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_16_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_17_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_6_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_7_n_0\ : STD_LOGIC;
  signal \lB_reg_r1_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_128_191_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_192_255_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_256_319_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_320_383_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_384_447_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_448_511_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_512_575_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_576_639_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_640_703_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_64_127_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_4_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulData1[5][7]_i_10_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_11_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_9_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_12_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_13_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_30_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_31_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_32_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_33_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_34_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_35_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_30_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_31_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \mulData2[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \mulData2[1][10]_i_3_n_0\ : STD_LOGIC;
  signal \mulData2[1][10]_i_4_n_0\ : STD_LOGIC;
  signal \mulData2[1][6]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_21_n_0\ : STD_LOGIC;
  signal \^out_data00_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out_data02_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out_data0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal rdPtr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdPtr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_26\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_27\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_28\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_29\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_18\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_19\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_20\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_21\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_26\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_27\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_28\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_29\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_18\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_19\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_20\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_21\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_14\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_15\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_16\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_17\ : label is "soft_lutpair18";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/S_C/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \mulData1[6][1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mulData1[6][2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mulData1[6][3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mulData1[6][4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_30\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_31\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_32\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_33\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_34\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mulData2[0][7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mulData2[0][9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mulData2[0][9]_i_15\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mulData2[1][10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mulData2[1][8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mulData2[7][1]_i_29\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mulData2[7][8]_i_25\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1\ : label is "soft_lutpair7";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep__0\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1\ : label is "soft_lutpair9";
begin
  \currentRdLineBuffer_reg[1]_0\ <= \^currentrdlinebuffer_reg[1]_0\;
  \currentRdLineBuffer_reg[1]_1\ <= \^currentrdlinebuffer_reg[1]_1\;
  \currentRdLineBuffer_reg[1]_2\ <= \^currentrdlinebuffer_reg[1]_2\;
  \currentRdLineBuffer_reg[1]_3\ <= \^currentrdlinebuffer_reg[1]_3\;
  \currentRdLineBuffer_reg[1]_5\ <= \^currentrdlinebuffer_reg[1]_5\;
  \currentRdLineBuffer_reg[1]_6\ <= \^currentrdlinebuffer_reg[1]_6\;
  out_data00_out(7 downto 0) <= \^out_data00_out\(7 downto 0);
  out_data02_out(7 downto 0) <= \^out_data02_out\(7 downto 0);
  \out_data0__0\(7 downto 0) <= \^out_data0__0\(7 downto 0);
\gx_sum0[-1111111106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^out_data0__0\(5),
      I1 => \gx_sum0[-1111111106]\,
      I2 => \gx_sum0[-1111111106]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111106]_1\,
      O => out_data(0)
    );
\gx_sum0[-1111111106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111106]_i_6_n_0\,
      I1 => rdPtr(9),
      I2 => \gx_sum0[-1111111106]_i_7_n_0\,
      I3 => rdPtr(8),
      I4 => \gx_sum0[-1111111106]_i_8_n_0\,
      O => \^out_data0__0\(5)
    );
\gx_sum0[-1111111106]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => rdPtr(8),
      O => \gx_sum0[-1111111106]_i_6_n_0\
    );
\gx_sum0[-1111111106]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_7_n_0\
    );
\gx_sum0[-1111111106]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_8_n_0\
    );
\gx_sum0[-1111111107]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => rdPtr(8),
      O => \gx_sum0[-1111111107]_i_12_n_0\
    );
\gx_sum0[-1111111107]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_13_n_0\
    );
\gx_sum0[-1111111107]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_14_n_0\
    );
\gx_sum0[-1111111107]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111107]_i_12_n_0\,
      I1 => rdPtr(9),
      I2 => \gx_sum0[-1111111107]_i_13_n_0\,
      I3 => rdPtr(8),
      I4 => \gx_sum0[-1111111107]_i_14_n_0\,
      O => \^out_data0__0\(4)
    );
\gx_sum0[-1111111108]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => rdPtr(8),
      O => \gx_sum0[-1111111108]_i_12_n_0\
    );
\gx_sum0[-1111111108]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_13_n_0\
    );
\gx_sum0[-1111111108]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_14_n_0\
    );
\gx_sum0[-1111111108]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111108]_i_12_n_0\,
      I1 => rdPtr(9),
      I2 => \gx_sum0[-1111111108]_i_13_n_0\,
      I3 => rdPtr(8),
      I4 => \gx_sum0[-1111111108]_i_14_n_0\,
      O => \^out_data0__0\(3)
    );
\gx_sum0[-1111111109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^out_data0__0\(2),
      I1 => \gx_sum0[-1111111109]\,
      I2 => \gx_sum0[-1111111109]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111109]_1\,
      O => \currentRdLineBuffer_reg[1]_7\
    );
\gx_sum0[-1111111109]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111109]_i_6_n_0\,
      I1 => rdPtr(9),
      I2 => \gx_sum0[-1111111109]_i_7_n_0\,
      I3 => rdPtr(8),
      I4 => \gx_sum0[-1111111109]_i_8_n_0\,
      O => \^out_data0__0\(2)
    );
\gx_sum0[-1111111109]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => rdPtr(8),
      O => \gx_sum0[-1111111109]_i_6_n_0\
    );
\gx_sum0[-1111111109]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_7_n_0\
    );
\gx_sum0[-1111111109]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_8_n_0\
    );
\gx_sum0[-1111111110]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => rdPtr(8),
      O => \gx_sum0[-1111111110]_i_12_n_0\
    );
\gx_sum0[-1111111110]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_13_n_0\
    );
\gx_sum0[-1111111110]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_14_n_0\
    );
\gx_sum0[-1111111110]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111110]_i_12_n_0\,
      I1 => rdPtr(9),
      I2 => \gx_sum0[-1111111110]_i_13_n_0\,
      I3 => rdPtr(8),
      I4 => \gx_sum0[-1111111110]_i_14_n_0\,
      O => \^out_data0__0\(1)
    );
\gx_sum0[-1111111111]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => rdPtr(8),
      O => \gx_sum0[-1111111111]_i_12_n_0\
    );
\gx_sum0[-1111111111]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_13_n_0\
    );
\gx_sum0[-1111111111]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_14_n_0\
    );
\gx_sum0[-1111111111]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111111]_i_12_n_0\,
      I1 => rdPtr(9),
      I2 => \gx_sum0[-1111111111]_i_13_n_0\,
      I3 => rdPtr(8),
      I4 => \gx_sum0[-1111111111]_i_14_n_0\,
      O => \^out_data0__0\(0)
    );
\gy_sum0[-1111111106]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111106]_i_26_n_0\,
      I1 => \gy_sum0[-1111111106]_i_27_n_0\,
      I2 => \mulData2[0][9]_i_15_n_0\,
      I3 => \gy_sum0[-1111111106]_i_28_n_0\,
      I4 => \mulData2[0][0]_i_33_n_0\,
      I5 => \gy_sum0[-1111111106]_i_29_n_0\,
      O => \gy_sum0[-1111111106]_i_12_n_0\
    );
\gy_sum0[-1111111106]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => \mulData2[0][0]_i_33_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => \mulData2[0][9]_i_15_n_0\,
      O => \gy_sum0[-1111111106]_i_13_n_0\
    );
\gy_sum0[-1111111106]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_26_n_0\
    );
\gy_sum0[-1111111106]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_27_n_0\
    );
\gy_sum0[-1111111106]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_28_n_0\
    );
\gy_sum0[-1111111106]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_29_n_0\
    );
\gy_sum0[-1111111106]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111106]_i_12_n_0\,
      I1 => \gy_sum0[-1111111106]_i_13_n_0\,
      O => \^out_data02_out\(5),
      S => \mulData2[0][0]_i_12_n_0\
    );
\gy_sum0[-1111111107]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_18_n_0\
    );
\gy_sum0[-1111111107]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_19_n_0\
    );
\gy_sum0[-1111111107]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_20_n_0\
    );
\gy_sum0[-1111111107]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_21_n_0\
    );
\gy_sum0[-1111111107]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111107]_i_8_n_0\,
      I1 => \gy_sum0[-1111111107]_i_9_n_0\,
      O => \^out_data02_out\(4),
      S => \mulData2[0][0]_i_12_n_0\
    );
\gy_sum0[-1111111107]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111107]_i_18_n_0\,
      I1 => \gy_sum0[-1111111107]_i_19_n_0\,
      I2 => \mulData2[0][9]_i_15_n_0\,
      I3 => \gy_sum0[-1111111107]_i_20_n_0\,
      I4 => \mulData2[0][0]_i_33_n_0\,
      I5 => \gy_sum0[-1111111107]_i_21_n_0\,
      O => \gy_sum0[-1111111107]_i_8_n_0\
    );
\gy_sum0[-1111111107]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => \mulData2[0][0]_i_33_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => \mulData2[0][9]_i_15_n_0\,
      O => \gy_sum0[-1111111107]_i_9_n_0\
    );
\gy_sum0[-1111111108]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111108]_i_26_n_0\,
      I1 => \gy_sum0[-1111111108]_i_27_n_0\,
      I2 => \mulData2[0][9]_i_15_n_0\,
      I3 => \gy_sum0[-1111111108]_i_28_n_0\,
      I4 => \mulData2[0][0]_i_33_n_0\,
      I5 => \gy_sum0[-1111111108]_i_29_n_0\,
      O => \gy_sum0[-1111111108]_i_12_n_0\
    );
\gy_sum0[-1111111108]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => \mulData2[0][0]_i_33_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => \mulData2[0][9]_i_15_n_0\,
      O => \gy_sum0[-1111111108]_i_13_n_0\
    );
\gy_sum0[-1111111108]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_26_n_0\
    );
\gy_sum0[-1111111108]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_27_n_0\
    );
\gy_sum0[-1111111108]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_28_n_0\
    );
\gy_sum0[-1111111108]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_29_n_0\
    );
\gy_sum0[-1111111108]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111108]_i_12_n_0\,
      I1 => \gy_sum0[-1111111108]_i_13_n_0\,
      O => \^out_data02_out\(3),
      S => \mulData2[0][0]_i_12_n_0\
    );
\gy_sum0[-1111111109]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_18_n_0\
    );
\gy_sum0[-1111111109]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_19_n_0\
    );
\gy_sum0[-1111111109]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_20_n_0\
    );
\gy_sum0[-1111111109]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_21_n_0\
    );
\gy_sum0[-1111111109]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111109]_i_8_n_0\,
      I1 => \gy_sum0[-1111111109]_i_9_n_0\,
      O => \^out_data02_out\(2),
      S => \mulData2[0][0]_i_12_n_0\
    );
\gy_sum0[-1111111109]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111109]_i_18_n_0\,
      I1 => \gy_sum0[-1111111109]_i_19_n_0\,
      I2 => \mulData2[0][9]_i_15_n_0\,
      I3 => \gy_sum0[-1111111109]_i_20_n_0\,
      I4 => \mulData2[0][0]_i_33_n_0\,
      I5 => \gy_sum0[-1111111109]_i_21_n_0\,
      O => \gy_sum0[-1111111109]_i_8_n_0\
    );
\gy_sum0[-1111111109]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => \mulData2[0][0]_i_33_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => \mulData2[0][9]_i_15_n_0\,
      O => \gy_sum0[-1111111109]_i_9_n_0\
    );
\gy_sum0[-1111111110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^out_data02_out\(1),
      I1 => \gy_sum0[-1111111110]\,
      I2 => \gy_sum0[-1111111110]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gy_sum0[-1111111110]_1\,
      O => \^currentrdlinebuffer_reg[1]_5\
    );
\gy_sum0[-1111111110]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_14_n_0\
    );
\gy_sum0[-1111111110]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_15_n_0\
    );
\gy_sum0[-1111111110]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_16_n_0\
    );
\gy_sum0[-1111111110]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_17_n_0\
    );
\gy_sum0[-1111111110]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111110]_i_6_n_0\,
      I1 => \gy_sum0[-1111111110]_i_7_n_0\,
      O => \^out_data02_out\(1),
      S => \mulData2[0][0]_i_12_n_0\
    );
\gy_sum0[-1111111110]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111110]_i_14_n_0\,
      I1 => \gy_sum0[-1111111110]_i_15_n_0\,
      I2 => \mulData2[0][9]_i_15_n_0\,
      I3 => \gy_sum0[-1111111110]_i_16_n_0\,
      I4 => \mulData2[0][0]_i_33_n_0\,
      I5 => \gy_sum0[-1111111110]_i_17_n_0\,
      O => \gy_sum0[-1111111110]_i_6_n_0\
    );
\gy_sum0[-1111111110]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => \mulData2[0][0]_i_33_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => \mulData2[0][9]_i_15_n_0\,
      O => \gy_sum0[-1111111110]_i_7_n_0\
    );
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\lB_reg_r1_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
\lB_reg_r1_128_191_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
\lB_reg_r1_192_255_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
\lB_reg_r1_256_319_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
\lB_reg_r1_320_383_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
\lB_reg_r1_384_447_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
\lB_reg_r1_448_511_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(0),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
\lB_reg_r1_512_575_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
\lB_reg_r1_576_639_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
\lB_reg_r1_640_703_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
\lB_reg_r1_64_127_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(3),
      I2 => rdPtr(1),
      I3 => rdPtr(2),
      I4 => rdPtr(4),
      I5 => rdPtr(5),
      O => \rdPtr__0\(5)
    );
lB_reg_r2_0_63_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(2),
      I2 => rdPtr(1),
      I3 => rdPtr(3),
      I4 => rdPtr(4),
      O => \rdPtr__0\(4)
    );
lB_reg_r2_0_63_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(1),
      I2 => rdPtr(2),
      I3 => rdPtr(3),
      O => \rdPtr__0\(3)
    );
lB_reg_r2_0_63_0_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rdPtr(1),
      I1 => rdPtr(0),
      I2 => rdPtr(2),
      O => \rdPtr__0\(2)
    );
lB_reg_r2_0_63_0_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(1),
      O => \rdPtr__0\(1)
    );
lB_reg_r2_0_63_0_2_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdPtr(0),
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rdPtr(4),
      I1 => rdPtr(2),
      I2 => rdPtr(1),
      I3 => rdPtr(3),
      I4 => rdPtr(5),
      O => lB_reg_r3_0_63_0_2_i_1_n_0
    );
lB_reg_r3_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rdPtr(3),
      I1 => rdPtr(1),
      I2 => rdPtr(2),
      I3 => rdPtr(4),
      O => lB_reg_r3_0_63_0_2_i_2_n_0
    );
lB_reg_r3_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rdPtr(2),
      I1 => rdPtr(1),
      I2 => rdPtr(3),
      O => lB_reg_r3_0_63_0_2_i_3_n_0
    );
lB_reg_r3_0_63_0_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdPtr(1),
      I1 => rdPtr(2),
      O => lB_reg_r3_0_63_0_2_i_4_n_0
    );
lB_reg_r3_0_63_0_2_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdPtr(1),
      O => lB_reg_r3_0_63_0_2_i_5_n_0
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(0),
      DIB => \mulData2[0][9]_i_13_0\(1),
      DIC => \mulData2[0][9]_i_13_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_13_0\(3),
      DIB => \mulData2[0][9]_i_13_0\(4),
      DIC => \mulData2[0][9]_i_13_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_13_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
\mulData1[5][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData1[5][7]_i_10_n_0\
    );
\mulData1[5][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData1[5][7]_i_11_n_0\
    );
\mulData1[5][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][7]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData1[5][7]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData1[5][7]_i_11_n_0\,
      O => \^out_data0__0\(6)
    );
\mulData1[5][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => rdPtr(8),
      O => \mulData1[5][7]_i_9_n_0\
    );
\mulData1[5][8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => rdPtr(8),
      O => \mulData1[5][8]_i_12_n_0\
    );
\mulData1[5][8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData1[5][8]_i_13_n_0\
    );
\mulData1[5][8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData1[5][8]_i_14_n_0\
    );
\mulData1[5][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][8]_i_12_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData1[5][8]_i_13_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData1[5][8]_i_14_n_0\,
      O => \^out_data0__0\(7)
    );
\mulData1[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^out_data02_out\(0),
      I1 => \gy_sum0[-1111111111]\,
      I2 => \gy_sum0[-1111111111]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gy_sum0[-1111111111]_1\,
      O => \^currentrdlinebuffer_reg[1]_6\
    );
\mulData1[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_5\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      O => \currentRdLineBuffer_reg[1]_4\(0)
    );
\mulData1[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_5\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => \mulData1_reg[6][2]\,
      O => \currentRdLineBuffer_reg[1]_4\(1)
    );
\mulData1[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \mulData1_reg[6][2]\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => \^currentrdlinebuffer_reg[1]_5\,
      I3 => \mulData1_reg[6][3]\,
      O => \currentRdLineBuffer_reg[1]_4\(2)
    );
\mulData1[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \mulData1_reg[6][3]\,
      I1 => \^currentrdlinebuffer_reg[1]_5\,
      I2 => \^currentrdlinebuffer_reg[1]_6\,
      I3 => \mulData1_reg[6][2]\,
      I4 => \mulData1_reg[6][4]\,
      O => \currentRdLineBuffer_reg[1]_4\(3)
    );
\mulData2[0][0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => rdPtr(8),
      I1 => rdPtr(9),
      I2 => \rdPtr[7]_i_2_n_0\,
      I3 => rdPtr(7),
      O => \mulData2[0][0]_i_12_n_0\
    );
\mulData2[0][0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[0][0]_i_30_n_0\,
      I1 => \mulData2[0][0]_i_31_n_0\,
      I2 => \mulData2[0][9]_i_15_n_0\,
      I3 => \mulData2[0][0]_i_32_n_0\,
      I4 => \mulData2[0][0]_i_33_n_0\,
      I5 => \mulData2[0][0]_i_34_n_0\,
      O => \mulData2[0][0]_i_13_n_0\
    );
\mulData2[0][0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => \mulData2[0][0]_i_33_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => \mulData2[0][9]_i_15_n_0\,
      O => \mulData2[0][0]_i_14_n_0\
    );
\mulData2[0][0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData2[0][0]_i_30_n_0\
    );
\mulData2[0][0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData2[0][0]_i_31_n_0\
    );
\mulData2[0][0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData2[0][0]_i_32_n_0\
    );
\mulData2[0][0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(7),
      O => \mulData2[0][0]_i_33_n_0\
    );
\mulData2[0][0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => \mulData2[0][0]_i_35_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData2[0][0]_i_34_n_0\
    );
\mulData2[0][0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rdPtr(5),
      I1 => rdPtr(3),
      I2 => rdPtr(1),
      I3 => rdPtr(2),
      I4 => rdPtr(4),
      I5 => rdPtr(6),
      O => \mulData2[0][0]_i_35_n_0\
    );
\mulData2[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0200"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \mulData2_reg[0][4]\,
      I2 => \mulData2_reg[0][5]\,
      I3 => \^currentrdlinebuffer_reg[1]_2\,
      I4 => \mulData2_reg[0][5]_0\,
      O => D(0)
    );
\mulData2[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_2\,
      I1 => \mulData2_reg[0][5]\,
      I2 => \mulData2_reg[0][4]\,
      I3 => \^currentrdlinebuffer_reg[1]_3\,
      I4 => \mulData2_reg[0][5]_0\,
      I5 => \mulData2_reg[0][5]_1\,
      O => D(1)
    );
\mulData2[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^out_data02_out\(3),
      I1 => \mulData2_reg[0][5]_5\,
      I2 => \mulData2_reg[0][5]_6\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][5]_7\,
      O => \^currentrdlinebuffer_reg[1]_2\
    );
\mulData2[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^out_data02_out\(2),
      I1 => \mulData2_reg[0][5]_2\,
      I2 => \mulData2_reg[0][5]_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][5]_4\,
      O => \^currentrdlinebuffer_reg[1]_3\
    );
\mulData2[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2[0][9]_i_4_n_0\,
      I1 => \mulData2_reg[0][6]\,
      O => D(2)
    );
\mulData2[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mulData2[0][9]_i_2_n_0\,
      I1 => \mulData2_reg[0][6]\,
      I2 => \mulData2[0][9]_i_4_n_0\,
      O => D(3)
    );
\mulData2[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mulData2[0][9]_i_2_n_0\,
      I1 => \mulData2_reg[0][6]\,
      I2 => \mulData2[0][9]_i_4_n_0\,
      O => D(4)
    );
\mulData2[0][9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_7_7_n_0,
      I1 => \mulData2[0][0]_i_33_n_0\,
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => \mulData2[0][0]_i_35_n_0\,
      I4 => lB_reg_r3_512_575_7_7_n_0,
      O => \mulData2[0][9]_i_13_n_0\
    );
\mulData2[0][9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => lB_reg_r3_384_447_7_7_n_0,
      I2 => \mulData2[0][0]_i_33_n_0\,
      I3 => lB_reg_r3_320_383_7_7_n_0,
      I4 => \mulData2[0][0]_i_35_n_0\,
      I5 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData2[0][9]_i_14_n_0\
    );
\mulData2[0][9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdPtr(7),
      I1 => \rdPtr[7]_i_2_n_0\,
      I2 => rdPtr(8),
      O => \mulData2[0][9]_i_15_n_0\
    );
\mulData2[0][9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => lB_reg_r3_128_191_7_7_n_0,
      I2 => \mulData2[0][0]_i_33_n_0\,
      I3 => lB_reg_r3_64_127_7_7_n_0,
      I4 => \mulData2[0][0]_i_35_n_0\,
      I5 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData2[0][9]_i_16_n_0\
    );
\mulData2[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^out_data02_out\(7),
      I1 => \mulData2_reg[0][9]_2\,
      I2 => \mulData2_reg[0][9]_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][9]_4\,
      O => \mulData2[0][9]_i_2_n_0\
    );
\mulData2[0][9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_6_6_n_0,
      I1 => \mulData2[0][0]_i_33_n_0\,
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => \mulData2[0][0]_i_35_n_0\,
      I4 => lB_reg_r3_512_575_6_6_n_0,
      O => \mulData2[0][9]_i_29_n_0\
    );
\mulData2[0][9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => lB_reg_r3_384_447_6_6_n_0,
      I2 => \mulData2[0][0]_i_33_n_0\,
      I3 => lB_reg_r3_320_383_6_6_n_0,
      I4 => \mulData2[0][0]_i_35_n_0\,
      I5 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData2[0][9]_i_30_n_0\
    );
\mulData2[0][9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => lB_reg_r3_128_191_6_6_n_0,
      I2 => \mulData2[0][0]_i_33_n_0\,
      I3 => lB_reg_r3_64_127_6_6_n_0,
      I4 => \mulData2[0][0]_i_35_n_0\,
      I5 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData2[0][9]_i_31_n_0\
    );
\mulData2[0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^out_data02_out\(6),
      I1 => \mulData2_reg[0][9]\,
      I2 => \mulData2_reg[0][9]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][9]_1\,
      O => \mulData2[0][9]_i_4_n_0\
    );
\mulData2[0][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_13_n_0\,
      I1 => \mulData2[0][0]_i_12_n_0\,
      I2 => \mulData2[0][9]_i_14_n_0\,
      I3 => \mulData2[0][9]_i_15_n_0\,
      I4 => \mulData2[0][9]_i_16_n_0\,
      O => \^out_data02_out\(7)
    );
\mulData2[0][9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_29_n_0\,
      I1 => \mulData2[0][0]_i_12_n_0\,
      I2 => \mulData2[0][9]_i_30_n_0\,
      I3 => \mulData2[0][9]_i_15_n_0\,
      I4 => \mulData2[0][9]_i_31_n_0\,
      O => \^out_data02_out\(6)
    );
\mulData2[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mulData2[1][10]_i_2_n_0\,
      I1 => \mulData2[1][10]_i_3_n_0\,
      I2 => \mulData2[1][10]_i_4_n_0\,
      O => \currentRdLineBuffer_reg[1]\(4)
    );
\mulData2[1][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^out_data00_out\(7),
      I1 => \mulData2_reg[1][10]_2\,
      I2 => \mulData2_reg[1][10]_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][10]_4\,
      O => \mulData2[1][10]_i_2_n_0\
    );
\mulData2[1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \mulData2[1][6]_i_6_n_0\,
      I1 => \mulData2_reg[1][6]_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\,
      I3 => \mulData2_reg[1][5]\,
      I4 => \mulData2_reg[1][6]\,
      I5 => \^currentrdlinebuffer_reg[1]_0\,
      O => \mulData2[1][10]_i_3_n_0\
    );
\mulData2[1][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^out_data00_out\(6),
      I1 => \mulData2_reg[1][10]\,
      I2 => \mulData2_reg[1][10]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][10]_1\,
      O => \mulData2[1][10]_i_4_n_0\
    );
\mulData2[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0200"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \mulData2_reg[1][5]\,
      I2 => \mulData2_reg[1][6]\,
      I3 => \^currentrdlinebuffer_reg[1]_0\,
      I4 => \mulData2_reg[1][6]_0\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData2[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \mulData2_reg[1][6]\,
      I2 => \mulData2_reg[1][5]\,
      I3 => \^currentrdlinebuffer_reg[1]_1\,
      I4 => \mulData2_reg[1][6]_0\,
      I5 => \mulData2[1][6]_i_6_n_0\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData2[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^out_data00_out\(3),
      I1 => \mulData2_reg[1][6]_4\,
      I2 => \mulData2_reg[1][6]_5\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][6]_6\,
      O => \^currentrdlinebuffer_reg[1]_0\
    );
\mulData2[1][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^out_data00_out\(2),
      I1 => \mulData2_reg[1][6]_1\,
      I2 => \mulData2_reg[1][6]_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][6]_3\,
      O => \^currentrdlinebuffer_reg[1]_1\
    );
\mulData2[1][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^out_data00_out\(5),
      I1 => \mulData2_reg[1][6]_7\,
      I2 => \mulData2_reg[1][6]_8\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][6]_9\,
      O => \mulData2[1][6]_i_6_n_0\
    );
\mulData2[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2[1][10]_i_4_n_0\,
      I1 => \mulData2[1][10]_i_3_n_0\,
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\mulData2[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mulData2[1][10]_i_2_n_0\,
      I1 => \mulData2[1][10]_i_3_n_0\,
      I2 => \mulData2[1][10]_i_4_n_0\,
      O => \currentRdLineBuffer_reg[1]\(3)
    );
\mulData2[7][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][1]_i_26_n_0\,
      I1 => \mulData2[7][1]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData2[7][1]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData2[7][1]_i_29_n_0\,
      O => \mulData2[7][1]_i_12_n_0\
    );
\mulData2[7][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => plusOp(8),
      O => \mulData2[7][1]_i_13_n_0\
    );
\mulData2[7][1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData2[7][1]_i_26_n_0\
    );
\mulData2[7][1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData2[7][1]_i_27_n_0\
    );
\mulData2[7][1]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData2[7][1]_i_28_n_0\
    );
\mulData2[7][1]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData2[7][1]_i_29_n_0\
    );
\mulData2[7][2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][2]_i_26_n_0\,
      I1 => \mulData2[7][2]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData2[7][2]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData2[7][2]_i_29_n_0\,
      O => \mulData2[7][2]_i_12_n_0\
    );
\mulData2[7][2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => plusOp(8),
      O => \mulData2[7][2]_i_13_n_0\
    );
\mulData2[7][2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData2[7][2]_i_26_n_0\
    );
\mulData2[7][2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData2[7][2]_i_27_n_0\
    );
\mulData2[7][2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData2[7][2]_i_28_n_0\
    );
\mulData2[7][2]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData2[7][2]_i_29_n_0\
    );
\mulData2[7][3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData2[7][3]_i_18_n_0\
    );
\mulData2[7][3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData2[7][3]_i_19_n_0\
    );
\mulData2[7][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData2[7][3]_i_20_n_0\
    );
\mulData2[7][3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData2[7][3]_i_21_n_0\
    );
\mulData2[7][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][3]_i_18_n_0\,
      I1 => \mulData2[7][3]_i_19_n_0\,
      I2 => plusOp(8),
      I3 => \mulData2[7][3]_i_20_n_0\,
      I4 => plusOp(7),
      I5 => \mulData2[7][3]_i_21_n_0\,
      O => \mulData2[7][3]_i_8_n_0\
    );
\mulData2[7][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => plusOp(8),
      O => \mulData2[7][3]_i_9_n_0\
    );
\mulData2[7][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][4]_i_26_n_0\,
      I1 => \mulData2[7][4]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData2[7][4]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData2[7][4]_i_29_n_0\,
      O => \mulData2[7][4]_i_12_n_0\
    );
\mulData2[7][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => plusOp(8),
      O => \mulData2[7][4]_i_13_n_0\
    );
\mulData2[7][4]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData2[7][4]_i_26_n_0\
    );
\mulData2[7][4]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData2[7][4]_i_27_n_0\
    );
\mulData2[7][4]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData2[7][4]_i_28_n_0\
    );
\mulData2[7][4]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData2[7][4]_i_29_n_0\
    );
\mulData2[7][5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData2[7][5]_i_18_n_0\
    );
\mulData2[7][5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData2[7][5]_i_19_n_0\
    );
\mulData2[7][5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData2[7][5]_i_20_n_0\
    );
\mulData2[7][5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData2[7][5]_i_21_n_0\
    );
\mulData2[7][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][5]_i_18_n_0\,
      I1 => \mulData2[7][5]_i_19_n_0\,
      I2 => plusOp(8),
      I3 => \mulData2[7][5]_i_20_n_0\,
      I4 => plusOp(7),
      I5 => \mulData2[7][5]_i_21_n_0\,
      O => \mulData2[7][5]_i_8_n_0\
    );
\mulData2[7][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => plusOp(8),
      O => \mulData2[7][5]_i_9_n_0\
    );
\mulData2[7][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][6]_i_26_n_0\,
      I1 => \mulData2[7][6]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData2[7][6]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData2[7][6]_i_29_n_0\,
      O => \mulData2[7][6]_i_12_n_0\
    );
\mulData2[7][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => plusOp(8),
      O => \mulData2[7][6]_i_13_n_0\
    );
\mulData2[7][6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData2[7][6]_i_26_n_0\
    );
\mulData2[7][6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData2[7][6]_i_27_n_0\
    );
\mulData2[7][6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData2[7][6]_i_28_n_0\
    );
\mulData2[7][6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData2[7][6]_i_29_n_0\
    );
\mulData2[7][7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_6_6_n_0,
      I1 => plusOp(7),
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => plusOp(6),
      I4 => lB_reg_r2_512_575_6_6_n_0,
      O => \mulData2[7][7]_i_15_n_0\
    );
\mulData2[7][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => lB_reg_r2_384_447_6_6_n_0,
      I2 => plusOp(7),
      I3 => lB_reg_r2_320_383_6_6_n_0,
      I4 => plusOp(6),
      I5 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData2[7][7]_i_16_n_0\
    );
\mulData2[7][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => lB_reg_r2_128_191_6_6_n_0,
      I2 => plusOp(7),
      I3 => lB_reg_r2_64_127_6_6_n_0,
      I4 => plusOp(6),
      I5 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData2[7][7]_i_17_n_0\
    );
\mulData2[7][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][7]_i_15_n_0\,
      I1 => plusOp(9),
      I2 => \mulData2[7][7]_i_16_n_0\,
      I3 => plusOp(8),
      I4 => \mulData2[7][7]_i_17_n_0\,
      O => \^out_data00_out\(6)
    );
\mulData2[7][8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_7_7_n_0,
      I1 => plusOp(7),
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => plusOp(6),
      I4 => lB_reg_r2_512_575_7_7_n_0,
      O => \mulData2[7][8]_i_18_n_0\
    );
\mulData2[7][8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(0),
      I2 => rdPtr(8),
      I3 => rdPtr(9),
      I4 => rdPtr(7),
      O => plusOp(9)
    );
\mulData2[7][8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => lB_reg_r2_384_447_7_7_n_0,
      I2 => plusOp(7),
      I3 => lB_reg_r2_320_383_7_7_n_0,
      I4 => plusOp(6),
      I5 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData2[7][8]_i_20_n_0\
    );
\mulData2[7][8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => lB_reg_r2_128_191_7_7_n_0,
      I2 => plusOp(7),
      I3 => lB_reg_r2_64_127_7_7_n_0,
      I4 => plusOp(6),
      I5 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData2[7][8]_i_21_n_0\
    );
\mulData2[7][8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdPtr(0),
      I1 => \rdPtr[7]_i_2_n_0\,
      I2 => rdPtr(7),
      O => plusOp(7)
    );
\mulData2[7][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][8]_i_18_n_0\,
      I1 => plusOp(9),
      I2 => \mulData2[7][8]_i_20_n_0\,
      I3 => plusOp(8),
      I4 => \mulData2[7][8]_i_21_n_0\,
      O => \^out_data00_out\(7)
    );
\mulData2_reg[0][0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[0][0]_i_13_n_0\,
      I1 => \mulData2[0][0]_i_14_n_0\,
      O => \^out_data02_out\(0),
      S => \mulData2[0][0]_i_12_n_0\
    );
\mulData2_reg[7][1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][1]_i_12_n_0\,
      I1 => \mulData2[7][1]_i_13_n_0\,
      O => \^out_data00_out\(0),
      S => plusOp(9)
    );
\mulData2_reg[7][2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][2]_i_12_n_0\,
      I1 => \mulData2[7][2]_i_13_n_0\,
      O => \^out_data00_out\(1),
      S => plusOp(9)
    );
\mulData2_reg[7][3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][3]_i_8_n_0\,
      I1 => \mulData2[7][3]_i_9_n_0\,
      O => \^out_data00_out\(2),
      S => plusOp(9)
    );
\mulData2_reg[7][4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][4]_i_12_n_0\,
      I1 => \mulData2[7][4]_i_13_n_0\,
      O => \^out_data00_out\(3),
      S => plusOp(9)
    );
\mulData2_reg[7][5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][5]_i_8_n_0\,
      I1 => \mulData2[7][5]_i_9_n_0\,
      O => \^out_data00_out\(4),
      S => plusOp(9)
    );
\mulData2_reg[7][6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][6]_i_12_n_0\,
      I1 => \mulData2[7][6]_i_13_n_0\,
      O => \^out_data00_out\(5),
      S => plusOp(9)
    );
\rdPtr[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      O => lineBuffReadData(0)
    );
\rdPtr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdPtr(0),
      I1 => \rdPtr[6]_i_2_n_0\,
      I2 => rdPtr(6),
      O => plusOp(6)
    );
\rdPtr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rdPtr(4),
      I1 => rdPtr(2),
      I2 => rdPtr(1),
      I3 => rdPtr(3),
      I4 => rdPtr(5),
      O => \rdPtr[6]_i_2_n_0\
    );
\rdPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(0),
      I2 => rdPtr(9),
      I3 => rdPtr(8),
      I4 => rdPtr(7),
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rdPtr(5),
      I1 => rdPtr(3),
      I2 => rdPtr(1),
      I3 => rdPtr(2),
      I4 => rdPtr(4),
      I5 => rdPtr(6),
      O => \rdPtr[7]_i_2_n_0\
    );
\rdPtr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => rdPtr(7),
      I1 => \rdPtr[7]_i_2_n_0\,
      I2 => rdPtr(0),
      I3 => rdPtr(8),
      O => plusOp(8)
    );
\rdPtr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(0),
      I2 => rdPtr(9),
      I3 => rdPtr(8),
      I4 => rdPtr(7),
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(0),
      Q => rdPtr(0),
      R => SR(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep__0_n_0\,
      R => SR(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(1),
      Q => rdPtr(1),
      R => SR(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(2),
      Q => rdPtr(2),
      R => SR(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(3),
      Q => rdPtr(3),
      R => SR(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(4),
      Q => rdPtr(4),
      R => SR(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(5),
      Q => rdPtr(5),
      R => SR(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => plusOp(6),
      Q => rdPtr(6),
      R => SR(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(7),
      Q => rdPtr(7),
      R => SR(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => plusOp(8),
      Q => rdPtr(8),
      R => SR(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(9),
      Q => rdPtr(9),
      R => SR(0)
    );
\wrPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => currentWrLineBuffer(0),
      I1 => gray_tvalid,
      I2 => currentWrLineBuffer(1),
      O => lineBuffDataValid(0)
    );
\wrPtr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3_n_0\
    );
\wrPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2_n_0\
    );
\wrPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => SR(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_line_buffer_0 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rdPtr_reg[9]_0\ : out STD_LOGIC;
    \rdPtr_reg[9]_1\ : out STD_LOGIC;
    \rdPtr_reg[9]_2\ : out STD_LOGIC;
    \rdPtr_reg[9]_3\ : out STD_LOGIC;
    \rdPtr_reg[9]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_5\ : out STD_LOGIC;
    \rdPtr_reg[9]_6\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC;
    \rdPtr_reg[0]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_0\ : out STD_LOGIC;
    \rdPtr_reg[8]_1\ : out STD_LOGIC;
    \rdPtr_reg[8]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_3\ : out STD_LOGIC;
    \rdPtr_reg[8]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_7\ : out STD_LOGIC;
    \rdPtr_reg[0]_1\ : out STD_LOGIC;
    \rdPtr_reg[0]_2\ : out STD_LOGIC;
    \rdPtr_reg[0]_3\ : out STD_LOGIC;
    \rdPtr_reg[0]_4\ : out STD_LOGIC;
    \rdPtr_reg[0]_5\ : out STD_LOGIC;
    \rdPtr_reg[0]_6\ : out STD_LOGIC;
    \rdPtr_reg[0]_7\ : out STD_LOGIC;
    \rdPtr_reg[8]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_6\ : out STD_LOGIC;
    \rdPtr_reg[8]_7\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \mulData2_reg[2][6]\ : in STD_LOGIC;
    \mulData1_reg[3][6]\ : in STD_LOGIC;
    \mulData1_reg[3][6]_0\ : in STD_LOGIC;
    \mulData1_reg[3][6]_1\ : in STD_LOGIC;
    \mulData1_reg[3][6]_2\ : in STD_LOGIC;
    \mulData1_reg[5][1]\ : in STD_LOGIC;
    \mulData1_reg[5][1]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data0__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mulData1_reg[5][2]\ : in STD_LOGIC;
    \mulData1_reg[5][2]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111108]\ : in STD_LOGIC;
    \gx_sum0[-1111111108]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111107]\ : in STD_LOGIC;
    \gx_sum0[-1111111107]_0\ : in STD_LOGIC;
    \mulData1_reg[5][6]\ : in STD_LOGIC;
    \mulData1_reg[5][6]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111105]\ : in STD_LOGIC;
    \gx_sum0[-1111111105]_0\ : in STD_LOGIC;
    \mulData1_reg[5][8]\ : in STD_LOGIC;
    \mulData1_reg[5][8]_0\ : in STD_LOGIC;
    \mulData2_reg[1][6]\ : in STD_LOGIC;
    out_data00_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData2_reg[1][6]_0\ : in STD_LOGIC;
    \mulData2_reg[0][6]\ : in STD_LOGIC;
    \mulData2_reg[0][6]_0\ : in STD_LOGIC;
    \mulData2_reg[0][6]_1\ : in STD_LOGIC;
    \mulData2_reg[0][6]_2\ : in STD_LOGIC;
    \mulData1_reg[3][6]_3\ : in STD_LOGIC;
    out_data02_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mulData1_reg[3][6]_4\ : in STD_LOGIC;
    \mulData2_reg[0][5]\ : in STD_LOGIC;
    \mulData2_reg[0][5]_0\ : in STD_LOGIC;
    \mulData1_reg[3][6]_5\ : in STD_LOGIC;
    \mulData1_reg[3][6]_6\ : in STD_LOGIC;
    \mulData1_reg[3][10]\ : in STD_LOGIC;
    \mulData1_reg[3][10]_0\ : in STD_LOGIC;
    \mulData1_reg[3][10]_1\ : in STD_LOGIC;
    \mulData1_reg[3][10]_2\ : in STD_LOGIC;
    gray_tvalid : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData2[0][9]_i_17_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_line_buffer_0 : entity is "line_buffer";
end base_axis_sobel_0_2_line_buffer_0;

architecture STRUCTURE of base_axis_sobel_0_2_line_buffer_0 is
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_4\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_5\ : STD_LOGIC;
  signal \gx_sum0[-1111111104]_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111105]_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_10_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_11_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_9_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_6_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_7_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_8_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_6_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_7_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_8_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_10_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_11_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_9_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_15_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_16_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_17_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_15_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_16_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_17_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_10_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_11_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_22_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_23_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_24_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_25_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_12_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_13_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_26_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_27_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_28_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_29_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_10_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_11_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_22_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_23_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_24_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_25_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_12_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_13_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_26_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_27_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_28_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_29_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_18_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_19_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_20_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_21_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_8_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_9_n_0\ : STD_LOGIC;
  signal \lB_reg_r1_0_63_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_128_191_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_192_255_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_256_319_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_320_383_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_384_447_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_448_511_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_512_575_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_576_639_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_640_703_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_64_127_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_2__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_3__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_4__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_5__0_n_0\ : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 1 to 1 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mulData1[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \mulData1[3][10]_i_3_n_0\ : STD_LOGIC;
  signal \mulData1[3][10]_i_4_n_0\ : STD_LOGIC;
  signal \mulData1[3][6]_i_6_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_12_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_13_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_14_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_6_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_7_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_36_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_37_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_38_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_39_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_40_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_41_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_32_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_33_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_34_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_23_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_23_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_23_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_23_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_24_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdPtr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rdptr_reg[0]_0\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_1\ : STD_LOGIC;
  signal \^rdptr_reg[8]_2\ : STD_LOGIC;
  signal \^rdptr_reg[8]_3\ : STD_LOGIC;
  signal \^rdptr_reg[8]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_0\ : STD_LOGIC;
  signal \^rdptr_reg[9]_1\ : STD_LOGIC;
  signal \^rdptr_reg[9]_2\ : STD_LOGIC;
  signal \^rdptr_reg[9]_3\ : STD_LOGIC;
  signal \^rdptr_reg[9]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_5\ : STD_LOGIC;
  signal \^rdptr_reg[9]_6\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gx_sum0[-1111111105]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_22\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_23\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_24\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_25\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_26\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_27\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_28\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_29\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_22\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_23\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_24\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_25\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_26\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_27\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_28\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_29\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_18\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_19\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_20\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_21\ : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/S_C/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \mulData1[3][10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mulData1[3][8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_36\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_37\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_38\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_39\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_40\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mulData2[0][9]_i_19\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mulData2[2][6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mulData2[2][7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mulData2[2][9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mulData2[7][1]_i_25\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mulData2[7][8]_i_24\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1__0\ : label is "soft_lutpair31";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep__0\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1__0\ : label is "soft_lutpair33";
begin
  \currentRdLineBuffer_reg[1]_1\ <= \^currentrdlinebuffer_reg[1]_1\;
  \currentRdLineBuffer_reg[1]_4\ <= \^currentrdlinebuffer_reg[1]_4\;
  \currentRdLineBuffer_reg[1]_5\ <= \^currentrdlinebuffer_reg[1]_5\;
  \rdPtr_reg[0]_0\ <= \^rdptr_reg[0]_0\;
  \rdPtr_reg[8]_0\ <= \^rdptr_reg[8]_0\;
  \rdPtr_reg[8]_1\ <= \^rdptr_reg[8]_1\;
  \rdPtr_reg[8]_2\ <= \^rdptr_reg[8]_2\;
  \rdPtr_reg[8]_3\ <= \^rdptr_reg[8]_3\;
  \rdPtr_reg[8]_4\ <= \^rdptr_reg[8]_4\;
  \rdPtr_reg[9]_0\ <= \^rdptr_reg[9]_0\;
  \rdPtr_reg[9]_1\ <= \^rdptr_reg[9]_1\;
  \rdPtr_reg[9]_2\ <= \^rdptr_reg[9]_2\;
  \rdPtr_reg[9]_3\ <= \^rdptr_reg[9]_3\;
  \rdPtr_reg[9]_4\ <= \^rdptr_reg[9]_4\;
  \rdPtr_reg[9]_5\ <= \^rdptr_reg[9]_5\;
  \rdPtr_reg[9]_6\ <= \^rdptr_reg[9]_6\;
\gx_sum0[-1111111104]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gx_sum0[-1111111104]_i_2_n_0\,
      O => out_data(3)
    );
\gx_sum0[-1111111104]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \^rdptr_reg[9]_6\,
      I1 => \mulData1_reg[5][8]\,
      I2 => \out_data0__0\(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[5][8]_0\,
      O => \gx_sum0[-1111111104]_i_2_n_0\
    );
\gx_sum0[-1111111105]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gx_sum0[-1111111105]_i_2_n_0\,
      O => out_data(2)
    );
\gx_sum0[-1111111105]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \^rdptr_reg[9]_5\,
      I1 => \gx_sum0[-1111111105]\,
      I2 => \out_data0__0\(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111105]_0\,
      O => \gx_sum0[-1111111105]_i_2_n_0\
    );
\gx_sum0[-1111111106]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_10_n_0\
    );
\gx_sum0[-1111111106]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_11_n_0\
    );
\gx_sum0[-1111111106]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111106]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111106]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111106]_i_11_n_0\,
      O => \^rdptr_reg[9]_4\
    );
\gx_sum0[-1111111106]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111106]_i_9_n_0\
    );
\gx_sum0[-1111111107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_3\,
      I1 => \gx_sum0[-1111111107]\,
      I2 => \out_data0__0\(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111107]_0\,
      O => out_data(1)
    );
\gx_sum0[-1111111107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111107]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111107]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111107]_i_8_n_0\,
      O => \^rdptr_reg[9]_3\
    );
\gx_sum0[-1111111107]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111107]_i_6_n_0\
    );
\gx_sum0[-1111111107]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_7_n_0\
    );
\gx_sum0[-1111111107]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_8_n_0\
    );
\gx_sum0[-1111111108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => \gx_sum0[-1111111108]\,
      I2 => \out_data0__0\(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111108]_0\,
      O => out_data(0)
    );
\gx_sum0[-1111111108]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111108]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111108]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111108]_i_8_n_0\,
      O => \^rdptr_reg[9]_2\
    );
\gx_sum0[-1111111108]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111108]_i_6_n_0\
    );
\gx_sum0[-1111111108]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_7_n_0\
    );
\gx_sum0[-1111111108]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_8_n_0\
    );
\gx_sum0[-1111111109]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_10_n_0\
    );
\gx_sum0[-1111111109]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_11_n_0\
    );
\gx_sum0[-1111111109]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111109]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111109]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111109]_i_11_n_0\,
      O => \rdPtr_reg[9]_7\
    );
\gx_sum0[-1111111109]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111109]_i_9_n_0\
    );
\gx_sum0[-1111111110]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111110]_i_15_n_0\
    );
\gx_sum0[-1111111110]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_16_n_0\
    );
\gx_sum0[-1111111110]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_17_n_0\
    );
\gx_sum0[-1111111110]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111110]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111110]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111110]_i_17_n_0\,
      O => \^rdptr_reg[9]_1\
    );
\gx_sum0[-1111111111]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111111]_i_15_n_0\
    );
\gx_sum0[-1111111111]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_16_n_0\
    );
\gx_sum0[-1111111111]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_17_n_0\
    );
\gx_sum0[-1111111111]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111111]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111111]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111111]_i_17_n_0\,
      O => \^rdptr_reg[9]_0\
    );
\gy_sum0[-1111111106]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111106]_i_22_n_0\,
      I1 => \gy_sum0[-1111111106]_i_23_n_0\,
      I2 => \mulData2[0][9]_i_19_n_0\,
      I3 => \gy_sum0[-1111111106]_i_24_n_0\,
      I4 => \mulData2[0][0]_i_39_n_0\,
      I5 => \gy_sum0[-1111111106]_i_25_n_0\,
      O => \gy_sum0[-1111111106]_i_10_n_0\
    );
\gy_sum0[-1111111106]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => \mulData2[0][0]_i_39_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => \mulData2[0][9]_i_19_n_0\,
      O => \gy_sum0[-1111111106]_i_11_n_0\
    );
\gy_sum0[-1111111106]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_22_n_0\
    );
\gy_sum0[-1111111106]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_23_n_0\
    );
\gy_sum0[-1111111106]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_24_n_0\
    );
\gy_sum0[-1111111106]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_25_n_0\
    );
\gy_sum0[-1111111106]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111106]_i_10_n_0\,
      I1 => \gy_sum0[-1111111106]_i_11_n_0\,
      O => \^rdptr_reg[8]_2\,
      S => \mulData2[0][0]_i_15_n_0\
    );
\gy_sum0[-1111111107]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111107]_i_26_n_0\,
      I1 => \gy_sum0[-1111111107]_i_27_n_0\,
      I2 => \mulData2[0][9]_i_19_n_0\,
      I3 => \gy_sum0[-1111111107]_i_28_n_0\,
      I4 => \mulData2[0][0]_i_39_n_0\,
      I5 => \gy_sum0[-1111111107]_i_29_n_0\,
      O => \gy_sum0[-1111111107]_i_12_n_0\
    );
\gy_sum0[-1111111107]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => \mulData2[0][0]_i_39_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => \mulData2[0][9]_i_19_n_0\,
      O => \gy_sum0[-1111111107]_i_13_n_0\
    );
\gy_sum0[-1111111107]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_26_n_0\
    );
\gy_sum0[-1111111107]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_27_n_0\
    );
\gy_sum0[-1111111107]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_28_n_0\
    );
\gy_sum0[-1111111107]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_29_n_0\
    );
\gy_sum0[-1111111107]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111107]_i_12_n_0\,
      I1 => \gy_sum0[-1111111107]_i_13_n_0\,
      O => \^rdptr_reg[8]_1\,
      S => \mulData2[0][0]_i_15_n_0\
    );
\gy_sum0[-1111111108]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111108]_i_22_n_0\,
      I1 => \gy_sum0[-1111111108]_i_23_n_0\,
      I2 => \mulData2[0][9]_i_19_n_0\,
      I3 => \gy_sum0[-1111111108]_i_24_n_0\,
      I4 => \mulData2[0][0]_i_39_n_0\,
      I5 => \gy_sum0[-1111111108]_i_25_n_0\,
      O => \gy_sum0[-1111111108]_i_10_n_0\
    );
\gy_sum0[-1111111108]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => \mulData2[0][0]_i_39_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => \mulData2[0][9]_i_19_n_0\,
      O => \gy_sum0[-1111111108]_i_11_n_0\
    );
\gy_sum0[-1111111108]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_22_n_0\
    );
\gy_sum0[-1111111108]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_23_n_0\
    );
\gy_sum0[-1111111108]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_24_n_0\
    );
\gy_sum0[-1111111108]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_25_n_0\
    );
\gy_sum0[-1111111108]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111108]_i_10_n_0\,
      I1 => \gy_sum0[-1111111108]_i_11_n_0\,
      O => \^rdptr_reg[8]_0\,
      S => \mulData2[0][0]_i_15_n_0\
    );
\gy_sum0[-1111111109]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111109]_i_26_n_0\,
      I1 => \gy_sum0[-1111111109]_i_27_n_0\,
      I2 => \mulData2[0][9]_i_19_n_0\,
      I3 => \gy_sum0[-1111111109]_i_28_n_0\,
      I4 => \mulData2[0][0]_i_39_n_0\,
      I5 => \gy_sum0[-1111111109]_i_29_n_0\,
      O => \gy_sum0[-1111111109]_i_12_n_0\
    );
\gy_sum0[-1111111109]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => \mulData2[0][0]_i_39_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => \mulData2[0][9]_i_19_n_0\,
      O => \gy_sum0[-1111111109]_i_13_n_0\
    );
\gy_sum0[-1111111109]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_26_n_0\
    );
\gy_sum0[-1111111109]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_27_n_0\
    );
\gy_sum0[-1111111109]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_28_n_0\
    );
\gy_sum0[-1111111109]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_29_n_0\
    );
\gy_sum0[-1111111109]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111109]_i_12_n_0\,
      I1 => \gy_sum0[-1111111109]_i_13_n_0\,
      O => \rdPtr_reg[8]_7\,
      S => \mulData2[0][0]_i_15_n_0\
    );
\gy_sum0[-1111111110]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_18_n_0\
    );
\gy_sum0[-1111111110]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_19_n_0\
    );
\gy_sum0[-1111111110]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_20_n_0\
    );
\gy_sum0[-1111111110]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_21_n_0\
    );
\gy_sum0[-1111111110]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111110]_i_8_n_0\,
      I1 => \gy_sum0[-1111111110]_i_9_n_0\,
      O => \rdPtr_reg[8]_6\,
      S => \mulData2[0][0]_i_15_n_0\
    );
\gy_sum0[-1111111110]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111110]_i_18_n_0\,
      I1 => \gy_sum0[-1111111110]_i_19_n_0\,
      I2 => \mulData2[0][9]_i_19_n_0\,
      I3 => \gy_sum0[-1111111110]_i_20_n_0\,
      I4 => \mulData2[0][0]_i_39_n_0\,
      I5 => \gy_sum0[-1111111110]_i_21_n_0\,
      O => \gy_sum0[-1111111110]_i_8_n_0\
    );
\gy_sum0[-1111111110]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => \mulData2[0][0]_i_39_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => \mulData2[0][9]_i_19_n_0\,
      O => \gy_sum0[-1111111110]_i_9_n_0\
    );
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\lB_reg_r1_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
\lB_reg_r1_128_191_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
\lB_reg_r1_192_255_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
\lB_reg_r1_256_319_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
\lB_reg_r1_320_383_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
\lB_reg_r1_384_447_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
\lB_reg_r1_448_511_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(1),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
\lB_reg_r1_512_575_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
\lB_reg_r1_576_639_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
\lB_reg_r1_640_703_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
\lB_reg_r1_64_127_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\lB_reg_r2_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr__0\(5)
    );
\lB_reg_r2_0_63_0_2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      O => \rdPtr__0\(4)
    );
\lB_reg_r2_0_63_0_2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      O => \rdPtr__0\(3)
    );
\lB_reg_r2_0_63_0_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      O => \rdPtr__0\(2)
    );
\lB_reg_r2_0_63_0_2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      O => \rdPtr__0\(1)
    );
\lB_reg_r2_0_63_0_2_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\lB_reg_r3_0_63_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \lB_reg_r3_0_63_0_2_i_1__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[3]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[4]\,
      O => \lB_reg_r3_0_63_0_2_i_2__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[2]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[3]\,
      O => \lB_reg_r3_0_63_0_2_i_3__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      O => \lB_reg_r3_0_63_0_2_i_4__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      O => \lB_reg_r3_0_63_0_2_i_5__0_n_0\
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(0),
      DIB => \mulData2[0][9]_i_17_0\(1),
      DIC => \mulData2[0][9]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_17_0\(3),
      DIB => \mulData2[0][9]_i_17_0\(4),
      DIC => \mulData2[0][9]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_17_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
\mulData1[3][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mulData1[3][10]_i_2_n_0\,
      I1 => \mulData1[3][10]_i_3_n_0\,
      I2 => \mulData1[3][10]_i_4_n_0\,
      O => \currentRdLineBuffer_reg[1]_0\(3)
    );
\mulData1[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^rdptr_reg[8]_4\,
      I1 => \mulData1_reg[3][10]_1\,
      I2 => \mulData1_reg[3][10]_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(4),
      O => \mulData1[3][10]_i_2_n_0\
    );
\mulData1[3][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \mulData1[3][6]_i_6_n_0\,
      I1 => \mulData1_reg[3][6]_2\,
      I2 => \mulData1_reg[3][6]_1\,
      I3 => \mulData1_reg[3][6]_0\,
      I4 => \mulData1_reg[3][6]\,
      I5 => \^currentrdlinebuffer_reg[1]_1\,
      O => \mulData1[3][10]_i_3_n_0\
    );
\mulData1[3][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^rdptr_reg[8]_3\,
      I1 => \mulData1_reg[3][10]\,
      I2 => \mulData1_reg[3][10]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(3),
      O => \mulData1[3][10]_i_4_n_0\
    );
\mulData1[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \mulData1_reg[3][6]\,
      I2 => \mulData1_reg[3][6]_0\,
      I3 => \mulData1_reg[3][6]_1\,
      I4 => \mulData1_reg[3][6]_2\,
      I5 => \mulData1[3][6]_i_6_n_0\,
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\mulData1[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^rdptr_reg[8]_0\,
      I1 => \mulData1_reg[3][6]_3\,
      I2 => out_data02_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[3][6]_4\,
      O => \^currentrdlinebuffer_reg[1]_1\
    );
\mulData1[3][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => \mulData1_reg[3][6]_5\,
      I2 => out_data02_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[3][6]_6\,
      O => \mulData1[3][6]_i_6_n_0\
    );
\mulData1[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1[3][10]_i_4_n_0\,
      I1 => \mulData1[3][10]_i_3_n_0\,
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\mulData1[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mulData1[3][10]_i_2_n_0\,
      I1 => \mulData1[3][10]_i_3_n_0\,
      I2 => \mulData1[3][10]_i_4_n_0\,
      O => \currentRdLineBuffer_reg[1]_0\(2)
    );
\mulData1[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => \mulData1_reg[5][1]\,
      I2 => \mulData1_reg[5][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(0),
      O => out_data(4)
    );
\mulData1[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => \mulData1_reg[5][2]\,
      I2 => \out_data0__0\(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[5][2]_0\,
      O => out_data(5)
    );
\mulData1[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => \gx_sum0[-1111111108]\,
      I2 => \out_data0__0\(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111108]_0\,
      O => out_data(6)
    );
\mulData1[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_4\,
      I1 => \mulData1_reg[5][6]\,
      I2 => \out_data0__0\(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[5][6]_0\,
      O => out_data(7)
    );
\mulData1[5][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData1[5][7]_i_12_n_0\
    );
\mulData1[5][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData1[5][7]_i_13_n_0\
    );
\mulData1[5][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData1[5][7]_i_14_n_0\
    );
\mulData1[5][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][7]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData1[5][7]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData1[5][7]_i_14_n_0\,
      O => \^rdptr_reg[9]_5\
    );
\mulData1[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_6\,
      I1 => \mulData1_reg[5][8]_0\,
      I2 => \out_data0__0\(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[5][8]\,
      O => out_data(8)
    );
\mulData1[5][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][8]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData1[5][8]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData1[5][8]_i_8_n_0\,
      O => \^rdptr_reg[9]_6\
    );
\mulData1[5][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData1[5][8]_i_6_n_0\
    );
\mulData1[5][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData1[5][8]_i_7_n_0\
    );
\mulData1[5][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData1[5][8]_i_8_n_0\
    );
\mulData2[0][0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[8]\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \rdPtr[7]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[0][0]_i_15_n_0\
    );
\mulData2[0][0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[0][0]_i_36_n_0\,
      I1 => \mulData2[0][0]_i_37_n_0\,
      I2 => \mulData2[0][9]_i_19_n_0\,
      I3 => \mulData2[0][0]_i_38_n_0\,
      I4 => \mulData2[0][0]_i_39_n_0\,
      I5 => \mulData2[0][0]_i_40_n_0\,
      O => \mulData2[0][0]_i_16_n_0\
    );
\mulData2[0][0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => \mulData2[0][0]_i_39_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => \mulData2[0][9]_i_19_n_0\,
      O => \mulData2[0][0]_i_17_n_0\
    );
\mulData2[0][0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData2[0][0]_i_36_n_0\
    );
\mulData2[0][0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData2[0][0]_i_37_n_0\
    );
\mulData2[0][0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData2[0][0]_i_38_n_0\
    );
\mulData2[0][0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[0][0]_i_39_n_0\
    );
\mulData2[0][0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => \mulData2[0][0]_i_41_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData2[0][0]_i_40_n_0\
    );
\mulData2[0][0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \mulData2[0][0]_i_41_n_0\
    );
\mulData2[0][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \^rdptr_reg[8]_1\,
      I1 => \mulData2_reg[0][5]\,
      I2 => out_data02_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][5]_0\,
      O => \^currentrdlinebuffer_reg[1]_5\
    );
\mulData2[0][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => \mulData1_reg[3][6]_6\,
      I2 => out_data02_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[3][6]_5\,
      O => \^currentrdlinebuffer_reg[1]_4\
    );
\mulData2[0][9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_32_n_0\,
      I1 => \mulData2[0][0]_i_15_n_0\,
      I2 => \mulData2[0][9]_i_33_n_0\,
      I3 => \mulData2[0][9]_i_19_n_0\,
      I4 => \mulData2[0][9]_i_34_n_0\,
      O => \^rdptr_reg[8]_3\
    );
\mulData2[0][9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_7_7_n_0,
      I1 => \mulData2[0][0]_i_39_n_0\,
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => \mulData2[0][0]_i_41_n_0\,
      I4 => lB_reg_r3_512_575_7_7_n_0,
      O => \mulData2[0][9]_i_17_n_0\
    );
\mulData2[0][9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => lB_reg_r3_384_447_7_7_n_0,
      I2 => \mulData2[0][0]_i_39_n_0\,
      I3 => lB_reg_r3_320_383_7_7_n_0,
      I4 => \mulData2[0][0]_i_41_n_0\,
      I5 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData2[0][9]_i_18_n_0\
    );
\mulData2[0][9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[8]\,
      O => \mulData2[0][9]_i_19_n_0\
    );
\mulData2[0][9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => lB_reg_r3_128_191_7_7_n_0,
      I2 => \mulData2[0][0]_i_39_n_0\,
      I3 => lB_reg_r3_64_127_7_7_n_0,
      I4 => \mulData2[0][0]_i_41_n_0\,
      I5 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData2[0][9]_i_20_n_0\
    );
\mulData2[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \^currentrdlinebuffer_reg[1]_5\,
      I2 => \mulData2_reg[0][6]\,
      I3 => \mulData2_reg[0][6]_0\,
      I4 => \mulData2_reg[0][6]_1\,
      I5 => \mulData2_reg[0][6]_2\,
      O => \currentRdLineBuffer_reg[1]_3\
    );
\mulData2[0][9]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_6_6_n_0,
      I1 => \mulData2[0][0]_i_39_n_0\,
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => \mulData2[0][0]_i_41_n_0\,
      I4 => lB_reg_r3_512_575_6_6_n_0,
      O => \mulData2[0][9]_i_32_n_0\
    );
\mulData2[0][9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => lB_reg_r3_384_447_6_6_n_0,
      I2 => \mulData2[0][0]_i_39_n_0\,
      I3 => lB_reg_r3_320_383_6_6_n_0,
      I4 => \mulData2[0][0]_i_41_n_0\,
      I5 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData2[0][9]_i_33_n_0\
    );
\mulData2[0][9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => lB_reg_r3_128_191_6_6_n_0,
      I2 => \mulData2[0][0]_i_39_n_0\,
      I3 => lB_reg_r3_64_127_6_6_n_0,
      I4 => \mulData2[0][0]_i_41_n_0\,
      I5 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData2[0][9]_i_34_n_0\
    );
\mulData2[0][9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_17_n_0\,
      I1 => \mulData2[0][0]_i_15_n_0\,
      I2 => \mulData2[0][9]_i_18_n_0\,
      I3 => \mulData2[0][9]_i_19_n_0\,
      I4 => \mulData2[0][9]_i_20_n_0\,
      O => \^rdptr_reg[8]_4\
    );
\mulData2[1][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \^rdptr_reg[0]_0\,
      I1 => \mulData2_reg[1][6]\,
      I2 => out_data00_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][6]_0\,
      O => \currentRdLineBuffer_reg[1]_2\
    );
\mulData2[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gx_sum0[-1111111105]_i_2_n_0\,
      I1 => \mulData2_reg[2][6]\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData2[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \gx_sum0[-1111111104]_i_2_n_0\,
      I1 => \mulData2_reg[2][6]\,
      I2 => \gx_sum0[-1111111105]_i_2_n_0\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData2[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \gx_sum0[-1111111104]_i_2_n_0\,
      I1 => \mulData2_reg[2][6]\,
      I2 => \gx_sum0[-1111111105]_i_2_n_0\,
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\mulData2[7][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][1]_i_22_n_0\,
      I1 => \mulData2[7][1]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData2[7][1]_i_24_n_0\,
      I4 => \mulData2[7][8]_i_24_n_0\,
      I5 => \mulData2[7][1]_i_25_n_0\,
      O => \mulData2[7][1]_i_10_n_0\
    );
\mulData2[7][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => \mulData2[7][8]_i_24_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData2[7][1]_i_11_n_0\
    );
\mulData2[7][1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData2[7][1]_i_22_n_0\
    );
\mulData2[7][1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData2[7][1]_i_23_n_0\
    );
\mulData2[7][1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData2[7][1]_i_24_n_0\
    );
\mulData2[7][1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData2[7][1]_i_25_n_0\
    );
\mulData2[7][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][2]_i_22_n_0\,
      I1 => \mulData2[7][2]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData2[7][2]_i_24_n_0\,
      I4 => \mulData2[7][8]_i_24_n_0\,
      I5 => \mulData2[7][2]_i_25_n_0\,
      O => \mulData2[7][2]_i_10_n_0\
    );
\mulData2[7][2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => \mulData2[7][8]_i_24_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData2[7][2]_i_11_n_0\
    );
\mulData2[7][2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData2[7][2]_i_22_n_0\
    );
\mulData2[7][2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData2[7][2]_i_23_n_0\
    );
\mulData2[7][2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData2[7][2]_i_24_n_0\
    );
\mulData2[7][2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData2[7][2]_i_25_n_0\
    );
\mulData2[7][3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][3]_i_26_n_0\,
      I1 => \mulData2[7][3]_i_27_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData2[7][3]_i_28_n_0\,
      I4 => \mulData2[7][8]_i_24_n_0\,
      I5 => \mulData2[7][3]_i_29_n_0\,
      O => \mulData2[7][3]_i_12_n_0\
    );
\mulData2[7][3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => \mulData2[7][8]_i_24_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData2[7][3]_i_13_n_0\
    );
\mulData2[7][3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData2[7][3]_i_26_n_0\
    );
\mulData2[7][3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData2[7][3]_i_27_n_0\
    );
\mulData2[7][3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData2[7][3]_i_28_n_0\
    );
\mulData2[7][3]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData2[7][3]_i_29_n_0\
    );
\mulData2[7][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][4]_i_22_n_0\,
      I1 => \mulData2[7][4]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData2[7][4]_i_24_n_0\,
      I4 => \mulData2[7][8]_i_24_n_0\,
      I5 => \mulData2[7][4]_i_25_n_0\,
      O => \mulData2[7][4]_i_10_n_0\
    );
\mulData2[7][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => \mulData2[7][8]_i_24_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData2[7][4]_i_11_n_0\
    );
\mulData2[7][4]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData2[7][4]_i_22_n_0\
    );
\mulData2[7][4]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData2[7][4]_i_23_n_0\
    );
\mulData2[7][4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData2[7][4]_i_24_n_0\
    );
\mulData2[7][4]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData2[7][4]_i_25_n_0\
    );
\mulData2[7][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][5]_i_26_n_0\,
      I1 => \mulData2[7][5]_i_27_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData2[7][5]_i_28_n_0\,
      I4 => \mulData2[7][8]_i_24_n_0\,
      I5 => \mulData2[7][5]_i_29_n_0\,
      O => \mulData2[7][5]_i_12_n_0\
    );
\mulData2[7][5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => \mulData2[7][8]_i_24_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData2[7][5]_i_13_n_0\
    );
\mulData2[7][5]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData2[7][5]_i_26_n_0\
    );
\mulData2[7][5]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData2[7][5]_i_27_n_0\
    );
\mulData2[7][5]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData2[7][5]_i_28_n_0\
    );
\mulData2[7][5]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData2[7][5]_i_29_n_0\
    );
\mulData2[7][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][6]_i_22_n_0\,
      I1 => \mulData2[7][6]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData2[7][6]_i_24_n_0\,
      I4 => \mulData2[7][8]_i_24_n_0\,
      I5 => \mulData2[7][6]_i_25_n_0\,
      O => \mulData2[7][6]_i_10_n_0\
    );
\mulData2[7][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => \mulData2[7][8]_i_24_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData2[7][6]_i_11_n_0\
    );
\mulData2[7][6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData2[7][6]_i_22_n_0\
    );
\mulData2[7][6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData2[7][6]_i_23_n_0\
    );
\mulData2[7][6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData2[7][6]_i_24_n_0\
    );
\mulData2[7][6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData2[7][6]_i_25_n_0\
    );
\mulData2[7][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => lB_reg_r2_384_447_6_6_n_0,
      I2 => \mulData2[7][8]_i_24_n_0\,
      I3 => lB_reg_r2_320_383_6_6_n_0,
      I4 => \rdPtr[6]_i_1__0_n_0\,
      I5 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData2[7][7]_i_10_n_0\
    );
\mulData2[7][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => lB_reg_r2_128_191_6_6_n_0,
      I2 => \mulData2[7][8]_i_24_n_0\,
      I3 => lB_reg_r2_64_127_6_6_n_0,
      I4 => \rdPtr[6]_i_1__0_n_0\,
      I5 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData2[7][7]_i_11_n_0\
    );
\mulData2[7][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][7]_i_9_n_0\,
      I1 => \mulData2[7][8]_i_15_n_0\,
      I2 => \mulData2[7][7]_i_10_n_0\,
      I3 => \rdPtr[8]_i_1__0_n_0\,
      I4 => \mulData2[7][7]_i_11_n_0\,
      O => \rdPtr_reg[0]_6\
    );
\mulData2[7][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_6_6_n_0,
      I1 => \mulData2[7][8]_i_24_n_0\,
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => \rdPtr[6]_i_1__0_n_0\,
      I4 => lB_reg_r2_512_575_6_6_n_0,
      O => \mulData2[7][7]_i_9_n_0\
    );
\mulData2[7][8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_7_7_n_0,
      I1 => \mulData2[7][8]_i_24_n_0\,
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => \rdPtr[6]_i_1__0_n_0\,
      I4 => lB_reg_r2_512_575_7_7_n_0,
      O => \mulData2[7][8]_i_14_n_0\
    );
\mulData2[7][8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[8]\,
      I3 => \rdPtr_reg_n_0_[9]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[7][8]_i_15_n_0\
    );
\mulData2[7][8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => lB_reg_r2_384_447_7_7_n_0,
      I2 => \mulData2[7][8]_i_24_n_0\,
      I3 => lB_reg_r2_320_383_7_7_n_0,
      I4 => \rdPtr[6]_i_1__0_n_0\,
      I5 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData2[7][8]_i_16_n_0\
    );
\mulData2[7][8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => lB_reg_r2_128_191_7_7_n_0,
      I2 => \mulData2[7][8]_i_24_n_0\,
      I3 => lB_reg_r2_64_127_7_7_n_0,
      I4 => \rdPtr[6]_i_1__0_n_0\,
      I5 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData2[7][8]_i_17_n_0\
    );
\mulData2[7][8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[7]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[7][8]_i_24_n_0\
    );
\mulData2[7][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][8]_i_14_n_0\,
      I1 => \mulData2[7][8]_i_15_n_0\,
      I2 => \mulData2[7][8]_i_16_n_0\,
      I3 => \rdPtr[8]_i_1__0_n_0\,
      I4 => \mulData2[7][8]_i_17_n_0\,
      O => \rdPtr_reg[0]_7\
    );
\mulData2_reg[0][0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[0][0]_i_16_n_0\,
      I1 => \mulData2[0][0]_i_17_n_0\,
      O => \rdPtr_reg[8]_5\,
      S => \mulData2[0][0]_i_15_n_0\
    );
\mulData2_reg[7][1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][1]_i_10_n_0\,
      I1 => \mulData2[7][1]_i_11_n_0\,
      O => \rdPtr_reg[0]_1\,
      S => \mulData2[7][8]_i_15_n_0\
    );
\mulData2_reg[7][2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][2]_i_10_n_0\,
      I1 => \mulData2[7][2]_i_11_n_0\,
      O => \rdPtr_reg[0]_2\,
      S => \mulData2[7][8]_i_15_n_0\
    );
\mulData2_reg[7][3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][3]_i_12_n_0\,
      I1 => \mulData2[7][3]_i_13_n_0\,
      O => \rdPtr_reg[0]_3\,
      S => \mulData2[7][8]_i_15_n_0\
    );
\mulData2_reg[7][4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][4]_i_10_n_0\,
      I1 => \mulData2[7][4]_i_11_n_0\,
      O => \rdPtr_reg[0]_4\,
      S => \mulData2[7][8]_i_15_n_0\
    );
\mulData2_reg[7][5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][5]_i_12_n_0\,
      I1 => \mulData2[7][5]_i_13_n_0\,
      O => \^rdptr_reg[0]_0\,
      S => \mulData2[7][8]_i_15_n_0\
    );
\mulData2_reg[7][6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][6]_i_10_n_0\,
      I1 => \mulData2[7][6]_i_11_n_0\,
      O => \rdPtr_reg[0]_5\,
      S => \mulData2[7][8]_i_15_n_0\
    );
\rdPtr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffReadData(1)
    );
\rdPtr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[6]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[6]_i_1__0_n_0\
    );
\rdPtr[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr[6]_i_2__0_n_0\
    );
\rdPtr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[7]_i_2__0_n_0\
    );
\rdPtr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[0]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      O => \rdPtr[8]_i_1__0_n_0\
    );
\rdPtr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep__0_n_0\,
      R => SR(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(1),
      Q => \rdPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(2),
      Q => \rdPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(3),
      Q => \rdPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(4),
      Q => \rdPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(5),
      Q => \rdPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr[6]_i_1__0_n_0\,
      Q => \rdPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(7),
      Q => \rdPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr[8]_i_1__0_n_0\,
      Q => \rdPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(9),
      Q => \rdPtr_reg_n_0_[9]\,
      R => SR(0)
    );
\wrPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => gray_tvalid,
      I1 => currentWrLineBuffer(0),
      I2 => currentWrLineBuffer(1),
      O => lineBuffDataValid(1)
    );
\wrPtr[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3__0_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__0_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3__0_n_0\
    );
\wrPtr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__0_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2__0_n_0\
    );
\wrPtr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3__0_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3__0_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3__0_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => SR(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_line_buffer_1 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_5\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_6\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_9\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_10\ : out STD_LOGIC;
    \rdPtr_reg[9]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_11\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdPtr_reg[9]_1\ : out STD_LOGIC;
    \rdPtr_reg[9]_2\ : out STD_LOGIC;
    \rdPtr_reg[9]_3\ : out STD_LOGIC;
    \rdPtr_reg[9]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_5\ : out STD_LOGIC;
    \rdPtr_reg[9]_6\ : out STD_LOGIC;
    \rdPtr_reg[9]_7\ : out STD_LOGIC;
    \rdPtr_reg[0]_0\ : out STD_LOGIC;
    \rdPtr_reg[0]_1\ : out STD_LOGIC;
    \rdPtr_reg[0]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \currentRdLineBuffer_reg[1]_13\ : out STD_LOGIC;
    \rdPtr_reg[8]_1\ : out STD_LOGIC;
    \rdPtr_reg[8]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_3\ : out STD_LOGIC;
    \rdPtr_reg[8]_4\ : out STD_LOGIC;
    \rdPtr_reg[8]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_6\ : out STD_LOGIC;
    \rdPtr_reg[0]_3\ : out STD_LOGIC;
    \rdPtr_reg[0]_4\ : out STD_LOGIC;
    \rdPtr_reg[0]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_7\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \mulData2_reg[2][2]\ : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mulData1_reg[6][7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mulData2_reg[1][4]\ : in STD_LOGIC;
    \mulData2_reg[1][4]_0\ : in STD_LOGIC;
    \mulData2_reg[0][3]\ : in STD_LOGIC;
    \mulData2_reg[0][3]_0\ : in STD_LOGIC;
    \mulData1_reg[3][5]\ : in STD_LOGIC;
    \mulData1_reg[3][5]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111111]\ : in STD_LOGIC;
    \out_data0__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gx_sum0[-1111111111]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111110]\ : in STD_LOGIC;
    \gx_sum0[-1111111110]_0\ : in STD_LOGIC;
    \mulData1_reg[5][3]\ : in STD_LOGIC;
    \mulData1_reg[5][3]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111108]__0\ : in STD_LOGIC;
    \gx_sum0[-1111111108]__0_0\ : in STD_LOGIC;
    \mulData1_reg[5][5]\ : in STD_LOGIC;
    \mulData1_reg[5][5]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111106]__0\ : in STD_LOGIC;
    \gx_sum0[-1111111106]__0_0\ : in STD_LOGIC;
    \mulData1_reg[5][7]\ : in STD_LOGIC;
    \mulData1_reg[5][7]_0\ : in STD_LOGIC;
    \gx_sum0[-1111111104]__0\ : in STD_LOGIC;
    \gx_sum0[-1111111104]__0_0\ : in STD_LOGIC;
    \mulData2_reg[1][1]\ : in STD_LOGIC;
    out_data00_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mulData2_reg[1][1]_0\ : in STD_LOGIC;
    \mulData2_reg[7][2]\ : in STD_LOGIC;
    \mulData2_reg[7][2]_0\ : in STD_LOGIC;
    \mulData2_reg[7][4]\ : in STD_LOGIC;
    \mulData2_reg[7][4]_0\ : in STD_LOGIC;
    \mulData2_reg[7][6]\ : in STD_LOGIC;
    \mulData2_reg[7][6]_0\ : in STD_LOGIC;
    \mulData2_reg[7][8]\ : in STD_LOGIC;
    \mulData2_reg[7][8]_0\ : in STD_LOGIC;
    \mulData2_reg[0][0]\ : in STD_LOGIC;
    out_data02_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mulData2_reg[0][0]_0\ : in STD_LOGIC;
    \mulData1_reg[6][7]_0\ : in STD_LOGIC;
    \mulData2_reg[0][1]\ : in STD_LOGIC;
    \mulData2_reg[0][1]_0\ : in STD_LOGIC;
    \mulData1_reg[3][5]_1\ : in STD_LOGIC;
    \mulData1_reg[3][5]_2\ : in STD_LOGIC;
    \gy_sum0[-1111111108]\ : in STD_LOGIC;
    \gy_sum0[-1111111108]_0\ : in STD_LOGIC;
    \mulData1_reg[3][5]_3\ : in STD_LOGIC;
    \mulData1_reg[3][5]_4\ : in STD_LOGIC;
    \gy_sum0[-1111111106]\ : in STD_LOGIC;
    \gy_sum0[-1111111106]_0\ : in STD_LOGIC;
    \gy_sum0[-1111111104]\ : in STD_LOGIC;
    \gy_sum0[-1111111104]_0\ : in STD_LOGIC;
    gray_tvalid : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData2[0][9]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_line_buffer_1 : entity is "line_buffer";
end base_axis_sobel_0_2_line_buffer_1;

architecture STRUCTURE of base_axis_sobel_0_2_line_buffer_1 is
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_10\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^currentrdlinebuffer_reg[1]_13\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_4\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_5\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_6\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_7\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_9\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_12_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_13_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_14_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_10_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_11_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_9_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_10_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_11_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_9_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_15_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_16_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_17_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_6_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_7_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_8_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_6_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_7_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_8_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_14_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_15_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_16_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_17_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_6_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_7_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_10_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_11_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_22_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_23_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_24_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_25_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_14_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_15_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_16_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_17_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_6_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_7_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_10_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_11_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_22_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_23_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_24_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_25_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_10_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_11_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_22_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_23_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_24_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_25_n_0\ : STD_LOGIC;
  signal \lB_reg_r1_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_128_191_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_192_255_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_256_319_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_320_383_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_384_447_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_448_511_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_512_575_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_576_639_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_640_703_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_64_127_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 2 to 2 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \mulData1[5][7]_i_6_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_7_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_8_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_10_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_11_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_9_n_0\ : STD_LOGIC;
  signal \mulData1[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_35_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_36_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_37_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_23_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_23_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_22_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2_reg[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \mulData2_reg[7][2]_i_2_n_0\ : STD_LOGIC;
  signal plusOp1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \rdPtr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \rdPtr[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rdptr_reg[0]_0\ : STD_LOGIC;
  signal \^rdptr_reg[0]_1\ : STD_LOGIC;
  signal \^rdptr_reg[0]_2\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_1\ : STD_LOGIC;
  signal \^rdptr_reg[8]_2\ : STD_LOGIC;
  signal \^rdptr_reg[8]_3\ : STD_LOGIC;
  signal \^rdptr_reg[8]_4\ : STD_LOGIC;
  signal \^rdptr_reg[8]_5\ : STD_LOGIC;
  signal \^rdptr_reg[8]_6\ : STD_LOGIC;
  signal \^rdptr_reg[9]_0\ : STD_LOGIC;
  signal \^rdptr_reg[9]_1\ : STD_LOGIC;
  signal \^rdptr_reg[9]_2\ : STD_LOGIC;
  signal \^rdptr_reg[9]_3\ : STD_LOGIC;
  signal \^rdptr_reg[9]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_5\ : STD_LOGIC;
  signal \^rdptr_reg[9]_6\ : STD_LOGIC;
  signal \^rdptr_reg[9]_7\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_14\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_15\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_16\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_17\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_22\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_23\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_24\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_25\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_14\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_15\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_16\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_17\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_22\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_23\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_24\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_25\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_22\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_23\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_24\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_25\ : label is "soft_lutpair68";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/S_C/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \mulData1[6][7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mulData1[6][9]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_18\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_19\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_20\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_21\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_22\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mulData2[0][2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mulData2[0][3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mulData2[0][9]_i_23\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mulData2[1][3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mulData2[1][4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mulData2[2][1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mulData2[2][2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mulData2[2][3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mulData2[2][4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mulData2[7][1]_i_17\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mulData2[7][8]_i_22\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1__1\ : label is "soft_lutpair56";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep__0\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1__1\ : label is "soft_lutpair58";
begin
  \currentRdLineBuffer_reg[1]_0\ <= \^currentrdlinebuffer_reg[1]_0\;
  \currentRdLineBuffer_reg[1]_1\ <= \^currentrdlinebuffer_reg[1]_1\;
  \currentRdLineBuffer_reg[1]_10\ <= \^currentrdlinebuffer_reg[1]_10\;
  \currentRdLineBuffer_reg[1]_11\(15 downto 0) <= \^currentrdlinebuffer_reg[1]_11\(15 downto 0);
  \currentRdLineBuffer_reg[1]_13\ <= \^currentrdlinebuffer_reg[1]_13\;
  \currentRdLineBuffer_reg[1]_4\ <= \^currentrdlinebuffer_reg[1]_4\;
  \currentRdLineBuffer_reg[1]_5\ <= \^currentrdlinebuffer_reg[1]_5\;
  \currentRdLineBuffer_reg[1]_6\ <= \^currentrdlinebuffer_reg[1]_6\;
  \currentRdLineBuffer_reg[1]_7\ <= \^currentrdlinebuffer_reg[1]_7\;
  \currentRdLineBuffer_reg[1]_9\ <= \^currentrdlinebuffer_reg[1]_9\;
  \rdPtr_reg[0]_0\ <= \^rdptr_reg[0]_0\;
  \rdPtr_reg[0]_1\ <= \^rdptr_reg[0]_1\;
  \rdPtr_reg[0]_2\ <= \^rdptr_reg[0]_2\;
  \rdPtr_reg[8]_0\ <= \^rdptr_reg[8]_0\;
  \rdPtr_reg[8]_1\ <= \^rdptr_reg[8]_1\;
  \rdPtr_reg[8]_2\ <= \^rdptr_reg[8]_2\;
  \rdPtr_reg[8]_3\ <= \^rdptr_reg[8]_3\;
  \rdPtr_reg[8]_4\ <= \^rdptr_reg[8]_4\;
  \rdPtr_reg[8]_5\ <= \^rdptr_reg[8]_5\;
  \rdPtr_reg[8]_6\ <= \^rdptr_reg[8]_6\;
  \rdPtr_reg[9]_0\ <= \^rdptr_reg[9]_0\;
  \rdPtr_reg[9]_1\ <= \^rdptr_reg[9]_1\;
  \rdPtr_reg[9]_2\ <= \^rdptr_reg[9]_2\;
  \rdPtr_reg[9]_3\ <= \^rdptr_reg[9]_3\;
  \rdPtr_reg[9]_4\ <= \^rdptr_reg[9]_4\;
  \rdPtr_reg[9]_5\ <= \^rdptr_reg[9]_5\;
  \rdPtr_reg[9]_6\ <= \^rdptr_reg[9]_6\;
  \rdPtr_reg[9]_7\ <= \^rdptr_reg[9]_7\;
\gx_sum0[-1111111104]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_7\,
      I1 => \gx_sum0[-1111111104]__0\,
      I2 => \gx_sum0[-1111111104]__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(7),
      O => \^currentrdlinebuffer_reg[1]_11\(15)
    );
\gx_sum0[-1111111106]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_5\,
      I1 => \gx_sum0[-1111111106]__0\,
      I2 => \gx_sum0[-1111111106]__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(5),
      O => \^currentrdlinebuffer_reg[1]_11\(14)
    );
\gx_sum0[-1111111106]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111106]_i_12_n_0\
    );
\gx_sum0[-1111111106]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_13_n_0\
    );
\gx_sum0[-1111111106]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_14_n_0\
    );
\gx_sum0[-1111111106]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111106]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111106]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111106]_i_14_n_0\,
      O => \^rdptr_reg[9]_5\
    );
\gx_sum0[-1111111107]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_10_n_0\
    );
\gx_sum0[-1111111107]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_11_n_0\
    );
\gx_sum0[-1111111107]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111107]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111107]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111107]_i_11_n_0\,
      O => \^rdptr_reg[9]_4\
    );
\gx_sum0[-1111111107]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111107]_i_9_n_0\
    );
\gx_sum0[-1111111108]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_3\,
      I1 => \gx_sum0[-1111111108]__0\,
      I2 => \gx_sum0[-1111111108]__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(3),
      O => \^currentrdlinebuffer_reg[1]_11\(13)
    );
\gx_sum0[-1111111108]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_10_n_0\
    );
\gx_sum0[-1111111108]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_11_n_0\
    );
\gx_sum0[-1111111108]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111108]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111108]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111108]_i_11_n_0\,
      O => \^rdptr_reg[9]_3\
    );
\gx_sum0[-1111111108]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111108]_i_9_n_0\
    );
\gx_sum0[-1111111109]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111109]_i_15_n_0\
    );
\gx_sum0[-1111111109]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_16_n_0\
    );
\gx_sum0[-1111111109]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_17_n_0\
    );
\gx_sum0[-1111111109]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111109]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111109]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111109]_i_17_n_0\,
      O => \^rdptr_reg[9]_2\
    );
\gx_sum0[-1111111110]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => \gx_sum0[-1111111110]\,
      I2 => \gx_sum0[-1111111110]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(1),
      O => \^currentrdlinebuffer_reg[1]_11\(12)
    );
\gx_sum0[-1111111110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => \gx_sum0[-1111111110]\,
      I2 => \out_data0__0\(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111110]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\
    );
\gx_sum0[-1111111110]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111110]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111110]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111110]_i_8_n_0\,
      O => \^rdptr_reg[9]_1\
    );
\gx_sum0[-1111111110]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111110]_i_6_n_0\
    );
\gx_sum0[-1111111110]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_7_n_0\
    );
\gx_sum0[-1111111110]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_8_n_0\
    );
\gx_sum0[-1111111111]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => \gx_sum0[-1111111111]\,
      I2 => \gx_sum0[-1111111111]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(0),
      O => \^currentrdlinebuffer_reg[1]_11\(11)
    );
\gx_sum0[-1111111111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => \gx_sum0[-1111111111]\,
      I2 => \out_data0__0\(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111111]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\
    );
\gx_sum0[-1111111111]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111111]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111111]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111111]_i_8_n_0\,
      O => \^rdptr_reg[9]_0\
    );
\gx_sum0[-1111111111]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111111]_i_6_n_0\
    );
\gx_sum0[-1111111111]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_7_n_0\
    );
\gx_sum0[-1111111111]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_8_n_0\
    );
\gy_sum0[-1111111104]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mulData1[6][9]_i_2_n_0\,
      O => \^currentrdlinebuffer_reg[1]_11\(5)
    );
\gy_sum0[-1111111106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[8]_5\,
      I1 => \gy_sum0[-1111111106]\,
      I2 => \gy_sum0[-1111111106]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(5),
      O => \^currentrdlinebuffer_reg[1]_11\(4)
    );
\gy_sum0[-1111111106]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_14_n_0\
    );
\gy_sum0[-1111111106]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_15_n_0\
    );
\gy_sum0[-1111111106]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_16_n_0\
    );
\gy_sum0[-1111111106]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_17_n_0\
    );
\gy_sum0[-1111111106]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111106]_i_6_n_0\,
      I1 => \gy_sum0[-1111111106]_i_7_n_0\,
      O => \^rdptr_reg[8]_5\,
      S => plusOp1_in(9)
    );
\gy_sum0[-1111111106]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111106]_i_14_n_0\,
      I1 => \gy_sum0[-1111111106]_i_15_n_0\,
      I2 => plusOp1_in(8),
      I3 => \gy_sum0[-1111111106]_i_16_n_0\,
      I4 => plusOp1_in(7),
      I5 => \gy_sum0[-1111111106]_i_17_n_0\,
      O => \gy_sum0[-1111111106]_i_6_n_0\
    );
\gy_sum0[-1111111106]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => plusOp1_in(8),
      O => \gy_sum0[-1111111106]_i_7_n_0\
    );
\gy_sum0[-1111111107]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111107]_i_22_n_0\,
      I1 => \gy_sum0[-1111111107]_i_23_n_0\,
      I2 => plusOp1_in(8),
      I3 => \gy_sum0[-1111111107]_i_24_n_0\,
      I4 => plusOp1_in(7),
      I5 => \gy_sum0[-1111111107]_i_25_n_0\,
      O => \gy_sum0[-1111111107]_i_10_n_0\
    );
\gy_sum0[-1111111107]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => plusOp1_in(8),
      O => \gy_sum0[-1111111107]_i_11_n_0\
    );
\gy_sum0[-1111111107]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_22_n_0\
    );
\gy_sum0[-1111111107]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_23_n_0\
    );
\gy_sum0[-1111111107]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_24_n_0\
    );
\gy_sum0[-1111111107]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_25_n_0\
    );
\gy_sum0[-1111111107]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111107]_i_10_n_0\,
      I1 => \gy_sum0[-1111111107]_i_11_n_0\,
      O => \^rdptr_reg[8]_4\,
      S => plusOp1_in(9)
    );
\gy_sum0[-1111111108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[8]_3\,
      I1 => \gy_sum0[-1111111108]\,
      I2 => \gy_sum0[-1111111108]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(3),
      O => \^currentrdlinebuffer_reg[1]_11\(3)
    );
\gy_sum0[-1111111108]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_14_n_0\
    );
\gy_sum0[-1111111108]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_15_n_0\
    );
\gy_sum0[-1111111108]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_16_n_0\
    );
\gy_sum0[-1111111108]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_17_n_0\
    );
\gy_sum0[-1111111108]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111108]_i_6_n_0\,
      I1 => \gy_sum0[-1111111108]_i_7_n_0\,
      O => \^rdptr_reg[8]_3\,
      S => plusOp1_in(9)
    );
\gy_sum0[-1111111108]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111108]_i_14_n_0\,
      I1 => \gy_sum0[-1111111108]_i_15_n_0\,
      I2 => plusOp1_in(8),
      I3 => \gy_sum0[-1111111108]_i_16_n_0\,
      I4 => plusOp1_in(7),
      I5 => \gy_sum0[-1111111108]_i_17_n_0\,
      O => \gy_sum0[-1111111108]_i_6_n_0\
    );
\gy_sum0[-1111111108]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => plusOp1_in(8),
      O => \gy_sum0[-1111111108]_i_7_n_0\
    );
\gy_sum0[-1111111109]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111109]_i_22_n_0\,
      I1 => \gy_sum0[-1111111109]_i_23_n_0\,
      I2 => plusOp1_in(8),
      I3 => \gy_sum0[-1111111109]_i_24_n_0\,
      I4 => plusOp1_in(7),
      I5 => \gy_sum0[-1111111109]_i_25_n_0\,
      O => \gy_sum0[-1111111109]_i_10_n_0\
    );
\gy_sum0[-1111111109]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => plusOp1_in(8),
      O => \gy_sum0[-1111111109]_i_11_n_0\
    );
\gy_sum0[-1111111109]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_22_n_0\
    );
\gy_sum0[-1111111109]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_23_n_0\
    );
\gy_sum0[-1111111109]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_24_n_0\
    );
\gy_sum0[-1111111109]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_25_n_0\
    );
\gy_sum0[-1111111109]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111109]_i_10_n_0\,
      I1 => \gy_sum0[-1111111109]_i_11_n_0\,
      O => \^rdptr_reg[8]_2\,
      S => plusOp1_in(9)
    );
\gy_sum0[-1111111110]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111110]_i_22_n_0\,
      I1 => \gy_sum0[-1111111110]_i_23_n_0\,
      I2 => plusOp1_in(8),
      I3 => \gy_sum0[-1111111110]_i_24_n_0\,
      I4 => plusOp1_in(7),
      I5 => \gy_sum0[-1111111110]_i_25_n_0\,
      O => \gy_sum0[-1111111110]_i_10_n_0\
    );
\gy_sum0[-1111111110]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => plusOp1_in(8),
      O => \gy_sum0[-1111111110]_i_11_n_0\
    );
\gy_sum0[-1111111110]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_22_n_0\
    );
\gy_sum0[-1111111110]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_23_n_0\
    );
\gy_sum0[-1111111110]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_24_n_0\
    );
\gy_sum0[-1111111110]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_25_n_0\
    );
\gy_sum0[-1111111110]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111110]_i_10_n_0\,
      I1 => \gy_sum0[-1111111110]_i_11_n_0\,
      O => \^rdptr_reg[8]_1\,
      S => plusOp1_in(9)
    );
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r1_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
\lB_reg_r1_128_191_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
\lB_reg_r1_192_255_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
\lB_reg_r1_256_319_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
\lB_reg_r1_320_383_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
\lB_reg_r1_384_447_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
\lB_reg_r1_448_511_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(2),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
\lB_reg_r1_512_575_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
\lB_reg_r1_576_639_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
\lB_reg_r1_640_703_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
\lB_reg_r1_64_127_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r2_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr__0\(5)
    );
\lB_reg_r2_0_63_0_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      O => \rdPtr__0\(4)
    );
\lB_reg_r2_0_63_0_2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      O => \rdPtr__0\(3)
    );
\lB_reg_r2_0_63_0_2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      O => \rdPtr__0\(2)
    );
\lB_reg_r2_0_63_0_2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      O => \rdPtr__0\(1)
    );
\lB_reg_r2_0_63_0_2_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => plusOp1_in(5)
    );
\lB_reg_r3_0_63_0_2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[3]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[4]\,
      O => plusOp1_in(4)
    );
\lB_reg_r3_0_63_0_2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[2]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[3]\,
      O => plusOp1_in(3)
    );
\lB_reg_r3_0_63_0_2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      O => plusOp1_in(2)
    );
\lB_reg_r3_0_63_0_2_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      O => plusOp1_in(1)
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(0),
      DIB => \mulData2[0][9]_i_21_0\(1),
      DIC => \mulData2[0][9]_i_21_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_21_0\(3),
      DIB => \mulData2[0][9]_i_21_0\(4),
      DIC => \mulData2[0][9]_i_21_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_21_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
\mulData1[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0200"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_9\,
      I1 => \mulData1_reg[6][7]\(1),
      I2 => \mulData1_reg[3][5]\,
      I3 => \mulData1_reg[3][5]_0\,
      I4 => \^currentrdlinebuffer_reg[1]_10\,
      O => \currentRdLineBuffer_reg[1]_8\(0)
    );
\mulData1[3][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => out_data02_out(2),
      I2 => \mulData1_reg[3][5]_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[3][5]_2\,
      O => \^currentrdlinebuffer_reg[1]_9\
    );
\mulData1[3][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \^rdptr_reg[8]_4\,
      I1 => \mulData1_reg[3][5]_3\,
      I2 => \mulData1_reg[3][5]_4\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(4),
      O => \^currentrdlinebuffer_reg[1]_10\
    );
\mulData1[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => \out_data0__0\(2),
      I2 => \mulData1_reg[5][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[5][3]_0\,
      O => \^currentrdlinebuffer_reg[1]_11\(0)
    );
\mulData1[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_4\,
      I1 => \mulData1_reg[5][5]\,
      I2 => \mulData1_reg[5][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(4),
      O => \^currentrdlinebuffer_reg[1]_11\(1)
    );
\mulData1[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^rdptr_reg[9]_6\,
      I1 => \out_data0__0\(6),
      I2 => \mulData1_reg[5][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[5][7]_0\,
      O => \^currentrdlinebuffer_reg[1]_11\(2)
    );
\mulData1[5][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][7]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData1[5][7]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData1[5][7]_i_8_n_0\,
      O => \^rdptr_reg[9]_6\
    );
\mulData1[5][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData1[5][7]_i_6_n_0\
    );
\mulData1[5][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData1[5][7]_i_7_n_0\
    );
\mulData1[5][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData1[5][7]_i_8_n_0\
    );
\mulData1[5][8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData1[5][8]_i_10_n_0\
    );
\mulData1[5][8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData1[5][8]_i_11_n_0\
    );
\mulData1[5][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][8]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData1[5][8]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData1[5][8]_i_11_n_0\,
      O => \^rdptr_reg[9]_7\
    );
\mulData1[5][8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData1[5][8]_i_9_n_0\
    );
\mulData1[6][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \mulData1[6][9]_i_2_n_0\,
      I1 => \^currentrdlinebuffer_reg[1]_13\,
      I2 => \mulData1_reg[6][7]_0\,
      O => \currentRdLineBuffer_reg[1]_12\(0)
    );
\mulData1[6][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mulData1[6][9]_i_2_n_0\,
      I1 => \^currentrdlinebuffer_reg[1]_13\,
      I2 => \mulData1_reg[6][7]_0\,
      O => \currentRdLineBuffer_reg[1]_12\(1)
    );
\mulData1[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \^rdptr_reg[8]_6\,
      I1 => \gy_sum0[-1111111104]\,
      I2 => \gy_sum0[-1111111104]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(6),
      O => \mulData1[6][9]_i_2_n_0\
    );
\mulData1[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_11\(4),
      I1 => \^currentrdlinebuffer_reg[1]_11\(3),
      I2 => \mulData1_reg[6][7]\(3),
      I3 => \mulData1_reg[6][7]\(2),
      I4 => \mulData1_reg[6][7]\(4),
      I5 => \mulData1_reg[6][7]\(5),
      O => \^currentrdlinebuffer_reg[1]_13\
    );
\mulData2[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rdptr_reg[8]_0\,
      I1 => \mulData2_reg[0][0]\,
      I2 => out_data02_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][0]_0\,
      O => \^currentrdlinebuffer_reg[1]_7\
    );
\mulData2[0][0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData2[0][0]_i_18_n_0\
    );
\mulData2[0][0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData2[0][0]_i_19_n_0\
    );
\mulData2[0][0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData2[0][0]_i_20_n_0\
    );
\mulData2[0][0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[7]\,
      O => plusOp1_in(7)
    );
\mulData2[0][0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData2[0][0]_i_22_n_0\
    );
\mulData2[0][0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => plusOp1_in(6)
    );
\mulData2[0][0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[8]\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \rdPtr[7]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[7]\,
      O => plusOp1_in(9)
    );
\mulData2[0][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[0][0]_i_18_n_0\,
      I1 => \mulData2[0][0]_i_19_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData2[0][0]_i_20_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData2[0][0]_i_22_n_0\,
      O => \mulData2[0][0]_i_7_n_0\
    );
\mulData2[0][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => plusOp1_in(8),
      O => \mulData2[0][0]_i_8_n_0\
    );
\mulData2[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      O => D(0)
    );
\mulData2[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => \mulData2_reg[0][3]\,
      O => D(1)
    );
\mulData2[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_6\,
      I1 => \^currentrdlinebuffer_reg[1]_7\,
      I2 => \mulData2_reg[0][3]\,
      I3 => \mulData2_reg[0][3]_0\,
      O => D(2)
    );
\mulData2[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rdptr_reg[8]_1\,
      I1 => \mulData2_reg[0][1]\,
      I2 => out_data02_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[0][1]_0\,
      O => \^currentrdlinebuffer_reg[1]_6\
    );
\mulData2[0][9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_35_n_0\,
      I1 => plusOp1_in(9),
      I2 => \mulData2[0][9]_i_36_n_0\,
      I3 => plusOp1_in(8),
      I4 => \mulData2[0][9]_i_37_n_0\,
      O => \rdPtr_reg[8]_7\
    );
\mulData2[0][9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_7_7_n_0,
      I1 => plusOp1_in(7),
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => plusOp1_in(6),
      I4 => lB_reg_r3_512_575_7_7_n_0,
      O => \mulData2[0][9]_i_21_n_0\
    );
\mulData2[0][9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => lB_reg_r3_384_447_7_7_n_0,
      I2 => plusOp1_in(7),
      I3 => lB_reg_r3_320_383_7_7_n_0,
      I4 => plusOp1_in(6),
      I5 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData2[0][9]_i_22_n_0\
    );
\mulData2[0][9]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[8]\,
      O => plusOp1_in(8)
    );
\mulData2[0][9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => lB_reg_r3_128_191_7_7_n_0,
      I2 => plusOp1_in(7),
      I3 => lB_reg_r3_64_127_7_7_n_0,
      I4 => plusOp1_in(6),
      I5 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData2[0][9]_i_24_n_0\
    );
\mulData2[0][9]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_6_6_n_0,
      I1 => plusOp1_in(7),
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => plusOp1_in(6),
      I4 => lB_reg_r3_512_575_6_6_n_0,
      O => \mulData2[0][9]_i_35_n_0\
    );
\mulData2[0][9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => lB_reg_r3_384_447_6_6_n_0,
      I2 => plusOp1_in(7),
      I3 => lB_reg_r3_320_383_6_6_n_0,
      I4 => plusOp1_in(6),
      I5 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData2[0][9]_i_36_n_0\
    );
\mulData2[0][9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => lB_reg_r3_128_191_6_6_n_0,
      I2 => plusOp1_in(7),
      I3 => lB_reg_r3_64_127_6_6_n_0,
      I4 => plusOp1_in(6),
      I5 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData2[0][9]_i_37_n_0\
    );
\mulData2[0][9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_21_n_0\,
      I1 => plusOp1_in(9),
      I2 => \mulData2[0][9]_i_22_n_0\,
      I3 => plusOp1_in(8),
      I4 => \mulData2[0][9]_i_24_n_0\,
      O => \^rdptr_reg[8]_6\
    );
\mulData2[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mulData2_reg[7][1]_i_2_n_0\,
      I1 => \mulData2_reg[1][1]\,
      I2 => out_data00_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[1][1]_0\,
      O => \^currentrdlinebuffer_reg[1]_5\
    );
\mulData2[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_5\,
      I1 => \^currentrdlinebuffer_reg[1]_4\,
      O => \currentRdLineBuffer_reg[1]_3\(0)
    );
\mulData2[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_5\,
      I1 => \^currentrdlinebuffer_reg[1]_4\,
      I2 => \mulData2_reg[1][4]\,
      O => \currentRdLineBuffer_reg[1]_3\(1)
    );
\mulData2[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \^currentrdlinebuffer_reg[1]_5\,
      I2 => \mulData2_reg[1][4]\,
      I3 => \mulData2_reg[1][4]_0\,
      O => \currentRdLineBuffer_reg[1]_3\(2)
    );
\mulData2[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mulData2_reg[7][2]_i_2_n_0\,
      I1 => \mulData2_reg[7][2]\,
      I2 => out_data00_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[7][2]_0\,
      O => \^currentrdlinebuffer_reg[1]_4\
    );
\mulData2[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \^currentrdlinebuffer_reg[1]_1\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData2[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \^currentrdlinebuffer_reg[1]_1\,
      I2 => \mulData2_reg[2][2]\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData2[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \^currentrdlinebuffer_reg[1]_1\,
      I2 => \mulData2_reg[2][2]\,
      I3 => out_data(0),
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\mulData2[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \^currentrdlinebuffer_reg[1]_1\,
      I2 => out_data(0),
      I3 => \mulData2_reg[2][2]\,
      I4 => out_data(1),
      O => \currentRdLineBuffer_reg[1]\(3)
    );
\mulData2[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \^currentrdlinebuffer_reg[1]_1\,
      I2 => out_data(1),
      I3 => \mulData2_reg[2][2]\,
      I4 => out_data(0),
      I5 => \mulData1_reg[6][7]\(0),
      O => \currentRdLineBuffer_reg[1]\(4)
    );
\mulData2[2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \^currentrdlinebuffer_reg[1]_1\,
      I2 => \mulData1_reg[6][7]\(0),
      I3 => out_data(0),
      I4 => \mulData2_reg[2][2]\,
      I5 => out_data(1),
      O => \currentRdLineBuffer_reg[1]_2\
    );
\mulData2[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \mulData2_reg[7][1]_i_2_n_0\,
      I1 => \mulData2_reg[1][1]\,
      I2 => \mulData2_reg[1][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(0),
      O => \^currentrdlinebuffer_reg[1]_11\(6)
    );
\mulData2[7][1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData2[7][1]_i_14_n_0\
    );
\mulData2[7][1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData2[7][1]_i_15_n_0\
    );
\mulData2[7][1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData2[7][1]_i_16_n_0\
    );
\mulData2[7][1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData2[7][1]_i_17_n_0\
    );
\mulData2[7][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][1]_i_14_n_0\,
      I1 => \mulData2[7][1]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData2[7][1]_i_16_n_0\,
      I4 => \mulData2[7][8]_i_22_n_0\,
      I5 => \mulData2[7][1]_i_17_n_0\,
      O => \mulData2[7][1]_i_6_n_0\
    );
\mulData2[7][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => \mulData2[7][8]_i_22_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData2[7][1]_i_7_n_0\
    );
\mulData2[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \mulData2_reg[7][2]_i_2_n_0\,
      I1 => \mulData2_reg[7][2]\,
      I2 => \mulData2_reg[7][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(1),
      O => \^currentrdlinebuffer_reg[1]_11\(7)
    );
\mulData2[7][2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData2[7][2]_i_14_n_0\
    );
\mulData2[7][2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData2[7][2]_i_15_n_0\
    );
\mulData2[7][2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData2[7][2]_i_16_n_0\
    );
\mulData2[7][2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData2[7][2]_i_17_n_0\
    );
\mulData2[7][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][2]_i_14_n_0\,
      I1 => \mulData2[7][2]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData2[7][2]_i_16_n_0\,
      I4 => \mulData2[7][8]_i_22_n_0\,
      I5 => \mulData2[7][2]_i_17_n_0\,
      O => \mulData2[7][2]_i_6_n_0\
    );
\mulData2[7][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => \mulData2[7][8]_i_22_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData2[7][2]_i_7_n_0\
    );
\mulData2[7][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][3]_i_22_n_0\,
      I1 => \mulData2[7][3]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData2[7][3]_i_24_n_0\,
      I4 => \mulData2[7][8]_i_22_n_0\,
      I5 => \mulData2[7][3]_i_25_n_0\,
      O => \mulData2[7][3]_i_10_n_0\
    );
\mulData2[7][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => \mulData2[7][8]_i_22_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData2[7][3]_i_11_n_0\
    );
\mulData2[7][3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData2[7][3]_i_22_n_0\
    );
\mulData2[7][3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData2[7][3]_i_23_n_0\
    );
\mulData2[7][3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData2[7][3]_i_24_n_0\
    );
\mulData2[7][3]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData2[7][3]_i_25_n_0\
    );
\mulData2[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[0]_0\,
      I1 => \mulData2_reg[7][4]\,
      I2 => \mulData2_reg[7][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(2),
      O => \^currentrdlinebuffer_reg[1]_11\(8)
    );
\mulData2[7][4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData2[7][4]_i_14_n_0\
    );
\mulData2[7][4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData2[7][4]_i_15_n_0\
    );
\mulData2[7][4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData2[7][4]_i_16_n_0\
    );
\mulData2[7][4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData2[7][4]_i_17_n_0\
    );
\mulData2[7][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][4]_i_14_n_0\,
      I1 => \mulData2[7][4]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData2[7][4]_i_16_n_0\,
      I4 => \mulData2[7][8]_i_22_n_0\,
      I5 => \mulData2[7][4]_i_17_n_0\,
      O => \mulData2[7][4]_i_6_n_0\
    );
\mulData2[7][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => \mulData2[7][8]_i_22_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData2[7][4]_i_7_n_0\
    );
\mulData2[7][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][5]_i_22_n_0\,
      I1 => \mulData2[7][5]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData2[7][5]_i_24_n_0\,
      I4 => \mulData2[7][8]_i_22_n_0\,
      I5 => \mulData2[7][5]_i_25_n_0\,
      O => \mulData2[7][5]_i_10_n_0\
    );
\mulData2[7][5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => \mulData2[7][8]_i_22_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData2[7][5]_i_11_n_0\
    );
\mulData2[7][5]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData2[7][5]_i_22_n_0\
    );
\mulData2[7][5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData2[7][5]_i_23_n_0\
    );
\mulData2[7][5]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData2[7][5]_i_24_n_0\
    );
\mulData2[7][5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData2[7][5]_i_25_n_0\
    );
\mulData2[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[0]_1\,
      I1 => \mulData2_reg[7][6]\,
      I2 => \mulData2_reg[7][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(3),
      O => \^currentrdlinebuffer_reg[1]_11\(9)
    );
\mulData2[7][6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData2[7][6]_i_14_n_0\
    );
\mulData2[7][6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData2[7][6]_i_15_n_0\
    );
\mulData2[7][6]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData2[7][6]_i_16_n_0\
    );
\mulData2[7][6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData2[7][6]_i_17_n_0\
    );
\mulData2[7][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][6]_i_14_n_0\,
      I1 => \mulData2[7][6]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData2[7][6]_i_16_n_0\,
      I4 => \mulData2[7][8]_i_22_n_0\,
      I5 => \mulData2[7][6]_i_17_n_0\,
      O => \mulData2[7][6]_i_6_n_0\
    );
\mulData2[7][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => \mulData2[7][8]_i_22_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData2[7][6]_i_7_n_0\
    );
\mulData2[7][7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_6_6_n_0,
      I1 => \mulData2[7][8]_i_22_n_0\,
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => \rdPtr[6]_i_1__1_n_0\,
      I4 => lB_reg_r2_512_575_6_6_n_0,
      O => \mulData2[7][7]_i_12_n_0\
    );
\mulData2[7][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => lB_reg_r2_384_447_6_6_n_0,
      I2 => \mulData2[7][8]_i_22_n_0\,
      I3 => lB_reg_r2_320_383_6_6_n_0,
      I4 => \rdPtr[6]_i_1__1_n_0\,
      I5 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData2[7][7]_i_13_n_0\
    );
\mulData2[7][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => lB_reg_r2_128_191_6_6_n_0,
      I2 => \mulData2[7][8]_i_22_n_0\,
      I3 => lB_reg_r2_64_127_6_6_n_0,
      I4 => \rdPtr[6]_i_1__1_n_0\,
      I5 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData2[7][7]_i_14_n_0\
    );
\mulData2[7][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][7]_i_12_n_0\,
      I1 => \mulData2[7][8]_i_7_n_0\,
      I2 => \mulData2[7][7]_i_13_n_0\,
      I3 => \rdPtr[8]_i_1__1_n_0\,
      I4 => \mulData2[7][7]_i_14_n_0\,
      O => \rdPtr_reg[0]_5\
    );
\mulData2[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^rdptr_reg[0]_2\,
      I1 => \mulData2_reg[7][8]\,
      I2 => \mulData2_reg[7][8]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(4),
      O => \^currentrdlinebuffer_reg[1]_11\(10)
    );
\mulData2[7][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][8]_i_6_n_0\,
      I1 => \mulData2[7][8]_i_7_n_0\,
      I2 => \mulData2[7][8]_i_8_n_0\,
      I3 => \rdPtr[8]_i_1__1_n_0\,
      I4 => \mulData2[7][8]_i_9_n_0\,
      O => \^rdptr_reg[0]_2\
    );
\mulData2[7][8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[7]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[7][8]_i_22_n_0\
    );
\mulData2[7][8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_7_7_n_0,
      I1 => \mulData2[7][8]_i_22_n_0\,
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => \rdPtr[6]_i_1__1_n_0\,
      I4 => lB_reg_r2_512_575_7_7_n_0,
      O => \mulData2[7][8]_i_6_n_0\
    );
\mulData2[7][8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[8]\,
      I3 => \rdPtr_reg_n_0_[9]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[7][8]_i_7_n_0\
    );
\mulData2[7][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => lB_reg_r2_384_447_7_7_n_0,
      I2 => \mulData2[7][8]_i_22_n_0\,
      I3 => lB_reg_r2_320_383_7_7_n_0,
      I4 => \rdPtr[6]_i_1__1_n_0\,
      I5 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData2[7][8]_i_8_n_0\
    );
\mulData2[7][8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => lB_reg_r2_128_191_7_7_n_0,
      I2 => \mulData2[7][8]_i_22_n_0\,
      I3 => lB_reg_r2_64_127_7_7_n_0,
      I4 => \rdPtr[6]_i_1__1_n_0\,
      I5 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData2[7][8]_i_9_n_0\
    );
\mulData2_reg[0][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[0][0]_i_7_n_0\,
      I1 => \mulData2[0][0]_i_8_n_0\,
      O => \^rdptr_reg[8]_0\,
      S => plusOp1_in(9)
    );
\mulData2_reg[7][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][1]_i_6_n_0\,
      I1 => \mulData2[7][1]_i_7_n_0\,
      O => \mulData2_reg[7][1]_i_2_n_0\,
      S => \mulData2[7][8]_i_7_n_0\
    );
\mulData2_reg[7][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][2]_i_6_n_0\,
      I1 => \mulData2[7][2]_i_7_n_0\,
      O => \mulData2_reg[7][2]_i_2_n_0\,
      S => \mulData2[7][8]_i_7_n_0\
    );
\mulData2_reg[7][3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][3]_i_10_n_0\,
      I1 => \mulData2[7][3]_i_11_n_0\,
      O => \rdPtr_reg[0]_3\,
      S => \mulData2[7][8]_i_7_n_0\
    );
\mulData2_reg[7][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][4]_i_6_n_0\,
      I1 => \mulData2[7][4]_i_7_n_0\,
      O => \^rdptr_reg[0]_0\,
      S => \mulData2[7][8]_i_7_n_0\
    );
\mulData2_reg[7][5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][5]_i_10_n_0\,
      I1 => \mulData2[7][5]_i_11_n_0\,
      O => \rdPtr_reg[0]_4\,
      S => \mulData2[7][8]_i_7_n_0\
    );
\mulData2_reg[7][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][6]_i_6_n_0\,
      I1 => \mulData2[7][6]_i_7_n_0\,
      O => \^rdptr_reg[0]_1\,
      S => \mulData2[7][8]_i_7_n_0\
    );
\rdPtr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffReadData(2)
    );
\rdPtr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[6]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[6]_i_1__1_n_0\
    );
\rdPtr[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr[6]_i_2__1_n_0\
    );
\rdPtr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[7]_i_2__1_n_0\
    );
\rdPtr[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[0]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      O => \rdPtr[8]_i_1__1_n_0\
    );
\rdPtr[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep__0_n_0\,
      R => SR(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(1),
      Q => \rdPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(2),
      Q => \rdPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(3),
      Q => \rdPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(4),
      Q => \rdPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(5),
      Q => \rdPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr[6]_i_1__1_n_0\,
      Q => \rdPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(7),
      Q => \rdPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr[8]_i_1__1_n_0\,
      Q => \rdPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(9),
      Q => \rdPtr_reg_n_0_[9]\,
      R => SR(0)
    );
\wrPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => gray_tvalid,
      I1 => currentWrLineBuffer(1),
      I2 => currentWrLineBuffer(0),
      O => lineBuffDataValid(2)
    );
\wrPtr[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3__1_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__1_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3__1_n_0\
    );
\wrPtr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__1_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2__1_n_0\
    );
\wrPtr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3__1_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3__1_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3__1_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => SR(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_line_buffer_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdPtr_reg[9]_0\ : out STD_LOGIC;
    \rdPtr_reg[9]_1\ : out STD_LOGIC;
    \rdPtr_reg[9]_2\ : out STD_LOGIC;
    \rdPtr_reg[0]_0\ : out STD_LOGIC;
    \rdPtr_reg[0]_1\ : out STD_LOGIC;
    \rdPtr_reg[0]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_0\ : out STD_LOGIC;
    \rdPtr_reg[8]_1\ : out STD_LOGIC;
    \rdPtr_reg[8]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_3\ : out STD_LOGIC;
    \rdPtr_reg[8]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_3\ : out STD_LOGIC;
    \rdPtr_reg[9]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_5\ : out STD_LOGIC;
    \rdPtr_reg[9]_6\ : out STD_LOGIC;
    \rdPtr_reg[9]_7\ : out STD_LOGIC;
    \rdPtr_reg[0]_3\ : out STD_LOGIC;
    \rdPtr_reg[0]_4\ : out STD_LOGIC;
    \rdPtr_reg[0]_5\ : out STD_LOGIC;
    \rdPtr_reg[0]_6\ : out STD_LOGIC;
    \rdPtr_reg[0]_7\ : out STD_LOGIC;
    \rdPtr_reg[8]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_6\ : out STD_LOGIC;
    \rdPtr_reg[8]_7\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \mulData1_reg[6][6]\ : in STD_LOGIC;
    \mulData1_reg[3][4]\ : in STD_LOGIC;
    \mulData1_reg[3][4]_0\ : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data0__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gx_sum0[-1111111109]__0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gx_sum0[-1111111109]__0_0\ : in STD_LOGIC;
    \gx_sum0[-1111111107]__0\ : in STD_LOGIC;
    \gx_sum0[-1111111107]__0_0\ : in STD_LOGIC;
    \gx_sum0[-1111111105]__0\ : in STD_LOGIC;
    \gx_sum0[-1111111105]__0_0\ : in STD_LOGIC;
    out_data00_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mulData2_reg[7][3]\ : in STD_LOGIC;
    \mulData2_reg[7][3]_0\ : in STD_LOGIC;
    \mulData2_reg[7][5]\ : in STD_LOGIC;
    \mulData2_reg[7][5]_0\ : in STD_LOGIC;
    \mulData2_reg[7][7]\ : in STD_LOGIC;
    \mulData2_reg[7][7]_0\ : in STD_LOGIC;
    out_data02_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mulData1_reg[3][1]\ : in STD_LOGIC;
    \mulData1_reg[3][1]_0\ : in STD_LOGIC;
    \mulData1_reg[3][2]\ : in STD_LOGIC;
    \mulData1_reg[3][2]_0\ : in STD_LOGIC;
    \gy_sum0[-1111111109]\ : in STD_LOGIC;
    \gy_sum0[-1111111109]_0\ : in STD_LOGIC;
    \gy_sum0[-1111111107]\ : in STD_LOGIC;
    \gy_sum0[-1111111107]_0\ : in STD_LOGIC;
    \mulData1_reg[6][6]_0\ : in STD_LOGIC;
    \mulData1_reg[6][6]_1\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    gray_tvalid : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData2[0][9]_i_25_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_line_buffer_2 : entity is "line_buffer";
end base_axis_sobel_0_2_line_buffer_2;

architecture STRUCTURE of base_axis_sobel_0_2_line_buffer_2 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_2\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gx_sum0[-1111111106]_i_15_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_16_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]_i_17_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_15_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_16_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]_i_17_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_15_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_16_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]_i_17_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_12_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_13_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]_i_14_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_10_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_11_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]_i_9_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_10_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_11_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]_i_9_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_18_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_19_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_20_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_21_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_8_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111106]_i_9_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_14_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_15_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_16_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_17_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_6_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111107]_i_7_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_18_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_19_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_20_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_21_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_8_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111108]_i_9_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_14_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_15_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_16_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_17_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_6_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111109]_i_7_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_12_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_13_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_26_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_27_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_28_n_0\ : STD_LOGIC;
  signal \gy_sum0[-1111111110]_i_29_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_2__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_3__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_4__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_5__2_n_0\ : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 3 to 3 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \mulData1[5][7]_i_15_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_16_n_0\ : STD_LOGIC;
  signal \mulData1[5][7]_i_17_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_15_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_16_n_0\ : STD_LOGIC;
  signal \mulData1[5][8]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_24_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_29_n_0\ : STD_LOGIC;
  signal \mulData2[0][0]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_25_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_26_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_27_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_28_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_38_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_39_n_0\ : STD_LOGIC;
  signal \mulData2[0][9]_i_40_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][1]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][2]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][3]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][4]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_14_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_15_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_16_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_17_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][5]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_18_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_19_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_20_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_21_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][6]_i_9_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_6_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_7_n_0\ : STD_LOGIC;
  signal \mulData2[7][7]_i_8_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_10_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_11_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_12_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_13_n_0\ : STD_LOGIC;
  signal \mulData2[7][8]_i_23_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \rdPtr[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rdptr_reg[0]_0\ : STD_LOGIC;
  signal \^rdptr_reg[0]_1\ : STD_LOGIC;
  signal \^rdptr_reg[0]_2\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_1\ : STD_LOGIC;
  signal \^rdptr_reg[8]_2\ : STD_LOGIC;
  signal \^rdptr_reg[8]_3\ : STD_LOGIC;
  signal \^rdptr_reg[8]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_0\ : STD_LOGIC;
  signal \^rdptr_reg[9]_1\ : STD_LOGIC;
  signal \^rdptr_reg[9]_2\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gy_sum0[-1111111105]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_18\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_19\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_20\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111106]_i_21\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_14\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_16\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111107]_i_17\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_18\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_19\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_20\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111108]_i_21\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_14\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_15\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_16\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111109]_i_17\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_26\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_27\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_28\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gy_sum0[-1111111110]_i_29\ : label is "soft_lutpair90";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/S_C/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \mulData1[3][3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mulData1[3][4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mulData1[6][6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_24\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_25\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_26\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_27\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mulData2[0][0]_i_28\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mulData2[0][9]_i_27\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mulData2[7][1]_i_21\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mulData2[7][8]_i_23\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1__2\ : label is "soft_lutpair81";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep__0\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1__2\ : label is "soft_lutpair83";
begin
  SR(0) <= \^sr\(0);
  \currentRdLineBuffer_reg[1]_0\ <= \^currentrdlinebuffer_reg[1]_0\;
  \currentRdLineBuffer_reg[1]_2\ <= \^currentrdlinebuffer_reg[1]_2\;
  \currentRdLineBuffer_reg[1]_3\(2 downto 0) <= \^currentrdlinebuffer_reg[1]_3\(2 downto 0);
  \rdPtr_reg[0]_0\ <= \^rdptr_reg[0]_0\;
  \rdPtr_reg[0]_1\ <= \^rdptr_reg[0]_1\;
  \rdPtr_reg[0]_2\ <= \^rdptr_reg[0]_2\;
  \rdPtr_reg[8]_0\ <= \^rdptr_reg[8]_0\;
  \rdPtr_reg[8]_1\ <= \^rdptr_reg[8]_1\;
  \rdPtr_reg[8]_2\ <= \^rdptr_reg[8]_2\;
  \rdPtr_reg[8]_3\ <= \^rdptr_reg[8]_3\;
  \rdPtr_reg[8]_4\ <= \^rdptr_reg[8]_4\;
  \rdPtr_reg[9]_0\ <= \^rdptr_reg[9]_0\;
  \rdPtr_reg[9]_1\ <= \^rdptr_reg[9]_1\;
  \rdPtr_reg[9]_2\ <= \^rdptr_reg[9]_2\;
\gx_sum0[-1111111105]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => \gx_sum0[-1111111105]__0\,
      I2 => \gx_sum0[-1111111105]__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \out_data0__0\(2),
      O => \currentRdLineBuffer_reg[1]_4\(6)
    );
\gx_sum0[-1111111106]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111106]_i_15_n_0\
    );
\gx_sum0[-1111111106]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_16_n_0\
    );
\gx_sum0[-1111111106]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \gx_sum0[-1111111106]_i_17_n_0\
    );
\gx_sum0[-1111111106]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111106]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111106]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111106]_i_17_n_0\,
      O => \rdPtr_reg[9]_6\
    );
\gx_sum0[-1111111107]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => \out_data0__0\(1),
      I2 => \gx_sum0[-1111111107]__0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111107]__0_0\,
      O => \currentRdLineBuffer_reg[1]_4\(5)
    );
\gx_sum0[-1111111107]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111107]_i_15_n_0\
    );
\gx_sum0[-1111111107]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_16_n_0\
    );
\gx_sum0[-1111111107]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \gx_sum0[-1111111107]_i_17_n_0\
    );
\gx_sum0[-1111111107]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111107]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111107]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111107]_i_17_n_0\,
      O => \^rdptr_reg[9]_1\
    );
\gx_sum0[-1111111108]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111108]_i_15_n_0\
    );
\gx_sum0[-1111111108]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_16_n_0\
    );
\gx_sum0[-1111111108]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \gx_sum0[-1111111108]_i_17_n_0\
    );
\gx_sum0[-1111111108]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111108]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111108]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111108]_i_17_n_0\,
      O => \rdPtr_reg[9]_5\
    );
\gx_sum0[-1111111109]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => \out_data0__0\(0),
      I2 => \gx_sum0[-1111111109]__0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gx_sum0[-1111111109]__0_0\,
      O => \currentRdLineBuffer_reg[1]_4\(4)
    );
\gx_sum0[-1111111109]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111109]_i_12_n_0\
    );
\gx_sum0[-1111111109]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_13_n_0\
    );
\gx_sum0[-1111111109]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \gx_sum0[-1111111109]_i_14_n_0\
    );
\gx_sum0[-1111111109]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111109]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111109]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111109]_i_14_n_0\,
      O => \^rdptr_reg[9]_0\
    );
\gx_sum0[-1111111110]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_10_n_0\
    );
\gx_sum0[-1111111110]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \gx_sum0[-1111111110]_i_11_n_0\
    );
\gx_sum0[-1111111110]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111110]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111110]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111110]_i_11_n_0\,
      O => \rdPtr_reg[9]_4\
    );
\gx_sum0[-1111111110]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111110]_i_9_n_0\
    );
\gx_sum0[-1111111111]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_10_n_0\
    );
\gx_sum0[-1111111111]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \gx_sum0[-1111111111]_i_11_n_0\
    );
\gx_sum0[-1111111111]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gx_sum0[-1111111111]_i_9_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \gx_sum0[-1111111111]_i_10_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \gx_sum0[-1111111111]_i_11_n_0\,
      O => \rdPtr_reg[9]_3\
    );
\gx_sum0[-1111111111]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \gx_sum0[-1111111111]_i_9_n_0\
    );
\gy_sum0[-1111111105]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      O => \currentRdLineBuffer_reg[1]_4\(0)
    );
\gy_sum0[-1111111106]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_18_n_0\
    );
\gy_sum0[-1111111106]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_19_n_0\
    );
\gy_sum0[-1111111106]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_20_n_0\
    );
\gy_sum0[-1111111106]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \gy_sum0[-1111111106]_i_21_n_0\
    );
\gy_sum0[-1111111106]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111106]_i_8_n_0\,
      I1 => \gy_sum0[-1111111106]_i_9_n_0\,
      O => \rdPtr_reg[8]_6\,
      S => \mulData2[0][0]_i_9_n_0\
    );
\gy_sum0[-1111111106]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111106]_i_18_n_0\,
      I1 => \gy_sum0[-1111111106]_i_19_n_0\,
      I2 => \mulData2[0][9]_i_27_n_0\,
      I3 => \gy_sum0[-1111111106]_i_20_n_0\,
      I4 => \mulData2[0][0]_i_27_n_0\,
      I5 => \gy_sum0[-1111111106]_i_21_n_0\,
      O => \gy_sum0[-1111111106]_i_8_n_0\
    );
\gy_sum0[-1111111106]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => \mulData2[0][0]_i_27_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => \mulData2[0][9]_i_27_n_0\,
      O => \gy_sum0[-1111111106]_i_9_n_0\
    );
\gy_sum0[-1111111107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[8]_3\,
      I1 => out_data02_out(3),
      I2 => \gy_sum0[-1111111107]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gy_sum0[-1111111107]_0\,
      O => \^currentrdlinebuffer_reg[1]_3\(2)
    );
\gy_sum0[-1111111107]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_14_n_0\
    );
\gy_sum0[-1111111107]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_15_n_0\
    );
\gy_sum0[-1111111107]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_16_n_0\
    );
\gy_sum0[-1111111107]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \gy_sum0[-1111111107]_i_17_n_0\
    );
\gy_sum0[-1111111107]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111107]_i_6_n_0\,
      I1 => \gy_sum0[-1111111107]_i_7_n_0\,
      O => \^rdptr_reg[8]_3\,
      S => \mulData2[0][0]_i_9_n_0\
    );
\gy_sum0[-1111111107]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111107]_i_14_n_0\,
      I1 => \gy_sum0[-1111111107]_i_15_n_0\,
      I2 => \mulData2[0][9]_i_27_n_0\,
      I3 => \gy_sum0[-1111111107]_i_16_n_0\,
      I4 => \mulData2[0][0]_i_27_n_0\,
      I5 => \gy_sum0[-1111111107]_i_17_n_0\,
      O => \gy_sum0[-1111111107]_i_6_n_0\
    );
\gy_sum0[-1111111107]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => \mulData2[0][0]_i_27_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => \mulData2[0][9]_i_27_n_0\,
      O => \gy_sum0[-1111111107]_i_7_n_0\
    );
\gy_sum0[-1111111108]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_18_n_0\
    );
\gy_sum0[-1111111108]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_19_n_0\
    );
\gy_sum0[-1111111108]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_20_n_0\
    );
\gy_sum0[-1111111108]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \gy_sum0[-1111111108]_i_21_n_0\
    );
\gy_sum0[-1111111108]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111108]_i_8_n_0\,
      I1 => \gy_sum0[-1111111108]_i_9_n_0\,
      O => \rdPtr_reg[8]_5\,
      S => \mulData2[0][0]_i_9_n_0\
    );
\gy_sum0[-1111111108]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111108]_i_18_n_0\,
      I1 => \gy_sum0[-1111111108]_i_19_n_0\,
      I2 => \mulData2[0][9]_i_27_n_0\,
      I3 => \gy_sum0[-1111111108]_i_20_n_0\,
      I4 => \mulData2[0][0]_i_27_n_0\,
      I5 => \gy_sum0[-1111111108]_i_21_n_0\,
      O => \gy_sum0[-1111111108]_i_8_n_0\
    );
\gy_sum0[-1111111108]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => \mulData2[0][0]_i_27_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => \mulData2[0][9]_i_27_n_0\,
      O => \gy_sum0[-1111111108]_i_9_n_0\
    );
\gy_sum0[-1111111109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => out_data02_out(2),
      I2 => \gy_sum0[-1111111109]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \gy_sum0[-1111111109]_0\,
      O => \^currentrdlinebuffer_reg[1]_3\(1)
    );
\gy_sum0[-1111111109]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_14_n_0\
    );
\gy_sum0[-1111111109]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_15_n_0\
    );
\gy_sum0[-1111111109]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_16_n_0\
    );
\gy_sum0[-1111111109]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \gy_sum0[-1111111109]_i_17_n_0\
    );
\gy_sum0[-1111111109]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111109]_i_6_n_0\,
      I1 => \gy_sum0[-1111111109]_i_7_n_0\,
      O => \^rdptr_reg[8]_2\,
      S => \mulData2[0][0]_i_9_n_0\
    );
\gy_sum0[-1111111109]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111109]_i_14_n_0\,
      I1 => \gy_sum0[-1111111109]_i_15_n_0\,
      I2 => \mulData2[0][9]_i_27_n_0\,
      I3 => \gy_sum0[-1111111109]_i_16_n_0\,
      I4 => \mulData2[0][0]_i_27_n_0\,
      I5 => \gy_sum0[-1111111109]_i_17_n_0\,
      O => \gy_sum0[-1111111109]_i_6_n_0\
    );
\gy_sum0[-1111111109]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => \mulData2[0][0]_i_27_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => \mulData2[0][9]_i_27_n_0\,
      O => \gy_sum0[-1111111109]_i_7_n_0\
    );
\gy_sum0[-1111111110]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gy_sum0[-1111111110]_i_26_n_0\,
      I1 => \gy_sum0[-1111111110]_i_27_n_0\,
      I2 => \mulData2[0][9]_i_27_n_0\,
      I3 => \gy_sum0[-1111111110]_i_28_n_0\,
      I4 => \mulData2[0][0]_i_27_n_0\,
      I5 => \gy_sum0[-1111111110]_i_29_n_0\,
      O => \gy_sum0[-1111111110]_i_12_n_0\
    );
\gy_sum0[-1111111110]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => \mulData2[0][0]_i_27_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => \mulData2[0][9]_i_27_n_0\,
      O => \gy_sum0[-1111111110]_i_13_n_0\
    );
\gy_sum0[-1111111110]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_26_n_0\
    );
\gy_sum0[-1111111110]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_27_n_0\
    );
\gy_sum0[-1111111110]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_28_n_0\
    );
\gy_sum0[-1111111110]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \gy_sum0[-1111111110]_i_29_n_0\
    );
\gy_sum0[-1111111110]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gy_sum0[-1111111110]_i_12_n_0\,
      I1 => \gy_sum0[-1111111110]_i_13_n_0\,
      O => \^rdptr_reg[8]_1\,
      S => \mulData2[0][0]_i_9_n_0\
    );
\index[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(3),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(3),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(3),
      O => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(3),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(3),
      O => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(3),
      O => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(3),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(3),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(3),
      O => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(3),
      O => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(3),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
\lB_reg_r2_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr__0\(5)
    );
\lB_reg_r2_0_63_0_2_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      O => \rdPtr__0\(4)
    );
\lB_reg_r2_0_63_0_2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      O => \rdPtr__0\(3)
    );
\lB_reg_r2_0_63_0_2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      O => \rdPtr__0\(2)
    );
\lB_reg_r2_0_63_0_2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      O => \rdPtr__0\(1)
    );
\lB_reg_r2_0_63_0_2_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
\lB_reg_r3_0_63_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \lB_reg_r3_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[3]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[4]\,
      O => \lB_reg_r3_0_63_0_2_i_2__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[2]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[3]\,
      O => \lB_reg_r3_0_63_0_2_i_3__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      O => \lB_reg_r3_0_63_0_2_i_4__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      O => \lB_reg_r3_0_63_0_2_i_5__2_n_0\
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(0),
      DIB => \mulData2[0][9]_i_25_0\(1),
      DIC => \mulData2[0][9]_i_25_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData2[0][9]_i_25_0\(3),
      DIB => \mulData2[0][9]_i_25_0\(4),
      DIC => \mulData2[0][9]_i_25_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData2[0][9]_i_25_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep__0_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
\mulData1[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rdptr_reg[8]_0\,
      I1 => out_data02_out(0),
      I2 => \mulData1_reg[3][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[3][1]_0\,
      O => \^currentrdlinebuffer_reg[1]_3\(0)
    );
\mulData1[3][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\(0),
      I1 => \^currentrdlinebuffer_reg[1]_2\,
      O => \currentRdLineBuffer_reg[1]_1\(0)
    );
\mulData1[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\(0),
      I1 => \^currentrdlinebuffer_reg[1]_2\,
      I2 => \mulData1_reg[3][4]\,
      O => \currentRdLineBuffer_reg[1]_1\(1)
    );
\mulData1[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_2\,
      I1 => \^currentrdlinebuffer_reg[1]_3\(0),
      I2 => \mulData1_reg[3][4]\,
      I3 => \mulData1_reg[3][4]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(2)
    );
\mulData1[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rdptr_reg[8]_1\,
      I1 => out_data02_out(1),
      I2 => \mulData1_reg[3][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData1_reg[3][2]_0\,
      O => \^currentrdlinebuffer_reg[1]_2\
    );
\mulData1[5][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData1[5][7]_i_15_n_0\
    );
\mulData1[5][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData1[5][7]_i_16_n_0\
    );
\mulData1[5][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData1[5][7]_i_17_n_0\
    );
\mulData1[5][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][7]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData1[5][7]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData1[5][7]_i_17_n_0\,
      O => \^rdptr_reg[9]_2\
    );
\mulData1[5][8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData1[5][8]_i_15_n_0\
    );
\mulData1[5][8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData1[5][8]_i_16_n_0\
    );
\mulData1[5][8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData1[5][8]_i_17_n_0\
    );
\mulData1[5][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData1[5][8]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData1[5][8]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData1[5][8]_i_17_n_0\,
      O => \rdPtr_reg[9]_7\
    );
\mulData1[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\(2),
      I1 => \^currentrdlinebuffer_reg[1]_3\(1),
      I2 => out_data(0),
      I3 => out_data(1),
      I4 => out_data(2),
      I5 => out_data(3),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData1[6][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \mulData1_reg[6][6]\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData1[6][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \^rdptr_reg[8]_4\,
      I1 => \mulData1_reg[6][6]_0\,
      I2 => \mulData1_reg[6][6]_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(4),
      O => \^currentrdlinebuffer_reg[1]_0\
    );
\mulData2[0][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[0][0]_i_24_n_0\,
      I1 => \mulData2[0][0]_i_25_n_0\,
      I2 => \mulData2[0][9]_i_27_n_0\,
      I3 => \mulData2[0][0]_i_26_n_0\,
      I4 => \mulData2[0][0]_i_27_n_0\,
      I5 => \mulData2[0][0]_i_28_n_0\,
      O => \mulData2[0][0]_i_10_n_0\
    );
\mulData2[0][0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => \mulData2[0][0]_i_27_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => \mulData2[0][9]_i_27_n_0\,
      O => \mulData2[0][0]_i_11_n_0\
    );
\mulData2[0][0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData2[0][0]_i_24_n_0\
    );
\mulData2[0][0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData2[0][0]_i_25_n_0\
    );
\mulData2[0][0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData2[0][0]_i_26_n_0\
    );
\mulData2[0][0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[0][0]_i_27_n_0\
    );
\mulData2[0][0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => \mulData2[0][0]_i_29_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData2[0][0]_i_28_n_0\
    );
\mulData2[0][0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \mulData2[0][0]_i_29_n_0\
    );
\mulData2[0][0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[8]\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \rdPtr[7]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[0][0]_i_9_n_0\
    );
\mulData2[0][9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_38_n_0\,
      I1 => \mulData2[0][0]_i_9_n_0\,
      I2 => \mulData2[0][9]_i_39_n_0\,
      I3 => \mulData2[0][9]_i_27_n_0\,
      I4 => \mulData2[0][9]_i_40_n_0\,
      O => \^rdptr_reg[8]_4\
    );
\mulData2[0][9]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_7_7_n_0,
      I1 => \mulData2[0][0]_i_27_n_0\,
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => \mulData2[0][0]_i_29_n_0\,
      I4 => lB_reg_r3_512_575_7_7_n_0,
      O => \mulData2[0][9]_i_25_n_0\
    );
\mulData2[0][9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => lB_reg_r3_384_447_7_7_n_0,
      I2 => \mulData2[0][0]_i_27_n_0\,
      I3 => lB_reg_r3_320_383_7_7_n_0,
      I4 => \mulData2[0][0]_i_29_n_0\,
      I5 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData2[0][9]_i_26_n_0\
    );
\mulData2[0][9]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[8]\,
      O => \mulData2[0][9]_i_27_n_0\
    );
\mulData2[0][9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => lB_reg_r3_128_191_7_7_n_0,
      I2 => \mulData2[0][0]_i_27_n_0\,
      I3 => lB_reg_r3_64_127_7_7_n_0,
      I4 => \mulData2[0][0]_i_29_n_0\,
      I5 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData2[0][9]_i_28_n_0\
    );
\mulData2[0][9]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r3_640_703_6_6_n_0,
      I1 => \mulData2[0][0]_i_27_n_0\,
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => \mulData2[0][0]_i_29_n_0\,
      I4 => lB_reg_r3_512_575_6_6_n_0,
      O => \mulData2[0][9]_i_38_n_0\
    );
\mulData2[0][9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => lB_reg_r3_384_447_6_6_n_0,
      I2 => \mulData2[0][0]_i_27_n_0\,
      I3 => lB_reg_r3_320_383_6_6_n_0,
      I4 => \mulData2[0][0]_i_29_n_0\,
      I5 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData2[0][9]_i_39_n_0\
    );
\mulData2[0][9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => lB_reg_r3_128_191_6_6_n_0,
      I2 => \mulData2[0][0]_i_27_n_0\,
      I3 => lB_reg_r3_64_127_6_6_n_0,
      I4 => \mulData2[0][0]_i_29_n_0\,
      I5 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData2[0][9]_i_40_n_0\
    );
\mulData2[0][9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[0][9]_i_25_n_0\,
      I1 => \mulData2[0][0]_i_9_n_0\,
      I2 => \mulData2[0][9]_i_26_n_0\,
      I3 => \mulData2[0][9]_i_27_n_0\,
      I4 => \mulData2[0][9]_i_28_n_0\,
      O => \rdPtr_reg[8]_7\
    );
\mulData2[7][1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData2[7][1]_i_18_n_0\
    );
\mulData2[7][1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData2[7][1]_i_19_n_0\
    );
\mulData2[7][1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData2[7][1]_i_20_n_0\
    );
\mulData2[7][1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData2[7][1]_i_21_n_0\
    );
\mulData2[7][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][1]_i_18_n_0\,
      I1 => \mulData2[7][1]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData2[7][1]_i_20_n_0\,
      I4 => \mulData2[7][8]_i_23_n_0\,
      I5 => \mulData2[7][1]_i_21_n_0\,
      O => \mulData2[7][1]_i_8_n_0\
    );
\mulData2[7][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => \mulData2[7][8]_i_23_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData2[7][1]_i_9_n_0\
    );
\mulData2[7][2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData2[7][2]_i_18_n_0\
    );
\mulData2[7][2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData2[7][2]_i_19_n_0\
    );
\mulData2[7][2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData2[7][2]_i_20_n_0\
    );
\mulData2[7][2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData2[7][2]_i_21_n_0\
    );
\mulData2[7][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][2]_i_18_n_0\,
      I1 => \mulData2[7][2]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData2[7][2]_i_20_n_0\,
      I4 => \mulData2[7][8]_i_23_n_0\,
      I5 => \mulData2[7][2]_i_21_n_0\,
      O => \mulData2[7][2]_i_8_n_0\
    );
\mulData2[7][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => \mulData2[7][8]_i_23_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData2[7][2]_i_9_n_0\
    );
\mulData2[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[0]_0\,
      I1 => out_data00_out(0),
      I2 => \mulData2_reg[7][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[7][3]_0\,
      O => \currentRdLineBuffer_reg[1]_4\(1)
    );
\mulData2[7][3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData2[7][3]_i_14_n_0\
    );
\mulData2[7][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData2[7][3]_i_15_n_0\
    );
\mulData2[7][3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData2[7][3]_i_16_n_0\
    );
\mulData2[7][3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData2[7][3]_i_17_n_0\
    );
\mulData2[7][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][3]_i_14_n_0\,
      I1 => \mulData2[7][3]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData2[7][3]_i_16_n_0\,
      I4 => \mulData2[7][8]_i_23_n_0\,
      I5 => \mulData2[7][3]_i_17_n_0\,
      O => \mulData2[7][3]_i_6_n_0\
    );
\mulData2[7][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => \mulData2[7][8]_i_23_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData2[7][3]_i_7_n_0\
    );
\mulData2[7][4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData2[7][4]_i_18_n_0\
    );
\mulData2[7][4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData2[7][4]_i_19_n_0\
    );
\mulData2[7][4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData2[7][4]_i_20_n_0\
    );
\mulData2[7][4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData2[7][4]_i_21_n_0\
    );
\mulData2[7][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][4]_i_18_n_0\,
      I1 => \mulData2[7][4]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData2[7][4]_i_20_n_0\,
      I4 => \mulData2[7][8]_i_23_n_0\,
      I5 => \mulData2[7][4]_i_21_n_0\,
      O => \mulData2[7][4]_i_8_n_0\
    );
\mulData2[7][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => \mulData2[7][8]_i_23_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData2[7][4]_i_9_n_0\
    );
\mulData2[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^rdptr_reg[0]_1\,
      I1 => out_data00_out(1),
      I2 => \mulData2_reg[7][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData2_reg[7][5]_0\,
      O => \currentRdLineBuffer_reg[1]_4\(2)
    );
\mulData2[7][5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData2[7][5]_i_14_n_0\
    );
\mulData2[7][5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData2[7][5]_i_15_n_0\
    );
\mulData2[7][5]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData2[7][5]_i_16_n_0\
    );
\mulData2[7][5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData2[7][5]_i_17_n_0\
    );
\mulData2[7][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][5]_i_14_n_0\,
      I1 => \mulData2[7][5]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData2[7][5]_i_16_n_0\,
      I4 => \mulData2[7][8]_i_23_n_0\,
      I5 => \mulData2[7][5]_i_17_n_0\,
      O => \mulData2[7][5]_i_6_n_0\
    );
\mulData2[7][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => \mulData2[7][8]_i_23_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData2[7][5]_i_7_n_0\
    );
\mulData2[7][6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData2[7][6]_i_18_n_0\
    );
\mulData2[7][6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData2[7][6]_i_19_n_0\
    );
\mulData2[7][6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData2[7][6]_i_20_n_0\
    );
\mulData2[7][6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData2[7][6]_i_21_n_0\
    );
\mulData2[7][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData2[7][6]_i_18_n_0\,
      I1 => \mulData2[7][6]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData2[7][6]_i_20_n_0\,
      I4 => \mulData2[7][8]_i_23_n_0\,
      I5 => \mulData2[7][6]_i_21_n_0\,
      O => \mulData2[7][6]_i_8_n_0\
    );
\mulData2[7][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => \mulData2[7][8]_i_23_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData2[7][6]_i_9_n_0\
    );
\mulData2[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^rdptr_reg[0]_2\,
      I1 => \mulData2_reg[7][7]\,
      I2 => \mulData2_reg[7][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(2),
      O => \currentRdLineBuffer_reg[1]_4\(3)
    );
\mulData2[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][7]_i_6_n_0\,
      I1 => \mulData2[7][8]_i_11_n_0\,
      I2 => \mulData2[7][7]_i_7_n_0\,
      I3 => \rdPtr[8]_i_1__2_n_0\,
      I4 => \mulData2[7][7]_i_8_n_0\,
      O => \^rdptr_reg[0]_2\
    );
\mulData2[7][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_6_6_n_0,
      I1 => \mulData2[7][8]_i_23_n_0\,
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => \rdPtr[6]_i_1__2_n_0\,
      I4 => lB_reg_r2_512_575_6_6_n_0,
      O => \mulData2[7][7]_i_6_n_0\
    );
\mulData2[7][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => lB_reg_r2_384_447_6_6_n_0,
      I2 => \mulData2[7][8]_i_23_n_0\,
      I3 => lB_reg_r2_320_383_6_6_n_0,
      I4 => \rdPtr[6]_i_1__2_n_0\,
      I5 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData2[7][7]_i_7_n_0\
    );
\mulData2[7][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => lB_reg_r2_128_191_6_6_n_0,
      I2 => \mulData2[7][8]_i_23_n_0\,
      I3 => lB_reg_r2_64_127_6_6_n_0,
      I4 => \rdPtr[6]_i_1__2_n_0\,
      I5 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData2[7][7]_i_8_n_0\
    );
\mulData2[7][8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => lB_reg_r2_640_703_7_7_n_0,
      I1 => \mulData2[7][8]_i_23_n_0\,
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => \rdPtr[6]_i_1__2_n_0\,
      I4 => lB_reg_r2_512_575_7_7_n_0,
      O => \mulData2[7][8]_i_10_n_0\
    );
\mulData2[7][8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[8]\,
      I3 => \rdPtr_reg_n_0_[9]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[7][8]_i_11_n_0\
    );
\mulData2[7][8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => lB_reg_r2_384_447_7_7_n_0,
      I2 => \mulData2[7][8]_i_23_n_0\,
      I3 => lB_reg_r2_320_383_7_7_n_0,
      I4 => \rdPtr[6]_i_1__2_n_0\,
      I5 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData2[7][8]_i_12_n_0\
    );
\mulData2[7][8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => lB_reg_r2_128_191_7_7_n_0,
      I2 => \mulData2[7][8]_i_23_n_0\,
      I3 => lB_reg_r2_64_127_7_7_n_0,
      I4 => \rdPtr[6]_i_1__2_n_0\,
      I5 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData2[7][8]_i_13_n_0\
    );
\mulData2[7][8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[7]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[7]\,
      O => \mulData2[7][8]_i_23_n_0\
    );
\mulData2[7][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mulData2[7][8]_i_10_n_0\,
      I1 => \mulData2[7][8]_i_11_n_0\,
      I2 => \mulData2[7][8]_i_12_n_0\,
      I3 => \rdPtr[8]_i_1__2_n_0\,
      I4 => \mulData2[7][8]_i_13_n_0\,
      O => \rdPtr_reg[0]_7\
    );
\mulData2_reg[0][0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[0][0]_i_10_n_0\,
      I1 => \mulData2[0][0]_i_11_n_0\,
      O => \^rdptr_reg[8]_0\,
      S => \mulData2[0][0]_i_9_n_0\
    );
\mulData2_reg[7][1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][1]_i_8_n_0\,
      I1 => \mulData2[7][1]_i_9_n_0\,
      O => \rdPtr_reg[0]_3\,
      S => \mulData2[7][8]_i_11_n_0\
    );
\mulData2_reg[7][2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][2]_i_8_n_0\,
      I1 => \mulData2[7][2]_i_9_n_0\,
      O => \rdPtr_reg[0]_4\,
      S => \mulData2[7][8]_i_11_n_0\
    );
\mulData2_reg[7][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][3]_i_6_n_0\,
      I1 => \mulData2[7][3]_i_7_n_0\,
      O => \^rdptr_reg[0]_0\,
      S => \mulData2[7][8]_i_11_n_0\
    );
\mulData2_reg[7][4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][4]_i_8_n_0\,
      I1 => \mulData2[7][4]_i_9_n_0\,
      O => \rdPtr_reg[0]_5\,
      S => \mulData2[7][8]_i_11_n_0\
    );
\mulData2_reg[7][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][5]_i_6_n_0\,
      I1 => \mulData2[7][5]_i_7_n_0\,
      O => \^rdptr_reg[0]_1\,
      S => \mulData2[7][8]_i_11_n_0\
    );
\mulData2_reg[7][6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData2[7][6]_i_8_n_0\,
      I1 => \mulData2[7][6]_i_9_n_0\,
      O => \rdPtr_reg[0]_6\,
      S => \mulData2[7][8]_i_11_n_0\
    );
\rdPtr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffReadData(3)
    );
\rdPtr[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[6]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[6]_i_1__2_n_0\
    );
\rdPtr[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr[6]_i_2__2_n_0\
    );
\rdPtr[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[7]_i_2__2_n_0\
    );
\rdPtr[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[0]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      O => \rdPtr[8]_i_1__2_n_0\
    );
\rdPtr[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => \^sr\(0)
    );
\rdPtr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep__0_n_0\,
      R => \^sr\(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(1),
      Q => \rdPtr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(2),
      Q => \rdPtr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(3),
      Q => \rdPtr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(4),
      Q => \rdPtr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(5),
      Q => \rdPtr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr[6]_i_1__2_n_0\,
      Q => \rdPtr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(7),
      Q => \rdPtr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr[8]_i_1__2_n_0\,
      Q => \rdPtr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(9),
      Q => \rdPtr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\wrPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gray_tvalid,
      I1 => currentWrLineBuffer(1),
      I2 => currentWrLineBuffer(0),
      O => lineBuffDataValid(3)
    );
\wrPtr[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3__2_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3__2_n_0\
    );
\wrPtr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2__2_n_0\
    );
\wrPtr[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3__2_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3__2_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3__2_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_rgb2gray is
  port (
    gray_tvalid : out STD_LOGIC;
    \out_data_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grayValid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grayPixel0_carry_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multOp__25_carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grayPixel0_carry__0_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grayPixel0_carry__0_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__1_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0_carry__1_i_2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grayPixel0_carry_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___24_carry_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grayPixel0_carry_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0_carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grayPixel0__41_carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multOp_inferred__1/i___27_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___27_carry__0_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grayPixel_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grayPixel_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0__41_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0__41_carry_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0__41_carry__1_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sobel_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_rgb2gray : entity is "rgb2gray";
end base_axis_sobel_0_2_rgb2gray;

architecture STRUCTURE of base_axis_sobel_0_2_rgb2gray is
  signal \C__1\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grayPixel0__41_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_1\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_3\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_1\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_3\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_n_3\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_1\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_3\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_1\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_2\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_3\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_1\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_2\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_3\ : STD_LOGIC;
  signal \grayPixel0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__2_n_2\ : STD_LOGIC;
  signal \grayPixel0_carry__2_n_3\ : STD_LOGIC;
  signal grayPixel0_carry_i_1_n_0 : STD_LOGIC;
  signal grayPixel0_carry_i_2_n_0 : STD_LOGIC;
  signal grayPixel0_carry_i_3_n_0 : STD_LOGIC;
  signal grayPixel0_carry_n_0 : STD_LOGIC;
  signal grayPixel0_carry_n_1 : STD_LOGIC;
  signal grayPixel0_carry_n_2 : STD_LOGIC;
  signal grayPixel0_carry_n_3 : STD_LOGIC;
  signal \^gray_tvalid\ : STD_LOGIC;
  signal \i___24_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_3_n_0\ : STD_LOGIC;
  signal multOp : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \multOp__25_carry__0_n_0\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_1\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_2\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_3\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_4\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_5\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_6\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_7\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_1\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_2\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_3\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_4\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_5\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_6\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_7\ : STD_LOGIC;
  signal \multOp__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_n_1\ : STD_LOGIC;
  signal \multOp__25_carry_n_2\ : STD_LOGIC;
  signal \multOp__25_carry_n_3\ : STD_LOGIC;
  signal \multOp__25_carry_n_4\ : STD_LOGIC;
  signal \multOp__25_carry_n_5\ : STD_LOGIC;
  signal \multOp__25_carry_n_6\ : STD_LOGIC;
  signal \multOp__25_carry_n_7\ : STD_LOGIC;
  signal \multOp_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_carry__0_n_7\ : STD_LOGIC;
  signal multOp_carry_n_0 : STD_LOGIC;
  signal multOp_carry_n_1 : STD_LOGIC;
  signal multOp_carry_n_2 : STD_LOGIC;
  signal multOp_carry_n_3 : STD_LOGIC;
  signal multOp_carry_n_4 : STD_LOGIC;
  signal multOp_carry_n_5 : STD_LOGIC;
  signal multOp_carry_n_6 : STD_LOGIC;
  signal multOp_carry_n_7 : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_4\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_5\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_7\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__1_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__1_n_7\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_4\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_5\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_7\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grayPixel0__41_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayPixel0__41_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_grayPixel0__41_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayPixel0__41_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_grayPixel0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayPixel0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_grayPixel0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_multOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__0/i___24_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__0/i___24_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__0/i___24_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry__2\ : label is 35;
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  gray_tvalid <= \^gray_tvalid\;
\grayPixel0__41_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayPixel0__41_carry_n_0\,
      CO(2) => \grayPixel0__41_carry_n_1\,
      CO(1) => \grayPixel0__41_carry_n_2\,
      CO(0) => \grayPixel0__41_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => multOp(4 downto 1),
      O(3 downto 0) => \NLW_grayPixel0__41_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \grayPixel0__41_carry_i_1_n_0\,
      S(2) => \grayPixel0__41_carry_i_2_n_0\,
      S(1) => \grayPixel0__41_carry_i_3_n_0\,
      S(0) => \grayPixel0__41_carry_i_4_n_0\
    );
\grayPixel0__41_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0__41_carry_n_0\,
      CO(3) => \grayPixel0__41_carry__0_n_0\,
      CO(2) => \grayPixel0__41_carry__0_n_1\,
      CO(1) => \grayPixel0__41_carry__0_n_2\,
      CO(0) => \grayPixel0__41_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => multOp(8 downto 5),
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_grayPixel0__41_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => \grayPixel0__41_carry__0_i_1_n_0\,
      S(2) => \grayPixel0__41_carry__0_i_2_n_0\,
      S(1) => \grayPixel0__41_carry__0_i_3_n_0\,
      S(0) => \grayPixel0__41_carry__0_i_4_n_0\
    );
\grayPixel0__41_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(8),
      I1 => \C__1\(8),
      O => \grayPixel0__41_carry__0_i_1_n_0\
    );
\grayPixel0__41_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(7),
      I1 => \C__1\(7),
      O => \grayPixel0__41_carry__0_i_2_n_0\
    );
\grayPixel0__41_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(6),
      I1 => \C__1\(6),
      O => \grayPixel0__41_carry__0_i_3_n_0\
    );
\grayPixel0__41_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(5),
      I1 => \C__1\(5),
      O => \grayPixel0__41_carry__0_i_4_n_0\
    );
\grayPixel0__41_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0__41_carry__0_n_0\,
      CO(3) => \grayPixel0__41_carry__1_n_0\,
      CO(2) => \grayPixel0__41_carry__1_n_1\,
      CO(1) => \grayPixel0__41_carry__1_n_2\,
      CO(0) => \grayPixel0__41_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => multOp(12 downto 9),
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \grayPixel0__41_carry__1_i_1_n_0\,
      S(2) => \grayPixel0__41_carry__1_i_2_n_0\,
      S(1) => \grayPixel0__41_carry__1_i_3_n_0\,
      S(0) => \grayPixel0__41_carry__1_i_4_n_0\
    );
\grayPixel0__41_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(12),
      I1 => \C__1\(12),
      O => \grayPixel0__41_carry__1_i_1_n_0\
    );
\grayPixel0__41_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(11),
      I1 => \C__1\(11),
      O => \grayPixel0__41_carry__1_i_2_n_0\
    );
\grayPixel0__41_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(10),
      I1 => \C__1\(10),
      O => \grayPixel0__41_carry__1_i_3_n_0\
    );
\grayPixel0__41_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(9),
      I1 => \C__1\(9),
      O => \grayPixel0__41_carry__1_i_4_n_0\
    );
\grayPixel0__41_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0__41_carry__1_n_0\,
      CO(3 downto 2) => \NLW_grayPixel0__41_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayPixel0__41_carry__2_n_2\,
      CO(0) => \grayPixel0__41_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => multOp(14 downto 13),
      O(3) => \NLW_grayPixel0__41_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(7 downto 5),
      S(3) => '0',
      S(2) => \grayPixel0__41_carry__2_i_1_n_0\,
      S(1) => \grayPixel0__41_carry__2_i_2_n_0\,
      S(0) => \grayPixel0__41_carry__2_i_3_n_0\
    );
\grayPixel0__41_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(15),
      I1 => \grayPixel0_carry__2_n_0\,
      O => \grayPixel0__41_carry__2_i_1_n_0\
    );
\grayPixel0__41_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(14),
      I1 => \C__1\(14),
      O => \grayPixel0__41_carry__2_i_2_n_0\
    );
\grayPixel0__41_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(13),
      I1 => \C__1\(13),
      O => \grayPixel0__41_carry__2_i_3_n_0\
    );
\grayPixel0__41_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(4),
      I1 => \C__1\(4),
      O => \grayPixel0__41_carry_i_1_n_0\
    );
\grayPixel0__41_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(3),
      I1 => \C__1\(3),
      O => \grayPixel0__41_carry_i_2_n_0\
    );
\grayPixel0__41_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(2),
      I1 => \C__1\(2),
      O => \grayPixel0__41_carry_i_3_n_0\
    );
\grayPixel0__41_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(1),
      I1 => \C__1\(1),
      O => \grayPixel0__41_carry_i_4_n_0\
    );
grayPixel0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayPixel0_carry_n_0,
      CO(2) => grayPixel0_carry_n_1,
      CO(1) => grayPixel0_carry_n_2,
      CO(0) => grayPixel0_carry_n_3,
      CYINIT => '0',
      DI(3) => \multOp_inferred__0/i___24_carry_n_7\,
      DI(2) => \multOp_inferred__0/i__carry_n_6\,
      DI(1) => \multOp_inferred__0/i__carry_n_7\,
      DI(0) => Q(0),
      O(3 downto 1) => \C__1\(3 downto 1),
      O(0) => NLW_grayPixel0_carry_O_UNCONNECTED(0),
      S(3) => grayPixel0_carry_i_1_n_0,
      S(2) => grayPixel0_carry_i_2_n_0,
      S(1) => grayPixel0_carry_i_3_n_0,
      S(0) => \grayPixel0__41_carry_i_4_0\(0)
    );
\grayPixel0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayPixel0_carry_n_0,
      CO(3) => \grayPixel0_carry__0_n_0\,
      CO(2) => \grayPixel0_carry__0_n_1\,
      CO(1) => \grayPixel0_carry__0_n_2\,
      CO(0) => \grayPixel0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_inferred__0/i___24_carry__0_n_7\,
      DI(2) => \multOp_inferred__0/i___24_carry_n_4\,
      DI(1) => \multOp_inferred__0/i___24_carry_n_5\,
      DI(0) => \multOp_inferred__0/i___24_carry_n_6\,
      O(3 downto 0) => \C__1\(7 downto 4),
      S(3) => \grayPixel0_carry__0_i_1_n_0\,
      S(2) => \grayPixel0_carry__0_i_2_n_0\,
      S(1) => \grayPixel0_carry__0_i_3_n_0\,
      S(0) => \grayPixel0_carry__0_i_4_n_0\
    );
\grayPixel0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_7\,
      I1 => \multOp__25_carry__0_n_6\,
      O => \grayPixel0_carry__0_i_1_n_0\
    );
\grayPixel0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_4\,
      I1 => \multOp__25_carry__0_n_7\,
      O => \grayPixel0_carry__0_i_2_n_0\
    );
\grayPixel0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_5\,
      I1 => \multOp__25_carry_n_4\,
      O => \grayPixel0_carry__0_i_3_n_0\
    );
\grayPixel0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_6\,
      I1 => \multOp__25_carry_n_5\,
      O => \grayPixel0_carry__0_i_4_n_0\
    );
\grayPixel0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0_carry__0_n_0\,
      CO(3) => \grayPixel0_carry__1_n_0\,
      CO(2) => \grayPixel0_carry__1_n_1\,
      CO(1) => \grayPixel0_carry__1_n_2\,
      CO(0) => \grayPixel0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_inferred__0/i___24_carry__1_n_7\,
      DI(2) => \multOp_inferred__0/i___24_carry__0_n_4\,
      DI(1) => \multOp_inferred__0/i___24_carry__0_n_5\,
      DI(0) => \multOp_inferred__0/i___24_carry__0_n_6\,
      O(3 downto 0) => \C__1\(11 downto 8),
      S(3) => \grayPixel0_carry__1_i_1_n_0\,
      S(2) => \grayPixel0_carry__1_i_2_n_0\,
      S(1) => \grayPixel0_carry__1_i_3_n_0\,
      S(0) => \grayPixel0_carry__1_i_4_n_0\
    );
\grayPixel0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__1_n_7\,
      I1 => \multOp__25_carry__1_n_6\,
      O => \grayPixel0_carry__1_i_1_n_0\
    );
\grayPixel0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_4\,
      I1 => \multOp__25_carry__1_n_7\,
      O => \grayPixel0_carry__1_i_2_n_0\
    );
\grayPixel0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_5\,
      I1 => \multOp__25_carry__0_n_4\,
      O => \grayPixel0_carry__1_i_3_n_0\
    );
\grayPixel0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_6\,
      I1 => \multOp__25_carry__0_n_5\,
      O => \grayPixel0_carry__1_i_4_n_0\
    );
\grayPixel0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0_carry__1_n_0\,
      CO(3) => \grayPixel0_carry__2_n_0\,
      CO(2) => \NLW_grayPixel0_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \grayPixel0_carry__2_n_2\,
      CO(0) => \grayPixel0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \multOp_inferred__0/i___24_carry__1_n_6\,
      O(3) => \NLW_grayPixel0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \C__1\(14 downto 12),
      S(3) => '1',
      S(2) => \grayPixel0__41_carry__1_i_1_0\(0),
      S(1) => \multOp__25_carry__1_n_4\,
      S(0) => \grayPixel0_carry__2_i_2_n_0\
    );
\grayPixel0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__1_n_6\,
      I1 => \multOp__25_carry__1_n_5\,
      O => \grayPixel0_carry__2_i_2_n_0\
    );
grayPixel0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_7\,
      I1 => \multOp__25_carry_n_6\,
      O => grayPixel0_carry_i_1_n_0
    );
grayPixel0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i__carry_n_6\,
      I1 => \multOp__25_carry_n_7\,
      O => grayPixel0_carry_i_2_n_0
    );
grayPixel0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i__carry_n_7\,
      I1 => multOp_carry_n_7,
      O => grayPixel0_carry_i_3_n_0
    );
\grayPixel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(0),
      Q => \grayPixel_reg[7]_0\(0),
      R => '0'
    );
\grayPixel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(1),
      Q => \grayPixel_reg[7]_0\(1),
      R => '0'
    );
\grayPixel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(2),
      Q => \grayPixel_reg[7]_0\(2),
      R => '0'
    );
\grayPixel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(3),
      Q => \grayPixel_reg[7]_0\(3),
      R => '0'
    );
\grayPixel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(4),
      Q => \grayPixel_reg[7]_0\(4),
      R => '0'
    );
\grayPixel_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(5),
      Q => \grayPixel_reg[7]_0\(5),
      R => '0'
    );
\grayPixel_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(6),
      Q => \grayPixel_reg[7]_0\(6),
      R => '0'
    );
\grayPixel_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(7),
      Q => \grayPixel_reg[7]_0\(7),
      R => '0'
    );
grayValid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => E(0),
      Q => \^gray_tvalid\,
      R => '0'
    );
\i___24_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(0),
      O => \i___24_carry_i_3_n_0\
    );
\i___27_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__1/i__carry__0_n_6\,
      I1 => Q(10),
      O => \i___27_carry_i_1_n_0\
    );
\i___27_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__1/i__carry__0_n_7\,
      I1 => Q(9),
      O => \i___27_carry_i_2_n_0\
    );
\i___27_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__1/i__carry_n_4\,
      I1 => Q(8),
      O => \i___27_carry_i_3_n_0\
    );
\multOp__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp__25_carry_n_0\,
      CO(2) => \multOp__25_carry_n_1\,
      CO(1) => \multOp__25_carry_n_2\,
      CO(0) => \multOp__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_carry__0_n_7\,
      DI(2) => multOp_carry_n_4,
      DI(1) => multOp_carry_n_5,
      DI(0) => '0',
      O(3) => \multOp__25_carry_n_4\,
      O(2) => \multOp__25_carry_n_5\,
      O(1) => \multOp__25_carry_n_6\,
      O(0) => \multOp__25_carry_n_7\,
      S(3) => \multOp__25_carry_i_1_n_0\,
      S(2) => \multOp__25_carry_i_2_n_0\,
      S(1) => \multOp__25_carry_i_3_n_0\,
      S(0) => multOp_carry_n_6
    );
\multOp__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp__25_carry_n_0\,
      CO(3) => \multOp__25_carry__0_n_0\,
      CO(2) => \multOp__25_carry__0_n_1\,
      CO(1) => \multOp__25_carry__0_n_2\,
      CO(0) => \multOp__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \grayPixel0_carry__0_i_2_0\(2 downto 0),
      DI(0) => Q(16),
      O(3) => \multOp__25_carry__0_n_4\,
      O(2) => \multOp__25_carry__0_n_5\,
      O(1) => \multOp__25_carry__0_n_6\,
      O(0) => \multOp__25_carry__0_n_7\,
      S(3 downto 0) => \grayPixel0_carry__0_i_2_1\(3 downto 0)
    );
\multOp__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp__25_carry__0_n_0\,
      CO(3) => \out_data_reg[21]\(0),
      CO(2) => \multOp__25_carry__1_n_1\,
      CO(1) => \multOp__25_carry__1_n_2\,
      CO(0) => \multOp__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(21),
      DI(0) => \grayPixel0_carry__1_i_2_0\(0),
      O(3) => \multOp__25_carry__1_n_4\,
      O(2) => \multOp__25_carry__1_n_5\,
      O(1) => \multOp__25_carry__1_n_6\,
      O(0) => \multOp__25_carry__1_n_7\,
      S(3 downto 2) => Q(23 downto 22),
      S(1 downto 0) => \grayPixel0_carry__1_i_2_1\(1 downto 0)
    );
\multOp__25_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_carry__0_n_7\,
      I1 => Q(18),
      O => \multOp__25_carry_i_1_n_0\
    );
\multOp__25_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_carry_n_4,
      I1 => Q(17),
      O => \multOp__25_carry_i_2_n_0\
    );
\multOp__25_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_carry_n_5,
      I1 => Q(16),
      O => \multOp__25_carry_i_3_n_0\
    );
multOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => multOp_carry_n_0,
      CO(2) => multOp_carry_n_1,
      CO(1) => multOp_carry_n_2,
      CO(0) => multOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => multOp_carry_n_4,
      O(2) => multOp_carry_n_5,
      O(1) => multOp_carry_n_6,
      O(0) => multOp_carry_n_7,
      S(3 downto 1) => grayPixel0_carry_i_3_0(2 downto 0),
      S(0) => Q(17)
    );
\multOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => multOp_carry_n_0,
      CO(3) => \multOp_carry__0_n_0\,
      CO(2) => \multOp_carry__0_n_1\,
      CO(1) => \multOp_carry__0_n_2\,
      CO(0) => \multOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 1) => \out_data_reg[23]\(2 downto 0),
      O(0) => \multOp_carry__0_n_7\,
      S(3) => Q(22),
      S(2 downto 0) => \multOp__25_carry_0\(2 downto 0)
    );
\multOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_carry__0_n_0\,
      CO(3 downto 2) => \NLW_multOp_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_data_reg[23]_0\(0),
      CO(0) => \NLW_multOp_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_multOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[23]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\multOp_inferred__0/i___24_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__0/i___24_carry_n_0\,
      CO(2) => \multOp_inferred__0/i___24_carry_n_1\,
      CO(1) => \multOp_inferred__0/i___24_carry_n_2\,
      CO(0) => \multOp_inferred__0/i___24_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => grayPixel0_carry_1(1 downto 0),
      DI(1) => \i___24_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \multOp_inferred__0/i___24_carry_n_4\,
      O(2) => \multOp_inferred__0/i___24_carry_n_5\,
      O(1) => \multOp_inferred__0/i___24_carry_n_6\,
      O(0) => \multOp_inferred__0/i___24_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\multOp_inferred__0/i___24_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i___24_carry_n_0\,
      CO(3) => \multOp_inferred__0/i___24_carry__0_n_0\,
      CO(2) => \multOp_inferred__0/i___24_carry__0_n_1\,
      CO(1) => \multOp_inferred__0/i___24_carry__0_n_2\,
      CO(0) => \multOp_inferred__0/i___24_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \grayPixel0_carry__0_0\(3 downto 0),
      O(3) => \multOp_inferred__0/i___24_carry__0_n_4\,
      O(2) => \multOp_inferred__0/i___24_carry__0_n_5\,
      O(1) => \multOp_inferred__0/i___24_carry__0_n_6\,
      O(0) => \multOp_inferred__0/i___24_carry__0_n_7\,
      S(3 downto 0) => \grayPixel0_carry__0_1\(3 downto 0)
    );
\multOp_inferred__0/i___24_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i___24_carry__0_n_0\,
      CO(3 downto 1) => \NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \multOp_inferred__0/i___24_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayPixel0_carry__1_0\(0),
      O(3 downto 2) => \NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \multOp_inferred__0/i___24_carry__1_n_6\,
      O(0) => \multOp_inferred__0/i___24_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \grayPixel0_carry__1_1\(1 downto 0)
    );
\multOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__0/i__carry_n_0\,
      CO(2) => \multOp_inferred__0/i__carry_n_1\,
      CO(1) => \multOp_inferred__0/i__carry_n_2\,
      CO(0) => \multOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3 downto 2) => \^o\(1 downto 0),
      O(1) => \multOp_inferred__0/i__carry_n_6\,
      O(0) => \multOp_inferred__0/i__carry_n_7\,
      S(3 downto 1) => grayPixel0_carry_0(2 downto 0),
      S(0) => Q(1)
    );
\multOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry_n_0\,
      CO(3) => \multOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \multOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \multOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \multOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \out_data_reg[7]\(3 downto 0),
      S(3) => Q(6),
      S(2 downto 0) => \i___24_carry_i_1\(2 downto 0)
    );
\multOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[7]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\multOp_inferred__1/i___27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__1/i___27_carry_n_0\,
      CO(2) => \multOp_inferred__1/i___27_carry_n_1\,
      CO(1) => \multOp_inferred__1/i___27_carry_n_2\,
      CO(0) => \multOp_inferred__1/i___27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_inferred__1/i__carry__0_n_6\,
      DI(2) => \multOp_inferred__1/i__carry__0_n_7\,
      DI(1) => \multOp_inferred__1/i__carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => multOp(6 downto 3),
      S(3) => \i___27_carry_i_1_n_0\,
      S(2) => \i___27_carry_i_2_n_0\,
      S(1) => \i___27_carry_i_3_n_0\,
      S(0) => \multOp_inferred__1/i__carry_n_5\
    );
\multOp_inferred__1/i___27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i___27_carry_n_0\,
      CO(3) => \multOp_inferred__1/i___27_carry__0_n_0\,
      CO(2) => \multOp_inferred__1/i___27_carry__0_n_1\,
      CO(1) => \multOp_inferred__1/i___27_carry__0_n_2\,
      CO(0) => \multOp_inferred__1/i___27_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \grayPixel_reg[4]_0\(2 downto 0),
      DI(0) => Q(8),
      O(3 downto 0) => multOp(10 downto 7),
      S(3 downto 0) => \grayPixel_reg[4]_1\(3 downto 0)
    );
\multOp_inferred__1/i___27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i___27_carry__0_n_0\,
      CO(3) => \multOp_inferred__1/i___27_carry__1_n_0\,
      CO(2) => \multOp_inferred__1/i___27_carry__1_n_1\,
      CO(1) => \multOp_inferred__1/i___27_carry__1_n_2\,
      CO(0) => \multOp_inferred__1/i___27_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => multOp(14 downto 11),
      S(3 downto 0) => \grayPixel_reg[7]_1\(3 downto 0)
    );
\multOp_inferred__1/i___27_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i___27_carry__1_n_0\,
      CO(3 downto 0) => \NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => multOp(15),
      S(3 downto 1) => B"000",
      S(0) => \grayPixel0__41_carry__2_i_1_0\(0)
    );
\multOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__1/i__carry_n_0\,
      CO(2) => \multOp_inferred__1/i__carry_n_1\,
      CO(1) => \multOp_inferred__1/i__carry_n_2\,
      CO(0) => \multOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(9 downto 8),
      DI(1 downto 0) => B"01",
      O(3) => \multOp_inferred__1/i__carry_n_4\,
      O(2) => \multOp_inferred__1/i__carry_n_5\,
      O(1 downto 0) => multOp(2 downto 1),
      S(3 downto 1) => \grayPixel0__41_carry_0\(2 downto 0),
      S(0) => Q(8)
    );
\multOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i__carry_n_0\,
      CO(3) => \multOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \multOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \multOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \multOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(13 downto 10),
      O(3 downto 2) => \out_data_reg[13]\(1 downto 0),
      O(1) => \multOp_inferred__1/i__carry__0_n_6\,
      O(0) => \multOp_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => \multOp_inferred__1/i___27_carry_0\(3 downto 0)
    );
\multOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \out_data_reg[15]\(0),
      CO(1) => \NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \multOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(15 downto 14),
      O(3 downto 2) => \NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \out_data_reg[15]_0\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \i___27_carry__0_i_5\(1 downto 0)
    );
\totalPixelCounter[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gray_tvalid\,
      I1 => sobel_tvalid,
      O => grayValid_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_sobel is
  port (
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    sobel_tvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    threshold : in STD_LOGIC_VECTOR ( 11 downto 0 );
    out_data : in STD_LOGIC_VECTOR ( 42 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData1_reg[6][9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData1_reg[3][10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData2_reg[2][9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData2_reg[1][10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_sobel : entity is "sobel";
end base_axis_sobel_0_2_sobel;

architecture STRUCTURE of base_axis_sobel_0_2_sobel is
  signal C : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \C__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal PCIN : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal PCOUT : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \gx_sum0[-1111111104]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111105]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111106]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111107]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111108]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111109]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111110]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-1111111111]__0_n_0\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111104]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111105]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111106]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111107]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111108]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111109]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111110]\ : STD_LOGIC;
  signal \gx_sum0[-_n_0_1111111111]\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_n_1\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_n_2\ : STD_LOGIC;
  signal \gx_sum0__29_carry__0_n_3\ : STD_LOGIC;
  signal \gx_sum0__29_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__1_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry__1_n_2\ : STD_LOGIC;
  signal \gx_sum0__29_carry__1_n_3\ : STD_LOGIC;
  signal \gx_sum0__29_carry_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry_n_0\ : STD_LOGIC;
  signal \gx_sum0__29_carry_n_1\ : STD_LOGIC;
  signal \gx_sum0__29_carry_n_2\ : STD_LOGIC;
  signal \gx_sum0__29_carry_n_3\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_1\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_2\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_3\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_4\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_5\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_6\ : STD_LOGIC;
  signal \gx_sum0__58_carry__0_n_7\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_1\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_2\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_3\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_4\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_5\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_6\ : STD_LOGIC;
  signal \gx_sum0__58_carry__1_n_7\ : STD_LOGIC;
  signal \gx_sum0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_0\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_1\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_2\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_3\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_4\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_5\ : STD_LOGIC;
  signal \gx_sum0__58_carry_n_6\ : STD_LOGIC;
  signal \gx_sum0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_1\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_2\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_3\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_4\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_5\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_6\ : STD_LOGIC;
  signal \gx_sum0_carry__0_n_7\ : STD_LOGIC;
  signal \gx_sum0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum0_carry__1_n_1\ : STD_LOGIC;
  signal \gx_sum0_carry__1_n_3\ : STD_LOGIC;
  signal \gx_sum0_carry__1_n_6\ : STD_LOGIC;
  signal \gx_sum0_carry__1_n_7\ : STD_LOGIC;
  signal gx_sum0_carry_i_1_n_0 : STD_LOGIC;
  signal gx_sum0_carry_i_2_n_0 : STD_LOGIC;
  signal gx_sum0_carry_i_3_n_0 : STD_LOGIC;
  signal gx_sum0_carry_i_4_n_0 : STD_LOGIC;
  signal gx_sum0_carry_n_0 : STD_LOGIC;
  signal gx_sum0_carry_n_1 : STD_LOGIC;
  signal gx_sum0_carry_n_2 : STD_LOGIC;
  signal gx_sum0_carry_n_3 : STD_LOGIC;
  signal gx_sum0_carry_n_4 : STD_LOGIC;
  signal gx_sum0_carry_n_5 : STD_LOGIC;
  signal gx_sum0_carry_n_6 : STD_LOGIC;
  signal gx_sum0_carry_n_7 : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gx_sum0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gx_sum[3]_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum[3]_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum[3]_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum[3]_i_5_n_0\ : STD_LOGIC;
  signal \gx_sum[7]_i_2_n_0\ : STD_LOGIC;
  signal \gx_sum[7]_i_3_n_0\ : STD_LOGIC;
  signal \gx_sum[7]_i_4_n_0\ : STD_LOGIC;
  signal \gx_sum[7]_i_5_n_0\ : STD_LOGIC;
  signal gx_sum_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \gx_sum_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gx_sum_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gx_sum_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gx_sum_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \gx_sum_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \gx_sum_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gx_sum_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gx_sum_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gx_sum_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gx_sum_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gx_sum_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gx_sum_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gx_sum_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111104]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111105]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111106]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111107]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111108]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111109]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111110]\ : STD_LOGIC;
  signal \gy_sum0[-_n_0_1111111111]\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_n_1\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_n_2\ : STD_LOGIC;
  signal \gy_sum0__26_carry__0_n_3\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_n_1\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_n_2\ : STD_LOGIC;
  signal \gy_sum0__26_carry__1_n_3\ : STD_LOGIC;
  signal \gy_sum0__26_carry_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry_n_0\ : STD_LOGIC;
  signal \gy_sum0__26_carry_n_1\ : STD_LOGIC;
  signal \gy_sum0__26_carry_n_2\ : STD_LOGIC;
  signal \gy_sum0__26_carry_n_3\ : STD_LOGIC;
  signal \gy_sum0__26_carry_n_7\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_1\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_2\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_3\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_4\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_5\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_6\ : STD_LOGIC;
  signal \gy_sum0__62_carry__0_n_7\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_1\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_2\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_3\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_4\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_5\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_6\ : STD_LOGIC;
  signal \gy_sum0__62_carry__1_n_7\ : STD_LOGIC;
  signal \gy_sum0__62_carry_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_0\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_1\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_2\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_3\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_4\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_5\ : STD_LOGIC;
  signal \gy_sum0__62_carry_n_6\ : STD_LOGIC;
  signal \gy_sum0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gy_sum0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gy_sum0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_0\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_1\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_2\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_3\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_4\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_5\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_6\ : STD_LOGIC;
  signal \gy_sum0_carry__0_n_7\ : STD_LOGIC;
  signal \gy_sum0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gy_sum0_carry__1_n_1\ : STD_LOGIC;
  signal \gy_sum0_carry__1_n_3\ : STD_LOGIC;
  signal \gy_sum0_carry__1_n_6\ : STD_LOGIC;
  signal \gy_sum0_carry__1_n_7\ : STD_LOGIC;
  signal gy_sum0_carry_i_1_n_0 : STD_LOGIC;
  signal gy_sum0_carry_i_2_n_0 : STD_LOGIC;
  signal gy_sum0_carry_i_3_n_0 : STD_LOGIC;
  signal gy_sum0_carry_i_4_n_0 : STD_LOGIC;
  signal gy_sum0_carry_n_0 : STD_LOGIC;
  signal gy_sum0_carry_n_1 : STD_LOGIC;
  signal gy_sum0_carry_n_2 : STD_LOGIC;
  signal gy_sum0_carry_n_3 : STD_LOGIC;
  signal gy_sum0_carry_n_4 : STD_LOGIC;
  signal gy_sum0_carry_n_5 : STD_LOGIC;
  signal gy_sum0_carry_n_6 : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__2_n_2\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__2_n_3\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__2_n_5\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__2_n_6\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry__2_n_7\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \gy_sum0_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal gy_sum_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_3\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \mulData1_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \mulData2_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \out_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_11_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_12_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_14_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_15_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_16_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_17_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_18_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_19_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_20_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_21_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_22_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_23_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_24_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_25_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_26_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_27_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_28_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_29_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \out_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal sumData1_i_10_n_0 : STD_LOGIC;
  signal sumData1_i_11_n_0 : STD_LOGIC;
  signal sumData1_i_12_n_0 : STD_LOGIC;
  signal sumData1_i_13_n_0 : STD_LOGIC;
  signal sumData1_i_14_n_0 : STD_LOGIC;
  signal sumData1_i_15_n_0 : STD_LOGIC;
  signal sumData1_i_16_n_0 : STD_LOGIC;
  signal sumData1_i_17_n_1 : STD_LOGIC;
  signal sumData1_i_17_n_2 : STD_LOGIC;
  signal sumData1_i_17_n_3 : STD_LOGIC;
  signal sumData1_i_18_n_0 : STD_LOGIC;
  signal sumData1_i_18_n_1 : STD_LOGIC;
  signal sumData1_i_18_n_2 : STD_LOGIC;
  signal sumData1_i_18_n_3 : STD_LOGIC;
  signal sumData1_i_19_n_0 : STD_LOGIC;
  signal sumData1_i_19_n_1 : STD_LOGIC;
  signal sumData1_i_19_n_2 : STD_LOGIC;
  signal sumData1_i_19_n_3 : STD_LOGIC;
  signal sumData1_i_1_n_0 : STD_LOGIC;
  signal sumData1_i_20_n_0 : STD_LOGIC;
  signal sumData1_i_20_n_1 : STD_LOGIC;
  signal sumData1_i_20_n_2 : STD_LOGIC;
  signal sumData1_i_20_n_3 : STD_LOGIC;
  signal sumData1_i_21_n_0 : STD_LOGIC;
  signal sumData1_i_22_n_0 : STD_LOGIC;
  signal sumData1_i_23_n_0 : STD_LOGIC;
  signal sumData1_i_24_n_0 : STD_LOGIC;
  signal sumData1_i_25_n_0 : STD_LOGIC;
  signal sumData1_i_26_n_0 : STD_LOGIC;
  signal sumData1_i_27_n_0 : STD_LOGIC;
  signal sumData1_i_28_n_0 : STD_LOGIC;
  signal sumData1_i_29_n_0 : STD_LOGIC;
  signal sumData1_i_2_n_0 : STD_LOGIC;
  signal sumData1_i_30_n_0 : STD_LOGIC;
  signal sumData1_i_31_n_0 : STD_LOGIC;
  signal sumData1_i_32_n_0 : STD_LOGIC;
  signal sumData1_i_33_n_0 : STD_LOGIC;
  signal sumData1_i_34_n_0 : STD_LOGIC;
  signal sumData1_i_35_n_0 : STD_LOGIC;
  signal sumData1_i_36_n_0 : STD_LOGIC;
  signal sumData1_i_37_n_0 : STD_LOGIC;
  signal sumData1_i_3_n_0 : STD_LOGIC;
  signal sumData1_i_4_n_0 : STD_LOGIC;
  signal sumData1_i_5_n_0 : STD_LOGIC;
  signal sumData1_i_6_n_0 : STD_LOGIC;
  signal sumData1_i_7_n_0 : STD_LOGIC;
  signal sumData1_i_8_n_0 : STD_LOGIC;
  signal sumData1_i_9_n_0 : STD_LOGIC;
  signal sumData1_n_100 : STD_LOGIC;
  signal sumData1_n_101 : STD_LOGIC;
  signal sumData1_n_102 : STD_LOGIC;
  signal sumData1_n_103 : STD_LOGIC;
  signal sumData1_n_104 : STD_LOGIC;
  signal sumData1_n_105 : STD_LOGIC;
  signal sumData1_n_72 : STD_LOGIC;
  signal sumData1_n_73 : STD_LOGIC;
  signal sumData1_n_74 : STD_LOGIC;
  signal sumData1_n_75 : STD_LOGIC;
  signal sumData1_n_76 : STD_LOGIC;
  signal sumData1_n_77 : STD_LOGIC;
  signal sumData1_n_78 : STD_LOGIC;
  signal sumData1_n_79 : STD_LOGIC;
  signal sumData1_n_80 : STD_LOGIC;
  signal sumData1_n_81 : STD_LOGIC;
  signal sumData1_n_82 : STD_LOGIC;
  signal sumData1_n_83 : STD_LOGIC;
  signal sumData1_n_84 : STD_LOGIC;
  signal sumData1_n_85 : STD_LOGIC;
  signal sumData1_n_86 : STD_LOGIC;
  signal sumData1_n_87 : STD_LOGIC;
  signal sumData1_n_88 : STD_LOGIC;
  signal sumData1_n_89 : STD_LOGIC;
  signal sumData1_n_90 : STD_LOGIC;
  signal sumData1_n_91 : STD_LOGIC;
  signal sumData1_n_92 : STD_LOGIC;
  signal sumData1_n_93 : STD_LOGIC;
  signal sumData1_n_94 : STD_LOGIC;
  signal sumData1_n_95 : STD_LOGIC;
  signal sumData1_n_96 : STD_LOGIC;
  signal sumData1_n_97 : STD_LOGIC;
  signal sumData1_n_98 : STD_LOGIC;
  signal sumData1_n_99 : STD_LOGIC;
  signal sumData3 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal sumData4 : STD_LOGIC;
  signal \sumData4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_n_0\ : STD_LOGIC;
  signal \sumData4_carry__0_n_1\ : STD_LOGIC;
  signal \sumData4_carry__0_n_2\ : STD_LOGIC;
  signal \sumData4_carry__0_n_3\ : STD_LOGIC;
  signal \sumData4_carry__1_i_1_n_0\ : STD_LOGIC;
  signal sumData4_carry_i_1_n_0 : STD_LOGIC;
  signal sumData4_carry_i_2_n_0 : STD_LOGIC;
  signal sumData4_carry_i_3_n_0 : STD_LOGIC;
  signal sumData4_carry_i_4_n_0 : STD_LOGIC;
  signal sumData4_carry_i_5_n_0 : STD_LOGIC;
  signal sumData4_carry_i_6_n_0 : STD_LOGIC;
  signal sumData4_carry_i_7_n_0 : STD_LOGIC;
  signal sumData4_carry_i_8_n_0 : STD_LOGIC;
  signal sumData4_carry_n_0 : STD_LOGIC;
  signal sumData4_carry_n_1 : STD_LOGIC;
  signal sumData4_carry_n_2 : STD_LOGIC;
  signal sumData4_carry_n_3 : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sumData4_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sumData_reg__0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal sumData_reg_i_10_n_0 : STD_LOGIC;
  signal sumData_reg_i_11_n_0 : STD_LOGIC;
  signal sumData_reg_i_12_n_0 : STD_LOGIC;
  signal sumData_reg_i_13_n_0 : STD_LOGIC;
  signal sumData_reg_i_14_n_0 : STD_LOGIC;
  signal sumData_reg_i_15_n_0 : STD_LOGIC;
  signal sumData_reg_i_16_n_0 : STD_LOGIC;
  signal sumData_reg_i_17_n_1 : STD_LOGIC;
  signal sumData_reg_i_17_n_2 : STD_LOGIC;
  signal sumData_reg_i_17_n_3 : STD_LOGIC;
  signal sumData_reg_i_17_n_4 : STD_LOGIC;
  signal sumData_reg_i_17_n_5 : STD_LOGIC;
  signal sumData_reg_i_17_n_6 : STD_LOGIC;
  signal sumData_reg_i_17_n_7 : STD_LOGIC;
  signal sumData_reg_i_18_n_0 : STD_LOGIC;
  signal sumData_reg_i_18_n_1 : STD_LOGIC;
  signal sumData_reg_i_18_n_2 : STD_LOGIC;
  signal sumData_reg_i_18_n_3 : STD_LOGIC;
  signal sumData_reg_i_18_n_4 : STD_LOGIC;
  signal sumData_reg_i_18_n_5 : STD_LOGIC;
  signal sumData_reg_i_18_n_6 : STD_LOGIC;
  signal sumData_reg_i_18_n_7 : STD_LOGIC;
  signal sumData_reg_i_19_n_0 : STD_LOGIC;
  signal sumData_reg_i_19_n_1 : STD_LOGIC;
  signal sumData_reg_i_19_n_2 : STD_LOGIC;
  signal sumData_reg_i_19_n_3 : STD_LOGIC;
  signal sumData_reg_i_19_n_4 : STD_LOGIC;
  signal sumData_reg_i_19_n_5 : STD_LOGIC;
  signal sumData_reg_i_19_n_6 : STD_LOGIC;
  signal sumData_reg_i_19_n_7 : STD_LOGIC;
  signal sumData_reg_i_1_n_0 : STD_LOGIC;
  signal sumData_reg_i_20_n_0 : STD_LOGIC;
  signal sumData_reg_i_20_n_1 : STD_LOGIC;
  signal sumData_reg_i_20_n_2 : STD_LOGIC;
  signal sumData_reg_i_20_n_3 : STD_LOGIC;
  signal sumData_reg_i_20_n_4 : STD_LOGIC;
  signal sumData_reg_i_20_n_5 : STD_LOGIC;
  signal sumData_reg_i_20_n_6 : STD_LOGIC;
  signal sumData_reg_i_20_n_7 : STD_LOGIC;
  signal sumData_reg_i_21_n_0 : STD_LOGIC;
  signal sumData_reg_i_22_n_0 : STD_LOGIC;
  signal sumData_reg_i_23_n_0 : STD_LOGIC;
  signal sumData_reg_i_24_n_0 : STD_LOGIC;
  signal sumData_reg_i_25_n_0 : STD_LOGIC;
  signal sumData_reg_i_26_n_0 : STD_LOGIC;
  signal sumData_reg_i_27_n_0 : STD_LOGIC;
  signal sumData_reg_i_28_n_0 : STD_LOGIC;
  signal sumData_reg_i_29_n_0 : STD_LOGIC;
  signal sumData_reg_i_2_n_0 : STD_LOGIC;
  signal sumData_reg_i_30_n_0 : STD_LOGIC;
  signal sumData_reg_i_31_n_0 : STD_LOGIC;
  signal sumData_reg_i_32_n_0 : STD_LOGIC;
  signal sumData_reg_i_33_n_0 : STD_LOGIC;
  signal sumData_reg_i_34_n_0 : STD_LOGIC;
  signal sumData_reg_i_35_n_0 : STD_LOGIC;
  signal sumData_reg_i_36_n_0 : STD_LOGIC;
  signal sumData_reg_i_37_n_0 : STD_LOGIC;
  signal sumData_reg_i_3_n_0 : STD_LOGIC;
  signal sumData_reg_i_4_n_0 : STD_LOGIC;
  signal sumData_reg_i_5_n_0 : STD_LOGIC;
  signal sumData_reg_i_6_n_0 : STD_LOGIC;
  signal sumData_reg_i_7_n_0 : STD_LOGIC;
  signal sumData_reg_i_8_n_0 : STD_LOGIC;
  signal sumData_reg_i_9_n_0 : STD_LOGIC;
  signal sumValid_reg_srl2_n_0 : STD_LOGIC;
  signal \thrSquare__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \NLW_gx_sum0__29_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gx_sum0__29_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gx_sum0__29_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gx_sum0__58_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gx_sum0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gx_sum0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gx_sum0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gx_sum0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gx_sum_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gx_sum_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gy_sum0__62_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gy_sum0__62_carry__1_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gy_sum0__62_carry__1_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gy_sum0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gy_sum0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gy_sum0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gy_sum0_inferred__0/i___0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gy_sum0_inferred__0/i___0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__2_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__2_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__2_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__2_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_data_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sumData1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sumData1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sumData1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sumData1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_sumData1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sumData1_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sumData4_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sumData4_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sumData4_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sumData4_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sumData4_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sumData4_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sumData4_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sumData4_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sumData_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sumData_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sumData_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sumData_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sumData_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_sumData_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sumData_reg_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_thrSquare_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_thrSquare_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_thrSquare_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_thrSquare_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_thrSquare_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_thrSquare_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_thrSquare_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_thrSquare_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_thrSquare_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_thrSquare_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_thrSquare_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gx_sum_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gx_sum_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gx_sum_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gx_sum_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gx_sum_reg[7]_i_1\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \i___0_carry__0_i_1\ : label is "lutpair12";
  attribute HLUTNM of \i___0_carry__0_i_2\ : label is "lutpair11";
  attribute HLUTNM of \i___0_carry__0_i_3\ : label is "lutpair10";
  attribute HLUTNM of \i___0_carry__0_i_4\ : label is "lutpair9";
  attribute HLUTNM of \i___0_carry__0_i_6\ : label is "lutpair12";
  attribute HLUTNM of \i___0_carry__0_i_7\ : label is "lutpair11";
  attribute HLUTNM of \i___0_carry__0_i_8\ : label is "lutpair10";
  attribute HLUTNM of \i___0_carry_i_1\ : label is "lutpair8";
  attribute HLUTNM of \i___0_carry_i_2\ : label is "lutpair7";
  attribute HLUTNM of \i___0_carry_i_3\ : label is "lutpair6";
  attribute HLUTNM of \i___0_carry_i_4\ : label is "lutpair9";
  attribute HLUTNM of \i___0_carry_i_5\ : label is "lutpair8";
  attribute HLUTNM of \i___0_carry_i_6\ : label is "lutpair7";
  attribute HLUTNM of \i___0_carry_i_7\ : label is "lutpair6";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \out_data_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \out_data_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \out_data_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \out_data_reg[0]_i_4\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sumData1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sumData1_i_17 : label is 35;
  attribute ADDER_THRESHOLD of sumData1_i_18 : label is 35;
  attribute ADDER_THRESHOLD of sumData1_i_19 : label is 35;
  attribute ADDER_THRESHOLD of sumData1_i_20 : label is 35;
  attribute COMPARATOR_THRESHOLD of sumData4_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sumData4_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sumData4_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sumData4_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sumData4_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sumData4_inferred__0/i__carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sumData_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sumData_reg_i_17 : label is 35;
  attribute ADDER_THRESHOLD of sumData_reg_i_18 : label is 35;
  attribute ADDER_THRESHOLD of sumData_reg_i_19 : label is 35;
  attribute ADDER_THRESHOLD of sumData_reg_i_20 : label is 35;
  attribute srl_name : string;
  attribute srl_name of sumValid_reg_srl2 : label is "\U0/S/sumValid_reg_srl2 ";
  attribute METHODOLOGY_DRC_VIOS of thrSquare : label is "{SYNTH-13 {cell *THIS*}}";
begin
\gx_sum0[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(9),
      Q => \gx_sum0[-_n_0_1111111104]\,
      R => '0'
    );
\gx_sum0[-1111111104]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(42),
      Q => \gx_sum0[-1111111104]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(8),
      Q => \gx_sum0[-_n_0_1111111105]\,
      R => '0'
    );
\gx_sum0[-1111111105]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(41),
      Q => \gx_sum0[-1111111105]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(7),
      Q => \gx_sum0[-_n_0_1111111106]\,
      R => '0'
    );
\gx_sum0[-1111111106]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(40),
      Q => \gx_sum0[-1111111106]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111107]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(6),
      Q => \gx_sum0[-_n_0_1111111107]\,
      R => '0'
    );
\gx_sum0[-1111111107]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(39),
      Q => \gx_sum0[-1111111107]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(5),
      Q => \gx_sum0[-_n_0_1111111108]\,
      R => '0'
    );
\gx_sum0[-1111111108]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(38),
      Q => \gx_sum0[-1111111108]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111109]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(4),
      Q => \gx_sum0[-_n_0_1111111109]\,
      R => '0'
    );
\gx_sum0[-1111111109]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(37),
      Q => \gx_sum0[-1111111109]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111110]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(3),
      Q => \gx_sum0[-_n_0_1111111110]\,
      R => '0'
    );
\gx_sum0[-1111111110]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(36),
      Q => \gx_sum0[-1111111110]__0_n_0\,
      R => '0'
    );
\gx_sum0[-1111111111]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(2),
      Q => \gx_sum0[-_n_0_1111111111]\,
      R => '0'
    );
\gx_sum0[-1111111111]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(35),
      Q => \gx_sum0[-1111111111]__0_n_0\,
      R => '0'
    );
\gx_sum0__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gx_sum0__29_carry_n_0\,
      CO(2) => \gx_sum0__29_carry_n_1\,
      CO(1) => \gx_sum0__29_carry_n_2\,
      CO(0) => \gx_sum0__29_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mulData1_reg_n_0_[5][4]\,
      DI(2) => \mulData1_reg_n_0_[5][3]\,
      DI(1) => \mulData1_reg_n_0_[5][2]\,
      DI(0) => \mulData1_reg_n_0_[5][1]\,
      O(3 downto 1) => C(4 downto 2),
      O(0) => \NLW_gx_sum0__29_carry_O_UNCONNECTED\(0),
      S(3) => \gx_sum0__29_carry_i_1_n_0\,
      S(2) => \gx_sum0__29_carry_i_2_n_0\,
      S(1) => \gx_sum0__29_carry_i_3_n_0\,
      S(0) => \gx_sum0__29_carry_i_4_n_0\
    );
\gx_sum0__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0__29_carry_n_0\,
      CO(3) => \gx_sum0__29_carry__0_n_0\,
      CO(2) => \gx_sum0__29_carry__0_n_1\,
      CO(1) => \gx_sum0__29_carry__0_n_2\,
      CO(0) => \gx_sum0__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mulData1_reg_n_0_[5][8]\,
      DI(2) => \mulData1_reg_n_0_[5][7]\,
      DI(1) => \mulData1_reg_n_0_[5][6]\,
      DI(0) => \mulData1_reg_n_0_[5][5]\,
      O(3 downto 0) => C(8 downto 5),
      S(3) => \gx_sum0__29_carry__0_i_1_n_0\,
      S(2) => \gx_sum0__29_carry__0_i_2_n_0\,
      S(1) => \gx_sum0__29_carry__0_i_3_n_0\,
      S(0) => \gx_sum0__29_carry__0_i_4_n_0\
    );
\gx_sum0__29_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][8]\,
      I1 => \gx_sum0_carry__1_n_7\,
      O => \gx_sum0__29_carry__0_i_1_n_0\
    );
\gx_sum0__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][7]\,
      I1 => \gx_sum0_carry__0_n_4\,
      O => \gx_sum0__29_carry__0_i_2_n_0\
    );
\gx_sum0__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][6]\,
      I1 => \gx_sum0_carry__0_n_5\,
      O => \gx_sum0__29_carry__0_i_3_n_0\
    );
\gx_sum0__29_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][5]\,
      I1 => \gx_sum0_carry__0_n_6\,
      O => \gx_sum0__29_carry__0_i_4_n_0\
    );
\gx_sum0__29_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0__29_carry__0_n_0\,
      CO(3) => \gx_sum0__29_carry__1_n_0\,
      CO(2) => \NLW_gx_sum0__29_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \gx_sum0__29_carry__1_n_2\,
      CO(0) => \gx_sum0__29_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gx_sum0_carry__1_n_1\,
      DI(1 downto 0) => B"00",
      O(3) => \NLW_gx_sum0__29_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => C(11 downto 9),
      S(3) => '1',
      S(2) => \gx_sum0__29_carry__1_i_1_n_0\,
      S(1) => \gx_sum0__29_carry__1_i_2_n_0\,
      S(0) => \gx_sum0_carry__1_n_6\
    );
\gx_sum0__29_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gx_sum0_carry__1_n_1\,
      O => \gx_sum0__29_carry__1_i_1_n_0\
    );
\gx_sum0__29_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gx_sum0_carry__1_n_1\,
      O => \gx_sum0__29_carry__1_i_2_n_0\
    );
\gx_sum0__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][4]\,
      I1 => \gx_sum0_carry__0_n_7\,
      O => \gx_sum0__29_carry_i_1_n_0\
    );
\gx_sum0__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][3]\,
      I1 => gx_sum0_carry_n_4,
      O => \gx_sum0__29_carry_i_2_n_0\
    );
\gx_sum0__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][2]\,
      I1 => gx_sum0_carry_n_5,
      O => \gx_sum0__29_carry_i_3_n_0\
    );
\gx_sum0__29_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[5][1]\,
      I1 => gx_sum0_carry_n_6,
      O => \gx_sum0__29_carry_i_4_n_0\
    );
\gx_sum0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gx_sum0__58_carry_n_0\,
      CO(2) => \gx_sum0__58_carry_n_1\,
      CO(1) => \gx_sum0__58_carry_n_2\,
      CO(0) => \gx_sum0__58_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mulData1_reg_n_0_[3][4]\,
      DI(2) => \mulData1_reg_n_0_[3][3]\,
      DI(1) => \mulData1_reg_n_0_[3][2]\,
      DI(0) => \mulData1_reg_n_0_[3][1]\,
      O(3) => \gx_sum0__58_carry_n_4\,
      O(2) => \gx_sum0__58_carry_n_5\,
      O(1) => \gx_sum0__58_carry_n_6\,
      O(0) => \NLW_gx_sum0__58_carry_O_UNCONNECTED\(0),
      S(3) => \gx_sum0__58_carry_i_1_n_0\,
      S(2) => \gx_sum0__58_carry_i_2_n_0\,
      S(1) => \gx_sum0__58_carry_i_3_n_0\,
      S(0) => \gx_sum0__58_carry_i_4_n_0\
    );
\gx_sum0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0__58_carry_n_0\,
      CO(3) => \gx_sum0__58_carry__0_n_0\,
      CO(2) => \gx_sum0__58_carry__0_n_1\,
      CO(1) => \gx_sum0__58_carry__0_n_2\,
      CO(0) => \gx_sum0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mulData1_reg_n_0_[3][8]\,
      DI(2) => \mulData1_reg_n_0_[3][7]\,
      DI(1) => \mulData1_reg_n_0_[3][6]\,
      DI(0) => \mulData1_reg_n_0_[3][5]\,
      O(3) => \gx_sum0__58_carry__0_n_4\,
      O(2) => \gx_sum0__58_carry__0_n_5\,
      O(1) => \gx_sum0__58_carry__0_n_6\,
      O(0) => \gx_sum0__58_carry__0_n_7\,
      S(3) => \gx_sum0__58_carry__0_i_1_n_0\,
      S(2) => \gx_sum0__58_carry__0_i_2_n_0\,
      S(1) => \gx_sum0__58_carry__0_i_3_n_0\,
      S(0) => \gx_sum0__58_carry__0_i_4_n_0\
    );
\gx_sum0__58_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][8]\,
      I1 => C(8),
      O => \gx_sum0__58_carry__0_i_1_n_0\
    );
\gx_sum0__58_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][7]\,
      I1 => C(7),
      O => \gx_sum0__58_carry__0_i_2_n_0\
    );
\gx_sum0__58_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][6]\,
      I1 => C(6),
      O => \gx_sum0__58_carry__0_i_3_n_0\
    );
\gx_sum0__58_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][5]\,
      I1 => C(5),
      O => \gx_sum0__58_carry__0_i_4_n_0\
    );
\gx_sum0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0__58_carry__0_n_0\,
      CO(3) => \gx_sum0__58_carry__1_n_0\,
      CO(2) => \gx_sum0__58_carry__1_n_1\,
      CO(1) => \gx_sum0__58_carry__1_n_2\,
      CO(0) => \gx_sum0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => C(11 downto 10),
      DI(1) => \gx_sum0__58_carry__1_i_1_n_0\,
      DI(0) => \mulData1_reg_n_0_[3][10]\,
      O(3) => \gx_sum0__58_carry__1_n_4\,
      O(2) => \gx_sum0__58_carry__1_n_5\,
      O(1) => \gx_sum0__58_carry__1_n_6\,
      O(0) => \gx_sum0__58_carry__1_n_7\,
      S(3) => \gx_sum0__58_carry__1_i_2_n_0\,
      S(2) => \gx_sum0__58_carry__1_i_3_n_0\,
      S(1) => \gx_sum0__58_carry__1_i_4_n_0\,
      S(0) => \gx_sum0__58_carry__1_i_5_n_0\
    );
\gx_sum0__58_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => C(10),
      O => \gx_sum0__58_carry__1_i_1_n_0\
    );
\gx_sum0__58_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(11),
      I1 => \gx_sum0__29_carry__1_n_0\,
      O => \gx_sum0__58_carry__1_i_2_n_0\
    );
\gx_sum0__58_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => C(10),
      I1 => C(11),
      O => \gx_sum0__58_carry__1_i_3_n_0\
    );
\gx_sum0__58_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(10),
      I1 => \mulData1_reg_n_0_[3][10]\,
      O => \gx_sum0__58_carry__1_i_4_n_0\
    );
\gx_sum0__58_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][10]\,
      I1 => C(9),
      O => \gx_sum0__58_carry__1_i_5_n_0\
    );
\gx_sum0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][4]\,
      I1 => C(4),
      O => \gx_sum0__58_carry_i_1_n_0\
    );
\gx_sum0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][3]\,
      I1 => C(3),
      O => \gx_sum0__58_carry_i_2_n_0\
    );
\gx_sum0__58_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][2]\,
      I1 => C(2),
      O => \gx_sum0__58_carry_i_3_n_0\
    );
\gx_sum0__58_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mulData1_reg_n_0_[3][1]\,
      I1 => gx_sum0_carry_n_6,
      I2 => \mulData1_reg_n_0_[5][1]\,
      O => \gx_sum0__58_carry_i_4_n_0\
    );
gx_sum0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gx_sum0_carry_n_0,
      CO(2) => gx_sum0_carry_n_1,
      CO(1) => gx_sum0_carry_n_2,
      CO(0) => gx_sum0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mulData1_reg_n_0_[6][3]\,
      DI(2) => \mulData1_reg_n_0_[6][2]\,
      DI(1) => \mulData1_reg_n_0_[6][1]\,
      DI(0) => \mulData1_reg_n_0_[6][0]\,
      O(3) => gx_sum0_carry_n_4,
      O(2) => gx_sum0_carry_n_5,
      O(1) => gx_sum0_carry_n_6,
      O(0) => gx_sum0_carry_n_7,
      S(3) => gx_sum0_carry_i_1_n_0,
      S(2) => gx_sum0_carry_i_2_n_0,
      S(1) => gx_sum0_carry_i_3_n_0,
      S(0) => gx_sum0_carry_i_4_n_0
    );
\gx_sum0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gx_sum0_carry_n_0,
      CO(3) => \gx_sum0_carry__0_n_0\,
      CO(2) => \gx_sum0_carry__0_n_1\,
      CO(1) => \gx_sum0_carry__0_n_2\,
      CO(0) => \gx_sum0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mulData1_reg_n_0_[6][7]\,
      DI(2) => \mulData1_reg_n_0_[6][6]\,
      DI(1) => \mulData1_reg_n_0_[6][5]\,
      DI(0) => \mulData1_reg_n_0_[6][4]\,
      O(3) => \gx_sum0_carry__0_n_4\,
      O(2) => \gx_sum0_carry__0_n_5\,
      O(1) => \gx_sum0_carry__0_n_6\,
      O(0) => \gx_sum0_carry__0_n_7\,
      S(3) => \gx_sum0_carry__0_i_1_n_0\,
      S(2) => \gx_sum0_carry__0_i_2_n_0\,
      S(1) => \gx_sum0_carry__0_i_3_n_0\,
      S(0) => \gx_sum0_carry__0_i_4_n_0\
    );
\gx_sum0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][7]\,
      I1 => \mulData2_reg_n_0_[0][7]\,
      O => \gx_sum0_carry__0_i_1_n_0\
    );
\gx_sum0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][6]\,
      I1 => \mulData2_reg_n_0_[0][6]\,
      O => \gx_sum0_carry__0_i_2_n_0\
    );
\gx_sum0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][5]\,
      I1 => \mulData2_reg_n_0_[0][5]\,
      O => \gx_sum0_carry__0_i_3_n_0\
    );
\gx_sum0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][4]\,
      I1 => \mulData2_reg_n_0_[0][4]\,
      O => \gx_sum0_carry__0_i_4_n_0\
    );
\gx_sum0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0_carry__0_n_0\,
      CO(3) => \NLW_gx_sum0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \gx_sum0_carry__1_n_1\,
      CO(1) => \NLW_gx_sum0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \gx_sum0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gx_sum0_carry__1_i_1_n_0\,
      DI(0) => \mulData1_reg_n_0_[6][9]\,
      O(3 downto 2) => \NLW_gx_sum0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gx_sum0_carry__1_n_6\,
      O(0) => \gx_sum0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \gx_sum0_carry__1_i_2_n_0\,
      S(0) => \gx_sum0_carry__1_i_3_n_0\
    );
\gx_sum0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][9]\,
      O => \gx_sum0_carry__1_i_1_n_0\
    );
\gx_sum0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][9]\,
      I1 => \mulData2_reg_n_0_[0][9]\,
      O => \gx_sum0_carry__1_i_2_n_0\
    );
\gx_sum0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][9]\,
      I1 => \mulData2_reg_n_0_[0][9]\,
      O => \gx_sum0_carry__1_i_3_n_0\
    );
gx_sum0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][3]\,
      I1 => \mulData2_reg_n_0_[0][3]\,
      O => gx_sum0_carry_i_1_n_0
    );
gx_sum0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][2]\,
      I1 => \mulData2_reg_n_0_[0][2]\,
      O => gx_sum0_carry_i_2_n_0
    );
gx_sum0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][1]\,
      I1 => \mulData2_reg_n_0_[0][1]\,
      O => gx_sum0_carry_i_3_n_0
    );
gx_sum0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData1_reg_n_0_[6][0]\,
      I1 => \mulData2_reg_n_0_[0][0]\,
      O => gx_sum0_carry_i_4_n_0
    );
\gx_sum0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gx_sum0_inferred__0/i__carry_n_0\,
      CO(2) => \gx_sum0_inferred__0/i__carry_n_1\,
      CO(1) => \gx_sum0_inferred__0/i__carry_n_2\,
      CO(0) => \gx_sum0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \gx_sum0[-1111111108]__0_n_0\,
      DI(2) => \gx_sum0[-1111111109]__0_n_0\,
      DI(1) => \gx_sum0[-1111111110]__0_n_0\,
      DI(0) => \gx_sum0[-1111111111]__0_n_0\,
      O(3 downto 0) => PCIN(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\gx_sum0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0_inferred__0/i__carry_n_0\,
      CO(3) => \gx_sum0_inferred__0/i__carry__0_n_0\,
      CO(2) => \gx_sum0_inferred__0/i__carry__0_n_1\,
      CO(1) => \gx_sum0_inferred__0/i__carry__0_n_2\,
      CO(0) => \gx_sum0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \gx_sum0[-1111111104]__0_n_0\,
      DI(2) => \gx_sum0[-1111111105]__0_n_0\,
      DI(1) => \gx_sum0[-1111111106]__0_n_0\,
      DI(0) => \gx_sum0[-1111111107]__0_n_0\,
      O(3 downto 0) => PCIN(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\gx_sum0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0_inferred__0/i__carry__0_n_0\,
      CO(3) => \gx_sum0_inferred__0/i__carry__1_n_0\,
      CO(2) => \gx_sum0_inferred__0/i__carry__1_n_1\,
      CO(1) => \gx_sum0_inferred__0/i__carry__1_n_2\,
      CO(0) => \gx_sum0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \gx_sum0__58_carry__1_n_6\,
      DI(2) => \gx_sum0__58_carry__1_n_7\,
      DI(1) => \gx_sum0__58_carry__0_n_4\,
      DI(0) => \i__carry__1_i_1__0_n_0\,
      O(3 downto 0) => PCIN(11 downto 8),
      S(3) => \i__carry__1_i_2__0_n_0\,
      S(2) => \i__carry__1_i_3_n_0\,
      S(1) => \i__carry__1_i_4_n_0\,
      S(0) => \gx_sum0__58_carry__0_n_4\
    );
\gx_sum0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_gx_sum0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gx_sum0_inferred__0/i__carry__2_n_2\,
      CO(0) => \gx_sum0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gx_sum0__58_carry__1_n_4\,
      DI(0) => \gx_sum0__58_carry__1_n_5\,
      O(3) => \NLW_gx_sum0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => PCIN(16),
      O(1 downto 0) => PCIN(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__2_i_1_n_0\,
      S(0) => \i__carry__2_i_2_n_0\
    );
\gx_sum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(3),
      I1 => \gx_sum0[-_n_0_1111111108]\,
      O => \gx_sum[3]_i_2_n_0\
    );
\gx_sum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(2),
      I1 => \gx_sum0[-_n_0_1111111109]\,
      O => \gx_sum[3]_i_3_n_0\
    );
\gx_sum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(1),
      I1 => \gx_sum0[-_n_0_1111111110]\,
      O => \gx_sum[3]_i_4_n_0\
    );
\gx_sum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(0),
      I1 => \gx_sum0[-_n_0_1111111111]\,
      O => \gx_sum[3]_i_5_n_0\
    );
\gx_sum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(7),
      I1 => \gx_sum0[-_n_0_1111111104]\,
      O => \gx_sum[7]_i_2_n_0\
    );
\gx_sum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(6),
      I1 => \gx_sum0[-_n_0_1111111105]\,
      O => \gx_sum[7]_i_3_n_0\
    );
\gx_sum[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(5),
      I1 => \gx_sum0[-_n_0_1111111106]\,
      O => \gx_sum[7]_i_4_n_0\
    );
\gx_sum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PCIN(4),
      I1 => \gx_sum0[-_n_0_1111111107]\,
      O => \gx_sum[7]_i_5_n_0\
    );
\gx_sum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(0),
      Q => gx_sum_reg(0),
      R => '0'
    );
\gx_sum_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(10),
      Q => gx_sum_reg(10),
      R => '0'
    );
\gx_sum_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(11),
      Q => gx_sum_reg(11),
      R => '0'
    );
\gx_sum_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum_reg[7]_i_1_n_0\,
      CO(3) => \gx_sum_reg[11]_i_1_n_0\,
      CO(2) => \gx_sum_reg[11]_i_1_n_1\,
      CO(1) => \gx_sum_reg[11]_i_1_n_2\,
      CO(0) => \gx_sum_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PCOUT(11 downto 8),
      S(3 downto 0) => PCIN(11 downto 8)
    );
\gx_sum_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(12),
      Q => gx_sum_reg(12),
      R => '0'
    );
\gx_sum_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(13),
      Q => gx_sum_reg(13),
      R => '0'
    );
\gx_sum_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(14),
      Q => gx_sum_reg(14),
      R => '0'
    );
\gx_sum_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(15),
      Q => gx_sum_reg(15),
      R => '0'
    );
\gx_sum_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum_reg[11]_i_1_n_0\,
      CO(3) => \gx_sum_reg[15]_i_1_n_0\,
      CO(2) => \gx_sum_reg[15]_i_1_n_1\,
      CO(1) => \gx_sum_reg[15]_i_1_n_2\,
      CO(0) => \gx_sum_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PCOUT(15 downto 12),
      S(3) => PCIN(16),
      S(2) => PCIN(16),
      S(1 downto 0) => PCIN(13 downto 12)
    );
\gx_sum_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(16),
      Q => gx_sum_reg(16),
      R => '0'
    );
\gx_sum_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gx_sum_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gx_sum_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => PCOUT(16),
      S(3 downto 1) => B"000",
      S(0) => PCIN(16)
    );
\gx_sum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(1),
      Q => gx_sum_reg(1),
      R => '0'
    );
\gx_sum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(2),
      Q => gx_sum_reg(2),
      R => '0'
    );
\gx_sum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(3),
      Q => gx_sum_reg(3),
      R => '0'
    );
\gx_sum_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gx_sum_reg[3]_i_1_n_0\,
      CO(2) => \gx_sum_reg[3]_i_1_n_1\,
      CO(1) => \gx_sum_reg[3]_i_1_n_2\,
      CO(0) => \gx_sum_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PCIN(3 downto 0),
      O(3 downto 0) => PCOUT(3 downto 0),
      S(3) => \gx_sum[3]_i_2_n_0\,
      S(2) => \gx_sum[3]_i_3_n_0\,
      S(1) => \gx_sum[3]_i_4_n_0\,
      S(0) => \gx_sum[3]_i_5_n_0\
    );
\gx_sum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(4),
      Q => gx_sum_reg(4),
      R => '0'
    );
\gx_sum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(5),
      Q => gx_sum_reg(5),
      R => '0'
    );
\gx_sum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(6),
      Q => gx_sum_reg(6),
      R => '0'
    );
\gx_sum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(7),
      Q => gx_sum_reg(7),
      R => '0'
    );
\gx_sum_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum_reg[3]_i_1_n_0\,
      CO(3) => \gx_sum_reg[7]_i_1_n_0\,
      CO(2) => \gx_sum_reg[7]_i_1_n_1\,
      CO(1) => \gx_sum_reg[7]_i_1_n_2\,
      CO(0) => \gx_sum_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PCIN(7 downto 4),
      O(3 downto 0) => PCOUT(7 downto 4),
      S(3) => \gx_sum[7]_i_2_n_0\,
      S(2) => \gx_sum[7]_i_3_n_0\,
      S(1) => \gx_sum[7]_i_4_n_0\,
      S(0) => \gx_sum[7]_i_5_n_0\
    );
\gx_sum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(8),
      Q => gx_sum_reg(8),
      R => '0'
    );
\gx_sum_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => PCOUT(9),
      Q => gx_sum_reg(9),
      R => '0'
    );
\gy_sum0[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(26),
      Q => \gy_sum0[-_n_0_1111111104]\,
      R => '0'
    );
\gy_sum0[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(25),
      Q => \gy_sum0[-_n_0_1111111105]\,
      R => '0'
    );
\gy_sum0[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(24),
      Q => \gy_sum0[-_n_0_1111111106]\,
      R => '0'
    );
\gy_sum0[-1111111107]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(23),
      Q => \gy_sum0[-_n_0_1111111107]\,
      R => '0'
    );
\gy_sum0[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(22),
      Q => \gy_sum0[-_n_0_1111111108]\,
      R => '0'
    );
\gy_sum0[-1111111109]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(21),
      Q => \gy_sum0[-_n_0_1111111109]\,
      R => '0'
    );
\gy_sum0[-1111111110]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(20),
      Q => \gy_sum0[-_n_0_1111111110]\,
      R => '0'
    );
\gy_sum0[-1111111111]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(19),
      Q => \gy_sum0[-_n_0_1111111111]\,
      R => '0'
    );
\gy_sum0__26_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gy_sum0__26_carry_n_0\,
      CO(2) => \gy_sum0__26_carry_n_1\,
      CO(1) => \gy_sum0__26_carry_n_2\,
      CO(0) => \gy_sum0__26_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mulData2_reg_n_0_[2][3]\,
      DI(2) => \mulData2_reg_n_0_[2][2]\,
      DI(1) => \mulData2_reg_n_0_[2][1]\,
      DI(0) => \mulData2_reg_n_0_[2][0]\,
      O(3 downto 1) => \C__0\(3 downto 1),
      O(0) => \gy_sum0__26_carry_n_7\,
      S(3) => \gy_sum0__26_carry_i_1_n_0\,
      S(2) => \gy_sum0__26_carry_i_2_n_0\,
      S(1) => \gy_sum0__26_carry_i_3_n_0\,
      S(0) => \gy_sum0__26_carry_i_4_n_0\
    );
\gy_sum0__26_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0__26_carry_n_0\,
      CO(3) => \gy_sum0__26_carry__0_n_0\,
      CO(2) => \gy_sum0__26_carry__0_n_1\,
      CO(1) => \gy_sum0__26_carry__0_n_2\,
      CO(0) => \gy_sum0__26_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mulData2_reg_n_0_[2][7]\,
      DI(2) => \mulData2_reg_n_0_[2][6]\,
      DI(1) => \mulData2_reg_n_0_[2][5]\,
      DI(0) => \mulData2_reg_n_0_[2][4]\,
      O(3 downto 0) => \C__0\(7 downto 4),
      S(3) => \gy_sum0__26_carry__0_i_1_n_0\,
      S(2) => \gy_sum0__26_carry__0_i_2_n_0\,
      S(1) => \gy_sum0__26_carry__0_i_3_n_0\,
      S(0) => \gy_sum0__26_carry__0_i_4_n_0\
    );
\gy_sum0__26_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][7]\,
      I1 => \gy_sum0_carry__0_n_5\,
      O => \gy_sum0__26_carry__0_i_1_n_0\
    );
\gy_sum0__26_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][6]\,
      I1 => \gy_sum0_carry__0_n_6\,
      O => \gy_sum0__26_carry__0_i_2_n_0\
    );
\gy_sum0__26_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][5]\,
      I1 => \gy_sum0_carry__0_n_7\,
      O => \gy_sum0__26_carry__0_i_3_n_0\
    );
\gy_sum0__26_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][4]\,
      I1 => gy_sum0_carry_n_4,
      O => \gy_sum0__26_carry__0_i_4_n_0\
    );
\gy_sum0__26_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0__26_carry__0_n_0\,
      CO(3) => \gy_sum0__26_carry__1_n_0\,
      CO(2) => \gy_sum0__26_carry__1_n_1\,
      CO(1) => \gy_sum0__26_carry__1_n_2\,
      CO(0) => \gy_sum0__26_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \gy_sum0_carry__1_n_6\,
      DI(2) => \gy_sum0_carry__1_n_7\,
      DI(1) => \gy_sum0__26_carry__1_i_1_n_0\,
      DI(0) => \mulData2_reg_n_0_[2][9]\,
      O(3 downto 0) => \C__0\(11 downto 8),
      S(3) => \gy_sum0__26_carry__1_i_2_n_0\,
      S(2) => \gy_sum0__26_carry__1_i_3_n_0\,
      S(1) => \gy_sum0__26_carry__1_i_4_n_0\,
      S(0) => \gy_sum0__26_carry__1_i_5_n_0\
    );
\gy_sum0__26_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gy_sum0_carry__1_n_7\,
      O => \gy_sum0__26_carry__1_i_1_n_0\
    );
\gy_sum0__26_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gy_sum0_carry__1_n_6\,
      I1 => \gy_sum0_carry__1_n_1\,
      O => \gy_sum0__26_carry__1_i_2_n_0\
    );
\gy_sum0__26_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gy_sum0_carry__1_n_7\,
      I1 => \gy_sum0_carry__1_n_6\,
      O => \gy_sum0__26_carry__1_i_3_n_0\
    );
\gy_sum0__26_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gy_sum0_carry__1_n_7\,
      I1 => \mulData2_reg_n_0_[2][9]\,
      O => \gy_sum0__26_carry__1_i_4_n_0\
    );
\gy_sum0__26_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][9]\,
      I1 => \gy_sum0_carry__0_n_4\,
      O => \gy_sum0__26_carry__1_i_5_n_0\
    );
\gy_sum0__26_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][3]\,
      I1 => gy_sum0_carry_n_5,
      O => \gy_sum0__26_carry_i_1_n_0\
    );
\gy_sum0__26_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][2]\,
      I1 => gy_sum0_carry_n_6,
      O => \gy_sum0__26_carry_i_2_n_0\
    );
\gy_sum0__26_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][1]\,
      I1 => \mulData2_reg_n_0_[0][1]\,
      I2 => \mulData2_reg_n_0_[7][1]\,
      O => \gy_sum0__26_carry_i_3_n_0\
    );
\gy_sum0__26_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[2][0]\,
      I1 => \mulData2_reg_n_0_[0][0]\,
      O => \gy_sum0__26_carry_i_4_n_0\
    );
\gy_sum0__62_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gy_sum0__62_carry_n_0\,
      CO(2) => \gy_sum0__62_carry_n_1\,
      CO(1) => \gy_sum0__62_carry_n_2\,
      CO(0) => \gy_sum0__62_carry_n_3\,
      CYINIT => '0',
      DI(3) => \mulData2_reg_n_0_[1][4]\,
      DI(2) => \mulData2_reg_n_0_[1][3]\,
      DI(1) => \mulData2_reg_n_0_[1][2]\,
      DI(0) => \mulData2_reg_n_0_[1][1]\,
      O(3) => \gy_sum0__62_carry_n_4\,
      O(2) => \gy_sum0__62_carry_n_5\,
      O(1) => \gy_sum0__62_carry_n_6\,
      O(0) => \NLW_gy_sum0__62_carry_O_UNCONNECTED\(0),
      S(3) => \gy_sum0__62_carry_i_1_n_0\,
      S(2) => \gy_sum0__62_carry_i_2_n_0\,
      S(1) => \gy_sum0__62_carry_i_3_n_0\,
      S(0) => \gy_sum0__62_carry_i_4_n_0\
    );
\gy_sum0__62_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0__62_carry_n_0\,
      CO(3) => \gy_sum0__62_carry__0_n_0\,
      CO(2) => \gy_sum0__62_carry__0_n_1\,
      CO(1) => \gy_sum0__62_carry__0_n_2\,
      CO(0) => \gy_sum0__62_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mulData2_reg_n_0_[1][8]\,
      DI(2) => \mulData2_reg_n_0_[1][7]\,
      DI(1) => \mulData2_reg_n_0_[1][6]\,
      DI(0) => \mulData2_reg_n_0_[1][5]\,
      O(3) => \gy_sum0__62_carry__0_n_4\,
      O(2) => \gy_sum0__62_carry__0_n_5\,
      O(1) => \gy_sum0__62_carry__0_n_6\,
      O(0) => \gy_sum0__62_carry__0_n_7\,
      S(3) => \gy_sum0__62_carry__0_i_1_n_0\,
      S(2) => \gy_sum0__62_carry__0_i_2_n_0\,
      S(1) => \gy_sum0__62_carry__0_i_3_n_0\,
      S(0) => \gy_sum0__62_carry__0_i_4_n_0\
    );
\gy_sum0__62_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][8]\,
      I1 => \C__0\(8),
      O => \gy_sum0__62_carry__0_i_1_n_0\
    );
\gy_sum0__62_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][7]\,
      I1 => \C__0\(7),
      O => \gy_sum0__62_carry__0_i_2_n_0\
    );
\gy_sum0__62_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][6]\,
      I1 => \C__0\(6),
      O => \gy_sum0__62_carry__0_i_3_n_0\
    );
\gy_sum0__62_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][5]\,
      I1 => \C__0\(5),
      O => \gy_sum0__62_carry__0_i_4_n_0\
    );
\gy_sum0__62_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0__62_carry__0_n_0\,
      CO(3) => \gy_sum0__62_carry__1_n_0\,
      CO(2) => \gy_sum0__62_carry__1_n_1\,
      CO(1) => \gy_sum0__62_carry__1_n_2\,
      CO(0) => \gy_sum0__62_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \C__0\(11 downto 10),
      DI(1) => \gy_sum0__62_carry__1_i_1_n_0\,
      DI(0) => \mulData2_reg_n_0_[1][10]\,
      O(3) => \gy_sum0__62_carry__1_n_4\,
      O(2) => \gy_sum0__62_carry__1_n_5\,
      O(1) => \gy_sum0__62_carry__1_n_6\,
      O(0) => \gy_sum0__62_carry__1_n_7\,
      S(3) => \gy_sum0__62_carry__1_i_2_n_0\,
      S(2) => \gy_sum0__62_carry__1_i_3_n_0\,
      S(1) => \gy_sum0__62_carry__1_i_4_n_0\,
      S(0) => \gy_sum0__62_carry__1_i_5_n_0\
    );
\gy_sum0__62_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \C__0\(10),
      O => \gy_sum0__62_carry__1_i_1_n_0\
    );
\gy_sum0__62_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \C__0\(11),
      I1 => \gy_sum0__62_carry__1_i_6_n_3\,
      O => \gy_sum0__62_carry__1_i_2_n_0\
    );
\gy_sum0__62_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \C__0\(10),
      I1 => \C__0\(11),
      O => \gy_sum0__62_carry__1_i_3_n_0\
    );
\gy_sum0__62_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \C__0\(10),
      I1 => \mulData2_reg_n_0_[1][10]\,
      O => \gy_sum0__62_carry__1_i_4_n_0\
    );
\gy_sum0__62_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][10]\,
      I1 => \C__0\(9),
      O => \gy_sum0__62_carry__1_i_5_n_0\
    );
\gy_sum0__62_carry__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0__26_carry__1_n_0\,
      CO(3 downto 1) => \NLW_gy_sum0__62_carry__1_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gy_sum0__62_carry__1_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gy_sum0__62_carry__1_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gy_sum0__62_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][4]\,
      I1 => \C__0\(4),
      O => \gy_sum0__62_carry_i_1_n_0\
    );
\gy_sum0__62_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][3]\,
      I1 => \C__0\(3),
      O => \gy_sum0__62_carry_i_2_n_0\
    );
\gy_sum0__62_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][2]\,
      I1 => \C__0\(2),
      O => \gy_sum0__62_carry_i_3_n_0\
    );
\gy_sum0__62_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[1][1]\,
      I1 => \C__0\(1),
      O => \gy_sum0__62_carry_i_4_n_0\
    );
gy_sum0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gy_sum0_carry_n_0,
      CO(2) => gy_sum0_carry_n_1,
      CO(1) => gy_sum0_carry_n_2,
      CO(0) => gy_sum0_carry_n_3,
      CYINIT => '0',
      DI(3) => \mulData2_reg_n_0_[7][4]\,
      DI(2) => \mulData2_reg_n_0_[7][3]\,
      DI(1) => \mulData2_reg_n_0_[7][2]\,
      DI(0) => \mulData2_reg_n_0_[7][1]\,
      O(3) => gy_sum0_carry_n_4,
      O(2) => gy_sum0_carry_n_5,
      O(1) => gy_sum0_carry_n_6,
      O(0) => NLW_gy_sum0_carry_O_UNCONNECTED(0),
      S(3) => gy_sum0_carry_i_1_n_0,
      S(2) => gy_sum0_carry_i_2_n_0,
      S(1) => gy_sum0_carry_i_3_n_0,
      S(0) => gy_sum0_carry_i_4_n_0
    );
\gy_sum0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gy_sum0_carry_n_0,
      CO(3) => \gy_sum0_carry__0_n_0\,
      CO(2) => \gy_sum0_carry__0_n_1\,
      CO(1) => \gy_sum0_carry__0_n_2\,
      CO(0) => \gy_sum0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \mulData2_reg_n_0_[7][8]\,
      DI(2) => \mulData2_reg_n_0_[7][7]\,
      DI(1) => \mulData2_reg_n_0_[7][6]\,
      DI(0) => \mulData2_reg_n_0_[7][5]\,
      O(3) => \gy_sum0_carry__0_n_4\,
      O(2) => \gy_sum0_carry__0_n_5\,
      O(1) => \gy_sum0_carry__0_n_6\,
      O(0) => \gy_sum0_carry__0_n_7\,
      S(3) => \gy_sum0_carry__0_i_1_n_0\,
      S(2) => \gy_sum0_carry__0_i_2_n_0\,
      S(1) => \gy_sum0_carry__0_i_3_n_0\,
      S(0) => \gy_sum0_carry__0_i_4_n_0\
    );
\gy_sum0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][8]\,
      I1 => \mulData2_reg_n_0_[0][9]\,
      O => \gy_sum0_carry__0_i_1_n_0\
    );
\gy_sum0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][7]\,
      I1 => \mulData2_reg_n_0_[0][7]\,
      O => \gy_sum0_carry__0_i_2_n_0\
    );
\gy_sum0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][6]\,
      I1 => \mulData2_reg_n_0_[0][6]\,
      O => \gy_sum0_carry__0_i_3_n_0\
    );
\gy_sum0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][5]\,
      I1 => \mulData2_reg_n_0_[0][5]\,
      O => \gy_sum0_carry__0_i_4_n_0\
    );
\gy_sum0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0_carry__0_n_0\,
      CO(3) => \NLW_gy_sum0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \gy_sum0_carry__1_n_1\,
      CO(1) => \NLW_gy_sum0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \gy_sum0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gy_sum0_carry__1_i_1_n_0\,
      DI(0) => \mulData2_reg_n_0_[0][9]\,
      O(3 downto 2) => \NLW_gy_sum0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gy_sum0_carry__1_n_6\,
      O(0) => \gy_sum0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \mulData2_reg_n_0_[0][9]\,
      S(0) => \mulData2_reg_n_0_[0][9]\
    );
\gy_sum0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mulData2_reg_n_0_[0][9]\,
      O => \gy_sum0_carry__1_i_1_n_0\
    );
gy_sum0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][4]\,
      I1 => \mulData2_reg_n_0_[0][4]\,
      O => gy_sum0_carry_i_1_n_0
    );
gy_sum0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][3]\,
      I1 => \mulData2_reg_n_0_[0][3]\,
      O => gy_sum0_carry_i_2_n_0
    );
gy_sum0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][2]\,
      I1 => \mulData2_reg_n_0_[0][2]\,
      O => gy_sum0_carry_i_3_n_0
    );
gy_sum0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData2_reg_n_0_[7][1]\,
      I1 => \mulData2_reg_n_0_[0][1]\,
      O => gy_sum0_carry_i_4_n_0
    );
\gy_sum0_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gy_sum0_inferred__0/i___0_carry_n_0\,
      CO(2) => \gy_sum0_inferred__0/i___0_carry_n_1\,
      CO(1) => \gy_sum0_inferred__0/i___0_carry_n_2\,
      CO(0) => \gy_sum0_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1_n_0\,
      DI(2) => \i___0_carry_i_2_n_0\,
      DI(1) => \i___0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \gy_sum0_inferred__0/i___0_carry_n_4\,
      O(2) => \gy_sum0_inferred__0/i___0_carry_n_5\,
      O(1) => \gy_sum0_inferred__0/i___0_carry_n_6\,
      O(0) => \gy_sum0_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4_n_0\,
      S(2) => \i___0_carry_i_5_n_0\,
      S(1) => \i___0_carry_i_6_n_0\,
      S(0) => \i___0_carry_i_7_n_0\
    );
\gy_sum0_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0_inferred__0/i___0_carry_n_0\,
      CO(3) => \gy_sum0_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \gy_sum0_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \gy_sum0_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \gy_sum0_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1_n_0\,
      DI(2) => \i___0_carry__0_i_2_n_0\,
      DI(1) => \i___0_carry__0_i_3_n_0\,
      DI(0) => \i___0_carry__0_i_4_n_0\,
      O(3) => \gy_sum0_inferred__0/i___0_carry__0_n_4\,
      O(2) => \gy_sum0_inferred__0/i___0_carry__0_n_5\,
      O(1) => \gy_sum0_inferred__0/i___0_carry__0_n_6\,
      O(0) => \gy_sum0_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5_n_0\,
      S(2) => \i___0_carry__0_i_6_n_0\,
      S(1) => \i___0_carry__0_i_7_n_0\,
      S(0) => \i___0_carry__0_i_8_n_0\
    );
\gy_sum0_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \gy_sum0_inferred__0/i___0_carry__1_n_0\,
      CO(2) => \gy_sum0_inferred__0/i___0_carry__1_n_1\,
      CO(1) => \gy_sum0_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \gy_sum0_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \gy_sum0__62_carry__1_n_6\,
      DI(2) => \gy_sum0__62_carry__1_n_7\,
      DI(1) => '1',
      DI(0) => \gy_sum0__62_carry__0_n_4\,
      O(3) => \gy_sum0_inferred__0/i___0_carry__1_n_4\,
      O(2) => \gy_sum0_inferred__0/i___0_carry__1_n_5\,
      O(1) => \gy_sum0_inferred__0/i___0_carry__1_n_6\,
      O(0) => \gy_sum0_inferred__0/i___0_carry__1_n_7\,
      S(3) => \i___0_carry__1_i_1_n_0\,
      S(2) => \i___0_carry__1_i_2_n_0\,
      S(1) => \gy_sum0__62_carry__1_n_7\,
      S(0) => \i___0_carry__1_i_3_n_0\
    );
\gy_sum0_inferred__0/i___0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0_inferred__0/i___0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_gy_sum0_inferred__0/i___0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gy_sum0_inferred__0/i___0_carry__2_n_2\,
      CO(0) => \gy_sum0_inferred__0/i___0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gy_sum0__62_carry__1_n_4\,
      DI(0) => \gy_sum0__62_carry__1_n_5\,
      O(3) => \NLW_gy_sum0_inferred__0/i___0_carry__2_O_UNCONNECTED\(3),
      O(2) => \gy_sum0_inferred__0/i___0_carry__2_n_5\,
      O(1) => \gy_sum0_inferred__0/i___0_carry__2_n_6\,
      O(0) => \gy_sum0_inferred__0/i___0_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i___0_carry__2_i_1_n_0\,
      S(0) => \i___0_carry__2_i_2_n_0\
    );
\gy_sum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry_n_7\,
      Q => gy_sum_reg(0),
      R => '0'
    );
\gy_sum_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__1_n_5\,
      Q => gy_sum_reg(10),
      R => '0'
    );
\gy_sum_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__1_n_4\,
      Q => gy_sum_reg(11),
      R => '0'
    );
\gy_sum_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__2_n_7\,
      Q => gy_sum_reg(12),
      R => '0'
    );
\gy_sum_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__2_n_6\,
      Q => gy_sum_reg(13),
      R => '0'
    );
\gy_sum_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__2_n_5\,
      Q => gy_sum_reg(16),
      R => '0'
    );
\gy_sum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry_n_6\,
      Q => gy_sum_reg(1),
      R => '0'
    );
\gy_sum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry_n_5\,
      Q => gy_sum_reg(2),
      R => '0'
    );
\gy_sum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry_n_4\,
      Q => gy_sum_reg(3),
      R => '0'
    );
\gy_sum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__0_n_7\,
      Q => gy_sum_reg(4),
      R => '0'
    );
\gy_sum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__0_n_6\,
      Q => gy_sum_reg(5),
      R => '0'
    );
\gy_sum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__0_n_5\,
      Q => gy_sum_reg(6),
      R => '0'
    );
\gy_sum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__0_n_4\,
      Q => gy_sum_reg(7),
      R => '0'
    );
\gy_sum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__1_n_7\,
      Q => gy_sum_reg(8),
      R => '0'
    );
\gy_sum_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gy_sum0_inferred__0/i___0_carry__1_n_6\,
      Q => gy_sum_reg(9),
      R => '0'
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111105]\,
      I1 => \gy_sum0__62_carry__0_n_6\,
      I2 => \gx_sum0[-1111111105]__0_n_0\,
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111106]\,
      I1 => \gy_sum0__62_carry__0_n_7\,
      I2 => \gx_sum0[-1111111106]__0_n_0\,
      O => \i___0_carry__0_i_2_n_0\
    );
\i___0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111107]\,
      I1 => \gy_sum0__62_carry_n_4\,
      I2 => \gx_sum0[-1111111107]__0_n_0\,
      O => \i___0_carry__0_i_3_n_0\
    );
\i___0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111108]\,
      I1 => \gy_sum0__62_carry_n_5\,
      I2 => \gx_sum0[-1111111108]__0_n_0\,
      O => \i___0_carry__0_i_4_n_0\
    );
\i___0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_1_n_0\,
      I1 => \gy_sum0__62_carry__0_n_5\,
      I2 => \gy_sum0[-_n_0_1111111104]\,
      I3 => \gx_sum0[-1111111104]__0_n_0\,
      O => \i___0_carry__0_i_5_n_0\
    );
\i___0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111105]\,
      I1 => \gy_sum0__62_carry__0_n_6\,
      I2 => \gx_sum0[-1111111105]__0_n_0\,
      I3 => \i___0_carry__0_i_2_n_0\,
      O => \i___0_carry__0_i_6_n_0\
    );
\i___0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111106]\,
      I1 => \gy_sum0__62_carry__0_n_7\,
      I2 => \gx_sum0[-1111111106]__0_n_0\,
      I3 => \i___0_carry__0_i_3_n_0\,
      O => \i___0_carry__0_i_7_n_0\
    );
\i___0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111107]\,
      I1 => \gy_sum0__62_carry_n_4\,
      I2 => \gx_sum0[-1111111107]__0_n_0\,
      I3 => \i___0_carry__0_i_4_n_0\,
      O => \i___0_carry__0_i_8_n_0\
    );
\i___0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gy_sum0__62_carry__1_n_6\,
      I1 => \gy_sum0__62_carry__1_n_5\,
      O => \i___0_carry__1_i_1_n_0\
    );
\i___0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gy_sum0__62_carry__1_n_7\,
      I1 => \gy_sum0__62_carry__1_n_6\,
      O => \i___0_carry__1_i_2_n_0\
    );
\i___0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \gx_sum0[-1111111104]__0_n_0\,
      I1 => \gy_sum0__62_carry__0_n_5\,
      I2 => \gy_sum0[-_n_0_1111111104]\,
      I3 => \gy_sum0__62_carry__0_n_4\,
      O => \i___0_carry__1_i_3_n_0\
    );
\i___0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gy_sum0__62_carry__1_n_4\,
      I1 => \i___0_carry__2_i_3_n_3\,
      O => \i___0_carry__2_i_1_n_0\
    );
\i___0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gy_sum0__62_carry__1_n_5\,
      I1 => \gy_sum0__62_carry__1_n_4\,
      O => \i___0_carry__2_i_2_n_0\
    );
\i___0_carry__2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gy_sum0__62_carry__1_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__2_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i___0_carry__2_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__2_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111109]\,
      I1 => \gy_sum0__62_carry_n_6\,
      I2 => \gx_sum0[-1111111109]__0_n_0\,
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111110]\,
      I1 => \C__0\(1),
      I2 => \mulData2_reg_n_0_[1][1]\,
      I3 => \gx_sum0[-1111111110]__0_n_0\,
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111111]\,
      I1 => \gy_sum0__26_carry_n_7\,
      I2 => \gx_sum0[-1111111111]__0_n_0\,
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111108]\,
      I1 => \gy_sum0__62_carry_n_5\,
      I2 => \gx_sum0[-1111111108]__0_n_0\,
      I3 => \i___0_carry_i_1_n_0\,
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111109]\,
      I1 => \gy_sum0__62_carry_n_6\,
      I2 => \gx_sum0[-1111111109]__0_n_0\,
      I3 => \i___0_carry_i_2_n_0\,
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111110]\,
      I1 => \C__0\(1),
      I2 => \mulData2_reg_n_0_[1][1]\,
      I3 => \gx_sum0[-1111111110]__0_n_0\,
      I4 => \i___0_carry_i_3_n_0\,
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gy_sum0[-_n_0_1111111111]\,
      I1 => \gy_sum0__26_carry_n_7\,
      I2 => \gx_sum0[-1111111111]__0_n_0\,
      O => \i___0_carry_i_7_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111104]__0_n_0\,
      I1 => \gx_sum0__58_carry__0_n_5\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(12),
      I1 => gy_sum_reg(13),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111105]__0_n_0\,
      I1 => \gx_sum0__58_carry__0_n_6\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(10),
      I1 => gy_sum_reg(11),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111106]__0_n_0\,
      I1 => \gx_sum0__58_carry__0_n_7\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(8),
      I1 => gy_sum_reg(9),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111107]__0_n_0\,
      I1 => \gx_sum0__58_carry_n_4\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(16),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(12),
      I1 => gy_sum_reg(13),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(10),
      I1 => gy_sum_reg(11),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(8),
      I1 => gy_sum_reg(9),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gx_sum0__58_carry__0_n_4\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(16),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gx_sum0__58_carry__1_n_6\,
      I1 => \gx_sum0__58_carry__1_n_5\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gx_sum0__58_carry__1_n_7\,
      I1 => \gx_sum0__58_carry__1_n_6\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gx_sum0__58_carry__0_n_4\,
      I1 => \gx_sum0__58_carry__1_n_7\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0__58_carry__1_n_4\,
      I1 => \i__carry__2_i_3_n_3\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gx_sum0__58_carry__1_n_5\,
      I1 => \gx_sum0__58_carry__1_n_4\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gx_sum0__58_carry__1_n_0\,
      CO(3 downto 1) => \NLW_i__carry__2_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i__carry__2_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry__2_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111108]__0_n_0\,
      I1 => \gx_sum0__58_carry_n_5\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(6),
      I1 => gy_sum_reg(7),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111109]__0_n_0\,
      I1 => \gx_sum0__58_carry_n_6\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(4),
      I1 => gy_sum_reg(5),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gx_sum0[-1111111110]__0_n_0\,
      I1 => \mulData1_reg_n_0_[5][1]\,
      I2 => gx_sum0_carry_n_6,
      I3 => \mulData1_reg_n_0_[3][1]\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(2),
      I1 => gy_sum_reg(3),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gx_sum0[-1111111111]__0_n_0\,
      I1 => gx_sum0_carry_n_7,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gy_sum_reg(0),
      I1 => gy_sum_reg(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(6),
      I1 => gy_sum_reg(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(4),
      I1 => gy_sum_reg(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(2),
      I1 => gy_sum_reg(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(0),
      I1 => gy_sum_reg(1),
      O => \i__carry_i_8_n_0\
    );
\mulData1_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(7),
      Q => \mulData1_reg_n_0_[3][10]\,
      R => '0'
    );
\mulData1_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(10),
      Q => \mulData1_reg_n_0_[3][1]\,
      R => '0'
    );
\mulData1_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(0),
      Q => \mulData1_reg_n_0_[3][2]\,
      R => '0'
    );
\mulData1_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(1),
      Q => \mulData1_reg_n_0_[3][3]\,
      R => '0'
    );
\mulData1_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(2),
      Q => \mulData1_reg_n_0_[3][4]\,
      R => '0'
    );
\mulData1_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(3),
      Q => \mulData1_reg_n_0_[3][5]\,
      R => '0'
    );
\mulData1_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(4),
      Q => \mulData1_reg_n_0_[3][6]\,
      R => '0'
    );
\mulData1_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(5),
      Q => \mulData1_reg_n_0_[3][7]\,
      R => '0'
    );
\mulData1_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[3][10]_0\(6),
      Q => \mulData1_reg_n_0_[3][8]\,
      R => '0'
    );
\mulData1_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(11),
      Q => \mulData1_reg_n_0_[5][1]\,
      R => '0'
    );
\mulData1_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(12),
      Q => \mulData1_reg_n_0_[5][2]\,
      R => '0'
    );
\mulData1_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(13),
      Q => \mulData1_reg_n_0_[5][3]\,
      R => '0'
    );
\mulData1_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(14),
      Q => \mulData1_reg_n_0_[5][4]\,
      R => '0'
    );
\mulData1_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(15),
      Q => \mulData1_reg_n_0_[5][5]\,
      R => '0'
    );
\mulData1_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(16),
      Q => \mulData1_reg_n_0_[5][6]\,
      R => '0'
    );
\mulData1_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(17),
      Q => \mulData1_reg_n_0_[5][7]\,
      R => '0'
    );
\mulData1_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(18),
      Q => \mulData1_reg_n_0_[5][8]\,
      R => '0'
    );
\mulData1_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(19),
      Q => \mulData1_reg_n_0_[6][0]\,
      R => '0'
    );
\mulData1_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(0),
      Q => \mulData1_reg_n_0_[6][1]\,
      R => '0'
    );
\mulData1_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(1),
      Q => \mulData1_reg_n_0_[6][2]\,
      R => '0'
    );
\mulData1_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(2),
      Q => \mulData1_reg_n_0_[6][3]\,
      R => '0'
    );
\mulData1_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(3),
      Q => \mulData1_reg_n_0_[6][4]\,
      R => '0'
    );
\mulData1_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(4),
      Q => \mulData1_reg_n_0_[6][5]\,
      R => '0'
    );
\mulData1_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(5),
      Q => \mulData1_reg_n_0_[6][6]\,
      R => '0'
    );
\mulData1_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(6),
      Q => \mulData1_reg_n_0_[6][7]\,
      R => '0'
    );
\mulData1_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData1_reg[6][9]_0\(7),
      Q => \mulData1_reg_n_0_[6][9]\,
      R => '0'
    );
\mulData2_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(0),
      Q => \mulData2_reg_n_0_[0][0]\,
      R => '0'
    );
\mulData2_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \mulData2_reg_n_0_[0][1]\,
      R => '0'
    );
\mulData2_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \mulData2_reg_n_0_[0][2]\,
      R => '0'
    );
\mulData2_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \mulData2_reg_n_0_[0][3]\,
      R => '0'
    );
\mulData2_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \mulData2_reg_n_0_[0][4]\,
      R => '0'
    );
\mulData2_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \mulData2_reg_n_0_[0][5]\,
      R => '0'
    );
\mulData2_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \mulData2_reg_n_0_[0][6]\,
      R => '0'
    );
\mulData2_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \mulData2_reg_n_0_[0][7]\,
      R => '0'
    );
\mulData2_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \mulData2_reg_n_0_[0][9]\,
      R => '0'
    );
\mulData2_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(7),
      Q => \mulData2_reg_n_0_[1][10]\,
      R => '0'
    );
\mulData2_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(1),
      Q => \mulData2_reg_n_0_[1][1]\,
      R => '0'
    );
\mulData2_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(0),
      Q => \mulData2_reg_n_0_[1][2]\,
      R => '0'
    );
\mulData2_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(1),
      Q => \mulData2_reg_n_0_[1][3]\,
      R => '0'
    );
\mulData2_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(2),
      Q => \mulData2_reg_n_0_[1][4]\,
      R => '0'
    );
\mulData2_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(3),
      Q => \mulData2_reg_n_0_[1][5]\,
      R => '0'
    );
\mulData2_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(4),
      Q => \mulData2_reg_n_0_[1][6]\,
      R => '0'
    );
\mulData2_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(5),
      Q => \mulData2_reg_n_0_[1][7]\,
      R => '0'
    );
\mulData2_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[1][10]_0\(6),
      Q => \mulData2_reg_n_0_[1][8]\,
      R => '0'
    );
\mulData2_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(2),
      Q => \mulData2_reg_n_0_[2][0]\,
      R => '0'
    );
\mulData2_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(0),
      Q => \mulData2_reg_n_0_[2][1]\,
      R => '0'
    );
\mulData2_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(1),
      Q => \mulData2_reg_n_0_[2][2]\,
      R => '0'
    );
\mulData2_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(2),
      Q => \mulData2_reg_n_0_[2][3]\,
      R => '0'
    );
\mulData2_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(3),
      Q => \mulData2_reg_n_0_[2][4]\,
      R => '0'
    );
\mulData2_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(4),
      Q => \mulData2_reg_n_0_[2][5]\,
      R => '0'
    );
\mulData2_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(5),
      Q => \mulData2_reg_n_0_[2][6]\,
      R => '0'
    );
\mulData2_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(6),
      Q => \mulData2_reg_n_0_[2][7]\,
      R => '0'
    );
\mulData2_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData2_reg[2][9]_0\(7),
      Q => \mulData2_reg_n_0_[2][9]\,
      R => '0'
    );
\mulData2_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(27),
      Q => \mulData2_reg_n_0_[7][1]\,
      R => '0'
    );
\mulData2_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(28),
      Q => \mulData2_reg_n_0_[7][2]\,
      R => '0'
    );
\mulData2_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(29),
      Q => \mulData2_reg_n_0_[7][3]\,
      R => '0'
    );
\mulData2_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(30),
      Q => \mulData2_reg_n_0_[7][4]\,
      R => '0'
    );
\mulData2_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(31),
      Q => \mulData2_reg_n_0_[7][5]\,
      R => '0'
    );
\mulData2_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(32),
      Q => \mulData2_reg_n_0_[7][6]\,
      R => '0'
    );
\mulData2_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(33),
      Q => \mulData2_reg_n_0_[7][7]\,
      R => '0'
    );
\mulData2_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => out_data(34),
      Q => \mulData2_reg_n_0_[7][8]\,
      R => '0'
    );
\out_data[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(20),
      I1 => \thrSquare__0\(20),
      I2 => \sumData_reg__0\(21),
      I3 => \thrSquare__0\(21),
      O => \out_data[0]_i_10_n_0\
    );
\out_data[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(18),
      I1 => \thrSquare__0\(18),
      I2 => \sumData_reg__0\(19),
      I3 => \thrSquare__0\(19),
      O => \out_data[0]_i_11_n_0\
    );
\out_data[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(16),
      I1 => \thrSquare__0\(16),
      I2 => \sumData_reg__0\(17),
      I3 => \thrSquare__0\(17),
      O => \out_data[0]_i_12_n_0\
    );
\out_data[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(14),
      I1 => \thrSquare__0\(14),
      I2 => \thrSquare__0\(15),
      I3 => \sumData_reg__0\(15),
      O => \out_data[0]_i_14_n_0\
    );
\out_data[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(12),
      I1 => \thrSquare__0\(12),
      I2 => \thrSquare__0\(13),
      I3 => \sumData_reg__0\(13),
      O => \out_data[0]_i_15_n_0\
    );
\out_data[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(10),
      I1 => \thrSquare__0\(10),
      I2 => \thrSquare__0\(11),
      I3 => \sumData_reg__0\(11),
      O => \out_data[0]_i_16_n_0\
    );
\out_data[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(8),
      I1 => \thrSquare__0\(8),
      I2 => \thrSquare__0\(9),
      I3 => \sumData_reg__0\(9),
      O => \out_data[0]_i_17_n_0\
    );
\out_data[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(14),
      I1 => \thrSquare__0\(14),
      I2 => \sumData_reg__0\(15),
      I3 => \thrSquare__0\(15),
      O => \out_data[0]_i_18_n_0\
    );
\out_data[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(12),
      I1 => \thrSquare__0\(12),
      I2 => \sumData_reg__0\(13),
      I3 => \thrSquare__0\(13),
      O => \out_data[0]_i_19_n_0\
    );
\out_data[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(10),
      I1 => \thrSquare__0\(10),
      I2 => \sumData_reg__0\(11),
      I3 => \thrSquare__0\(11),
      O => \out_data[0]_i_20_n_0\
    );
\out_data[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(8),
      I1 => \thrSquare__0\(8),
      I2 => \sumData_reg__0\(9),
      I3 => \thrSquare__0\(9),
      O => \out_data[0]_i_21_n_0\
    );
\out_data[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(6),
      I1 => \thrSquare__0\(6),
      I2 => \thrSquare__0\(7),
      I3 => \sumData_reg__0\(7),
      O => \out_data[0]_i_22_n_0\
    );
\out_data[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(4),
      I1 => \thrSquare__0\(4),
      I2 => \thrSquare__0\(5),
      I3 => \sumData_reg__0\(5),
      O => \out_data[0]_i_23_n_0\
    );
\out_data[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(2),
      I1 => \thrSquare__0\(2),
      I2 => \thrSquare__0\(3),
      I3 => \sumData_reg__0\(3),
      O => \out_data[0]_i_24_n_0\
    );
\out_data[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(0),
      I1 => \thrSquare__0\(0),
      I2 => \thrSquare__0\(1),
      I3 => \sumData_reg__0\(1),
      O => \out_data[0]_i_25_n_0\
    );
\out_data[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(6),
      I1 => \thrSquare__0\(6),
      I2 => \sumData_reg__0\(7),
      I3 => \thrSquare__0\(7),
      O => \out_data[0]_i_26_n_0\
    );
\out_data[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(4),
      I1 => \thrSquare__0\(4),
      I2 => \sumData_reg__0\(5),
      I3 => \thrSquare__0\(5),
      O => \out_data[0]_i_27_n_0\
    );
\out_data[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(2),
      I1 => \thrSquare__0\(2),
      I2 => \sumData_reg__0\(3),
      I3 => \thrSquare__0\(3),
      O => \out_data[0]_i_28_n_0\
    );
\out_data[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(0),
      I1 => \thrSquare__0\(0),
      I2 => \sumData_reg__0\(1),
      I3 => \thrSquare__0\(1),
      O => \out_data[0]_i_29_n_0\
    );
\out_data[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sumData_reg__0\(24),
      O => \out_data[0]_i_3_n_0\
    );
\out_data[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(22),
      I1 => \thrSquare__0\(22),
      I2 => \thrSquare__0\(23),
      I3 => \sumData_reg__0\(23),
      O => \out_data[0]_i_5_n_0\
    );
\out_data[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(20),
      I1 => \thrSquare__0\(20),
      I2 => \thrSquare__0\(21),
      I3 => \sumData_reg__0\(21),
      O => \out_data[0]_i_6_n_0\
    );
\out_data[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(18),
      I1 => \thrSquare__0\(18),
      I2 => \thrSquare__0\(19),
      I3 => \sumData_reg__0\(19),
      O => \out_data[0]_i_7_n_0\
    );
\out_data[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sumData_reg__0\(16),
      I1 => \thrSquare__0\(16),
      I2 => \thrSquare__0\(17),
      I3 => \sumData_reg__0\(17),
      O => \out_data[0]_i_8_n_0\
    );
\out_data[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sumData_reg__0\(22),
      I1 => \thrSquare__0\(22),
      I2 => \sumData_reg__0\(23),
      I3 => \thrSquare__0\(23),
      O => \out_data[0]_i_9_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1_n_3\,
      Q => m_axis_tdata(0),
      R => '0'
    );
\out_data_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_out_data_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_data_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sumData_reg__0\(24),
      O(3 downto 0) => \NLW_out_data_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[0]_i_3_n_0\
    );
\out_data_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_13_n_0\,
      CO(2) => \out_data_reg[0]_i_13_n_1\,
      CO(1) => \out_data_reg[0]_i_13_n_2\,
      CO(0) => \out_data_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \out_data[0]_i_22_n_0\,
      DI(2) => \out_data[0]_i_23_n_0\,
      DI(1) => \out_data[0]_i_24_n_0\,
      DI(0) => \out_data[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_out_data_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_data[0]_i_26_n_0\,
      S(2) => \out_data[0]_i_27_n_0\,
      S(1) => \out_data[0]_i_28_n_0\,
      S(0) => \out_data[0]_i_29_n_0\
    );
\out_data_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_4_n_0\,
      CO(3) => \out_data_reg[0]_i_2_n_0\,
      CO(2) => \out_data_reg[0]_i_2_n_1\,
      CO(1) => \out_data_reg[0]_i_2_n_2\,
      CO(0) => \out_data_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \out_data[0]_i_5_n_0\,
      DI(2) => \out_data[0]_i_6_n_0\,
      DI(1) => \out_data[0]_i_7_n_0\,
      DI(0) => \out_data[0]_i_8_n_0\,
      O(3 downto 0) => \NLW_out_data_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_data[0]_i_9_n_0\,
      S(2) => \out_data[0]_i_10_n_0\,
      S(1) => \out_data[0]_i_11_n_0\,
      S(0) => \out_data[0]_i_12_n_0\
    );
\out_data_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_13_n_0\,
      CO(3) => \out_data_reg[0]_i_4_n_0\,
      CO(2) => \out_data_reg[0]_i_4_n_1\,
      CO(1) => \out_data_reg[0]_i_4_n_2\,
      CO(0) => \out_data_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \out_data[0]_i_14_n_0\,
      DI(2) => \out_data[0]_i_15_n_0\,
      DI(1) => \out_data[0]_i_16_n_0\,
      DI(0) => \out_data[0]_i_17_n_0\,
      O(3 downto 0) => \NLW_out_data_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_data[0]_i_18_n_0\,
      S(2) => \out_data[0]_i_19_n_0\,
      S(1) => \out_data[0]_i_20_n_0\,
      S(0) => \out_data[0]_i_21_n_0\
    );
sumData1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => sumData1_i_1_n_0,
      A(15) => sumData1_i_2_n_0,
      A(14) => sumData1_i_3_n_0,
      A(13) => sumData1_i_4_n_0,
      A(12) => sumData1_i_5_n_0,
      A(11) => sumData1_i_6_n_0,
      A(10) => sumData1_i_7_n_0,
      A(9) => sumData1_i_8_n_0,
      A(8) => sumData1_i_9_n_0,
      A(7) => sumData1_i_10_n_0,
      A(6) => sumData1_i_11_n_0,
      A(5) => sumData1_i_12_n_0,
      A(4) => sumData1_i_13_n_0,
      A(3) => sumData1_i_14_n_0,
      A(2) => sumData1_i_15_n_0,
      A(1) => sumData1_i_16_n_0,
      A(0) => gx_sum_reg(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sumData1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => sumData1_i_1_n_0,
      B(15) => sumData1_i_2_n_0,
      B(14) => sumData1_i_3_n_0,
      B(13) => sumData1_i_4_n_0,
      B(12) => sumData1_i_5_n_0,
      B(11) => sumData1_i_6_n_0,
      B(10) => sumData1_i_7_n_0,
      B(9) => sumData1_i_8_n_0,
      B(8) => sumData1_i_9_n_0,
      B(7) => sumData1_i_10_n_0,
      B(6) => sumData1_i_11_n_0,
      B(5) => sumData1_i_12_n_0,
      B(4) => sumData1_i_13_n_0,
      B(3) => sumData1_i_14_n_0,
      B(2) => sumData1_i_15_n_0,
      B(1) => sumData1_i_16_n_0,
      B(0) => gx_sum_reg(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sumData1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sumData1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sumData1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sumData1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sumData1_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_sumData1_P_UNCONNECTED(47 downto 34),
      P(33) => sumData1_n_72,
      P(32) => sumData1_n_73,
      P(31) => sumData1_n_74,
      P(30) => sumData1_n_75,
      P(29) => sumData1_n_76,
      P(28) => sumData1_n_77,
      P(27) => sumData1_n_78,
      P(26) => sumData1_n_79,
      P(25) => sumData1_n_80,
      P(24) => sumData1_n_81,
      P(23) => sumData1_n_82,
      P(22) => sumData1_n_83,
      P(21) => sumData1_n_84,
      P(20) => sumData1_n_85,
      P(19) => sumData1_n_86,
      P(18) => sumData1_n_87,
      P(17) => sumData1_n_88,
      P(16) => sumData1_n_89,
      P(15) => sumData1_n_90,
      P(14) => sumData1_n_91,
      P(13) => sumData1_n_92,
      P(12) => sumData1_n_93,
      P(11) => sumData1_n_94,
      P(10) => sumData1_n_95,
      P(9) => sumData1_n_96,
      P(8) => sumData1_n_97,
      P(7) => sumData1_n_98,
      P(6) => sumData1_n_99,
      P(5) => sumData1_n_100,
      P(4) => sumData1_n_101,
      P(3) => sumData1_n_102,
      P(2) => sumData1_n_103,
      P(1) => sumData1_n_104,
      P(0) => sumData1_n_105,
      PATTERNBDETECT => NLW_sumData1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sumData1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sumData1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sumData1_UNDERFLOW_UNCONNECTED
    );
sumData1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(16),
      I1 => sumData3(16),
      I2 => sumData4,
      O => sumData1_i_1_n_0
    );
sumData1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(7),
      I1 => sumData3(7),
      I2 => sumData4,
      O => sumData1_i_10_n_0
    );
sumData1_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(6),
      I1 => sumData3(6),
      I2 => sumData4,
      O => sumData1_i_11_n_0
    );
sumData1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(5),
      I1 => sumData3(5),
      I2 => sumData4,
      O => sumData1_i_12_n_0
    );
sumData1_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(4),
      I1 => sumData3(4),
      I2 => sumData4,
      O => sumData1_i_13_n_0
    );
sumData1_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(3),
      I1 => sumData3(3),
      I2 => sumData4,
      O => sumData1_i_14_n_0
    );
sumData1_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(2),
      I1 => sumData3(2),
      I2 => sumData4,
      O => sumData1_i_15_n_0
    );
sumData1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(1),
      I1 => sumData3(1),
      I2 => sumData4,
      O => sumData1_i_16_n_0
    );
sumData1_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => sumData1_i_18_n_0,
      CO(3) => NLW_sumData1_i_17_CO_UNCONNECTED(3),
      CO(2) => sumData1_i_17_n_1,
      CO(1) => sumData1_i_17_n_2,
      CO(0) => sumData1_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumData3(16 downto 13),
      S(3) => sumData1_i_21_n_0,
      S(2) => sumData1_i_22_n_0,
      S(1) => sumData1_i_23_n_0,
      S(0) => sumData1_i_24_n_0
    );
sumData1_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => sumData1_i_19_n_0,
      CO(3) => sumData1_i_18_n_0,
      CO(2) => sumData1_i_18_n_1,
      CO(1) => sumData1_i_18_n_2,
      CO(0) => sumData1_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumData3(12 downto 9),
      S(3) => sumData1_i_25_n_0,
      S(2) => sumData1_i_26_n_0,
      S(1) => sumData1_i_27_n_0,
      S(0) => sumData1_i_28_n_0
    );
sumData1_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => sumData1_i_20_n_0,
      CO(3) => sumData1_i_19_n_0,
      CO(2) => sumData1_i_19_n_1,
      CO(1) => sumData1_i_19_n_2,
      CO(0) => sumData1_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumData3(8 downto 5),
      S(3) => sumData1_i_29_n_0,
      S(2) => sumData1_i_30_n_0,
      S(1) => sumData1_i_31_n_0,
      S(0) => sumData1_i_32_n_0
    );
sumData1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(15),
      I1 => sumData3(15),
      I2 => sumData4,
      O => sumData1_i_2_n_0
    );
sumData1_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sumData1_i_20_n_0,
      CO(2) => sumData1_i_20_n_1,
      CO(1) => sumData1_i_20_n_2,
      CO(0) => sumData1_i_20_n_3,
      CYINIT => sumData1_i_33_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sumData3(4 downto 1),
      S(3) => sumData1_i_34_n_0,
      S(2) => sumData1_i_35_n_0,
      S(1) => sumData1_i_36_n_0,
      S(0) => sumData1_i_37_n_0
    );
sumData1_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(16),
      O => sumData1_i_21_n_0
    );
sumData1_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(15),
      O => sumData1_i_22_n_0
    );
sumData1_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(14),
      O => sumData1_i_23_n_0
    );
sumData1_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(13),
      O => sumData1_i_24_n_0
    );
sumData1_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(12),
      O => sumData1_i_25_n_0
    );
sumData1_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(11),
      O => sumData1_i_26_n_0
    );
sumData1_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(10),
      O => sumData1_i_27_n_0
    );
sumData1_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(9),
      O => sumData1_i_28_n_0
    );
sumData1_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(8),
      O => sumData1_i_29_n_0
    );
sumData1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(14),
      I1 => sumData3(14),
      I2 => sumData4,
      O => sumData1_i_3_n_0
    );
sumData1_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(7),
      O => sumData1_i_30_n_0
    );
sumData1_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(6),
      O => sumData1_i_31_n_0
    );
sumData1_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(5),
      O => sumData1_i_32_n_0
    );
sumData1_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(0),
      O => sumData1_i_33_n_0
    );
sumData1_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(4),
      O => sumData1_i_34_n_0
    );
sumData1_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(3),
      O => sumData1_i_35_n_0
    );
sumData1_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(2),
      O => sumData1_i_36_n_0
    );
sumData1_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(1),
      O => sumData1_i_37_n_0
    );
sumData1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(13),
      I1 => sumData3(13),
      I2 => sumData4,
      O => sumData1_i_4_n_0
    );
sumData1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(12),
      I1 => sumData3(12),
      I2 => sumData4,
      O => sumData1_i_5_n_0
    );
sumData1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(11),
      I1 => sumData3(11),
      I2 => sumData4,
      O => sumData1_i_6_n_0
    );
sumData1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(10),
      I1 => sumData3(10),
      I2 => sumData4,
      O => sumData1_i_7_n_0
    );
sumData1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(9),
      I1 => sumData3(9),
      I2 => sumData4,
      O => sumData1_i_8_n_0
    );
sumData1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gx_sum_reg(8),
      I1 => sumData3(8),
      I2 => sumData4,
      O => sumData1_i_9_n_0
    );
sumData4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sumData4_carry_n_0,
      CO(2) => sumData4_carry_n_1,
      CO(1) => sumData4_carry_n_2,
      CO(0) => sumData4_carry_n_3,
      CYINIT => '1',
      DI(3) => sumData4_carry_i_1_n_0,
      DI(2) => sumData4_carry_i_2_n_0,
      DI(1) => sumData4_carry_i_3_n_0,
      DI(0) => sumData4_carry_i_4_n_0,
      O(3 downto 0) => NLW_sumData4_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sumData4_carry_i_5_n_0,
      S(2) => sumData4_carry_i_6_n_0,
      S(1) => sumData4_carry_i_7_n_0,
      S(0) => sumData4_carry_i_8_n_0
    );
\sumData4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sumData4_carry_n_0,
      CO(3) => \sumData4_carry__0_n_0\,
      CO(2) => \sumData4_carry__0_n_1\,
      CO(1) => \sumData4_carry__0_n_2\,
      CO(0) => \sumData4_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sumData4_carry__0_i_1_n_0\,
      DI(2) => \sumData4_carry__0_i_2_n_0\,
      DI(1) => \sumData4_carry__0_i_3_n_0\,
      DI(0) => \sumData4_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_sumData4_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sumData4_carry__0_i_5_n_0\,
      S(2) => \sumData4_carry__0_i_6_n_0\,
      S(1) => \sumData4_carry__0_i_7_n_0\,
      S(0) => \sumData4_carry__0_i_8_n_0\
    );
\sumData4_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(14),
      I1 => gx_sum_reg(15),
      O => \sumData4_carry__0_i_1_n_0\
    );
\sumData4_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(12),
      I1 => gx_sum_reg(13),
      O => \sumData4_carry__0_i_2_n_0\
    );
\sumData4_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(10),
      I1 => gx_sum_reg(11),
      O => \sumData4_carry__0_i_3_n_0\
    );
\sumData4_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(8),
      I1 => gx_sum_reg(9),
      O => \sumData4_carry__0_i_4_n_0\
    );
\sumData4_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(14),
      I1 => gx_sum_reg(15),
      O => \sumData4_carry__0_i_5_n_0\
    );
\sumData4_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(12),
      I1 => gx_sum_reg(13),
      O => \sumData4_carry__0_i_6_n_0\
    );
\sumData4_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(10),
      I1 => gx_sum_reg(11),
      O => \sumData4_carry__0_i_7_n_0\
    );
\sumData4_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(8),
      I1 => gx_sum_reg(9),
      O => \sumData4_carry__0_i_8_n_0\
    );
\sumData4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData4_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sumData4_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sumData4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sumData4_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \sumData4_carry__1_i_1_n_0\
    );
\sumData4_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(16),
      O => \sumData4_carry__1_i_1_n_0\
    );
sumData4_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(6),
      I1 => gx_sum_reg(7),
      O => sumData4_carry_i_1_n_0
    );
sumData4_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(4),
      I1 => gx_sum_reg(5),
      O => sumData4_carry_i_2_n_0
    );
sumData4_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(2),
      I1 => gx_sum_reg(3),
      O => sumData4_carry_i_3_n_0
    );
sumData4_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gx_sum_reg(0),
      I1 => gx_sum_reg(1),
      O => sumData4_carry_i_4_n_0
    );
sumData4_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(6),
      I1 => gx_sum_reg(7),
      O => sumData4_carry_i_5_n_0
    );
sumData4_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(4),
      I1 => gx_sum_reg(5),
      O => sumData4_carry_i_6_n_0
    );
sumData4_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(2),
      I1 => gx_sum_reg(3),
      O => sumData4_carry_i_7_n_0
    );
sumData4_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gx_sum_reg(0),
      I1 => gx_sum_reg(1),
      O => sumData4_carry_i_8_n_0
    );
\sumData4_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumData4_inferred__0/i__carry_n_0\,
      CO(2) => \sumData4_inferred__0/i__carry_n_1\,
      CO(1) => \sumData4_inferred__0/i__carry_n_2\,
      CO(0) => \sumData4_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_sumData4_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\sumData4_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData4_inferred__0/i__carry_n_0\,
      CO(3) => \sumData4_inferred__0/i__carry__0_n_0\,
      CO(2) => \sumData4_inferred__0/i__carry__0_n_1\,
      CO(1) => \sumData4_inferred__0/i__carry__0_n_2\,
      CO(0) => \sumData4_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => gy_sum_reg(16),
      DI(2) => \i__carry__0_i_1__1_n_0\,
      DI(1) => \i__carry__0_i_2__1_n_0\,
      DI(0) => \i__carry__0_i_3__1_n_0\,
      O(3 downto 0) => \NLW_sumData4_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_4__0_n_0\,
      S(2) => \i__carry__0_i_5_n_0\,
      S(1) => \i__carry__0_i_6_n_0\,
      S(0) => \i__carry__0_i_7_n_0\
    );
\sumData4_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData4_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_sumData4_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sumData4_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sumData4_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__1_i_1__1_n_0\
    );
sumDataValid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sumValid_reg_srl2_n_0,
      Q => m_axis_tvalid,
      R => '0'
    );
sumData_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => sumData_reg_i_1_n_0,
      A(15) => sumData_reg_i_2_n_0,
      A(14) => sumData_reg_i_3_n_0,
      A(13) => sumData_reg_i_4_n_0,
      A(12) => sumData_reg_i_5_n_0,
      A(11) => sumData_reg_i_6_n_0,
      A(10) => sumData_reg_i_7_n_0,
      A(9) => sumData_reg_i_8_n_0,
      A(8) => sumData_reg_i_9_n_0,
      A(7) => sumData_reg_i_10_n_0,
      A(6) => sumData_reg_i_11_n_0,
      A(5) => sumData_reg_i_12_n_0,
      A(4) => sumData_reg_i_13_n_0,
      A(3) => sumData_reg_i_14_n_0,
      A(2) => sumData_reg_i_15_n_0,
      A(1) => sumData_reg_i_16_n_0,
      A(0) => gy_sum_reg(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sumData_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => sumData_reg_i_1_n_0,
      B(15) => sumData_reg_i_2_n_0,
      B(14) => sumData_reg_i_3_n_0,
      B(13) => sumData_reg_i_4_n_0,
      B(12) => sumData_reg_i_5_n_0,
      B(11) => sumData_reg_i_6_n_0,
      B(10) => sumData_reg_i_7_n_0,
      B(9) => sumData_reg_i_8_n_0,
      B(8) => sumData_reg_i_9_n_0,
      B(7) => sumData_reg_i_10_n_0,
      B(6) => sumData_reg_i_11_n_0,
      B(5) => sumData_reg_i_12_n_0,
      B(4) => sumData_reg_i_13_n_0,
      B(3) => sumData_reg_i_14_n_0,
      B(2) => sumData_reg_i_15_n_0,
      B(1) => sumData_reg_i_16_n_0,
      B(0) => gy_sum_reg(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sumData_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 25) => B"00000000000000000000000",
      C(24) => sumData1_n_81,
      C(23) => sumData1_n_82,
      C(22) => sumData1_n_83,
      C(21) => sumData1_n_84,
      C(20) => sumData1_n_85,
      C(19) => sumData1_n_86,
      C(18) => sumData1_n_87,
      C(17) => sumData1_n_88,
      C(16) => sumData1_n_89,
      C(15) => sumData1_n_90,
      C(14) => sumData1_n_91,
      C(13) => sumData1_n_92,
      C(12) => sumData1_n_93,
      C(11) => sumData1_n_94,
      C(10) => sumData1_n_95,
      C(9) => sumData1_n_96,
      C(8) => sumData1_n_97,
      C(7) => sumData1_n_98,
      C(6) => sumData1_n_99,
      C(5) => sumData1_n_100,
      C(4) => sumData1_n_101,
      C(3) => sumData1_n_102,
      C(2) => sumData1_n_103,
      C(1) => sumData1_n_104,
      C(0) => sumData1_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sumData_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sumData_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sumData_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sumData_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_sumData_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \sumData_reg__0\(24 downto 0),
      PATTERNBDETECT => NLW_sumData_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sumData_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sumData_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sumData_reg_UNDERFLOW_UNCONNECTED
    );
sumData_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(16),
      I1 => sumData_reg_i_17_n_4,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_1_n_0
    );
sumData_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(7),
      I1 => sumData_reg_i_19_n_5,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_10_n_0
    );
sumData_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(6),
      I1 => sumData_reg_i_19_n_6,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_11_n_0
    );
sumData_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(5),
      I1 => sumData_reg_i_19_n_7,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_12_n_0
    );
sumData_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(4),
      I1 => sumData_reg_i_20_n_4,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_13_n_0
    );
sumData_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(3),
      I1 => sumData_reg_i_20_n_5,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_14_n_0
    );
sumData_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(2),
      I1 => sumData_reg_i_20_n_6,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_15_n_0
    );
sumData_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(1),
      I1 => sumData_reg_i_20_n_7,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_16_n_0
    );
sumData_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => sumData_reg_i_18_n_0,
      CO(3) => NLW_sumData_reg_i_17_CO_UNCONNECTED(3),
      CO(2) => sumData_reg_i_17_n_1,
      CO(1) => sumData_reg_i_17_n_2,
      CO(0) => sumData_reg_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sumData_reg_i_17_n_4,
      O(2) => sumData_reg_i_17_n_5,
      O(1) => sumData_reg_i_17_n_6,
      O(0) => sumData_reg_i_17_n_7,
      S(3) => sumData_reg_i_21_n_0,
      S(2) => sumData_reg_i_22_n_0,
      S(1) => sumData_reg_i_23_n_0,
      S(0) => sumData_reg_i_24_n_0
    );
sumData_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => sumData_reg_i_19_n_0,
      CO(3) => sumData_reg_i_18_n_0,
      CO(2) => sumData_reg_i_18_n_1,
      CO(1) => sumData_reg_i_18_n_2,
      CO(0) => sumData_reg_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sumData_reg_i_18_n_4,
      O(2) => sumData_reg_i_18_n_5,
      O(1) => sumData_reg_i_18_n_6,
      O(0) => sumData_reg_i_18_n_7,
      S(3) => sumData_reg_i_25_n_0,
      S(2) => sumData_reg_i_26_n_0,
      S(1) => sumData_reg_i_27_n_0,
      S(0) => sumData_reg_i_28_n_0
    );
sumData_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => sumData_reg_i_20_n_0,
      CO(3) => sumData_reg_i_19_n_0,
      CO(2) => sumData_reg_i_19_n_1,
      CO(1) => sumData_reg_i_19_n_2,
      CO(0) => sumData_reg_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sumData_reg_i_19_n_4,
      O(2) => sumData_reg_i_19_n_5,
      O(1) => sumData_reg_i_19_n_6,
      O(0) => sumData_reg_i_19_n_7,
      S(3) => sumData_reg_i_29_n_0,
      S(2) => sumData_reg_i_30_n_0,
      S(1) => sumData_reg_i_31_n_0,
      S(0) => sumData_reg_i_32_n_0
    );
sumData_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(16),
      I1 => sumData_reg_i_17_n_5,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_2_n_0
    );
sumData_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sumData_reg_i_20_n_0,
      CO(2) => sumData_reg_i_20_n_1,
      CO(1) => sumData_reg_i_20_n_2,
      CO(0) => sumData_reg_i_20_n_3,
      CYINIT => sumData_reg_i_33_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => sumData_reg_i_20_n_4,
      O(2) => sumData_reg_i_20_n_5,
      O(1) => sumData_reg_i_20_n_6,
      O(0) => sumData_reg_i_20_n_7,
      S(3) => sumData_reg_i_34_n_0,
      S(2) => sumData_reg_i_35_n_0,
      S(1) => sumData_reg_i_36_n_0,
      S(0) => sumData_reg_i_37_n_0
    );
sumData_reg_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(16),
      O => sumData_reg_i_21_n_0
    );
sumData_reg_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(16),
      O => sumData_reg_i_22_n_0
    );
sumData_reg_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(16),
      O => sumData_reg_i_23_n_0
    );
sumData_reg_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(13),
      O => sumData_reg_i_24_n_0
    );
sumData_reg_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(12),
      O => sumData_reg_i_25_n_0
    );
sumData_reg_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(11),
      O => sumData_reg_i_26_n_0
    );
sumData_reg_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(10),
      O => sumData_reg_i_27_n_0
    );
sumData_reg_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(9),
      O => sumData_reg_i_28_n_0
    );
sumData_reg_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(8),
      O => sumData_reg_i_29_n_0
    );
sumData_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(16),
      I1 => sumData_reg_i_17_n_6,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_3_n_0
    );
sumData_reg_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(7),
      O => sumData_reg_i_30_n_0
    );
sumData_reg_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(6),
      O => sumData_reg_i_31_n_0
    );
sumData_reg_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(5),
      O => sumData_reg_i_32_n_0
    );
sumData_reg_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(0),
      O => sumData_reg_i_33_n_0
    );
sumData_reg_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(4),
      O => sumData_reg_i_34_n_0
    );
sumData_reg_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(3),
      O => sumData_reg_i_35_n_0
    );
sumData_reg_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(2),
      O => sumData_reg_i_36_n_0
    );
sumData_reg_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gy_sum_reg(1),
      O => sumData_reg_i_37_n_0
    );
sumData_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(13),
      I1 => sumData_reg_i_17_n_7,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_4_n_0
    );
sumData_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(12),
      I1 => sumData_reg_i_18_n_4,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_5_n_0
    );
sumData_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(11),
      I1 => sumData_reg_i_18_n_5,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_6_n_0
    );
sumData_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(10),
      I1 => sumData_reg_i_18_n_6,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_7_n_0
    );
sumData_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(9),
      I1 => sumData_reg_i_18_n_7,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_8_n_0
    );
sumData_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gy_sum_reg(8),
      I1 => sumData_reg_i_19_n_4,
      I2 => \sumData4_inferred__0/i__carry__1_n_3\,
      O => sumData_reg_i_9_n_0
    );
sumValid_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => sobel_tvalid,
      Q => sumValid_reg_srl2_n_0
    );
thrSquare: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => threshold(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_thrSquare_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => threshold(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_thrSquare_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_thrSquare_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_thrSquare_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_thrSquare_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_thrSquare_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_thrSquare_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \thrSquare__0\(23 downto 0),
      PATTERNBDETECT => NLW_thrSquare_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_thrSquare_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_thrSquare_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_thrSquare_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_sobel_control is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    sobel_tvalid : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    gray_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \totalPixelCounter_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData2[0][9]_i_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_sobel_control : entity is "sobel_control";
end base_axis_sobel_0_2_sobel_control;

architecture STRUCTURE of base_axis_sobel_0_2_sobel_control is
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1_n_0\ : STD_LOGIC;
  signal currentWrLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentWrLineBuffer0 : STD_LOGIC;
  signal \currentWrLineBuffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentWrLineBuffer[0]_i_2_n_0\ : STD_LOGIC;
  signal \currentWrLineBuffer[1]_i_1_n_0\ : STD_LOGIC;
  signal lB_0_n_12 : STD_LOGIC;
  signal lB_0_n_13 : STD_LOGIC;
  signal lB_0_n_5 : STD_LOGIC;
  signal lB_0_n_6 : STD_LOGIC;
  signal lB_1_n_17 : STD_LOGIC;
  signal lB_1_n_18 : STD_LOGIC;
  signal lB_1_n_19 : STD_LOGIC;
  signal lB_1_n_20 : STD_LOGIC;
  signal lB_1_n_21 : STD_LOGIC;
  signal lB_1_n_22 : STD_LOGIC;
  signal lB_1_n_23 : STD_LOGIC;
  signal lB_1_n_24 : STD_LOGIC;
  signal lB_1_n_25 : STD_LOGIC;
  signal lB_1_n_26 : STD_LOGIC;
  signal lB_1_n_27 : STD_LOGIC;
  signal lB_1_n_28 : STD_LOGIC;
  signal lB_1_n_29 : STD_LOGIC;
  signal lB_1_n_30 : STD_LOGIC;
  signal lB_1_n_31 : STD_LOGIC;
  signal lB_1_n_32 : STD_LOGIC;
  signal lB_1_n_33 : STD_LOGIC;
  signal lB_1_n_34 : STD_LOGIC;
  signal lB_1_n_35 : STD_LOGIC;
  signal lB_1_n_36 : STD_LOGIC;
  signal lB_1_n_37 : STD_LOGIC;
  signal lB_1_n_38 : STD_LOGIC;
  signal lB_1_n_39 : STD_LOGIC;
  signal lB_1_n_40 : STD_LOGIC;
  signal lB_1_n_41 : STD_LOGIC;
  signal lB_1_n_42 : STD_LOGIC;
  signal lB_1_n_43 : STD_LOGIC;
  signal lB_1_n_44 : STD_LOGIC;
  signal lB_1_n_7 : STD_LOGIC;
  signal lB_2_n_11 : STD_LOGIC;
  signal lB_2_n_16 : STD_LOGIC;
  signal lB_2_n_19 : STD_LOGIC;
  signal lB_2_n_20 : STD_LOGIC;
  signal lB_2_n_21 : STD_LOGIC;
  signal lB_2_n_38 : STD_LOGIC;
  signal lB_2_n_39 : STD_LOGIC;
  signal lB_2_n_40 : STD_LOGIC;
  signal lB_2_n_41 : STD_LOGIC;
  signal lB_2_n_42 : STD_LOGIC;
  signal lB_2_n_43 : STD_LOGIC;
  signal lB_2_n_44 : STD_LOGIC;
  signal lB_2_n_45 : STD_LOGIC;
  signal lB_2_n_46 : STD_LOGIC;
  signal lB_2_n_47 : STD_LOGIC;
  signal lB_2_n_48 : STD_LOGIC;
  signal lB_2_n_51 : STD_LOGIC;
  signal lB_2_n_52 : STD_LOGIC;
  signal lB_2_n_53 : STD_LOGIC;
  signal lB_2_n_54 : STD_LOGIC;
  signal lB_2_n_55 : STD_LOGIC;
  signal lB_2_n_56 : STD_LOGIC;
  signal lB_2_n_57 : STD_LOGIC;
  signal lB_2_n_58 : STD_LOGIC;
  signal lB_2_n_59 : STD_LOGIC;
  signal lB_2_n_60 : STD_LOGIC;
  signal lB_2_n_61 : STD_LOGIC;
  signal lB_2_n_7 : STD_LOGIC;
  signal lB_3_n_18 : STD_LOGIC;
  signal lB_3_n_19 : STD_LOGIC;
  signal lB_3_n_20 : STD_LOGIC;
  signal lB_3_n_21 : STD_LOGIC;
  signal lB_3_n_22 : STD_LOGIC;
  signal lB_3_n_23 : STD_LOGIC;
  signal lB_3_n_24 : STD_LOGIC;
  signal lB_3_n_25 : STD_LOGIC;
  signal lB_3_n_26 : STD_LOGIC;
  signal lB_3_n_27 : STD_LOGIC;
  signal lB_3_n_28 : STD_LOGIC;
  signal lB_3_n_29 : STD_LOGIC;
  signal lB_3_n_3 : STD_LOGIC;
  signal lB_3_n_30 : STD_LOGIC;
  signal lB_3_n_31 : STD_LOGIC;
  signal lB_3_n_32 : STD_LOGIC;
  signal lB_3_n_33 : STD_LOGIC;
  signal lB_3_n_34 : STD_LOGIC;
  signal lB_3_n_35 : STD_LOGIC;
  signal lB_3_n_36 : STD_LOGIC;
  signal lB_3_n_37 : STD_LOGIC;
  signal lB_3_n_38 : STD_LOGIC;
  signal lB_3_n_39 : STD_LOGIC;
  signal lB_3_n_40 : STD_LOGIC;
  signal lB_3_n_41 : STD_LOGIC;
  signal lB_3_n_7 : STD_LOGIC;
  signal \^out_data\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal out_data00_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_data02_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \out_data0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixelCounter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pixelCounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelCounter[9]_i_2_n_0\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal rdCounter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdCounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdCounter[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \^sobel_tvalid\ : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal \totalPixelCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \totalPixelCounter_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pixelCounter[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pixelCounter[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pixelCounter[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pixelCounter[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pixelCounter[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pixelCounter[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pixelCounter[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pixelCounter[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rdCounter[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rdCounter[9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \totalPixelCounter[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \totalPixelCounter[10]_i_3\ : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \totalPixelCounter_reg[10]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \totalPixelCounter_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \totalPixelCounter_reg[4]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \totalPixelCounter_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \totalPixelCounter_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \totalPixelCounter_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  out_data(42 downto 0) <= \^out_data\(42 downto 0);
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  sobel_tvalid <= \^sobel_tvalid\;
\currentRdLineBuffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[8]\,
      I1 => \rdCounter_reg_n_0_[7]\,
      I2 => \rdCounter_reg_n_0_[9]\,
      I3 => \^sobel_tvalid\,
      I4 => \currentRdLineBuffer[0]_i_2_n_0\,
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1_n_0\
    );
\currentRdLineBuffer[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[6]\,
      I1 => \rdCounter[9]_i_2_n_0\,
      O => \currentRdLineBuffer[0]_i_2_n_0\
    );
\currentRdLineBuffer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1_n_0\
    );
\currentRdLineBuffer[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \rdCounter[9]_i_2_n_0\,
      I1 => \rdCounter_reg_n_0_[6]\,
      I2 => \^sobel_tvalid\,
      I3 => \rdCounter_reg_n_0_[9]\,
      I4 => \rdCounter_reg_n_0_[7]\,
      I5 => \rdCounter_reg_n_0_[8]\,
      O => currentRdLineBuffer0
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1_n_0\,
      Q => currentRdLineBuffer(0),
      R => \^s_axi_aresetn_0\
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1_n_0\,
      Q => currentRdLineBuffer(1),
      R => \^s_axi_aresetn_0\
    );
\currentWrLineBuffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[8]\,
      I1 => \pixelCounter_reg_n_0_[7]\,
      I2 => \pixelCounter_reg_n_0_[9]\,
      I3 => gray_tvalid,
      I4 => \currentWrLineBuffer[0]_i_2_n_0\,
      I5 => currentWrLineBuffer(0),
      O => \currentWrLineBuffer[0]_i_1_n_0\
    );
\currentWrLineBuffer[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[6]\,
      I1 => \pixelCounter[9]_i_2_n_0\,
      O => \currentWrLineBuffer[0]_i_2_n_0\
    );
\currentWrLineBuffer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentWrLineBuffer(0),
      I1 => currentWrLineBuffer0,
      I2 => currentWrLineBuffer(1),
      O => \currentWrLineBuffer[1]_i_1_n_0\
    );
\currentWrLineBuffer[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \pixelCounter[9]_i_2_n_0\,
      I1 => \pixelCounter_reg_n_0_[6]\,
      I2 => gray_tvalid,
      I3 => \pixelCounter_reg_n_0_[9]\,
      I4 => \pixelCounter_reg_n_0_[7]\,
      I5 => \pixelCounter_reg_n_0_[8]\,
      O => currentWrLineBuffer0
    );
\currentWrLineBuffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentWrLineBuffer[0]_i_1_n_0\,
      Q => currentWrLineBuffer(0),
      R => \^s_axi_aresetn_0\
    );
\currentWrLineBuffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentWrLineBuffer[1]_i_1_n_0\,
      Q => currentWrLineBuffer(1),
      R => \^s_axi_aresetn_0\
    );
lB_0: entity work.base_axis_sobel_0_2_line_buffer
     port map (
      D(4 downto 0) => D(7 downto 3),
      E(0) => \^sobel_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(4 downto 0) => \currentRdLineBuffer_reg[1]_2\(7 downto 3),
      \currentRdLineBuffer_reg[1]_0\ => lB_0_n_5,
      \currentRdLineBuffer_reg[1]_1\ => lB_0_n_6,
      \currentRdLineBuffer_reg[1]_2\ => lB_0_n_12,
      \currentRdLineBuffer_reg[1]_3\ => lB_0_n_13,
      \currentRdLineBuffer_reg[1]_4\(3 downto 0) => \currentRdLineBuffer_reg[1]_1\(3 downto 0),
      \currentRdLineBuffer_reg[1]_5\ => \^out_data\(20),
      \currentRdLineBuffer_reg[1]_6\ => \^out_data\(19),
      \currentRdLineBuffer_reg[1]_7\ => \^out_data\(4),
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      gray_tvalid => gray_tvalid,
      \gx_sum0[-1111111106]\ => lB_1_n_21,
      \gx_sum0[-1111111106]_0\ => lB_2_n_42,
      \gx_sum0[-1111111106]_1\ => lB_3_n_32,
      \gx_sum0[-1111111109]\ => lB_1_n_34,
      \gx_sum0[-1111111109]_0\ => lB_3_n_18,
      \gx_sum0[-1111111109]_1\ => lB_2_n_39,
      \gy_sum0[-1111111110]\ => lB_1_n_43,
      \gy_sum0[-1111111110]_0\ => lB_2_n_52,
      \gy_sum0[-1111111110]_1\ => lB_3_n_25,
      \gy_sum0[-1111111111]\ => lB_1_n_42,
      \gy_sum0[-1111111111]_0\ => lB_2_n_48,
      \gy_sum0[-1111111111]_1\ => lB_3_n_24,
      \mulData1_reg[6][2]\ => \^out_data\(21),
      \mulData1_reg[6][3]\ => \^out_data\(22),
      \mulData1_reg[6][4]\ => \^out_data\(23),
      \mulData2[0][9]_i_13_0\(7 downto 0) => \mulData2[0][9]_i_13\(7 downto 0),
      \mulData2_reg[0][4]\ => \^out_data\(0),
      \mulData2_reg[0][5]\ => lB_2_n_16,
      \mulData2_reg[0][5]_0\ => lB_1_n_28,
      \mulData2_reg[0][5]_1\ => lB_1_n_27,
      \mulData2_reg[0][5]_2\ => lB_1_n_44,
      \mulData2_reg[0][5]_3\ => lB_2_n_53,
      \mulData2_reg[0][5]_4\ => lB_3_n_26,
      \mulData2_reg[0][5]_5\ => lB_1_n_29,
      \mulData2_reg[0][5]_6\ => lB_3_n_39,
      \mulData2_reg[0][5]_7\ => lB_2_n_54,
      \mulData2_reg[0][6]\ => lB_1_n_26,
      \mulData2_reg[0][9]\ => lB_1_n_32,
      \mulData2_reg[0][9]_0\ => lB_2_n_61,
      \mulData2_reg[0][9]_1\ => lB_3_n_28,
      \mulData2_reg[0][9]_2\ => lB_1_n_33,
      \mulData2_reg[0][9]_3\ => lB_2_n_57,
      \mulData2_reg[0][9]_4\ => lB_3_n_41,
      \mulData2_reg[1][10]\ => lB_1_n_40,
      \mulData2_reg[1][10]_0\ => lB_3_n_23,
      \mulData2_reg[1][10]_1\ => lB_2_n_60,
      \mulData2_reg[1][10]_2\ => lB_1_n_41,
      \mulData2_reg[1][10]_3\ => lB_3_n_38,
      \mulData2_reg[1][10]_4\ => lB_2_n_47,
      \mulData2_reg[1][5]\ => \^out_data\(1),
      \mulData2_reg[1][6]\ => lB_2_n_11,
      \mulData2_reg[1][6]_0\ => lB_1_n_24,
      \mulData2_reg[1][6]_1\ => lB_1_n_37,
      \mulData2_reg[1][6]_2\ => lB_3_n_21,
      \mulData2_reg[1][6]_3\ => lB_2_n_58,
      \mulData2_reg[1][6]_4\ => lB_1_n_38,
      \mulData2_reg[1][6]_5\ => lB_3_n_36,
      \mulData2_reg[1][6]_6\ => lB_2_n_45,
      \mulData2_reg[1][6]_7\ => lB_1_n_39,
      \mulData2_reg[1][6]_8\ => lB_2_n_46,
      \mulData2_reg[1][6]_9\ => lB_3_n_37,
      out_data(0) => \^out_data\(7),
      out_data00_out(7 downto 0) => out_data00_out(7 downto 0),
      out_data02_out(7 downto 0) => out_data02_out(7 downto 0),
      \out_data0__0\(7 downto 0) => \out_data0__0\(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
lB_1: entity work.base_axis_sobel_0_2_line_buffer_0
     port map (
      E(0) => \^sobel_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(2 downto 0) => \currentRdLineBuffer_reg[1]_0\(7 downto 5),
      \currentRdLineBuffer_reg[1]_0\(3 downto 0) => \currentRdLineBuffer_reg[1]_3\(7 downto 4),
      \currentRdLineBuffer_reg[1]_1\ => lB_1_n_7,
      \currentRdLineBuffer_reg[1]_2\ => lB_1_n_24,
      \currentRdLineBuffer_reg[1]_3\ => lB_1_n_26,
      \currentRdLineBuffer_reg[1]_4\ => lB_1_n_27,
      \currentRdLineBuffer_reg[1]_5\ => lB_1_n_28,
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      gray_tvalid => gray_tvalid,
      \gx_sum0[-1111111105]\ => lB_3_n_20,
      \gx_sum0[-1111111105]_0\ => lB_2_n_43,
      \gx_sum0[-1111111107]\ => lB_2_n_41,
      \gx_sum0[-1111111107]_0\ => lB_3_n_19,
      \gx_sum0[-1111111108]\ => lB_2_n_40,
      \gx_sum0[-1111111108]_0\ => lB_3_n_31,
      \mulData1_reg[3][10]\ => lB_2_n_61,
      \mulData1_reg[3][10]_0\ => lB_3_n_28,
      \mulData1_reg[3][10]_1\ => lB_2_n_57,
      \mulData1_reg[3][10]_2\ => lB_3_n_41,
      \mulData1_reg[3][6]\ => lB_3_n_7,
      \mulData1_reg[3][6]_0\ => \^out_data\(10),
      \mulData1_reg[3][6]_1\ => lB_2_n_19,
      \mulData1_reg[3][6]_2\ => lB_2_n_20,
      \mulData1_reg[3][6]_3\ => lB_2_n_54,
      \mulData1_reg[3][6]_4\ => lB_3_n_39,
      \mulData1_reg[3][6]_5\ => lB_2_n_56,
      \mulData1_reg[3][6]_6\ => lB_3_n_40,
      \mulData1_reg[5][1]\ => lB_2_n_21,
      \mulData1_reg[5][1]_0\ => lB_3_n_29,
      \mulData1_reg[5][2]\ => lB_2_n_38,
      \mulData1_reg[5][2]_0\ => lB_3_n_30,
      \mulData1_reg[5][6]\ => lB_2_n_42,
      \mulData1_reg[5][6]_0\ => lB_3_n_32,
      \mulData1_reg[5][8]\ => lB_3_n_33,
      \mulData1_reg[5][8]_0\ => lB_2_n_44,
      \mulData2[0][9]_i_17_0\(7 downto 0) => \mulData2[0][9]_i_13\(7 downto 0),
      \mulData2_reg[0][5]\ => lB_2_n_55,
      \mulData2_reg[0][5]_0\ => lB_3_n_27,
      \mulData2_reg[0][6]\ => lB_0_n_13,
      \mulData2_reg[0][6]_0\ => \^out_data\(0),
      \mulData2_reg[0][6]_1\ => lB_2_n_16,
      \mulData2_reg[0][6]_2\ => lB_0_n_12,
      \mulData2_reg[1][6]\ => lB_2_n_59,
      \mulData2_reg[1][6]_0\ => lB_3_n_22,
      \mulData2_reg[2][6]\ => lB_2_n_7,
      out_data(8) => \^out_data\(18),
      out_data(7) => \^out_data\(16),
      out_data(6) => \^out_data\(14),
      out_data(5 downto 4) => \^out_data\(12 downto 11),
      out_data(3 downto 2) => \^out_data\(9 downto 8),
      out_data(1 downto 0) => \^out_data\(6 downto 5),
      out_data00_out(0) => out_data00_out(4),
      out_data02_out(4 downto 0) => out_data02_out(7 downto 3),
      \out_data0__0\(6 downto 2) => \out_data0__0\(7 downto 3),
      \out_data0__0\(1 downto 0) => \out_data0__0\(1 downto 0),
      \rdPtr_reg[0]_0\ => lB_1_n_25,
      \rdPtr_reg[0]_1\ => lB_1_n_35,
      \rdPtr_reg[0]_2\ => lB_1_n_36,
      \rdPtr_reg[0]_3\ => lB_1_n_37,
      \rdPtr_reg[0]_4\ => lB_1_n_38,
      \rdPtr_reg[0]_5\ => lB_1_n_39,
      \rdPtr_reg[0]_6\ => lB_1_n_40,
      \rdPtr_reg[0]_7\ => lB_1_n_41,
      \rdPtr_reg[8]_0\ => lB_1_n_29,
      \rdPtr_reg[8]_1\ => lB_1_n_30,
      \rdPtr_reg[8]_2\ => lB_1_n_31,
      \rdPtr_reg[8]_3\ => lB_1_n_32,
      \rdPtr_reg[8]_4\ => lB_1_n_33,
      \rdPtr_reg[8]_5\ => lB_1_n_42,
      \rdPtr_reg[8]_6\ => lB_1_n_43,
      \rdPtr_reg[8]_7\ => lB_1_n_44,
      \rdPtr_reg[9]_0\ => lB_1_n_17,
      \rdPtr_reg[9]_1\ => lB_1_n_18,
      \rdPtr_reg[9]_2\ => lB_1_n_19,
      \rdPtr_reg[9]_3\ => lB_1_n_20,
      \rdPtr_reg[9]_4\ => lB_1_n_21,
      \rdPtr_reg[9]_5\ => lB_1_n_22,
      \rdPtr_reg[9]_6\ => lB_1_n_23,
      \rdPtr_reg[9]_7\ => lB_1_n_34,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
lB_2: entity work.base_axis_sobel_0_2_line_buffer_1
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => \^sobel_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(4 downto 0) => \currentRdLineBuffer_reg[1]_0\(4 downto 0),
      \currentRdLineBuffer_reg[1]_0\ => \^out_data\(3),
      \currentRdLineBuffer_reg[1]_1\ => \^out_data\(2),
      \currentRdLineBuffer_reg[1]_10\ => lB_2_n_20,
      \currentRdLineBuffer_reg[1]_11\(15) => \^out_data\(42),
      \currentRdLineBuffer_reg[1]_11\(14) => \^out_data\(40),
      \currentRdLineBuffer_reg[1]_11\(13) => \^out_data\(38),
      \currentRdLineBuffer_reg[1]_11\(12 downto 10) => \^out_data\(36 downto 34),
      \currentRdLineBuffer_reg[1]_11\(9) => \^out_data\(32),
      \currentRdLineBuffer_reg[1]_11\(8) => \^out_data\(30),
      \currentRdLineBuffer_reg[1]_11\(7 downto 5) => \^out_data\(28 downto 26),
      \currentRdLineBuffer_reg[1]_11\(4) => \^out_data\(24),
      \currentRdLineBuffer_reg[1]_11\(3) => \^out_data\(22),
      \currentRdLineBuffer_reg[1]_11\(2) => \^out_data\(17),
      \currentRdLineBuffer_reg[1]_11\(1) => \^out_data\(15),
      \currentRdLineBuffer_reg[1]_11\(0) => \^out_data\(13),
      \currentRdLineBuffer_reg[1]_12\(1 downto 0) => \currentRdLineBuffer_reg[1]_1\(7 downto 6),
      \currentRdLineBuffer_reg[1]_13\ => lB_2_n_51,
      \currentRdLineBuffer_reg[1]_2\ => lB_2_n_7,
      \currentRdLineBuffer_reg[1]_3\(2 downto 0) => \currentRdLineBuffer_reg[1]_2\(2 downto 0),
      \currentRdLineBuffer_reg[1]_4\ => lB_2_n_11,
      \currentRdLineBuffer_reg[1]_5\ => \^out_data\(1),
      \currentRdLineBuffer_reg[1]_6\ => lB_2_n_16,
      \currentRdLineBuffer_reg[1]_7\ => \^out_data\(0),
      \currentRdLineBuffer_reg[1]_8\(0) => \currentRdLineBuffer_reg[1]_3\(3),
      \currentRdLineBuffer_reg[1]_9\ => lB_2_n_19,
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      gray_tvalid => gray_tvalid,
      \gx_sum0[-1111111104]__0\ => lB_3_n_33,
      \gx_sum0[-1111111104]__0_0\ => lB_1_n_23,
      \gx_sum0[-1111111106]__0\ => lB_3_n_32,
      \gx_sum0[-1111111106]__0_0\ => lB_1_n_21,
      \gx_sum0[-1111111108]__0\ => lB_3_n_31,
      \gx_sum0[-1111111108]__0_0\ => lB_1_n_19,
      \gx_sum0[-1111111110]\ => lB_3_n_30,
      \gx_sum0[-1111111110]_0\ => lB_1_n_18,
      \gx_sum0[-1111111111]\ => lB_3_n_29,
      \gx_sum0[-1111111111]_0\ => lB_1_n_17,
      \gy_sum0[-1111111104]\ => lB_3_n_41,
      \gy_sum0[-1111111104]_0\ => lB_1_n_33,
      \gy_sum0[-1111111106]\ => lB_3_n_40,
      \gy_sum0[-1111111106]_0\ => lB_1_n_31,
      \gy_sum0[-1111111108]\ => lB_3_n_39,
      \gy_sum0[-1111111108]_0\ => lB_1_n_29,
      \mulData1_reg[3][5]\ => lB_3_n_7,
      \mulData1_reg[3][5]_0\ => lB_1_n_7,
      \mulData1_reg[3][5]_1\ => lB_1_n_44,
      \mulData1_reg[3][5]_2\ => lB_3_n_26,
      \mulData1_reg[3][5]_3\ => lB_3_n_27,
      \mulData1_reg[3][5]_4\ => lB_1_n_30,
      \mulData1_reg[5][3]\ => lB_1_n_34,
      \mulData1_reg[5][3]_0\ => lB_3_n_18,
      \mulData1_reg[5][5]\ => lB_3_n_19,
      \mulData1_reg[5][5]_0\ => lB_1_n_20,
      \mulData1_reg[5][7]\ => lB_1_n_22,
      \mulData1_reg[5][7]_0\ => lB_3_n_20,
      \mulData1_reg[6][7]\(5) => \^out_data\(23),
      \mulData1_reg[6][7]\(4 downto 2) => \^out_data\(21 downto 19),
      \mulData1_reg[6][7]\(1) => \^out_data\(10),
      \mulData1_reg[6][7]\(0) => \^out_data\(7),
      \mulData1_reg[6][7]_0\ => lB_3_n_3,
      \mulData2[0][9]_i_21_0\(7 downto 0) => \mulData2[0][9]_i_13\(7 downto 0),
      \mulData2_reg[0][0]\ => lB_3_n_24,
      \mulData2_reg[0][0]_0\ => lB_1_n_42,
      \mulData2_reg[0][1]\ => lB_3_n_25,
      \mulData2_reg[0][1]_0\ => lB_1_n_43,
      \mulData2_reg[0][3]\ => lB_0_n_13,
      \mulData2_reg[0][3]_0\ => lB_0_n_12,
      \mulData2_reg[1][1]\ => lB_3_n_34,
      \mulData2_reg[1][1]_0\ => lB_1_n_35,
      \mulData2_reg[1][4]\ => lB_0_n_6,
      \mulData2_reg[1][4]_0\ => lB_0_n_5,
      \mulData2_reg[2][2]\ => \^out_data\(4),
      \mulData2_reg[7][2]\ => lB_3_n_35,
      \mulData2_reg[7][2]_0\ => lB_1_n_36,
      \mulData2_reg[7][4]\ => lB_3_n_36,
      \mulData2_reg[7][4]_0\ => lB_1_n_38,
      \mulData2_reg[7][6]\ => lB_3_n_37,
      \mulData2_reg[7][6]_0\ => lB_1_n_39,
      \mulData2_reg[7][8]\ => lB_3_n_38,
      \mulData2_reg[7][8]_0\ => lB_1_n_41,
      out_data(1 downto 0) => \^out_data\(6 downto 5),
      out_data00_out(4) => out_data00_out(7),
      out_data00_out(3) => out_data00_out(5),
      out_data00_out(2) => out_data00_out(3),
      out_data00_out(1 downto 0) => out_data00_out(1 downto 0),
      out_data02_out(6) => out_data02_out(7),
      out_data02_out(5 downto 0) => out_data02_out(5 downto 0),
      \out_data0__0\(7 downto 0) => \out_data0__0\(7 downto 0),
      \rdPtr_reg[0]_0\ => lB_2_n_45,
      \rdPtr_reg[0]_1\ => lB_2_n_46,
      \rdPtr_reg[0]_2\ => lB_2_n_47,
      \rdPtr_reg[0]_3\ => lB_2_n_58,
      \rdPtr_reg[0]_4\ => lB_2_n_59,
      \rdPtr_reg[0]_5\ => lB_2_n_60,
      \rdPtr_reg[8]_0\ => lB_2_n_48,
      \rdPtr_reg[8]_1\ => lB_2_n_52,
      \rdPtr_reg[8]_2\ => lB_2_n_53,
      \rdPtr_reg[8]_3\ => lB_2_n_54,
      \rdPtr_reg[8]_4\ => lB_2_n_55,
      \rdPtr_reg[8]_5\ => lB_2_n_56,
      \rdPtr_reg[8]_6\ => lB_2_n_57,
      \rdPtr_reg[8]_7\ => lB_2_n_61,
      \rdPtr_reg[9]_0\ => lB_2_n_21,
      \rdPtr_reg[9]_1\ => lB_2_n_38,
      \rdPtr_reg[9]_2\ => lB_2_n_39,
      \rdPtr_reg[9]_3\ => lB_2_n_40,
      \rdPtr_reg[9]_4\ => lB_2_n_41,
      \rdPtr_reg[9]_5\ => lB_2_n_42,
      \rdPtr_reg[9]_6\ => lB_2_n_43,
      \rdPtr_reg[9]_7\ => lB_2_n_44,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
lB_3: entity work.base_axis_sobel_0_2_line_buffer_2
     port map (
      E(0) => \^sobel_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(1 downto 0) => \currentRdLineBuffer_reg[1]_1\(5 downto 4),
      \currentRdLineBuffer_reg[1]_0\ => lB_3_n_3,
      \currentRdLineBuffer_reg[1]_1\(2 downto 0) => \currentRdLineBuffer_reg[1]_3\(2 downto 0),
      \currentRdLineBuffer_reg[1]_2\ => lB_3_n_7,
      \currentRdLineBuffer_reg[1]_3\(2) => \^out_data\(23),
      \currentRdLineBuffer_reg[1]_3\(1) => \^out_data\(21),
      \currentRdLineBuffer_reg[1]_3\(0) => \^out_data\(10),
      \currentRdLineBuffer_reg[1]_4\(6) => \^out_data\(41),
      \currentRdLineBuffer_reg[1]_4\(5) => \^out_data\(39),
      \currentRdLineBuffer_reg[1]_4\(4) => \^out_data\(37),
      \currentRdLineBuffer_reg[1]_4\(3) => \^out_data\(33),
      \currentRdLineBuffer_reg[1]_4\(2) => \^out_data\(31),
      \currentRdLineBuffer_reg[1]_4\(1) => \^out_data\(29),
      \currentRdLineBuffer_reg[1]_4\(0) => \^out_data\(25),
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      gray_tvalid => gray_tvalid,
      \gx_sum0[-1111111105]__0\ => lB_1_n_22,
      \gx_sum0[-1111111105]__0_0\ => lB_2_n_43,
      \gx_sum0[-1111111107]__0\ => lB_2_n_41,
      \gx_sum0[-1111111107]__0_0\ => lB_1_n_20,
      \gx_sum0[-1111111109]__0\ => lB_2_n_39,
      \gx_sum0[-1111111109]__0_0\ => lB_1_n_34,
      \gy_sum0[-1111111107]\ => lB_2_n_55,
      \gy_sum0[-1111111107]_0\ => lB_1_n_30,
      \gy_sum0[-1111111109]\ => lB_2_n_53,
      \gy_sum0[-1111111109]_0\ => lB_1_n_44,
      \mulData1_reg[3][1]\ => lB_1_n_42,
      \mulData1_reg[3][1]_0\ => lB_2_n_48,
      \mulData1_reg[3][2]\ => lB_1_n_43,
      \mulData1_reg[3][2]_0\ => lB_2_n_52,
      \mulData1_reg[3][4]\ => lB_2_n_19,
      \mulData1_reg[3][4]_0\ => lB_1_n_7,
      \mulData1_reg[6][6]\ => lB_2_n_51,
      \mulData1_reg[6][6]_0\ => lB_1_n_32,
      \mulData1_reg[6][6]_1\ => lB_2_n_61,
      \mulData2[0][9]_i_25_0\(7 downto 0) => \mulData2[0][9]_i_13\(7 downto 0),
      \mulData2_reg[7][3]\ => lB_2_n_58,
      \mulData2_reg[7][3]_0\ => lB_1_n_37,
      \mulData2_reg[7][5]\ => lB_2_n_59,
      \mulData2_reg[7][5]_0\ => lB_1_n_25,
      \mulData2_reg[7][7]\ => lB_1_n_40,
      \mulData2_reg[7][7]_0\ => lB_2_n_60,
      out_data(3) => \^out_data\(24),
      out_data(2) => \^out_data\(22),
      out_data(1 downto 0) => \^out_data\(20 downto 19),
      out_data00_out(2) => out_data00_out(6),
      out_data00_out(1) => out_data00_out(4),
      out_data00_out(0) => out_data00_out(2),
      out_data02_out(4) => out_data02_out(6),
      out_data02_out(3) => out_data02_out(4),
      out_data02_out(2 downto 0) => out_data02_out(2 downto 0),
      \out_data0__0\(2) => \out_data0__0\(6),
      \out_data0__0\(1) => \out_data0__0\(4),
      \out_data0__0\(0) => \out_data0__0\(2),
      \rdPtr_reg[0]_0\ => lB_3_n_21,
      \rdPtr_reg[0]_1\ => lB_3_n_22,
      \rdPtr_reg[0]_2\ => lB_3_n_23,
      \rdPtr_reg[0]_3\ => lB_3_n_34,
      \rdPtr_reg[0]_4\ => lB_3_n_35,
      \rdPtr_reg[0]_5\ => lB_3_n_36,
      \rdPtr_reg[0]_6\ => lB_3_n_37,
      \rdPtr_reg[0]_7\ => lB_3_n_38,
      \rdPtr_reg[8]_0\ => lB_3_n_24,
      \rdPtr_reg[8]_1\ => lB_3_n_25,
      \rdPtr_reg[8]_2\ => lB_3_n_26,
      \rdPtr_reg[8]_3\ => lB_3_n_27,
      \rdPtr_reg[8]_4\ => lB_3_n_28,
      \rdPtr_reg[8]_5\ => lB_3_n_39,
      \rdPtr_reg[8]_6\ => lB_3_n_40,
      \rdPtr_reg[8]_7\ => lB_3_n_41,
      \rdPtr_reg[9]_0\ => lB_3_n_18,
      \rdPtr_reg[9]_1\ => lB_3_n_19,
      \rdPtr_reg[9]_2\ => lB_3_n_20,
      \rdPtr_reg[9]_3\ => lB_3_n_29,
      \rdPtr_reg[9]_4\ => lB_3_n_30,
      \rdPtr_reg[9]_5\ => lB_3_n_31,
      \rdPtr_reg[9]_6\ => lB_3_n_32,
      \rdPtr_reg[9]_7\ => lB_3_n_33,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
\pixelCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[0]\,
      O => pixelCounter(0)
    );
\pixelCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[0]\,
      I1 => \pixelCounter_reg_n_0_[1]\,
      O => pixelCounter(1)
    );
\pixelCounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[2]\,
      I1 => \pixelCounter_reg_n_0_[0]\,
      I2 => \pixelCounter_reg_n_0_[1]\,
      O => pixelCounter(2)
    );
\pixelCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[3]\,
      I1 => \pixelCounter_reg_n_0_[1]\,
      I2 => \pixelCounter_reg_n_0_[0]\,
      I3 => \pixelCounter_reg_n_0_[2]\,
      O => pixelCounter(3)
    );
\pixelCounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[4]\,
      I1 => \pixelCounter_reg_n_0_[3]\,
      I2 => \pixelCounter_reg_n_0_[1]\,
      I3 => \pixelCounter_reg_n_0_[0]\,
      I4 => \pixelCounter_reg_n_0_[2]\,
      O => \pixelCounter[4]_i_1_n_0\
    );
\pixelCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[3]\,
      I1 => \pixelCounter_reg_n_0_[1]\,
      I2 => \pixelCounter_reg_n_0_[0]\,
      I3 => \pixelCounter_reg_n_0_[2]\,
      I4 => \pixelCounter_reg_n_0_[4]\,
      I5 => \pixelCounter_reg_n_0_[5]\,
      O => pixelCounter(5)
    );
\pixelCounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[6]\,
      I1 => \pixelCounter[9]_i_2_n_0\,
      O => pixelCounter(6)
    );
\pixelCounter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CCC3CCC"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[8]\,
      I1 => \pixelCounter_reg_n_0_[7]\,
      I2 => \pixelCounter[9]_i_2_n_0\,
      I3 => \pixelCounter_reg_n_0_[6]\,
      I4 => \pixelCounter_reg_n_0_[9]\,
      O => pixelCounter(7)
    );
\pixelCounter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[8]\,
      I1 => \pixelCounter_reg_n_0_[6]\,
      I2 => \pixelCounter[9]_i_2_n_0\,
      I3 => \pixelCounter_reg_n_0_[7]\,
      O => pixelCounter(8)
    );
\pixelCounter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FBF8000"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[8]\,
      I1 => \pixelCounter_reg_n_0_[6]\,
      I2 => \pixelCounter[9]_i_2_n_0\,
      I3 => \pixelCounter_reg_n_0_[7]\,
      I4 => \pixelCounter_reg_n_0_[9]\,
      O => pixelCounter(9)
    );
\pixelCounter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[5]\,
      I1 => \pixelCounter_reg_n_0_[4]\,
      I2 => \pixelCounter_reg_n_0_[2]\,
      I3 => \pixelCounter_reg_n_0_[0]\,
      I4 => \pixelCounter_reg_n_0_[1]\,
      I5 => \pixelCounter_reg_n_0_[3]\,
      O => \pixelCounter[9]_i_2_n_0\
    );
\pixelCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(0),
      Q => \pixelCounter_reg_n_0_[0]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(1),
      Q => \pixelCounter_reg_n_0_[1]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(2),
      Q => \pixelCounter_reg_n_0_[2]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(3),
      Q => \pixelCounter_reg_n_0_[3]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => \pixelCounter[4]_i_1_n_0\,
      Q => \pixelCounter_reg_n_0_[4]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(5),
      Q => \pixelCounter_reg_n_0_[5]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(6),
      Q => \pixelCounter_reg_n_0_[6]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(7),
      Q => \pixelCounter_reg_n_0_[7]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(8),
      Q => \pixelCounter_reg_n_0_[8]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => gray_tvalid,
      D => pixelCounter(9),
      Q => \pixelCounter_reg_n_0_[9]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[0]\,
      O => rdCounter(0)
    );
\rdCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[0]\,
      I1 => \rdCounter_reg_n_0_[1]\,
      O => rdCounter(1)
    );
\rdCounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[2]\,
      I1 => \rdCounter_reg_n_0_[0]\,
      I2 => \rdCounter_reg_n_0_[1]\,
      O => rdCounter(2)
    );
\rdCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[3]\,
      I1 => \rdCounter_reg_n_0_[1]\,
      I2 => \rdCounter_reg_n_0_[0]\,
      I3 => \rdCounter_reg_n_0_[2]\,
      O => rdCounter(3)
    );
\rdCounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[4]\,
      I1 => \rdCounter_reg_n_0_[3]\,
      I2 => \rdCounter_reg_n_0_[1]\,
      I3 => \rdCounter_reg_n_0_[0]\,
      I4 => \rdCounter_reg_n_0_[2]\,
      O => \rdCounter[4]_i_1_n_0\
    );
\rdCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[3]\,
      I1 => \rdCounter_reg_n_0_[1]\,
      I2 => \rdCounter_reg_n_0_[0]\,
      I3 => \rdCounter_reg_n_0_[2]\,
      I4 => \rdCounter_reg_n_0_[4]\,
      I5 => \rdCounter_reg_n_0_[5]\,
      O => rdCounter(5)
    );
\rdCounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[6]\,
      I1 => \rdCounter[9]_i_2_n_0\,
      O => rdCounter(6)
    );
\rdCounter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CCC3CCC"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[8]\,
      I1 => \rdCounter_reg_n_0_[7]\,
      I2 => \rdCounter[9]_i_2_n_0\,
      I3 => \rdCounter_reg_n_0_[6]\,
      I4 => \rdCounter_reg_n_0_[9]\,
      O => rdCounter(7)
    );
\rdCounter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[8]\,
      I1 => \rdCounter_reg_n_0_[6]\,
      I2 => \rdCounter[9]_i_2_n_0\,
      I3 => \rdCounter_reg_n_0_[7]\,
      O => rdCounter(8)
    );
\rdCounter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FBF8000"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[8]\,
      I1 => \rdCounter_reg_n_0_[6]\,
      I2 => \rdCounter[9]_i_2_n_0\,
      I3 => \rdCounter_reg_n_0_[7]\,
      I4 => \rdCounter_reg_n_0_[9]\,
      O => rdCounter(9)
    );
\rdCounter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[5]\,
      I1 => \rdCounter_reg_n_0_[4]\,
      I2 => \rdCounter_reg_n_0_[2]\,
      I3 => \rdCounter_reg_n_0_[0]\,
      I4 => \rdCounter_reg_n_0_[1]\,
      I5 => \rdCounter_reg_n_0_[3]\,
      O => \rdCounter[9]_i_2_n_0\
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(0),
      Q => \rdCounter_reg_n_0_[0]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(1),
      Q => \rdCounter_reg_n_0_[1]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(2),
      Q => \rdCounter_reg_n_0_[2]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(3),
      Q => \rdCounter_reg_n_0_[3]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => \rdCounter[4]_i_1_n_0\,
      Q => \rdCounter_reg_n_0_[4]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(5),
      Q => \rdCounter_reg_n_0_[5]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(6),
      Q => \rdCounter_reg_n_0_[6]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(7),
      Q => \rdCounter_reg_n_0_[7]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(8),
      Q => \rdCounter_reg_n_0_[8]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^sobel_tvalid\,
      D => rdCounter(9),
      Q => \rdCounter_reg_n_0_[9]\,
      R => \^s_axi_aresetn_0\
    );
state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000ECCCCCCC"
    )
        port map (
      I0 => totalPixelCounter_reg(7),
      I1 => \^sobel_tvalid\,
      I2 => totalPixelCounter_reg(8),
      I3 => totalPixelCounter_reg(9),
      I4 => totalPixelCounter_reg(10),
      I5 => currentRdLineBuffer0,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => state_i_1_n_0,
      Q => \^sobel_tvalid\,
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => totalPixelCounter_reg(0),
      O => \totalPixelCounter[0]_i_1_n_0\
    );
\totalPixelCounter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666662"
    )
        port map (
      I0 => gray_tvalid,
      I1 => \^sobel_tvalid\,
      I2 => totalPixelCounter_reg(2),
      I3 => totalPixelCounter_reg(4),
      I4 => totalPixelCounter_reg(5),
      I5 => \totalPixelCounter[10]_i_3_n_0\,
      O => \totalPixelCounter[10]_i_1_n_0\
    );
\totalPixelCounter[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => totalPixelCounter_reg(1),
      I1 => totalPixelCounter_reg(3),
      I2 => totalPixelCounter_reg(7),
      I3 => totalPixelCounter_reg(0),
      I4 => \totalPixelCounter[10]_i_6_n_0\,
      O => \totalPixelCounter[10]_i_3_n_0\
    );
\totalPixelCounter[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(9),
      I1 => totalPixelCounter_reg(10),
      O => \totalPixelCounter[10]_i_4_n_0\
    );
\totalPixelCounter[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[10]_i_5_n_0\
    );
\totalPixelCounter[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => totalPixelCounter_reg(6),
      I2 => totalPixelCounter_reg(10),
      I3 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[10]_i_6_n_0\
    );
\totalPixelCounter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(3),
      I1 => totalPixelCounter_reg(4),
      O => \totalPixelCounter[4]_i_3_n_0\
    );
\totalPixelCounter[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(2),
      I1 => totalPixelCounter_reg(3),
      O => \totalPixelCounter[4]_i_4_n_0\
    );
\totalPixelCounter[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(1),
      I1 => totalPixelCounter_reg(2),
      O => \totalPixelCounter[4]_i_5_n_0\
    );
\totalPixelCounter[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => totalPixelCounter_reg(1),
      I1 => \^sobel_tvalid\,
      I2 => gray_tvalid,
      O => \totalPixelCounter[4]_i_6_n_0\
    );
\totalPixelCounter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(7),
      I1 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_2_n_0\
    );
\totalPixelCounter[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(6),
      I1 => totalPixelCounter_reg(7),
      O => \totalPixelCounter[8]_i_3_n_0\
    );
\totalPixelCounter[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(5),
      I1 => totalPixelCounter_reg(6),
      O => \totalPixelCounter[8]_i_4_n_0\
    );
\totalPixelCounter[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(4),
      I1 => totalPixelCounter_reg(5),
      O => \totalPixelCounter[8]_i_5_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter[0]_i_1_n_0\,
      Q => totalPixelCounter_reg(0),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[10]_i_2_n_6\,
      Q => totalPixelCounter_reg(10),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \totalPixelCounter_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => totalPixelCounter_reg(8),
      O(3 downto 2) => \NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \totalPixelCounter_reg[10]_i_2_n_6\,
      O(0) => \totalPixelCounter_reg[10]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \totalPixelCounter[10]_i_4_n_0\,
      S(0) => \totalPixelCounter[10]_i_5_n_0\
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_7\,
      Q => totalPixelCounter_reg(1),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_6\,
      Q => totalPixelCounter_reg(2),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_5\,
      Q => totalPixelCounter_reg(3),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_4\,
      Q => totalPixelCounter_reg(4),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[4]_i_1_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1_n_3\,
      CYINIT => totalPixelCounter_reg(0),
      DI(3 downto 1) => totalPixelCounter_reg(3 downto 1),
      DI(0) => \totalPixelCounter_reg[4]_0\(0),
      O(3) => \totalPixelCounter_reg[4]_i_1_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1_n_7\,
      S(3) => \totalPixelCounter[4]_i_3_n_0\,
      S(2) => \totalPixelCounter[4]_i_4_n_0\,
      S(1) => \totalPixelCounter[4]_i_5_n_0\,
      S(0) => \totalPixelCounter[4]_i_6_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_7\,
      Q => totalPixelCounter_reg(5),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_6\,
      Q => totalPixelCounter_reg(6),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_5\,
      Q => totalPixelCounter_reg(7),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_4\,
      Q => totalPixelCounter_reg(8),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1_n_0\,
      CO(3) => \totalPixelCounter_reg[8]_i_1_n_0\,
      CO(2) => \totalPixelCounter_reg[8]_i_1_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => totalPixelCounter_reg(7 downto 4),
      O(3) => \totalPixelCounter_reg[8]_i_1_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1_n_7\,
      S(3) => \totalPixelCounter[8]_i_2_n_0\,
      S(2) => \totalPixelCounter[8]_i_3_n_0\,
      S(1) => \totalPixelCounter[8]_i_4_n_0\,
      S(0) => \totalPixelCounter[8]_i_5_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[10]_i_2_n_7\,
      Q => totalPixelCounter_reg(9),
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2_axis_sobel is
  port (
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    threshold : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_sobel_0_2_axis_sobel : entity is "axis_sobel";
end base_axis_sobel_0_2_axis_sobel;

architecture STRUCTURE of base_axis_sobel_0_2_axis_sobel is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal F_n_0 : STD_LOGIC;
  signal F_n_1 : STD_LOGIC;
  signal F_n_12 : STD_LOGIC;
  signal F_n_13 : STD_LOGIC;
  signal F_n_14 : STD_LOGIC;
  signal F_n_15 : STD_LOGIC;
  signal F_n_16 : STD_LOGIC;
  signal F_n_17 : STD_LOGIC;
  signal F_n_18 : STD_LOGIC;
  signal F_n_19 : STD_LOGIC;
  signal F_n_2 : STD_LOGIC;
  signal F_n_20 : STD_LOGIC;
  signal F_n_21 : STD_LOGIC;
  signal F_n_22 : STD_LOGIC;
  signal F_n_23 : STD_LOGIC;
  signal F_n_24 : STD_LOGIC;
  signal F_n_25 : STD_LOGIC;
  signal F_n_26 : STD_LOGIC;
  signal F_n_27 : STD_LOGIC;
  signal F_n_28 : STD_LOGIC;
  signal F_n_29 : STD_LOGIC;
  signal F_n_3 : STD_LOGIC;
  signal F_n_30 : STD_LOGIC;
  signal F_n_31 : STD_LOGIC;
  signal F_n_32 : STD_LOGIC;
  signal F_n_33 : STD_LOGIC;
  signal F_n_34 : STD_LOGIC;
  signal F_n_35 : STD_LOGIC;
  signal F_n_36 : STD_LOGIC;
  signal F_n_37 : STD_LOGIC;
  signal F_n_38 : STD_LOGIC;
  signal F_n_39 : STD_LOGIC;
  signal F_n_40 : STD_LOGIC;
  signal F_n_41 : STD_LOGIC;
  signal F_n_42 : STD_LOGIC;
  signal F_n_43 : STD_LOGIC;
  signal F_n_44 : STD_LOGIC;
  signal F_n_45 : STD_LOGIC;
  signal F_n_48 : STD_LOGIC;
  signal F_n_49 : STD_LOGIC;
  signal F_n_50 : STD_LOGIC;
  signal F_n_51 : STD_LOGIC;
  signal F_n_52 : STD_LOGIC;
  signal F_n_53 : STD_LOGIC;
  signal F_n_54 : STD_LOGIC;
  signal F_n_55 : STD_LOGIC;
  signal F_n_56 : STD_LOGIC;
  signal F_n_57 : STD_LOGIC;
  signal F_n_58 : STD_LOGIC;
  signal F_n_59 : STD_LOGIC;
  signal F_n_60 : STD_LOGIC;
  signal F_n_61 : STD_LOGIC;
  signal F_n_62 : STD_LOGIC;
  signal F_n_63 : STD_LOGIC;
  signal F_n_64 : STD_LOGIC;
  signal F_n_65 : STD_LOGIC;
  signal F_n_66 : STD_LOGIC;
  signal F_n_67 : STD_LOGIC;
  signal F_n_68 : STD_LOGIC;
  signal F_n_69 : STD_LOGIC;
  signal F_n_70 : STD_LOGIC;
  signal F_n_71 : STD_LOGIC;
  signal F_n_72 : STD_LOGIC;
  signal F_n_73 : STD_LOGIC;
  signal F_n_74 : STD_LOGIC;
  signal F_n_75 : STD_LOGIC;
  signal F_n_76 : STD_LOGIC;
  signal F_n_77 : STD_LOGIC;
  signal F_n_78 : STD_LOGIC;
  signal F_n_79 : STD_LOGIC;
  signal F_n_80 : STD_LOGIC;
  signal F_n_81 : STD_LOGIC;
  signal F_n_82 : STD_LOGIC;
  signal F_n_83 : STD_LOGIC;
  signal F_n_84 : STD_LOGIC;
  signal F_n_85 : STD_LOGIC;
  signal F_n_86 : STD_LOGIC;
  signal F_n_87 : STD_LOGIC;
  signal F_n_88 : STD_LOGIC;
  signal F_n_89 : STD_LOGIC;
  signal F_n_90 : STD_LOGIC;
  signal F_n_91 : STD_LOGIC;
  signal G_n_1 : STD_LOGIC;
  signal G_n_10 : STD_LOGIC;
  signal G_n_11 : STD_LOGIC;
  signal G_n_12 : STD_LOGIC;
  signal G_n_13 : STD_LOGIC;
  signal G_n_14 : STD_LOGIC;
  signal G_n_15 : STD_LOGIC;
  signal G_n_16 : STD_LOGIC;
  signal G_n_17 : STD_LOGIC;
  signal G_n_18 : STD_LOGIC;
  signal G_n_19 : STD_LOGIC;
  signal G_n_2 : STD_LOGIC;
  signal G_n_3 : STD_LOGIC;
  signal G_n_4 : STD_LOGIC;
  signal G_n_5 : STD_LOGIC;
  signal G_n_6 : STD_LOGIC;
  signal G_n_7 : STD_LOGIC;
  signal G_n_8 : STD_LOGIC;
  signal G_n_9 : STD_LOGIC;
  signal S_C_n_0 : STD_LOGIC;
  signal S_C_n_12 : STD_LOGIC;
  signal S_C_n_4 : STD_LOGIC;
  signal S_C_n_64 : STD_LOGIC;
  signal S_C_n_65 : STD_LOGIC;
  signal S_C_n_66 : STD_LOGIC;
  signal S_C_n_72 : STD_LOGIC;
  signal S_C_n_73 : STD_LOGIC;
  signal S_C_n_74 : STD_LOGIC;
  signal S_C_n_77 : STD_LOGIC;
  signal S_C_n_78 : STD_LOGIC;
  signal S_C_n_79 : STD_LOGIC;
  signal S_C_n_80 : STD_LOGIC;
  signal S_C_n_81 : STD_LOGIC;
  signal S_C_n_82 : STD_LOGIC;
  signal S_C_n_83 : STD_LOGIC;
  signal S_C_n_84 : STD_LOGIC;
  signal grayPixel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_tvalid : STD_LOGIC;
  signal out_data : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal out_tvalid : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_3_out : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_4_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal p_5_out : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sobel_tvalid : STD_LOGIC;
  signal totalPixelCounter11_out : STD_LOGIC;
begin
F: entity work.base_axis_sobel_0_2_fifo
     port map (
      CO(0) => G_n_13,
      DI(3) => F_n_41,
      DI(2) => F_n_42,
      DI(1) => F_n_43,
      DI(0) => F_n_44,
      O(1) => G_n_7,
      O(0) => G_n_8,
      Q(23 downto 16) => A(7 downto 0),
      Q(15) => F_n_12,
      Q(14) => F_n_13,
      Q(13) => F_n_14,
      Q(12) => F_n_15,
      Q(11) => F_n_16,
      Q(10) => F_n_17,
      Q(9) => F_n_18,
      Q(8) => F_n_19,
      Q(7) => F_n_20,
      Q(6) => F_n_21,
      Q(5) => F_n_22,
      Q(4) => F_n_23,
      Q(3) => F_n_24,
      Q(2) => F_n_25,
      Q(1) => F_n_26,
      Q(0) => F_n_27,
      S(3) => F_n_0,
      S(2) => F_n_1,
      S(1) => F_n_2,
      S(0) => F_n_3,
      \grayPixel0_carry__2\(0) => G_n_6,
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      \multOp__25_carry__0\(2) => G_n_1,
      \multOp__25_carry__0\(1) => G_n_2,
      \multOp__25_carry__0\(0) => G_n_3,
      \multOp__25_carry__0_0\(0) => G_n_5,
      \multOp__25_carry__1\(0) => G_n_4,
      \multOp_inferred__0/i___24_carry__0\(3) => G_n_9,
      \multOp_inferred__0/i___24_carry__0\(2) => G_n_10,
      \multOp_inferred__0/i___24_carry__0\(1) => G_n_11,
      \multOp_inferred__0/i___24_carry__0\(0) => G_n_12,
      \multOp_inferred__0/i___24_carry__0_0\(0) => G_n_14,
      \multOp_inferred__1/i___27_carry__0\(1) => G_n_15,
      \multOp_inferred__1/i___27_carry__0\(0) => G_n_16,
      \multOp_inferred__1/i___27_carry__0_0\(1) => G_n_18,
      \multOp_inferred__1/i___27_carry__0_0\(0) => G_n_19,
      \multOp_inferred__1/i___27_carry__2\(0) => G_n_17,
      \out_data_reg[0]_0\(0) => F_n_82,
      \out_data_reg[13]_0\(3) => F_n_37,
      \out_data_reg[13]_0\(2) => F_n_38,
      \out_data_reg[13]_0\(1) => F_n_39,
      \out_data_reg[13]_0\(0) => F_n_40,
      \out_data_reg[13]_1\(2) => F_n_75,
      \out_data_reg[13]_1\(1) => F_n_76,
      \out_data_reg[13]_1\(0) => F_n_77,
      \out_data_reg[14]_0\(3) => F_n_71,
      \out_data_reg[14]_0\(2) => F_n_72,
      \out_data_reg[14]_0\(1) => F_n_73,
      \out_data_reg[14]_0\(0) => F_n_74,
      \out_data_reg[14]_1\(3) => F_n_78,
      \out_data_reg[14]_1\(2) => F_n_79,
      \out_data_reg[14]_1\(1) => F_n_80,
      \out_data_reg[14]_1\(0) => F_n_81,
      \out_data_reg[15]_0\(0) => F_n_45,
      \out_data_reg[15]_1\(1) => F_n_90,
      \out_data_reg[15]_1\(0) => F_n_91,
      \out_data_reg[20]_0\(2) => F_n_49,
      \out_data_reg[20]_0\(1) => F_n_50,
      \out_data_reg[20]_0\(0) => F_n_51,
      \out_data_reg[20]_1\(1) => F_n_62,
      \out_data_reg[20]_1\(0) => F_n_63,
      \out_data_reg[21]_0\(0) => F_n_48,
      \out_data_reg[21]_1\(2) => F_n_59,
      \out_data_reg[21]_1\(1) => F_n_60,
      \out_data_reg[21]_1\(0) => F_n_61,
      \out_data_reg[22]_0\(3) => F_n_55,
      \out_data_reg[22]_0\(2) => F_n_56,
      \out_data_reg[22]_0\(1) => F_n_57,
      \out_data_reg[22]_0\(0) => F_n_58,
      \out_data_reg[22]_1\(0) => F_n_64,
      \out_data_reg[23]_0\(2) => F_n_52,
      \out_data_reg[23]_0\(1) => F_n_53,
      \out_data_reg[23]_0\(0) => F_n_54,
      \out_data_reg[2]_0\(1) => F_n_83,
      \out_data_reg[2]_0\(0) => F_n_84,
      \out_data_reg[4]_0\(3) => F_n_28,
      \out_data_reg[4]_0\(2) => F_n_29,
      \out_data_reg[4]_0\(1) => F_n_30,
      \out_data_reg[4]_0\(0) => F_n_31,
      \out_data_reg[4]_1\(2) => F_n_65,
      \out_data_reg[4]_1\(1) => F_n_66,
      \out_data_reg[4]_1\(0) => F_n_67,
      \out_data_reg[6]_0\(1) => F_n_32,
      \out_data_reg[6]_0\(0) => F_n_33,
      \out_data_reg[6]_1\(3) => F_n_85,
      \out_data_reg[6]_1\(2) => F_n_86,
      \out_data_reg[6]_1\(1) => F_n_87,
      \out_data_reg[6]_1\(0) => F_n_88,
      \out_data_reg[7]_0\(2) => F_n_68,
      \out_data_reg[7]_0\(1) => F_n_69,
      \out_data_reg[7]_0\(0) => F_n_70,
      \out_data_reg[7]_1\(0) => F_n_89,
      \out_data_reg[9]_0\(2) => F_n_34,
      \out_data_reg[9]_0\(1) => F_n_35,
      \out_data_reg[9]_0\(0) => F_n_36,
      out_tvalid => out_tvalid,
      read_while_write_p1_reg_0 => S_C_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
G: entity work.base_axis_sobel_0_2_rgb2gray
     port map (
      CO(0) => G_n_13,
      DI(3) => F_n_41,
      DI(2) => F_n_42,
      DI(1) => F_n_43,
      DI(0) => F_n_44,
      E(0) => out_tvalid,
      O(1) => G_n_7,
      O(0) => G_n_8,
      Q(23 downto 16) => A(7 downto 0),
      Q(15) => F_n_12,
      Q(14) => F_n_13,
      Q(13) => F_n_14,
      Q(12) => F_n_15,
      Q(11) => F_n_16,
      Q(10) => F_n_17,
      Q(9) => F_n_18,
      Q(8) => F_n_19,
      Q(7) => F_n_20,
      Q(6) => F_n_21,
      Q(5) => F_n_22,
      Q(4) => F_n_23,
      Q(3) => F_n_24,
      Q(2) => F_n_25,
      Q(1) => F_n_26,
      Q(0) => F_n_27,
      S(3) => F_n_0,
      S(2) => F_n_1,
      S(1) => F_n_2,
      S(0) => F_n_3,
      \grayPixel0__41_carry_0\(2) => F_n_34,
      \grayPixel0__41_carry_0\(1) => F_n_35,
      \grayPixel0__41_carry_0\(0) => F_n_36,
      \grayPixel0__41_carry__1_i_1_0\(0) => F_n_48,
      \grayPixel0__41_carry__2_i_1_0\(0) => F_n_45,
      \grayPixel0__41_carry_i_4_0\(0) => F_n_82,
      grayPixel0_carry_0(2) => F_n_65,
      grayPixel0_carry_0(1) => F_n_66,
      grayPixel0_carry_0(0) => F_n_67,
      grayPixel0_carry_1(1) => F_n_83,
      grayPixel0_carry_1(0) => F_n_84,
      \grayPixel0_carry__0_0\(3) => F_n_85,
      \grayPixel0_carry__0_0\(2) => F_n_86,
      \grayPixel0_carry__0_0\(1) => F_n_87,
      \grayPixel0_carry__0_0\(0) => F_n_88,
      \grayPixel0_carry__0_1\(3) => F_n_28,
      \grayPixel0_carry__0_1\(2) => F_n_29,
      \grayPixel0_carry__0_1\(1) => F_n_30,
      \grayPixel0_carry__0_1\(0) => F_n_31,
      \grayPixel0_carry__0_i_2_0\(2) => F_n_59,
      \grayPixel0_carry__0_i_2_0\(1) => F_n_60,
      \grayPixel0_carry__0_i_2_0\(0) => F_n_61,
      \grayPixel0_carry__0_i_2_1\(3) => F_n_55,
      \grayPixel0_carry__0_i_2_1\(2) => F_n_56,
      \grayPixel0_carry__0_i_2_1\(1) => F_n_57,
      \grayPixel0_carry__0_i_2_1\(0) => F_n_58,
      \grayPixel0_carry__1_0\(0) => F_n_89,
      \grayPixel0_carry__1_1\(1) => F_n_32,
      \grayPixel0_carry__1_1\(0) => F_n_33,
      \grayPixel0_carry__1_i_2_0\(0) => F_n_64,
      \grayPixel0_carry__1_i_2_1\(1) => F_n_62,
      \grayPixel0_carry__1_i_2_1\(0) => F_n_63,
      grayPixel0_carry_i_3_0(2) => F_n_49,
      grayPixel0_carry_i_3_0(1) => F_n_50,
      grayPixel0_carry_i_3_0(0) => F_n_51,
      \grayPixel_reg[4]_0\(2) => F_n_75,
      \grayPixel_reg[4]_0\(1) => F_n_76,
      \grayPixel_reg[4]_0\(0) => F_n_77,
      \grayPixel_reg[4]_1\(3) => F_n_71,
      \grayPixel_reg[4]_1\(2) => F_n_72,
      \grayPixel_reg[4]_1\(1) => F_n_73,
      \grayPixel_reg[4]_1\(0) => F_n_74,
      \grayPixel_reg[7]_0\(7 downto 0) => grayPixel(7 downto 0),
      \grayPixel_reg[7]_1\(3) => F_n_78,
      \grayPixel_reg[7]_1\(2) => F_n_79,
      \grayPixel_reg[7]_1\(1) => F_n_80,
      \grayPixel_reg[7]_1\(0) => F_n_81,
      grayValid_reg_0(0) => totalPixelCounter11_out,
      gray_tvalid => gray_tvalid,
      \i___24_carry_i_1\(2) => F_n_68,
      \i___24_carry_i_1\(1) => F_n_69,
      \i___24_carry_i_1\(0) => F_n_70,
      \i___27_carry__0_i_5\(1) => F_n_90,
      \i___27_carry__0_i_5\(0) => F_n_91,
      \multOp__25_carry_0\(2) => F_n_52,
      \multOp__25_carry_0\(1) => F_n_53,
      \multOp__25_carry_0\(0) => F_n_54,
      \multOp_inferred__1/i___27_carry_0\(3) => F_n_37,
      \multOp_inferred__1/i___27_carry_0\(2) => F_n_38,
      \multOp_inferred__1/i___27_carry_0\(1) => F_n_39,
      \multOp_inferred__1/i___27_carry_0\(0) => F_n_40,
      \out_data_reg[13]\(1) => G_n_15,
      \out_data_reg[13]\(0) => G_n_16,
      \out_data_reg[15]\(0) => G_n_17,
      \out_data_reg[15]_0\(1) => G_n_18,
      \out_data_reg[15]_0\(0) => G_n_19,
      \out_data_reg[21]\(0) => G_n_6,
      \out_data_reg[23]\(2) => G_n_1,
      \out_data_reg[23]\(1) => G_n_2,
      \out_data_reg[23]\(0) => G_n_3,
      \out_data_reg[23]_0\(0) => G_n_4,
      \out_data_reg[23]_1\(0) => G_n_5,
      \out_data_reg[7]\(3) => G_n_9,
      \out_data_reg[7]\(2) => G_n_10,
      \out_data_reg[7]\(1) => G_n_11,
      \out_data_reg[7]\(0) => G_n_12,
      \out_data_reg[7]_0\(0) => G_n_14,
      s_axi_aclk => s_axi_aclk,
      sobel_tvalid => sobel_tvalid
    );
S: entity work.base_axis_sobel_0_2_sobel
     port map (
      D(7) => p_3_out(9),
      D(6 downto 5) => p_3_out(7 downto 6),
      D(4) => S_C_n_72,
      D(3) => S_C_n_73,
      D(2) => S_C_n_74,
      D(1 downto 0) => p_3_out(2 downto 1),
      m_axis_tdata(0) => m_axis_tdata(0),
      m_axis_tvalid => m_axis_tvalid,
      \mulData1_reg[3][10]_0\(7) => S_C_n_77,
      \mulData1_reg[3][10]_0\(6) => S_C_n_78,
      \mulData1_reg[3][10]_0\(5) => S_C_n_79,
      \mulData1_reg[3][10]_0\(4) => S_C_n_80,
      \mulData1_reg[3][10]_0\(3) => S_C_n_81,
      \mulData1_reg[3][10]_0\(2) => S_C_n_82,
      \mulData1_reg[3][10]_0\(1) => S_C_n_83,
      \mulData1_reg[3][10]_0\(0) => S_C_n_84,
      \mulData1_reg[6][9]_0\(7) => p_2_out(9),
      \mulData1_reg[6][9]_0\(6) => p_2_out(7),
      \mulData1_reg[6][9]_0\(5) => S_C_n_12,
      \mulData1_reg[6][9]_0\(4 downto 0) => p_2_out(5 downto 1),
      \mulData2_reg[1][10]_0\(7) => p_4_out(10),
      \mulData2_reg[1][10]_0\(6 downto 5) => p_4_out(8 downto 7),
      \mulData2_reg[1][10]_0\(4) => S_C_n_64,
      \mulData2_reg[1][10]_0\(3) => S_C_n_65,
      \mulData2_reg[1][10]_0\(2) => S_C_n_66,
      \mulData2_reg[1][10]_0\(1 downto 0) => p_4_out(3 downto 2),
      \mulData2_reg[2][9]_0\(7) => p_5_out(9),
      \mulData2_reg[2][9]_0\(6) => p_5_out(7),
      \mulData2_reg[2][9]_0\(5) => S_C_n_4,
      \mulData2_reg[2][9]_0\(4 downto 0) => p_5_out(5 downto 1),
      out_data(42 downto 11) => out_data(71 downto 40),
      out_data(10 downto 2) => out_data(24 downto 16),
      out_data(1) => out_data(8),
      out_data(0) => out_data(0),
      s_axi_aclk => s_axi_aclk,
      sobel_tvalid => sobel_tvalid,
      threshold(11 downto 0) => threshold(11 downto 0)
    );
S_C: entity work.base_axis_sobel_0_2_sobel_control
     port map (
      D(7) => p_3_out(9),
      D(6 downto 5) => p_3_out(7 downto 6),
      D(4) => S_C_n_72,
      D(3) => S_C_n_73,
      D(2) => S_C_n_74,
      D(1 downto 0) => p_3_out(2 downto 1),
      \currentRdLineBuffer_reg[1]_0\(7) => p_5_out(9),
      \currentRdLineBuffer_reg[1]_0\(6) => p_5_out(7),
      \currentRdLineBuffer_reg[1]_0\(5) => S_C_n_4,
      \currentRdLineBuffer_reg[1]_0\(4 downto 0) => p_5_out(5 downto 1),
      \currentRdLineBuffer_reg[1]_1\(7) => p_2_out(9),
      \currentRdLineBuffer_reg[1]_1\(6) => p_2_out(7),
      \currentRdLineBuffer_reg[1]_1\(5) => S_C_n_12,
      \currentRdLineBuffer_reg[1]_1\(4 downto 0) => p_2_out(5 downto 1),
      \currentRdLineBuffer_reg[1]_2\(7) => p_4_out(10),
      \currentRdLineBuffer_reg[1]_2\(6 downto 5) => p_4_out(8 downto 7),
      \currentRdLineBuffer_reg[1]_2\(4) => S_C_n_64,
      \currentRdLineBuffer_reg[1]_2\(3) => S_C_n_65,
      \currentRdLineBuffer_reg[1]_2\(2) => S_C_n_66,
      \currentRdLineBuffer_reg[1]_2\(1 downto 0) => p_4_out(3 downto 2),
      \currentRdLineBuffer_reg[1]_3\(7) => S_C_n_77,
      \currentRdLineBuffer_reg[1]_3\(6) => S_C_n_78,
      \currentRdLineBuffer_reg[1]_3\(5) => S_C_n_79,
      \currentRdLineBuffer_reg[1]_3\(4) => S_C_n_80,
      \currentRdLineBuffer_reg[1]_3\(3) => S_C_n_81,
      \currentRdLineBuffer_reg[1]_3\(2) => S_C_n_82,
      \currentRdLineBuffer_reg[1]_3\(1) => S_C_n_83,
      \currentRdLineBuffer_reg[1]_3\(0) => S_C_n_84,
      gray_tvalid => gray_tvalid,
      \mulData2[0][9]_i_13\(7 downto 0) => grayPixel(7 downto 0),
      out_data(42 downto 11) => out_data(71 downto 40),
      out_data(10 downto 2) => out_data(24 downto 16),
      out_data(1) => out_data(8),
      out_data(0) => out_data(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => S_C_n_0,
      sobel_tvalid => sobel_tvalid,
      \totalPixelCounter_reg[4]_0\(0) => totalPixelCounter11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_sobel_0_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    threshold : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of base_axis_sobel_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of base_axis_sobel_0_2 : entity is "base_axis_sobel_0_2,axis_sobel,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of base_axis_sobel_0_2 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of base_axis_sobel_0_2 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of base_axis_sobel_0_2 : entity is "axis_sobel,Vivado 2020.1";
end base_axis_sobel_0_2;

architecture STRUCTURE of base_axis_sobel_0_2 is
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of m_axis_tvalid : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
  attribute x_interface_parameter of s_axis_tdata : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  m_axis_tdata(31) <= \^m_axis_tdata\(0);
  m_axis_tdata(30) <= \^m_axis_tdata\(0);
  m_axis_tdata(29) <= \^m_axis_tdata\(0);
  m_axis_tdata(28) <= \^m_axis_tdata\(0);
  m_axis_tdata(27) <= \^m_axis_tdata\(0);
  m_axis_tdata(26) <= \^m_axis_tdata\(0);
  m_axis_tdata(25) <= \^m_axis_tdata\(0);
  m_axis_tdata(24) <= \^m_axis_tdata\(0);
  m_axis_tdata(23) <= \^m_axis_tdata\(0);
  m_axis_tdata(22) <= \^m_axis_tdata\(0);
  m_axis_tdata(21) <= \^m_axis_tdata\(0);
  m_axis_tdata(20) <= \^m_axis_tdata\(0);
  m_axis_tdata(19) <= \^m_axis_tdata\(0);
  m_axis_tdata(18) <= \^m_axis_tdata\(0);
  m_axis_tdata(17) <= \^m_axis_tdata\(0);
  m_axis_tdata(16) <= \^m_axis_tdata\(0);
  m_axis_tdata(15) <= \^m_axis_tdata\(0);
  m_axis_tdata(14) <= \^m_axis_tdata\(0);
  m_axis_tdata(13) <= \^m_axis_tdata\(0);
  m_axis_tdata(12) <= \^m_axis_tdata\(0);
  m_axis_tdata(11) <= \^m_axis_tdata\(0);
  m_axis_tdata(10) <= \^m_axis_tdata\(0);
  m_axis_tdata(9) <= \^m_axis_tdata\(0);
  m_axis_tdata(8) <= \^m_axis_tdata\(0);
  m_axis_tdata(7) <= \^m_axis_tdata\(0);
  m_axis_tdata(6) <= \^m_axis_tdata\(0);
  m_axis_tdata(5) <= \^m_axis_tdata\(0);
  m_axis_tdata(4) <= \^m_axis_tdata\(0);
  m_axis_tdata(3) <= \^m_axis_tdata\(0);
  m_axis_tdata(2) <= \^m_axis_tdata\(0);
  m_axis_tdata(1) <= \^m_axis_tdata\(0);
  m_axis_tdata(0) <= \^m_axis_tdata\(0);
U0: entity work.base_axis_sobel_0_2_axis_sobel
     port map (
      m_axis_tdata(0) => \^m_axis_tdata\(0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      threshold(11 downto 0) => threshold(11 downto 0)
    );
end STRUCTURE;
