 
set ::env(PROJECT_NAME) aes-128_pipelined_encryption
set ::env(DESIGN_TOP) Top_PipelinedCipher
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/aes-128_pipelined_encryption/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes-128_pipelined_encryption/rtl/Top_PipelinedCipher.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design