INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/CYBERcobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYBERcobra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/instr_måm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CYBERcobra
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:25]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:26]
INFO: [VRFC 10-2458] undeclared symbol sw_i, assumed default net type wire [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:27]
INFO: [VRFC 10-2458] undeclared symbol OUT, assumed default net type wire [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:28]
WARNING: [VRFC 10-2938] 'OUT' is already implicitly declared on line 28 [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:31]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 25 [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:32]
WARNING: [VRFC 10-2938] 'rstn' is already implicitly declared on line 26 [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:33]
WARNING: [VRFC 10-2938] 'sw_i' is already implicitly declared on line 27 [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sim_1/new/tb_CYBERcobra.sv:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
