// Seed: 276962271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_5 = -1 ? id_2 : 1'b0;
  wor   id_6 = id_5 && 1'b0;
  logic id_7;
  always @(posedge id_4) {id_2 == 1, id_4 - id_7} = 1'd0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7,
    input tri id_8,
    input wor id_9,
    input tri id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    output supply1 id_14,
    input wor id_15,
    input tri1 id_16,
    input wor id_17,
    output supply1 id_18
);
  logic id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
  assign modCall_1.id_6 = 0;
endmodule
