

================================================================
== Vivado HLS Report for 'Layer_norm'
================================================================
* Date:           Wed Aug 30 08:28:35 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64610|    64610| 0.646 ms | 0.646 ms |  64610|  64610|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2              |       12|       12|         1|          -|          -|    12|    no    |
        |- l_mean_var_i8_l_j6  |    55322|    55322|        33|          6|          1|  9216|    yes   |
        |- l_norm_i9_l_j7      |     9258|     9258|        44|          1|          1|  9216|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 33
  * Pipeline-1: initiation interval (II) = 1, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 2
  Pipeline-0 : II = 6, D = 33, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
  Pipeline-1 : II = 1, D = 44, States = { 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 37 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 4 
37 --> 38 
38 --> 82 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 38 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mean = alloca [12 x float], align 16" [kernel.cpp:270]   --->   Operation 83 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mean2 = alloca [12 x float], align 16" [kernel.cpp:274]   --->   Operation 84 'alloca' 'mean2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%var = alloca [12 x float], align 16" [kernel.cpp:278]   --->   Operation 85 'alloca' 'var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 86 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:271]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%v120_0 = phi i4 [ 0, %0 ], [ %v120, %2 ]"   --->   Operation 87 'phi' 'v120_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.30ns)   --->   "%icmp_ln271 = icmp eq i4 %v120_0, -4" [kernel.cpp:271]   --->   Operation 88 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.73ns)   --->   "%v120 = add i4 %v120_0, 1" [kernel.cpp:271]   --->   Operation 90 'add' 'v120' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln271, label %.preheader2.preheader, label %2" [kernel.cpp:271]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i4 %v120_0 to i64" [kernel.cpp:272]   --->   Operation 92 'zext' 'zext_ln272' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln272" [kernel.cpp:272]   --->   Operation 93 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean_addr, align 4" [kernel.cpp:272]   --->   Operation 94 'store' <Predicate = (!icmp_ln271)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:271]   --->   Operation 95 'br' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:275]   --->   Operation 96 'br' <Predicate = (icmp_ln271)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%v122_0 = phi i4 [ %v122, %3 ], [ 0, %.preheader2.preheader ]"   --->   Operation 97 'phi' 'v122_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.30ns)   --->   "%icmp_ln275 = icmp eq i4 %v122_0, -4" [kernel.cpp:275]   --->   Operation 98 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 99 'speclooptripcount' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.73ns)   --->   "%v122 = add i4 %v122_0, 1" [kernel.cpp:275]   --->   Operation 100 'add' 'v122' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln275, label %.preheader1.preheader.preheader, label %3" [kernel.cpp:275]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i4 %v122_0 to i64" [kernel.cpp:276]   --->   Operation 102 'zext' 'zext_ln276' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln276" [kernel.cpp:276]   --->   Operation 103 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean2_addr, align 4" [kernel.cpp:276]   --->   Operation 104 'store' <Predicate = (!icmp_ln275)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:275]   --->   Operation 105 'br' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader1.preheader" [kernel.cpp:279]   --->   Operation 106 'br' <Predicate = (icmp_ln275)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ %add_ln279, %ifFalse ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:279]   --->   Operation 107 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%i8_0 = phi i4 [ %select_ln282_1, %ifFalse ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:282]   --->   Operation 108 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%j6_0 = phi i10 [ %j6, %ifFalse ], [ 0, %.preheader1.preheader.preheader ]"   --->   Operation 109 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.20ns)   --->   "%icmp_ln279 = icmp eq i14 %indvar_flatten, -7168" [kernel.cpp:279]   --->   Operation 110 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.81ns)   --->   "%add_ln279 = add i14 %indvar_flatten, 1" [kernel.cpp:279]   --->   Operation 111 'add' 'add_ln279' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln279, label %.preheader.preheader.preheader, label %l_j6" [kernel.cpp:279]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.73ns)   --->   "%i8 = add i4 %i8_0, 1" [kernel.cpp:279]   --->   Operation 113 'add' 'i8' <Predicate = (!icmp_ln279)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.77ns)   --->   "%icmp_ln280 = icmp eq i10 %j6_0, -256" [kernel.cpp:280]   --->   Operation 114 'icmp' 'icmp_ln280' <Predicate = (!icmp_ln279)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.68ns)   --->   "%select_ln282 = select i1 %icmp_ln280, i10 0, i10 %j6_0" [kernel.cpp:282]   --->   Operation 115 'select' 'select_ln282' <Predicate = (!icmp_ln279)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns)   --->   "%select_ln282_1 = select i1 %icmp_ln280, i4 %i8, i4 %i8_0" [kernel.cpp:282]   --->   Operation 116 'select' 'select_ln282_1' <Predicate = (!icmp_ln279)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader1.preheader"   --->   Operation 117 'br' <Predicate = (!icmp_ln279)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln282_1, i10 0)" [kernel.cpp:282]   --->   Operation 118 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln282_1 = zext i14 %tmp to i15" [kernel.cpp:282]   --->   Operation 119 'zext' 'zext_ln282_1' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln282_1, i8 0)" [kernel.cpp:282]   --->   Operation 120 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln282_2 = zext i12 %tmp_16 to i15" [kernel.cpp:282]   --->   Operation 121 'zext' 'zext_ln282_2' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln282 = sub i15 %zext_ln282_1, %zext_ln282_2" [kernel.cpp:282]   --->   Operation 122 'sub' 'sub_ln282' <Predicate = (!icmp_ln279)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln282_3 = zext i10 %select_ln282 to i15" [kernel.cpp:282]   --->   Operation 123 'zext' 'zext_ln282_3' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln282 = add i15 %sub_ln282, %zext_ln282_3" [kernel.cpp:282]   --->   Operation 124 'add' 'add_ln282' <Predicate = (!icmp_ln279)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln282 = sext i15 %add_ln282 to i64" [kernel.cpp:282]   --->   Operation 125 'sext' 'sext_ln282' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%v115_addr = getelementptr [9216 x float]* %v115, i64 0, i64 %sext_ln282" [kernel.cpp:282]   --->   Operation 126 'getelementptr' 'v115_addr' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%v126 = load float* %v115_addr, align 4" [kernel.cpp:282]   --->   Operation 127 'load' 'v126' <Predicate = (!icmp_ln279)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 8.95>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i4 %select_ln282_1 to i64" [kernel.cpp:282]   --->   Operation 128 'zext' 'zext_ln282' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_6 : Operation 129 [1/2] (3.25ns)   --->   "%v126 = load float* %v115_addr, align 4" [kernel.cpp:282]   --->   Operation 129 'load' 'v126' <Predicate = (!icmp_ln279)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln282" [kernel.cpp:283]   --->   Operation 130 'getelementptr' 'mean_addr_1' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (2.32ns)   --->   "%v127 = load float* %mean_addr_1, align 4" [kernel.cpp:283]   --->   Operation 131 'load' 'v127' <Predicate = (!icmp_ln279)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 132 [4/4] (5.70ns)   --->   "%v130 = fmul float %v126, %v126" [kernel.cpp:287]   --->   Operation 132 'fmul' 'v130' <Predicate = (!icmp_ln279)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.57>
ST_7 : Operation 133 [1/2] (2.32ns)   --->   "%v127 = load float* %mean_addr_1, align 4" [kernel.cpp:283]   --->   Operation 133 'load' 'v127' <Predicate = (!icmp_ln279)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 134 [5/5] (7.25ns)   --->   "%v133 = fadd float %v127, %v126" [kernel.cpp:284]   --->   Operation 134 'fadd' 'v133' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [3/4] (5.70ns)   --->   "%v130 = fmul float %v126, %v126" [kernel.cpp:287]   --->   Operation 135 'fmul' 'v130' <Predicate = (!icmp_ln279)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 136 [4/5] (7.25ns)   --->   "%v133 = fadd float %v127, %v126" [kernel.cpp:284]   --->   Operation 136 'fadd' 'v133' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [2/4] (5.70ns)   --->   "%v130 = fmul float %v126, %v126" [kernel.cpp:287]   --->   Operation 137 'fmul' 'v130' <Predicate = (!icmp_ln279)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 138 [3/5] (7.25ns)   --->   "%v133 = fadd float %v127, %v126" [kernel.cpp:284]   --->   Operation 138 'fadd' 'v133' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/4] (5.70ns)   --->   "%v130 = fmul float %v126, %v126" [kernel.cpp:287]   --->   Operation 139 'fmul' 'v130' <Predicate = (!icmp_ln279)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%mean2_addr_1 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln282" [kernel.cpp:288]   --->   Operation 140 'getelementptr' 'mean2_addr_1' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (2.32ns)   --->   "%v131 = load float* %mean2_addr_1, align 4" [kernel.cpp:288]   --->   Operation 141 'load' 'v131' <Predicate = (!icmp_ln279)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 142 [1/1] (1.73ns)   --->   "%j6 = add i10 %select_ln282, 1" [kernel.cpp:280]   --->   Operation 142 'add' 'j6' <Predicate = (!icmp_ln279)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.57>
ST_10 : Operation 143 [2/5] (7.25ns)   --->   "%v133 = fadd float %v127, %v126" [kernel.cpp:284]   --->   Operation 143 'fadd' 'v133' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/2] (2.32ns)   --->   "%v131 = load float* %mean2_addr_1, align 4" [kernel.cpp:288]   --->   Operation 144 'load' 'v131' <Predicate = (!icmp_ln279)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 145 [5/5] (7.25ns)   --->   "%v135 = fadd float %v131, %v130" [kernel.cpp:289]   --->   Operation 145 'fadd' 'v135' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (1.77ns)   --->   "%icmp_ln280_1 = icmp eq i10 %j6, -256" [kernel.cpp:280]   --->   Operation 146 'icmp' 'icmp_ln280_1' <Predicate = (!icmp_ln279)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln280_1, label %ifTrue, label %ifFalse" [kernel.cpp:280]   --->   Operation 147 'br' <Predicate = (!icmp_ln279)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 9.57>
ST_11 : Operation 148 [1/5] (7.25ns)   --->   "%v133 = fadd float %v127, %v126" [kernel.cpp:284]   --->   Operation 148 'fadd' 'v133' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (2.32ns)   --->   "store float %v133, float* %mean_addr_1, align 4" [kernel.cpp:285]   --->   Operation 149 'store' <Predicate = (!icmp_ln279)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 150 [4/5] (7.25ns)   --->   "%v135 = fadd float %v131, %v130" [kernel.cpp:289]   --->   Operation 150 'fadd' 'v135' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 151 [3/5] (7.25ns)   --->   "%v135 = fadd float %v131, %v130" [kernel.cpp:289]   --->   Operation 151 'fadd' 'v135' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [16/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 152 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 153 [2/5] (7.25ns)   --->   "%v135 = fadd float %v131, %v130" [kernel.cpp:289]   --->   Operation 153 'fadd' 'v135' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [15/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 154 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.57>
ST_14 : Operation 155 [1/5] (7.25ns)   --->   "%v135 = fadd float %v131, %v130" [kernel.cpp:289]   --->   Operation 155 'fadd' 'v135' <Predicate = (!icmp_ln279)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (2.32ns)   --->   "store float %v135, float* %mean2_addr_1, align 4" [kernel.cpp:290]   --->   Operation 156 'store' <Predicate = (!icmp_ln279)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_14 : Operation 157 [14/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 157 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 158 [13/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 158 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [16/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 159 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 160 [12/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 160 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [15/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 161 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 162 [11/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 162 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [14/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 163 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 164 [10/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 164 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [13/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 165 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 166 [9/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 166 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [12/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 167 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 168 [8/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 168 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [11/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 169 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 170 [7/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 170 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [10/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 171 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 172 [6/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 172 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [9/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 173 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 174 [5/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 174 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [8/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 175 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 176 [4/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 176 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [7/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 177 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 178 [3/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 178 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [6/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 179 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 180 [2/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 180 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 181 [5/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 181 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.39>
ST_27 : Operation 182 [1/16] (6.07ns)   --->   "%v134 = fdiv float %v133, 7.680000e+02" [kernel.cpp:293]   --->   Operation 182 'fdiv' 'v134' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 183 [1/1] (2.32ns)   --->   "store float %v134, float* %mean_addr_1, align 4" [kernel.cpp:294]   --->   Operation 183 'store' <Predicate = (icmp_ln280_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 184 [4/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 184 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 185 [3/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 185 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [4/4] (5.70ns)   --->   "%v139 = fmul float %v134, %v134" [kernel.cpp:300]   --->   Operation 186 'fmul' 'v139' <Predicate = (icmp_ln280_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 187 [2/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 187 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [3/4] (5.70ns)   --->   "%v139 = fmul float %v134, %v134" [kernel.cpp:300]   --->   Operation 188 'fmul' 'v139' <Predicate = (icmp_ln280_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.39>
ST_30 : Operation 189 [1/16] (6.07ns)   --->   "%v136 = fdiv float %v135, 7.680000e+02" [kernel.cpp:296]   --->   Operation 189 'fdiv' 'v136' <Predicate = (icmp_ln280_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 190 [1/1] (2.32ns)   --->   "store float %v136, float* %mean2_addr_1, align 4" [kernel.cpp:297]   --->   Operation 190 'store' <Predicate = (icmp_ln280_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_30 : Operation 191 [2/4] (5.70ns)   --->   "%v139 = fmul float %v134, %v134" [kernel.cpp:300]   --->   Operation 191 'fmul' 'v139' <Predicate = (icmp_ln280_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 192 [1/4] (5.70ns)   --->   "%v139 = fmul float %v134, %v134" [kernel.cpp:300]   --->   Operation 192 'fmul' 'v139' <Predicate = (icmp_ln280_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 193 [5/5] (7.25ns)   --->   "%v140 = fsub float %v136, %v139" [kernel.cpp:301]   --->   Operation 193 'fsub' 'v140' <Predicate = (icmp_ln280_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 194 [4/5] (7.25ns)   --->   "%v140 = fsub float %v136, %v139" [kernel.cpp:301]   --->   Operation 194 'fsub' 'v140' <Predicate = (icmp_ln280_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 195 [3/5] (7.25ns)   --->   "%v140 = fsub float %v136, %v139" [kernel.cpp:301]   --->   Operation 195 'fsub' 'v140' <Predicate = (icmp_ln280_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 196 [2/5] (7.25ns)   --->   "%v140 = fsub float %v136, %v139" [kernel.cpp:301]   --->   Operation 196 'fsub' 'v140' <Predicate = (icmp_ln280_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 9.57>
ST_36 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @l_mean_var_i8_l_j6_s)"   --->   Operation 197 'specloopname' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_36 : Operation 198 [1/1] (0.00ns)   --->   "%empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 198 'speclooptripcount' 'empty_403' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_36 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str39) nounwind" [kernel.cpp:280]   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_36 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str39)" [kernel.cpp:280]   --->   Operation 200 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:281]   --->   Operation 201 'specpipeline' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_36 : Operation 202 [1/1] (0.00ns)   --->   "%empty_404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str39, i32 %tmp_s)" [kernel.cpp:291]   --->   Operation 202 'specregionend' 'empty_404' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_36 : Operation 203 [1/5] (7.25ns)   --->   "%v140 = fsub float %v136, %v139" [kernel.cpp:301]   --->   Operation 203 'fsub' 'v140' <Predicate = (icmp_ln280_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "%var_addr = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln282" [kernel.cpp:302]   --->   Operation 204 'getelementptr' 'var_addr' <Predicate = (icmp_ln280_1)> <Delay = 0.00>
ST_36 : Operation 205 [1/1] (2.32ns)   --->   "store float %v140, float* %var_addr, align 4" [kernel.cpp:302]   --->   Operation 205 'store' <Predicate = (icmp_ln280_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 206 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 206 'br' <Predicate = (icmp_ln280_1)> <Delay = 0.00>

State 37 <SV = 4> <Delay = 1.76>
ST_37 : Operation 207 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:304]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 5> <Delay = 5.11>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i14 [ %add_ln304, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:304]   --->   Operation 208 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (0.00ns)   --->   "%i9_0 = phi i4 [ %select_ln308_2, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:308]   --->   Operation 209 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%j7_0 = phi i10 [ %j7, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 210 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 211 [1/1] (2.20ns)   --->   "%icmp_ln304 = icmp eq i14 %indvar_flatten21, -7168" [kernel.cpp:304]   --->   Operation 211 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [1/1] (1.81ns)   --->   "%add_ln304 = add i14 %indvar_flatten21, 1" [kernel.cpp:304]   --->   Operation 212 'add' 'add_ln304' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %4, label %l_j7_begin" [kernel.cpp:304]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 214 [1/1] (1.73ns)   --->   "%i9 = add i4 %i9_0, 1" [kernel.cpp:304]   --->   Operation 214 'add' 'i9' <Predicate = (!icmp_ln304)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (1.77ns)   --->   "%icmp_ln305 = icmp eq i10 %j7_0, -256" [kernel.cpp:305]   --->   Operation 215 'icmp' 'icmp_ln305' <Predicate = (!icmp_ln304)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 216 [1/1] (0.68ns)   --->   "%select_ln308 = select i1 %icmp_ln305, i10 0, i10 %j7_0" [kernel.cpp:308]   --->   Operation 216 'select' 'select_ln308' <Predicate = (!icmp_ln304)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 217 [1/1] (1.02ns)   --->   "%select_ln308_2 = select i1 %icmp_ln305, i4 %i9, i4 %i9_0" [kernel.cpp:308]   --->   Operation 217 'select' 'select_ln308_2' <Predicate = (!icmp_ln304)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i4 %select_ln308_2 to i64" [kernel.cpp:308]   --->   Operation 218 'zext' 'zext_ln308' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (0.00ns)   --->   "%var_addr_1 = getelementptr [12 x float]* %var, i64 0, i64 %zext_ln308" [kernel.cpp:312]   --->   Operation 219 'getelementptr' 'var_addr_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_38 : Operation 220 [2/2] (2.32ns)   --->   "%var_load = load float* %var_addr_1, align 4" [kernel.cpp:308]   --->   Operation 220 'load' 'var_load' <Predicate = (!icmp_ln304)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str41)" [kernel.cpp:305]   --->   Operation 221 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%empty_405 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str41, i32 %tmp_1)" [kernel.cpp:319]   --->   Operation 222 'specregionend' 'empty_405' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_38 : Operation 223 [1/1] (1.73ns)   --->   "%j7 = add i10 %select_ln308, 1" [kernel.cpp:305]   --->   Operation 223 'add' 'j7' <Predicate = (!icmp_ln304)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 224 'br' <Predicate = (!icmp_ln304)> <Delay = 0.00>

State 39 <SV = 6> <Delay = 6.75>
ST_39 : Operation 225 [1/2] (2.32ns)   --->   "%var_load = load float* %var_addr_1, align 4" [kernel.cpp:308]   --->   Operation 225 'load' 'var_load' <Predicate = (!icmp_ln304)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 226 [2/2] (4.43ns)   --->   "%v149_mid2_v_v = fpext float %var_load to double" [kernel.cpp:308]   --->   Operation 226 'fpext' 'v149_mid2_v_v' <Predicate = (!icmp_ln304)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 7> <Delay = 4.43>
ST_40 : Operation 227 [1/2] (4.43ns)   --->   "%v149_mid2_v_v = fpext float %var_load to double" [kernel.cpp:308]   --->   Operation 227 'fpext' 'v149_mid2_v_v' <Predicate = (!icmp_ln304)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 8> <Delay = 8.23>
ST_41 : Operation 228 [5/5] (8.23ns)   --->   "%v149_mid2_v = fadd double %v149_mid2_v_v, 1.000000e-05" [kernel.cpp:308]   --->   Operation 228 'dadd' 'v149_mid2_v' <Predicate = (!icmp_ln304)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 8.23>
ST_42 : Operation 229 [4/5] (8.23ns)   --->   "%v149_mid2_v = fadd double %v149_mid2_v_v, 1.000000e-05" [kernel.cpp:308]   --->   Operation 229 'dadd' 'v149_mid2_v' <Predicate = (!icmp_ln304)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 8.23>
ST_43 : Operation 230 [3/5] (8.23ns)   --->   "%v149_mid2_v = fadd double %v149_mid2_v_v, 1.000000e-05" [kernel.cpp:308]   --->   Operation 230 'dadd' 'v149_mid2_v' <Predicate = (!icmp_ln304)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 8.23>
ST_44 : Operation 231 [2/5] (8.23ns)   --->   "%v149_mid2_v = fadd double %v149_mid2_v_v, 1.000000e-05" [kernel.cpp:308]   --->   Operation 231 'dadd' 'v149_mid2_v' <Predicate = (!icmp_ln304)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 12> <Delay = 8.23>
ST_45 : Operation 232 [1/5] (8.23ns)   --->   "%v149_mid2_v = fadd double %v149_mid2_v_v, 1.000000e-05" [kernel.cpp:308]   --->   Operation 232 'dadd' 'v149_mid2_v' <Predicate = (!icmp_ln304)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 13> <Delay = 5.20>
ST_46 : Operation 233 [2/2] (5.20ns)   --->   "%v149_mid2 = fptrunc double %v149_mid2_v to float" [kernel.cpp:308]   --->   Operation 233 'fptrunc' 'v149_mid2' <Predicate = (!icmp_ln304)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 5.20>
ST_47 : Operation 234 [1/2] (5.20ns)   --->   "%v149_mid2 = fptrunc double %v149_mid2_v to float" [kernel.cpp:308]   --->   Operation 234 'fptrunc' 'v149_mid2' <Predicate = (!icmp_ln304)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 8.12>
ST_48 : Operation 235 [12/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 235 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 8.12>
ST_49 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln308_2, i10 0)" [kernel.cpp:308]   --->   Operation 236 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i14 %tmp_34 to i15" [kernel.cpp:308]   --->   Operation 237 'zext' 'zext_ln308_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_35 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln308_2, i8 0)" [kernel.cpp:308]   --->   Operation 238 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln308_2 = zext i12 %tmp_35 to i15" [kernel.cpp:308]   --->   Operation 239 'zext' 'zext_ln308_2' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln308 = sub i15 %zext_ln308_1, %zext_ln308_2" [kernel.cpp:308]   --->   Operation 240 'sub' 'sub_ln308' <Predicate = (!icmp_ln304)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 241 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr [12 x float]* %mean, i64 0, i64 %zext_ln308" [kernel.cpp:309]   --->   Operation 241 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 242 [2/2] (2.32ns)   --->   "%mean_load = load float* %mean_addr_2, align 4" [kernel.cpp:308]   --->   Operation 242 'load' 'mean_load' <Predicate = (!icmp_ln304)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_49 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln308_3 = zext i10 %select_ln308 to i15" [kernel.cpp:308]   --->   Operation 243 'zext' 'zext_ln308_3' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 244 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln308 = add i15 %zext_ln308_3, %sub_ln308" [kernel.cpp:308]   --->   Operation 244 'add' 'add_ln308' <Predicate = (!icmp_ln304)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln308_4 = zext i15 %add_ln308 to i64" [kernel.cpp:308]   --->   Operation 245 'zext' 'zext_ln308_4' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 246 [1/1] (0.00ns)   --->   "%v115_addr_1 = getelementptr [9216 x float]* %v115, i64 0, i64 %zext_ln308_4" [kernel.cpp:308]   --->   Operation 246 'getelementptr' 'v115_addr_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_49 : Operation 247 [2/2] (3.25ns)   --->   "%v144 = load float* %v115_addr_1, align 4" [kernel.cpp:308]   --->   Operation 247 'load' 'v144' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_49 : Operation 248 [11/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 248 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 249 [1/1] (1.36ns)   --->   "switch i4 %select_ln308_2, label %branch11 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
  ]" [kernel.cpp:318]   --->   Operation 249 'switch' <Predicate = (!icmp_ln304)> <Delay = 1.36>

State 50 <SV = 17> <Delay = 8.12>
ST_50 : Operation 250 [1/2] (2.32ns)   --->   "%mean_load = load float* %mean_addr_2, align 4" [kernel.cpp:308]   --->   Operation 250 'load' 'mean_load' <Predicate = (!icmp_ln304)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_50 : Operation 251 [1/2] (3.25ns)   --->   "%v144 = load float* %v115_addr_1, align 4" [kernel.cpp:308]   --->   Operation 251 'load' 'v144' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_50 : Operation 252 [10/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 252 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 8.12>
ST_51 : Operation 253 [5/5] (7.25ns)   --->   "%v146 = fsub float %v144, %mean_load" [kernel.cpp:310]   --->   Operation 253 'fsub' 'v146' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [9/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 254 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 19> <Delay = 8.12>
ST_52 : Operation 255 [4/5] (7.25ns)   --->   "%v146 = fsub float %v144, %mean_load" [kernel.cpp:310]   --->   Operation 255 'fsub' 'v146' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 256 [8/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 256 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 20> <Delay = 8.12>
ST_53 : Operation 257 [3/5] (7.25ns)   --->   "%v146 = fsub float %v144, %mean_load" [kernel.cpp:310]   --->   Operation 257 'fsub' 'v146' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 258 [7/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 258 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 21> <Delay = 8.12>
ST_54 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i10 %select_ln308 to i64" [kernel.cpp:307]   --->   Operation 259 'zext' 'zext_ln307' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_54 : Operation 260 [1/1] (0.00ns)   --->   "%v116_addr = getelementptr [768 x float]* %v116, i64 0, i64 %zext_ln307" [kernel.cpp:307]   --->   Operation 260 'getelementptr' 'v116_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_54 : Operation 261 [2/2] (3.25ns)   --->   "%v143 = load float* %v116_addr, align 4" [kernel.cpp:307]   --->   Operation 261 'load' 'v143' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_54 : Operation 262 [2/5] (7.25ns)   --->   "%v146 = fsub float %v144, %mean_load" [kernel.cpp:310]   --->   Operation 262 'fsub' 'v146' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 263 [6/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 263 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 22> <Delay = 8.12>
ST_55 : Operation 264 [1/2] (3.25ns)   --->   "%v143 = load float* %v116_addr, align 4" [kernel.cpp:307]   --->   Operation 264 'load' 'v143' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_55 : Operation 265 [1/5] (7.25ns)   --->   "%v146 = fsub float %v144, %mean_load" [kernel.cpp:310]   --->   Operation 265 'fsub' 'v146' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 266 [5/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 266 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 23> <Delay = 8.12>
ST_56 : Operation 267 [4/4] (5.70ns)   --->   "%v147 = fmul float %v143, %v146" [kernel.cpp:311]   --->   Operation 267 'fmul' 'v147' <Predicate = (!icmp_ln304)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 268 [4/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 268 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 24> <Delay = 8.12>
ST_57 : Operation 269 [3/4] (5.70ns)   --->   "%v147 = fmul float %v143, %v146" [kernel.cpp:311]   --->   Operation 269 'fmul' 'v147' <Predicate = (!icmp_ln304)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 270 [3/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 270 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 25> <Delay = 8.12>
ST_58 : Operation 271 [2/4] (5.70ns)   --->   "%v147 = fmul float %v143, %v146" [kernel.cpp:311]   --->   Operation 271 'fmul' 'v147' <Predicate = (!icmp_ln304)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 272 [2/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 272 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 26> <Delay = 8.12>
ST_59 : Operation 273 [1/4] (5.70ns)   --->   "%v147 = fmul float %v143, %v146" [kernel.cpp:311]   --->   Operation 273 'fmul' 'v147' <Predicate = (!icmp_ln304)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 274 [1/12] (8.12ns)   --->   "%v150 = call float @llvm.sqrt.f32(float %v149_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314]   --->   Operation 274 'fsqrt' 'v150' <Predicate = (!icmp_ln304)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 27> <Delay = 6.07>
ST_60 : Operation 275 [16/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 275 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 28> <Delay = 6.07>
ST_61 : Operation 276 [15/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 276 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 6.07>
ST_62 : Operation 277 [14/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 277 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 6.07>
ST_63 : Operation 278 [13/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 278 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 6.07>
ST_64 : Operation 279 [12/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 279 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 32> <Delay = 6.07>
ST_65 : Operation 280 [11/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 280 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 33> <Delay = 6.07>
ST_66 : Operation 281 [10/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 281 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 34> <Delay = 6.07>
ST_67 : Operation 282 [9/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 282 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 35> <Delay = 6.07>
ST_68 : Operation 283 [8/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 283 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 36> <Delay = 6.07>
ST_69 : Operation 284 [7/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 284 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 37> <Delay = 6.07>
ST_70 : Operation 285 [6/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 285 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 38> <Delay = 6.07>
ST_71 : Operation 286 [5/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 286 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 39> <Delay = 6.07>
ST_72 : Operation 287 [4/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 287 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 40> <Delay = 6.07>
ST_73 : Operation 288 [3/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 288 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 41> <Delay = 6.07>
ST_74 : Operation 289 [2/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 289 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%v117_addr = getelementptr [768 x float]* %v117, i64 0, i64 %zext_ln307" [kernel.cpp:316]   --->   Operation 290 'getelementptr' 'v117_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_74 : Operation 291 [2/2] (3.25ns)   --->   "%v152 = load float* %v117_addr, align 4" [kernel.cpp:316]   --->   Operation 291 'load' 'v152' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 75 <SV = 42> <Delay = 6.07>
ST_75 : Operation 292 [1/16] (6.07ns)   --->   "%v151 = fdiv float %v147, %v150" [kernel.cpp:315]   --->   Operation 292 'fdiv' 'v151' <Predicate = (!icmp_ln304)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 293 [1/2] (3.25ns)   --->   "%v152 = load float* %v117_addr, align 4" [kernel.cpp:316]   --->   Operation 293 'load' 'v152' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 76 <SV = 43> <Delay = 7.25>
ST_76 : Operation 294 [5/5] (7.25ns)   --->   "%v153 = fadd float %v151, %v152" [kernel.cpp:317]   --->   Operation 294 'fadd' 'v153' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 44> <Delay = 7.25>
ST_77 : Operation 295 [4/5] (7.25ns)   --->   "%v153 = fadd float %v151, %v152" [kernel.cpp:317]   --->   Operation 295 'fadd' 'v153' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 45> <Delay = 7.25>
ST_78 : Operation 296 [3/5] (7.25ns)   --->   "%v153 = fadd float %v151, %v152" [kernel.cpp:317]   --->   Operation 296 'fadd' 'v153' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 46> <Delay = 7.25>
ST_79 : Operation 297 [2/5] (7.25ns)   --->   "%v153 = fadd float %v151, %v152" [kernel.cpp:317]   --->   Operation 297 'fadd' 'v153' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 47> <Delay = 7.25>
ST_80 : Operation 298 [1/5] (7.25ns)   --->   "%v153 = fadd float %v151, %v152" [kernel.cpp:317]   --->   Operation 298 'fadd' 'v153' <Predicate = (!icmp_ln304)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 48> <Delay = 3.25>
ST_81 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i9_l_j7_str)"   --->   Operation 299 'specloopname' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 300 [1/1] (0.00ns)   --->   "%empty_406 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 300 'speclooptripcount' 'empty_406' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str41) nounwind" [kernel.cpp:305]   --->   Operation 301 'specloopname' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:306]   --->   Operation 302 'specpipeline' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 303 [1/1] (0.00ns)   --->   "%v118_0_addr = getelementptr [768 x float]* %v118_0, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 303 'getelementptr' 'v118_0_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 304 [1/1] (0.00ns)   --->   "%v118_1_addr = getelementptr [768 x float]* %v118_1, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 304 'getelementptr' 'v118_1_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 305 [1/1] (0.00ns)   --->   "%v118_2_addr = getelementptr [768 x float]* %v118_2, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 305 'getelementptr' 'v118_2_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 306 [1/1] (0.00ns)   --->   "%v118_3_addr = getelementptr [768 x float]* %v118_3, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 306 'getelementptr' 'v118_3_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 307 [1/1] (0.00ns)   --->   "%v118_4_addr = getelementptr [768 x float]* %v118_4, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 307 'getelementptr' 'v118_4_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 308 [1/1] (0.00ns)   --->   "%v118_5_addr = getelementptr [768 x float]* %v118_5, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 308 'getelementptr' 'v118_5_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 309 [1/1] (0.00ns)   --->   "%v118_6_addr = getelementptr [768 x float]* %v118_6, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 309 'getelementptr' 'v118_6_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 310 [1/1] (0.00ns)   --->   "%v118_7_addr = getelementptr [768 x float]* %v118_7, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 310 'getelementptr' 'v118_7_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 311 [1/1] (0.00ns)   --->   "%v118_8_addr = getelementptr [768 x float]* %v118_8, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 311 'getelementptr' 'v118_8_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 312 [1/1] (0.00ns)   --->   "%v118_9_addr = getelementptr [768 x float]* %v118_9, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 312 'getelementptr' 'v118_9_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 313 [1/1] (0.00ns)   --->   "%v118_10_addr = getelementptr [768 x float]* %v118_10, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 313 'getelementptr' 'v118_10_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 314 [1/1] (0.00ns)   --->   "%v118_11_addr = getelementptr [768 x float]* %v118_11, i64 0, i64 %zext_ln307" [kernel.cpp:318]   --->   Operation 314 'getelementptr' 'v118_11_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_81 : Operation 315 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_10_addr, align 4" [kernel.cpp:318]   --->   Operation 315 'store' <Predicate = (select_ln308_2 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 316 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 316 'br' <Predicate = (select_ln308_2 == 10)> <Delay = 0.00>
ST_81 : Operation 317 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_9_addr, align 4" [kernel.cpp:318]   --->   Operation 317 'store' <Predicate = (select_ln308_2 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 318 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 318 'br' <Predicate = (select_ln308_2 == 9)> <Delay = 0.00>
ST_81 : Operation 319 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_8_addr, align 4" [kernel.cpp:318]   --->   Operation 319 'store' <Predicate = (select_ln308_2 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 320 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 320 'br' <Predicate = (select_ln308_2 == 8)> <Delay = 0.00>
ST_81 : Operation 321 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_7_addr, align 4" [kernel.cpp:318]   --->   Operation 321 'store' <Predicate = (select_ln308_2 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 322 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 322 'br' <Predicate = (select_ln308_2 == 7)> <Delay = 0.00>
ST_81 : Operation 323 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_6_addr, align 4" [kernel.cpp:318]   --->   Operation 323 'store' <Predicate = (select_ln308_2 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 324 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 324 'br' <Predicate = (select_ln308_2 == 6)> <Delay = 0.00>
ST_81 : Operation 325 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_5_addr, align 4" [kernel.cpp:318]   --->   Operation 325 'store' <Predicate = (select_ln308_2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 326 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 326 'br' <Predicate = (select_ln308_2 == 5)> <Delay = 0.00>
ST_81 : Operation 327 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_4_addr, align 4" [kernel.cpp:318]   --->   Operation 327 'store' <Predicate = (select_ln308_2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 328 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 328 'br' <Predicate = (select_ln308_2 == 4)> <Delay = 0.00>
ST_81 : Operation 329 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_3_addr, align 4" [kernel.cpp:318]   --->   Operation 329 'store' <Predicate = (select_ln308_2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 330 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 330 'br' <Predicate = (select_ln308_2 == 3)> <Delay = 0.00>
ST_81 : Operation 331 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_2_addr, align 4" [kernel.cpp:318]   --->   Operation 331 'store' <Predicate = (select_ln308_2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 332 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 332 'br' <Predicate = (select_ln308_2 == 2)> <Delay = 0.00>
ST_81 : Operation 333 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_1_addr, align 4" [kernel.cpp:318]   --->   Operation 333 'store' <Predicate = (select_ln308_2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 334 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 334 'br' <Predicate = (select_ln308_2 == 1)> <Delay = 0.00>
ST_81 : Operation 335 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_0_addr, align 4" [kernel.cpp:318]   --->   Operation 335 'store' <Predicate = (select_ln308_2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 336 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 336 'br' <Predicate = (select_ln308_2 == 0)> <Delay = 0.00>
ST_81 : Operation 337 [1/1] (3.25ns)   --->   "store float %v153, float* %v118_11_addr, align 4" [kernel.cpp:318]   --->   Operation 337 'store' <Predicate = (select_ln308_2 == 15) | (select_ln308_2 == 14) | (select_ln308_2 == 13) | (select_ln308_2 == 12) | (select_ln308_2 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_81 : Operation 338 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:318]   --->   Operation 338 'br' <Predicate = (select_ln308_2 == 15) | (select_ln308_2 == 14) | (select_ln308_2 == 13) | (select_ln308_2 == 12) | (select_ln308_2 == 11)> <Delay = 0.00>

State 82 <SV = 6> <Delay = 0.00>
ST_82 : Operation 339 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:321]   --->   Operation 339 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v120') with incoming values : ('v120', kernel.cpp:271) [21]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v120') with incoming values : ('v120', kernel.cpp:271) [21]  (0 ns)
	'getelementptr' operation ('mean_addr', kernel.cpp:272) [28]  (0 ns)
	'store' operation ('store_ln272', kernel.cpp:272) of constant 0 on array 'mean', kernel.cpp:270 [29]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v122') with incoming values : ('v122', kernel.cpp:275) [34]  (0 ns)
	'getelementptr' operation ('mean2_addr', kernel.cpp:276) [41]  (0 ns)
	'store' operation ('store_ln276', kernel.cpp:276) of constant 0 on array 'mean2', kernel.cpp:274 [42]  (2.32 ns)

 <State 4>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j6') with incoming values : ('j6', kernel.cpp:280) [49]  (0 ns)
	'icmp' operation ('icmp_ln280', kernel.cpp:280) [57]  (1.77 ns)
	'select' operation ('select_ln282_1', kernel.cpp:282) [59]  (1.02 ns)

 <State 5>: 7.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln282', kernel.cpp:282) [65]  (0 ns)
	'add' operation ('add_ln282', kernel.cpp:282) [70]  (3.87 ns)
	'getelementptr' operation ('v115_addr', kernel.cpp:282) [72]  (0 ns)
	'load' operation ('v126', kernel.cpp:282) on array 'v115' [73]  (3.25 ns)

 <State 6>: 8.96ns
The critical path consists of the following:
	'load' operation ('v126', kernel.cpp:282) on array 'v115' [73]  (3.25 ns)
	'fmul' operation ('v130', kernel.cpp:287) [78]  (5.7 ns)

 <State 7>: 9.58ns
The critical path consists of the following:
	'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270 [75]  (2.32 ns)
	'fadd' operation ('v128', kernel.cpp:284) [76]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:284) [76]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:284) [76]  (7.26 ns)

 <State 10>: 9.58ns
The critical path consists of the following:
	'load' operation ('v131', kernel.cpp:288) on array 'mean2', kernel.cpp:274 [80]  (2.32 ns)
	'fadd' operation ('v132', kernel.cpp:289) [81]  (7.26 ns)

 <State 11>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:284) [76]  (7.26 ns)
	'store' operation ('store_ln285', kernel.cpp:285) of variable 'v128', kernel.cpp:284 on array 'mean', kernel.cpp:270 [77]  (2.32 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v132', kernel.cpp:289) [81]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v132', kernel.cpp:289) [81]  (7.26 ns)

 <State 14>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v132', kernel.cpp:289) [81]  (7.26 ns)
	'store' operation ('store_ln290', kernel.cpp:290) of variable 'v132', kernel.cpp:289 on array 'mean2', kernel.cpp:274 [82]  (2.32 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)

 <State 27>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v134', kernel.cpp:293) [88]  (6.08 ns)
	'store' operation ('store_ln294', kernel.cpp:294) of variable 'v134', kernel.cpp:293 on array 'mean', kernel.cpp:270 [89]  (2.32 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v136', kernel.cpp:296) [90]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v136', kernel.cpp:296) [90]  (6.08 ns)

 <State 30>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v136', kernel.cpp:296) [90]  (6.08 ns)
	'store' operation ('store_ln297', kernel.cpp:297) of variable 'v136', kernel.cpp:296 on array 'mean2', kernel.cpp:274 [91]  (2.32 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v139', kernel.cpp:300) [92]  (5.7 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v140', kernel.cpp:301) [93]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v140', kernel.cpp:301) [93]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v140', kernel.cpp:301) [93]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v140', kernel.cpp:301) [93]  (7.26 ns)

 <State 36>: 9.58ns
The critical path consists of the following:
	'fsub' operation ('v140', kernel.cpp:301) [93]  (7.26 ns)
	'store' operation ('store_ln302', kernel.cpp:302) of variable 'v140', kernel.cpp:301 on array 'var', kernel.cpp:278 [95]  (2.32 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', kernel.cpp:304) with incoming values : ('add_ln304', kernel.cpp:304) [102]  (1.77 ns)

 <State 38>: 5.12ns
The critical path consists of the following:
	'phi' operation ('j7') with incoming values : ('j7', kernel.cpp:305) [104]  (0 ns)
	'icmp' operation ('icmp_ln305', kernel.cpp:305) [112]  (1.77 ns)
	'select' operation ('select_ln308_2', kernel.cpp:308) [114]  (1.02 ns)
	'getelementptr' operation ('var_addr_1', kernel.cpp:312) [123]  (0 ns)
	'load' operation ('var_load', kernel.cpp:308) on array 'var', kernel.cpp:278 [124]  (2.32 ns)

 <State 39>: 6.76ns
The critical path consists of the following:
	'load' operation ('var_load', kernel.cpp:308) on array 'var', kernel.cpp:278 [124]  (2.32 ns)
	'fpext' operation ('v149_mid2_v_v', kernel.cpp:308) [125]  (4.44 ns)

 <State 40>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('v149_mid2_v_v', kernel.cpp:308) [125]  (4.44 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v149_mid2_v', kernel.cpp:308) [126]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v149_mid2_v', kernel.cpp:308) [126]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v149_mid2_v', kernel.cpp:308) [126]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v149_mid2_v', kernel.cpp:308) [126]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v149_mid2_v', kernel.cpp:308) [126]  (8.23 ns)

 <State 46>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v149_mid2', kernel.cpp:308) [127]  (5.2 ns)

 <State 47>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v149_mid2', kernel.cpp:308) [127]  (5.2 ns)

 <State 48>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 49>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 50>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 51>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 52>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 53>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 54>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 55>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 56>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 57>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 58>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 59>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v150', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:314) [141]  (8.13 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v151', kernel.cpp:315) [142]  (6.08 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', kernel.cpp:317) [145]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', kernel.cpp:317) [145]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', kernel.cpp:317) [145]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', kernel.cpp:317) [145]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v153', kernel.cpp:317) [145]  (7.26 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v118_0_addr', kernel.cpp:318) [146]  (0 ns)
	'store' operation ('store_ln318', kernel.cpp:318) of variable 'v153', kernel.cpp:317 on array 'v118_0' [190]  (3.25 ns)

 <State 82>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
