

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_Pipeline_l_j38'
================================================================
* Date:           Sun Sep  3 07:07:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9219|     9219|  92.190 us|  92.190 us|  9219|  9219|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j38   |     9217|     9217|         5|          3|          1|  3072|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    269|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     238|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     238|    352|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln806_fu_144_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln807_fu_154_p2     |         +|   0|  0|  23|          16|          16|
    |and_ln808_fu_315_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln812_fu_297_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln821_fu_279_p2     |       and|   0|  0|   2|           1|           1|
    |v494_fu_303_p2          |       and|   0|  0|   2|           1|           1|
    |v499_fu_285_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln806_fu_138_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln808_1_fu_199_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln808_fu_193_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln821_1_fu_263_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln821_2_fu_226_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln821_fu_257_p2    |      icmp|   0|  0|  11|           8|           2|
    |ifzero_fu_165_p2        |      icmp|   0|  0|  12|          12|          12|
    |or_ln808_fu_236_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln821_1_fu_275_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln821_fu_269_p2      |        or|   0|  0|   2|           1|           1|
    |max_inp3_d0             |    select|   0|  0|  32|           1|          32|
    |select_ln813_fu_309_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln822_fu_291_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln820_fu_205_p2     |       xor|   0|  0|  33|          32|          33|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 269|         166|         188|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j38_1       |   9|          2|   12|         24|
    |j38_fu_60                    |   9|          2|   12|         24|
    |v492_fu_56                   |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   61|        124|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln806_reg_354                    |  12|   0|   12|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |icmp_ln806_reg_350                   |   1|   0|    1|          0|
    |icmp_ln808_1_reg_390                 |   1|   0|    1|          0|
    |icmp_ln808_reg_385                   |   1|   0|    1|          0|
    |icmp_ln821_2_reg_402                 |   1|   0|    1|          0|
    |ifzero_reg_364                       |   1|   0|    1|          0|
    |ifzero_reg_364_pp0_iter1_reg         |   1|   0|    1|          0|
    |j38_fu_60                            |  12|   0|   12|          0|
    |max_inp3_addr_reg_345                |   4|   0|    4|          0|
    |max_inp3_addr_reg_345_pp0_iter1_reg  |   4|   0|    4|          0|
    |or_ln808_reg_407                     |   1|   0|    1|          0|
    |select_ln813_reg_422                 |  32|   0|   32|          0|
    |select_ln822_reg_417                 |  32|   0|   32|          0|
    |tmp_15_reg_412                       |   1|   0|    1|          0|
    |v490_reg_368                         |  32|   0|   32|          0|
    |v492_fu_56                           |  32|   0|   32|          0|
    |v492_load_reg_376                    |  32|   0|   32|          0|
    |v498_reg_396                         |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 238|   0|  238|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_643_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_643_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_643_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_643_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_643_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_647_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_647_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_647_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_647_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_647_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_651_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_651_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_651_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_651_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|grp_fu_651_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_j38|  return value|
|max_inp3_load        |   in|   32|     ap_none|                    max_inp3_load|        scalar|
|max_inp3_address0    |  out|    4|   ap_memory|                         max_inp3|         array|
|max_inp3_ce0         |  out|    1|   ap_memory|                         max_inp3|         array|
|max_inp3_we0         |  out|    1|   ap_memory|                         max_inp3|         array|
|max_inp3_d0          |  out|   32|   ap_memory|                         max_inp3|         array|
|zext_ln805           |   in|    4|     ap_none|                       zext_ln805|        scalar|
|sub_ln807            |   in|   16|     ap_none|                        sub_ln807|        scalar|
|v475_address0        |  out|   16|   ap_memory|                             v475|         array|
|v475_ce0             |  out|    1|   ap_memory|                             v475|         array|
|v475_q0              |   in|   32|   ap_memory|                             v475|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

