<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p979" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_979{left:655px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.76px;}
#t2_979{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_979{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_979{left:712px;bottom:51px;letter-spacing:0.12px;}
#t5_979{left:160px;bottom:878px;letter-spacing:0.15px;}
#t6_979{left:160px;bottom:849px;letter-spacing:-0.11px;}
#t7_979{left:247px;bottom:850px;letter-spacing:-0.25px;}
#t8_979{left:274px;bottom:849px;letter-spacing:-0.09px;word-spacing:-0.5px;}
#t9_979{left:443px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ta_979{left:643px;bottom:849px;letter-spacing:-0.1px;word-spacing:-0.34px;}
#tb_979{left:247px;bottom:832px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tc_979{left:160px;bottom:803px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#td_979{left:247px;bottom:780px;letter-spacing:-0.11px;}
#te_979{left:247px;bottom:763px;letter-spacing:-0.13px;word-spacing:0.08px;}
#tf_979{left:558px;bottom:764px;letter-spacing:-0.22px;}
#tg_979{left:585px;bottom:763px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#th_979{left:247px;bottom:746px;letter-spacing:-0.11px;}
#ti_979{left:247px;bottom:730px;letter-spacing:-0.12px;}
#tj_979{left:160px;bottom:701px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tk_979{left:247px;bottom:678px;letter-spacing:-0.12px;}
#tl_979{left:267px;bottom:679px;letter-spacing:-0.25px;}
#tm_979{left:294px;bottom:678px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tn_979{left:424px;bottom:679px;letter-spacing:-0.24px;}
#to_979{left:457px;bottom:678px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_979{left:247px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tq_979{left:512px;bottom:662px;letter-spacing:-0.22px;}
#tr_979{left:524px;bottom:661px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#ts_979{left:247px;bottom:644px;letter-spacing:-0.12px;}
#tt_979{left:160px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tu_979{left:247px;bottom:592px;letter-spacing:-0.12px;}
#tv_979{left:266px;bottom:593px;letter-spacing:-0.25px;}
#tw_979{left:293px;bottom:592px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#tx_979{left:247px;bottom:575px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ty_979{left:247px;bottom:559px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tz_979{left:361px;bottom:560px;letter-spacing:-0.22px;}
#t10_979{left:372px;bottom:559px;}
#t11_979{left:295px;bottom:530px;letter-spacing:0.13px;}
#t12_979{left:247px;bottom:510px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_979{left:160px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t14_979{left:247px;bottom:441px;letter-spacing:-0.12px;}
#t15_979{left:267px;bottom:442px;letter-spacing:-0.25px;}
#t16_979{left:293px;bottom:441px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_979{left:247px;bottom:424px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_979{left:247px;bottom:407px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t19_979{left:247px;bottom:384px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_979{left:529px;bottom:385px;letter-spacing:-0.22px;}
#t1b_979{left:541px;bottom:384px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_979{left:247px;bottom:367px;letter-spacing:-0.12px;}
#t1d_979{left:537px;bottom:369px;letter-spacing:-0.01px;}
#t1e_979{left:638px;bottom:369px;letter-spacing:-0.06px;}
#t1f_979{left:685px;bottom:367px;}
#t1g_979{left:247px;bottom:351px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1h_979{left:725px;bottom:352px;letter-spacing:-0.32px;}
#t1i_979{left:737px;bottom:351px;}
#t1j_979{left:160px;bottom:322px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1k_979{left:247px;bottom:322px;letter-spacing:-0.11px;}
#t1l_979{left:400px;bottom:323px;letter-spacing:-0.22px;}
#t1m_979{left:415px;bottom:322px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_979{left:247px;bottom:306px;letter-spacing:-0.01px;}
#t1o_979{left:341px;bottom:305px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1p_979{left:247px;bottom:289px;letter-spacing:-0.24px;}
#t1q_979{left:286px;bottom:288px;letter-spacing:-0.1px;}

.s1_979{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_979{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_979{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_979{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s5_979{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_979{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s7_979{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s8_979{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s9_979{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_979{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts979" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg979Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg979" style="-webkit-user-select: none;"><object width="825" height="990" data="979/979.svg" type="image/svg+xml" id="pdf979" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_979" class="t s1_979">VFP Instructions </span>
<span id="t2_979" class="t s2_979">ARM DDI 0100I </span><span id="t3_979" class="t s1_979">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_979" class="t s2_979">C4-63 </span>
<span id="t5_979" class="t s3_979">Notes </span>
<span id="t6_979" class="t s4_979">Serialization </span><span id="t7_979" class="t v0_979 s5_979">FMRX </span><span id="t8_979" class="t s6_979">is a serializing instruction. See </span><span id="t9_979" class="t s7_979">System register transfer instructions </span><span id="ta_979" class="t s6_979">on page C3-21 for </span>
<span id="tb_979" class="t s6_979">details of what this means. </span>
<span id="tc_979" class="t s4_979">Exception processing </span>
<span id="td_979" class="t s6_979">After serialization, if the VFP system contains a hardware coprocessor, that coprocessor </span>
<span id="te_979" class="t s6_979">might have a pending exception to process. Whether the </span><span id="tf_979" class="t v0_979 s5_979">FMRX </span><span id="tg_979" class="t s6_979">instruction triggers the </span>
<span id="th_979" class="t s6_979">processing of such an exception depends on which system register is being transferred, as </span>
<span id="ti_979" class="t s6_979">described in the following notes. </span>
<span id="tj_979" class="t s4_979">Reading FPSID </span>
<span id="tk_979" class="t s6_979">An </span><span id="tl_979" class="t v0_979 s5_979">FMRX </span><span id="tm_979" class="t s6_979">instruction with source </span><span id="tn_979" class="t v0_979 s5_979">FPSID </span><span id="to_979" class="t s6_979">can be executed in any ARM processor mode. After </span>
<span id="tp_979" class="t s6_979">serialization, it writes the value of the FPSID to </span><span id="tq_979" class="t v0_979 s5_979">Rd</span><span id="tr_979" class="t s6_979">, and does not trigger exception </span>
<span id="ts_979" class="t s6_979">processing. </span>
<span id="tt_979" class="t s4_979">Reading FPSCR </span>
<span id="tu_979" class="t s6_979">An </span><span id="tv_979" class="t v0_979 s5_979">FMRX </span><span id="tw_979" class="t s6_979">instruction with source FPSCR can be executed in any ARM processor mode. After </span>
<span id="tx_979" class="t s6_979">serialization, exception processing is triggered if necessary. Otherwise, the value of the </span>
<span id="ty_979" class="t s6_979">FPSCR is written to </span><span id="tz_979" class="t v0_979 s5_979">Rd</span><span id="t10_979" class="t s6_979">. </span>
<span id="t11_979" class="t s8_979">Note </span>
<span id="t12_979" class="t s6_979">Exception processing is not triggered if the EX bit in FPEXC is zero. </span>
<span id="t13_979" class="t s4_979">Reading FPEXC </span>
<span id="t14_979" class="t s6_979">An </span><span id="t15_979" class="t v0_979 s5_979">FMRX </span><span id="t16_979" class="t s6_979">instruction with source FPEXC can only be executed in privileged ARM processor </span>
<span id="t17_979" class="t s6_979">modes. An attempt to execute it in User mode causes the ARM's Undefined Instruction </span>
<span id="t18_979" class="t s6_979">exception to be taken. </span>
<span id="t19_979" class="t s6_979">After serialization, it writes the value of FPEXC to </span><span id="t1a_979" class="t v0_979 s5_979">Rd</span><span id="t1b_979" class="t s6_979">, and does not trigger exception </span>
<span id="t1c_979" class="t s6_979">processing. Because all but bits[31:30] of FPEXC is </span><span id="t1d_979" class="t s9_979">IMPLEMENTATION </span><span id="t1e_979" class="t s9_979">DEFINED</span><span id="t1f_979" class="t s6_979">, </span>
<span id="t1g_979" class="t s6_979">non implementation-specific code must only rely on bits[31:30] of the value written to </span><span id="t1h_979" class="t v0_979 s5_979">Rd</span><span id="t1i_979" class="t s6_979">. </span>
<span id="t1j_979" class="t s4_979">Use of R15 </span><span id="t1k_979" class="t s6_979">Specifying R15 for register </span><span id="t1l_979" class="t v0_979 s5_979">Rd </span><span id="t1m_979" class="t s6_979">if the source system register is not the FPSCR has </span>
<span id="t1n_979" class="t s9_979">UNPREDICTABLE </span><span id="t1o_979" class="t s6_979">results. If the source system register is the FPSCR, this instruction is the </span>
<span id="t1p_979" class="t v0_979 s5_979">FMSTAT </span><span id="t1q_979" class="t s6_979">instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
