{
  "module_name": "pinctrl-tmpv7700.c",
  "hash_id": "19a77f03ec1d69feebabfe662b3f8847ad7250e50c39088aa04dbf031b57f756",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/visconti/pinctrl-tmpv7700.c",
  "human_readable_source": "\n \n\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include \"pinctrl-common.h\"\n\n#define tmpv7700_MAGIC_NUM 0x4932f70e\n\n \n#define REG_KEY_CTRL\t0x0000\n#define REG_KEY_CMD\t0x0004\n#define REG_PINMUX1\t0x3000\n#define REG_PINMUX2\t0x3004\n#define REG_PINMUX3\t0x3008\n#define REG_PINMUX4\t0x300c\n#define REG_PINMUX5\t0x3010\n#define REG_IOSET\t0x3014\n#define REG_IO_VSEL\t0x3018\n#define REG_IO_DSEL1\t0x301c\n#define REG_IO_DSEL2\t0x3020\n#define REG_IO_DSEL3\t0x3024\n#define REG_IO_DSEL4\t0x3028\n#define REG_IO_DSEL5\t0x302c\n#define REG_IO_DSEL6\t0x3030\n#define REG_IO_DSEL7\t0x3034\n#define REG_IO_DSEL8\t0x3038\n#define REG_IO_PUDE1\t0x303c\n#define REG_IO_PUDE2\t0x3040\n#define REG_IO_PUDSEL1\t0x3044\n#define REG_IO_PUDSEL2\t0x3048\n\n \nstatic const struct visconti_desc_pin pins_tmpv7700[] = {\n\tVISCONTI_PIN(PINCTRL_PIN(0, \"gpio0\"), REG_IO_DSEL4, 24,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 30),\n\tVISCONTI_PIN(PINCTRL_PIN(1, \"gpio1\"), REG_IO_DSEL4, 28,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 31),\n\tVISCONTI_PIN(PINCTRL_PIN(2, \"gpio2\"), REG_IO_DSEL5, 0,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 0),\n\tVISCONTI_PIN(PINCTRL_PIN(3, \"gpio3\"), REG_IO_DSEL5, 4,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 1),\n\tVISCONTI_PIN(PINCTRL_PIN(4, \"gpio4\"), REG_IO_DSEL5, 8,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 2),\n\tVISCONTI_PIN(PINCTRL_PIN(5, \"gpio5\"), REG_IO_DSEL5, 12,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 3),\n\tVISCONTI_PIN(PINCTRL_PIN(6, \"gpio6\"), REG_IO_DSEL5, 16,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 4),\n\tVISCONTI_PIN(PINCTRL_PIN(7, \"gpio7\"), REG_IO_DSEL5, 20,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 5),\n\tVISCONTI_PIN(PINCTRL_PIN(8, \"gpio8\"), REG_IO_DSEL5, 24,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 6),\n\tVISCONTI_PIN(PINCTRL_PIN(9, \"gpio9\"), REG_IO_DSEL5, 28,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 7),\n\tVISCONTI_PIN(PINCTRL_PIN(10, \"gpio10\"), REG_IO_DSEL6, 0,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 8),\n\tVISCONTI_PIN(PINCTRL_PIN(11, \"gpio11\"), REG_IO_DSEL6, 4,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 9),\n\tVISCONTI_PIN(PINCTRL_PIN(12, \"gpio12\"), REG_IO_DSEL6, 8,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 10),\n\tVISCONTI_PIN(PINCTRL_PIN(13, \"gpio13\"), REG_IO_DSEL6, 12,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 11),\n\tVISCONTI_PIN(PINCTRL_PIN(14, \"gpio14\"), REG_IO_DSEL6, 16,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 12),\n\tVISCONTI_PIN(PINCTRL_PIN(15, \"gpio15\"), REG_IO_DSEL6, 20,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 13),\n\tVISCONTI_PIN(PINCTRL_PIN(16, \"gpio16\"), REG_IO_DSEL6, 24,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 14),\n\tVISCONTI_PIN(PINCTRL_PIN(17, \"gpio17\"), REG_IO_DSEL6, 28,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 15),\n\tVISCONTI_PIN(PINCTRL_PIN(18, \"gpio18\"), REG_IO_DSEL7, 0,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 16),\n\tVISCONTI_PIN(PINCTRL_PIN(19, \"gpio19\"), REG_IO_DSEL7, 4,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 17),\n\tVISCONTI_PIN(PINCTRL_PIN(20, \"gpio20\"), REG_IO_DSEL7, 8,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 18),\n\tVISCONTI_PIN(PINCTRL_PIN(21, \"gpio21\"), REG_IO_DSEL7, 12,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 19),\n\tVISCONTI_PIN(PINCTRL_PIN(22, \"gpio22\"), REG_IO_DSEL7, 16,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 20),\n\tVISCONTI_PIN(PINCTRL_PIN(23, \"gpio23\"), REG_IO_DSEL7, 20,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 21),\n\tVISCONTI_PIN(PINCTRL_PIN(24, \"gpio24\"), REG_IO_DSEL7, 24,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 22),\n\tVISCONTI_PIN(PINCTRL_PIN(25, \"gpio25\"), REG_IO_DSEL7, 28,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 23),\n\tVISCONTI_PIN(PINCTRL_PIN(26, \"gpio26\"), REG_IO_DSEL8, 0,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 24),\n\tVISCONTI_PIN(PINCTRL_PIN(27, \"gpio27\"), REG_IO_DSEL8, 4,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 25),\n\tVISCONTI_PIN(PINCTRL_PIN(28, \"gpio28\"), REG_IO_DSEL8, 8,\n\t\t    REG_IO_PUDE2, REG_IO_PUDSEL2, 26),\n\tVISCONTI_PIN(PINCTRL_PIN(29, \"gpio29\"), REG_IO_DSEL4, 8,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 26),\n\tVISCONTI_PIN(PINCTRL_PIN(30, \"gpio30\"), REG_IO_DSEL4, 4,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 25),\n\tVISCONTI_PIN(PINCTRL_PIN(31, \"gpio31\"), REG_IO_DSEL4, 0,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 24),\n\tVISCONTI_PIN(PINCTRL_PIN(32, \"spi_sck\"), REG_IO_DSEL4, 12,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 27),\n\tVISCONTI_PIN(PINCTRL_PIN(33, \"spi_sdo\"), REG_IO_DSEL4, 16,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 28),\n\tVISCONTI_PIN(PINCTRL_PIN(34, \"spi_sdi\"), REG_IO_DSEL4, 20,\n\t\t    REG_IO_PUDE1, REG_IO_PUDSEL1, 29),\n};\n\n \nVISCONTI_PINS(i2c0, 0, 1);\nVISCONTI_PINS(i2c1, 2, 3);\nVISCONTI_PINS(i2c2, 12, 13);\nVISCONTI_PINS(i2c3, 14, 15);\nVISCONTI_PINS(i2c4, 16, 17);\nVISCONTI_PINS(i2c5, 18, 19);\nVISCONTI_PINS(i2c6, 33, 34);\nVISCONTI_PINS(i2c7, 29, 32);\nVISCONTI_PINS(i2c8, 30, 31);\nVISCONTI_PINS(spi0_cs0, 29);\nVISCONTI_PINS(spi0_cs1, 30);\nVISCONTI_PINS(spi0_cs2, 31);\nVISCONTI_PINS(spi1_cs, 3);\nVISCONTI_PINS(spi2_cs, 7);\nVISCONTI_PINS(spi3_cs, 11);\nVISCONTI_PINS(spi4_cs, 15);\nVISCONTI_PINS(spi5_cs, 19);\nVISCONTI_PINS(spi6_cs, 27);\nVISCONTI_PINS(spi0, 32, 33, 34);\nVISCONTI_PINS(spi1, 0, 1, 2);\nVISCONTI_PINS(spi2, 4, 5, 6);\nVISCONTI_PINS(spi3, 8, 9, 10);\nVISCONTI_PINS(spi4, 12, 13, 14);\nVISCONTI_PINS(spi5, 16, 17, 18);\nVISCONTI_PINS(spi6, 24, 25, 26);\nVISCONTI_PINS(uart0, 4, 5, 6, 7);\nVISCONTI_PINS(uart1, 8, 9, 10, 11);\nVISCONTI_PINS(uart2, 12, 13, 14, 15);\nVISCONTI_PINS(uart3, 16, 17, 18, 19);\nVISCONTI_PINS(pwm0_gpio4, 4);\nVISCONTI_PINS(pwm1_gpio5, 5);\nVISCONTI_PINS(pwm2_gpio6, 6);\nVISCONTI_PINS(pwm3_gpio7, 7);\nVISCONTI_PINS(pwm0_gpio8, 8);\nVISCONTI_PINS(pwm1_gpio9, 9);\nVISCONTI_PINS(pwm2_gpio10, 10);\nVISCONTI_PINS(pwm3_gpio11, 11);\nVISCONTI_PINS(pwm0_gpio12, 12);\nVISCONTI_PINS(pwm1_gpio13, 13);\nVISCONTI_PINS(pwm2_gpio14, 14);\nVISCONTI_PINS(pwm3_gpio15, 15);\nVISCONTI_PINS(pwm0_gpio16, 16);\nVISCONTI_PINS(pwm1_gpio17, 17);\nVISCONTI_PINS(pwm2_gpio18, 18);\nVISCONTI_PINS(pwm3_gpio19, 19);\nVISCONTI_PINS(pcmif_out, 20, 21, 22);\nVISCONTI_PINS(pcmif_in, 24, 25, 26);\n\nstatic const struct visconti_pin_group groups_tmpv7700[] = {\n\tVISCONTI_PIN_GROUP(i2c0, REG_PINMUX2, GENMASK(7, 0), 0x00000022),\n\tVISCONTI_PIN_GROUP(i2c1, REG_PINMUX2, GENMASK(15, 8), 0x00002200),\n\tVISCONTI_PIN_GROUP(i2c2, REG_PINMUX3, GENMASK(23, 16), 0x00770000),\n\tVISCONTI_PIN_GROUP(i2c3, REG_PINMUX3, GENMASK(31, 24), 0x77000000),\n\tVISCONTI_PIN_GROUP(i2c4, REG_PINMUX4, GENMASK(7, 0), 0x00000077),\n\tVISCONTI_PIN_GROUP(i2c5, REG_PINMUX4, GENMASK(15, 8), 0x00007700),\n\tVISCONTI_PIN_GROUP(i2c6, REG_PINMUX1, GENMASK(3, 0), 0x0000002),\n\tVISCONTI_PIN_GROUP(i2c7, REG_PINMUX5, GENMASK(23, 20), 0x00200000),\n\tVISCONTI_PIN_GROUP(i2c8, REG_PINMUX5, GENMASK(31, 24), 0x22000000),\n\tVISCONTI_PIN_GROUP(spi0_cs0, REG_PINMUX5, GENMASK(23, 20), 0x00100000),\n\tVISCONTI_PIN_GROUP(spi0_cs1, REG_PINMUX5, GENMASK(27, 24), 0x01000000),\n\tVISCONTI_PIN_GROUP(spi0_cs2, REG_PINMUX5, GENMASK(31, 28), 0x10000000),\n\tVISCONTI_PIN_GROUP(spi1_cs, REG_PINMUX2, GENMASK(15, 12), 0x00001000),\n\tVISCONTI_PIN_GROUP(spi2_cs, REG_PINMUX2, GENMASK(31, 28), 0x10000000),\n\tVISCONTI_PIN_GROUP(spi3_cs, REG_PINMUX3, GENMASK(15, 12), 0x00001000),\n\tVISCONTI_PIN_GROUP(spi4_cs, REG_PINMUX4, GENMASK(31, 28), 0x10000000),\n\tVISCONTI_PIN_GROUP(spi5_cs, REG_PINMUX4, GENMASK(15, 12), 0x00001000),\n\tVISCONTI_PIN_GROUP(spi6_cs, REG_PINMUX5, GENMASK(15, 12), 0x00001000),\n\tVISCONTI_PIN_GROUP(spi0, REG_PINMUX1, GENMASK(3, 0), 0x00000001),\n\tVISCONTI_PIN_GROUP(spi1, REG_PINMUX2, GENMASK(11, 0), 0x00000111),\n\tVISCONTI_PIN_GROUP(spi2, REG_PINMUX2, GENMASK(27, 16), 0x01110000),\n\tVISCONTI_PIN_GROUP(spi3, REG_PINMUX3, GENMASK(11, 0), 0x00000111),\n\tVISCONTI_PIN_GROUP(spi4, REG_PINMUX3, GENMASK(27, 16), 0x01110000),\n\tVISCONTI_PIN_GROUP(spi5, REG_PINMUX4, GENMASK(11, 0), 0x00000111),\n\tVISCONTI_PIN_GROUP(spi6, REG_PINMUX5, GENMASK(11, 0), 0x00000111),\n\tVISCONTI_PIN_GROUP(uart0, REG_PINMUX2, GENMASK(31, 16), 0x22220000),\n\tVISCONTI_PIN_GROUP(uart1, REG_PINMUX3, GENMASK(15, 0), 0x00002222),\n\tVISCONTI_PIN_GROUP(uart2, REG_PINMUX3, GENMASK(31, 16), 0x22220000),\n\tVISCONTI_PIN_GROUP(uart3, REG_PINMUX4, GENMASK(15, 0), 0x00002222),\n\tVISCONTI_PIN_GROUP(pwm0_gpio4, REG_PINMUX2, GENMASK(19, 16), 0x00050000),\n\tVISCONTI_PIN_GROUP(pwm1_gpio5, REG_PINMUX2, GENMASK(23, 20), 0x00500000),\n\tVISCONTI_PIN_GROUP(pwm2_gpio6, REG_PINMUX2, GENMASK(27, 24), 0x05000000),\n\tVISCONTI_PIN_GROUP(pwm3_gpio7, REG_PINMUX2, GENMASK(31, 28), 0x50000000),\n\tVISCONTI_PIN_GROUP(pwm0_gpio8, REG_PINMUX3, GENMASK(3, 0), 0x00000005),\n\tVISCONTI_PIN_GROUP(pwm1_gpio9, REG_PINMUX3, GENMASK(7, 4), 0x00000050),\n\tVISCONTI_PIN_GROUP(pwm2_gpio10, REG_PINMUX3, GENMASK(11, 8), 0x00000500),\n\tVISCONTI_PIN_GROUP(pwm3_gpio11, REG_PINMUX3, GENMASK(15, 12), 0x00005000),\n\tVISCONTI_PIN_GROUP(pwm0_gpio12, REG_PINMUX3, GENMASK(19, 16), 0x00050000),\n\tVISCONTI_PIN_GROUP(pwm1_gpio13, REG_PINMUX3, GENMASK(23, 20), 0x00500000),\n\tVISCONTI_PIN_GROUP(pwm2_gpio14, REG_PINMUX3, GENMASK(27, 24), 0x05000000),\n\tVISCONTI_PIN_GROUP(pwm3_gpio15, REG_PINMUX3, GENMASK(31, 28), 0x50000000),\n\tVISCONTI_PIN_GROUP(pwm0_gpio16, REG_PINMUX4, GENMASK(3, 0), 0x00000005),\n\tVISCONTI_PIN_GROUP(pwm1_gpio17, REG_PINMUX4, GENMASK(7, 4), 0x00000050),\n\tVISCONTI_PIN_GROUP(pwm2_gpio18, REG_PINMUX4, GENMASK(11, 8), 0x00000500),\n\tVISCONTI_PIN_GROUP(pwm3_gpio19, REG_PINMUX4, GENMASK(15, 12), 0x00005000),\n\tVISCONTI_PIN_GROUP(pcmif_out, REG_PINMUX4, GENMASK(27, 16), 0x01110000),\n\tVISCONTI_PIN_GROUP(pcmif_in, REG_PINMUX5, GENMASK(11, 0), 0x00000222),\n};\n\n \nVISCONTI_GROUPS(i2c0, \"i2c0_grp\");\nVISCONTI_GROUPS(i2c1, \"i2c1_grp\");\nVISCONTI_GROUPS(i2c2, \"i2c2_grp\");\nVISCONTI_GROUPS(i2c3, \"i2c3_grp\");\nVISCONTI_GROUPS(i2c4, \"i2c4_grp\");\nVISCONTI_GROUPS(i2c5, \"i2c5_grp\");\nVISCONTI_GROUPS(i2c6, \"i2c6_grp\");\nVISCONTI_GROUPS(i2c7, \"i2c7_grp\");\nVISCONTI_GROUPS(i2c8, \"i2c8_grp\");\nVISCONTI_GROUPS(spi0, \"spi0_grp\", \"spi0_cs0_grp\",\n\t\t\"spi0_cs1_grp\", \"spi0_cs2_grp\");\nVISCONTI_GROUPS(spi1, \"spi1_grp\", \"spi1_cs_grp\");\nVISCONTI_GROUPS(spi2, \"spi2_grp\", \"spi2_cs_grp\");\nVISCONTI_GROUPS(spi3, \"spi3_grp\", \"spi3_cs_grp\");\nVISCONTI_GROUPS(spi4, \"spi4_grp\", \"spi4_cs_grp\");\nVISCONTI_GROUPS(spi5, \"spi5_grp\", \"spi5_cs_grp\");\nVISCONTI_GROUPS(spi6, \"spi6_grp\", \"spi6_cs_grp\");\nVISCONTI_GROUPS(uart0, \"uart0_grp\");\nVISCONTI_GROUPS(uart1, \"uart1_grp\");\nVISCONTI_GROUPS(uart2, \"uart2_grp\");\nVISCONTI_GROUPS(uart3, \"uart3_grp\");\nVISCONTI_GROUPS(pwm, \"pwm0_gpio4_grp\", \"pwm0_gpio8_grp\",\n\t\t\"pwm0_gpio12_grp\", \"pwm0_gpio16_grp\",\n\t\t\"pwm1_gpio5_grp\", \"pwm1_gpio9_grp\",\n\t\t\"pwm1_gpio13_grp\", \"pwm1_gpio17_grp\",\n\t\t\"pwm2_gpio6_grp\", \"pwm2_gpio10_grp\",\n\t\t\"pwm2_gpio14_grp\", \"pwm2_gpio18_grp\",\n\t\t\"pwm3_gpio7_grp\", \"pwm3_gpio11_grp\",\n\t\t\"pwm3_gpio15_grp\", \"pwm3_gpio19_grp\");\nVISCONTI_GROUPS(pcmif_out, \"pcmif_out_grp\");\nVISCONTI_GROUPS(pcmif_in, \"pcmif_in_grp\");\n\nstatic const struct visconti_pin_function functions_tmpv7700[] = {\n\tVISCONTI_PIN_FUNCTION(i2c0),\n\tVISCONTI_PIN_FUNCTION(i2c1),\n\tVISCONTI_PIN_FUNCTION(i2c2),\n\tVISCONTI_PIN_FUNCTION(i2c3),\n\tVISCONTI_PIN_FUNCTION(i2c4),\n\tVISCONTI_PIN_FUNCTION(i2c5),\n\tVISCONTI_PIN_FUNCTION(i2c6),\n\tVISCONTI_PIN_FUNCTION(i2c7),\n\tVISCONTI_PIN_FUNCTION(i2c8),\n\tVISCONTI_PIN_FUNCTION(spi0),\n\tVISCONTI_PIN_FUNCTION(spi1),\n\tVISCONTI_PIN_FUNCTION(spi2),\n\tVISCONTI_PIN_FUNCTION(spi3),\n\tVISCONTI_PIN_FUNCTION(spi4),\n\tVISCONTI_PIN_FUNCTION(spi5),\n\tVISCONTI_PIN_FUNCTION(spi6),\n\tVISCONTI_PIN_FUNCTION(uart0),\n\tVISCONTI_PIN_FUNCTION(uart1),\n\tVISCONTI_PIN_FUNCTION(uart2),\n\tVISCONTI_PIN_FUNCTION(uart3),\n\tVISCONTI_PIN_FUNCTION(pwm),\n\tVISCONTI_PIN_FUNCTION(pcmif_in),\n\tVISCONTI_PIN_FUNCTION(pcmif_out),\n};\n\n \n#define tmpv7700_GPIO_MUX(off, msk)\t\\\n{\t\t\t\t\t\\\n\t.offset = off,\t\t\t\\\n\t.mask = msk,\t\t\t\\\n\t.val = 0,\t\t\t\\\n}\n\nstatic const struct visconti_mux gpio_mux_tmpv7700[] = {\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(3, 0)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(7, 4)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(11, 8)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(15, 12)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(19, 16)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(23, 20)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(27, 24)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX2, GENMASK(31, 28)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(3, 0)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(7, 4)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(11, 8)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(15, 12)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(19, 16)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(23, 20)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(27, 24)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX3, GENMASK(31, 28)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(3, 0)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(7, 4)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(11, 8)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(15, 12)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(19, 16)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(23, 20)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(27, 24)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX4, GENMASK(31, 28)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(3, 0)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(7, 4)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(11, 8)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(15, 12)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(19, 16)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(23, 20)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(27, 24)),\n\ttmpv7700_GPIO_MUX(REG_PINMUX5, GENMASK(31, 28)),\n};\n\nstatic void tmpv7700_pinctrl_unlock(void __iomem *base)\n{\n\twritel(1, base + REG_KEY_CTRL);\n\twritel(tmpv7700_MAGIC_NUM, base + REG_KEY_CMD);\n}\n\n \nstatic const struct visconti_pinctrl_devdata tmpv7700_pinctrl_data = {\n\t.pins = pins_tmpv7700,\n\t.nr_pins = ARRAY_SIZE(pins_tmpv7700),\n\t.groups = groups_tmpv7700,\n\t.nr_groups = ARRAY_SIZE(groups_tmpv7700),\n\t.functions = functions_tmpv7700,\n\t.nr_functions = ARRAY_SIZE(functions_tmpv7700),\n\t.gpio_mux = gpio_mux_tmpv7700,\n\t.unlock = tmpv7700_pinctrl_unlock,\n};\n\nstatic int tmpv7700_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn visconti_pinctrl_probe(pdev, &tmpv7700_pinctrl_data);\n}\n\nstatic const struct of_device_id tmpv7700_pctrl_of_match[] = {\n\t{ .compatible = \"toshiba,tmpv7708-pinctrl\", },\n\t{},\n};\n\nstatic struct platform_driver tmpv7700_pinctrl_driver = {\n\t.probe = tmpv7700_pinctrl_probe,\n\t.driver = {\n\t\t.name = \"tmpv7700-pinctrl\",\n\t\t.of_match_table = tmpv7700_pctrl_of_match,\n\t},\n};\n\nstatic int __init tmpv7700_pinctrl_init(void)\n{\n\treturn platform_driver_register(&tmpv7700_pinctrl_driver);\n}\narch_initcall(tmpv7700_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}