// Seed: 3251982070
module module_0;
  reg  id_1;
  wire id_2;
  ;
  assign id_1 = id_1;
  initial begin : LABEL_0
    logic id_3;
  end
  assign id_2 = id_2;
  always begin : LABEL_1
    id_1 <= 1;
  end
  id_4 :
  assert property (@(posedge 1 or 1) id_4);
  assign id_4 = 1;
  wire id_5, id_6;
  logic id_7 [-1 : 1];
  logic id_8;
  ;
  parameter id_9 = -1;
  parameter id_10 = id_9.id_9;
  assign module_1.id_3 = 0;
endmodule
program module_1 #(
    parameter id_1 = 32'd31
) (
    input  wire  id_0,
    input  wor   _id_1,
    input  tri0  id_2,
    output logic id_3
);
  logic [7:0] id_5;
  wand [-1 : 1] id_6;
  always
  fork
    id_3 = 1;
    id_5[1] <= -1;
  join
  module_0 modCall_1 ();
  assign id_5 = id_1;
  assign id_6 = id_5[1 : id_1] && id_6;
endprogram
