<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3458" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3458{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3458{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3458{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3458{left:69px;bottom:1084px;}
#t5_3458{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t6_3458{left:558px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t7_3458{left:95px;bottom:1071px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#t8_3458{left:69px;bottom:1045px;}
#t9_3458{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3458{left:465px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tb_3458{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3458{left:95px;bottom:1014px;letter-spacing:-0.51px;}
#td_3458{left:69px;bottom:988px;}
#te_3458{left:95px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3458{left:355px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_3458{left:95px;bottom:975px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#th_3458{left:69px;bottom:948px;}
#ti_3458{left:95px;bottom:952px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_3458{left:534px;bottom:952px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_3458{left:95px;bottom:935px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_3458{left:69px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_3458{left:69px;bottom:894px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3458{left:69px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3458{left:69px;bottom:852px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#tp_3458{left:69px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3458{left:69px;bottom:819px;letter-spacing:-0.18px;}
#tr_3458{left:69px;bottom:560px;letter-spacing:0.14px;}
#ts_3458{left:151px;bottom:560px;letter-spacing:0.16px;word-spacing:0.01px;}
#tt_3458{left:69px;bottom:537px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_3458{left:69px;bottom:520px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3458{left:69px;bottom:503px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_3458{left:69px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3458{left:69px;bottom:436px;letter-spacing:-0.09px;}
#ty_3458{left:155px;bottom:436px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tz_3458{left:69px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_3458{left:69px;bottom:395px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t11_3458{left:69px;bottom:378px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t12_3458{left:69px;bottom:352px;}
#t13_3458{left:95px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_3458{left:306px;bottom:356px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_3458{left:95px;bottom:339px;letter-spacing:-0.17px;word-spacing:-0.76px;}
#t16_3458{left:95px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_3458{left:95px;bottom:305px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t18_3458{left:95px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_3458{left:95px;bottom:265px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#t1a_3458{left:95px;bottom:249px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1b_3458{left:330px;bottom:610px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1c_3458{left:421px;bottom:610px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1d_3458{left:263px;bottom:664px;letter-spacing:0.09px;}
#t1e_3458{left:263px;bottom:681px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1f_3458{left:263px;bottom:698px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1g_3458{left:273px;bottom:775px;letter-spacing:-0.16px;}
#t1h_3458{left:680px;bottom:775px;}
#t1i_3458{left:390px;bottom:748px;letter-spacing:0.13px;}
#t1j_3458{left:542px;bottom:755px;}
#t1k_3458{left:543px;bottom:747px;}
#t1l_3458{left:581px;bottom:775px;}
#t1m_3458{left:540px;bottom:775px;letter-spacing:-0.16px;}
#t1n_3458{left:529px;bottom:775px;letter-spacing:-0.97px;}
#t1o_3458{left:615px;bottom:748px;letter-spacing:0.13px;}
#t1p_3458{left:569px;bottom:760px;}
#t1q_3458{left:570px;bottom:751px;}
#t1r_3458{left:568px;bottom:742px;}
#t1s_3458{left:569px;bottom:775px;}
#t1t_3458{left:556px;bottom:775px;}
#t1u_3458{left:296px;bottom:643px;letter-spacing:0.13px;}
#t1v_3458{left:263px;bottom:712px;letter-spacing:0.11px;word-spacing:0.02px;}

.s1_3458{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3458{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3458{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3458{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3458{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3458{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3458{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3458{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3458{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3458{font-size:11px;font-family:Arial_b5v;color:#000;}
.sb_3458{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3458" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3458Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3458" style="-webkit-user-select: none;"><object width="935" height="1210" data="3458/3458.svg" type="image/svg+xml" id="pdf3458" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3458" class="t s1_3458">12-22 </span><span id="t2_3458" class="t s1_3458">Vol. 3A </span>
<span id="t3_3458" class="t s2_3458">MEMORY CACHE CONTROL </span>
<span id="t4_3458" class="t s3_3458">• </span><span id="t5_3458" class="t s4_3458">VCNT (variable range registers count) field, bits 0 through 7 </span><span id="t6_3458" class="t s5_3458">— Indicates the number of variable ranges </span>
<span id="t7_3458" class="t s5_3458">implemented on the processor. </span>
<span id="t8_3458" class="t s3_3458">• </span><span id="t9_3458" class="t s4_3458">FIX (fixed range registers supported) flag, bit 8 </span><span id="ta_3458" class="t s5_3458">— Fixed range MTRRs (IA32_MTRR_FIX64K_00000 </span>
<span id="tb_3458" class="t s5_3458">through IA32_MTRR_FIX4K_0F8000) are supported when set; no fixed range registers are supported when </span>
<span id="tc_3458" class="t s5_3458">clear. </span>
<span id="td_3458" class="t s3_3458">• </span><span id="te_3458" class="t s4_3458">WC (write combining) flag, bit 10 </span><span id="tf_3458" class="t s5_3458">— The write-combining (WC) memory type is supported when set; the </span>
<span id="tg_3458" class="t s5_3458">WC type is not supported when clear. </span>
<span id="th_3458" class="t s3_3458">• </span><span id="ti_3458" class="t s4_3458">SMRR (System-Management Range Register) flag, bit 11 </span><span id="tj_3458" class="t s5_3458">— The system-management range register </span>
<span id="tk_3458" class="t s5_3458">(SMRR) interface is supported when bit 11 is set; the SMRR interface is not supported when clear. </span>
<span id="tl_3458" class="t s5_3458">Bit 9 and bits 12 through 63 in the IA32_MTRRCAP MSR are reserved. If software attempts to write to the </span>
<span id="tm_3458" class="t s5_3458">IA32_MTRRCAP MSR, a general-protection exception (#GP) is generated. </span>
<span id="tn_3458" class="t s5_3458">Software must read IA32_MTRRCAP VCNT field to determine the number of variable MTRRs and query other </span>
<span id="to_3458" class="t s5_3458">feature bits in IA32_MTRRCAP to determine additional capabilities that are supported in a processor. For example, </span>
<span id="tp_3458" class="t s5_3458">some processors may report a value of ‘8’ in the VCNT field, other processors may report VCNT with different </span>
<span id="tq_3458" class="t s5_3458">values. </span>
<span id="tr_3458" class="t s6_3458">12.11.2 </span><span id="ts_3458" class="t s6_3458">Setting Memory Ranges with MTRRs </span>
<span id="tt_3458" class="t s5_3458">The memory ranges and the types of memory specified in each range are set by three groups of registers: the </span>
<span id="tu_3458" class="t s5_3458">IA32_MTRR_DEF_TYPE MSR, the fixed-range MTRRs, and the variable range MTRRs. These registers can be read </span>
<span id="tv_3458" class="t s5_3458">and written to using the RDMSR and WRMSR instructions, respectively. The IA32_MTRRCAP MSR indicates the </span>
<span id="tw_3458" class="t s5_3458">availability of these registers on the processor (see Section 12.11.1, “MTRR Feature Identification”). </span>
<span id="tx_3458" class="t s7_3458">12.11.2.1 </span><span id="ty_3458" class="t s7_3458">IA32_MTRR_DEF_TYPE MSR </span>
<span id="tz_3458" class="t s5_3458">The IA32_MTRR_DEF_TYPE MSR (named MTRRdefType MSR for the P6 family processors) sets the default proper- </span>
<span id="t10_3458" class="t s5_3458">ties of the regions of physical memory that are not encompassed by MTRRs. The functions of the flags and field in </span>
<span id="t11_3458" class="t s5_3458">this register are as follows: </span>
<span id="t12_3458" class="t s3_3458">• </span><span id="t13_3458" class="t s4_3458">Type field, bits 0 through 7 </span><span id="t14_3458" class="t s5_3458">— Indicates the default memory type used for those physical memory address </span>
<span id="t15_3458" class="t s5_3458">ranges that do not have a memory type specified for them by an MTRR (see Table 12-8 for the encoding of this </span>
<span id="t16_3458" class="t s5_3458">field). The legal values for this field are 0, 1, 4, 5, and 6. All other values result in a general-protection </span>
<span id="t17_3458" class="t s5_3458">exception (#GP) being generated. </span>
<span id="t18_3458" class="t s5_3458">Intel recommends the use of the UC (uncached) memory type for all physical memory addresses where </span>
<span id="t19_3458" class="t s5_3458">memory does not exist. To assign the UC type to nonexistent memory locations, it can either be specified as the </span>
<span id="t1a_3458" class="t s5_3458">default type in the Type field or be explicitly assigned with the fixed and variable MTRRs. </span>
<span id="t1b_3458" class="t s8_3458">Figure 12-5. </span><span id="t1c_3458" class="t s8_3458">IA32_MTRRCAP Register </span>
<span id="t1d_3458" class="t s9_3458">VCNT — Number of variable range registers </span>
<span id="t1e_3458" class="t s9_3458">FIX — Fixed range registers supported </span>
<span id="t1f_3458" class="t s9_3458">WC — Write-combining memory type supported </span>
<span id="t1g_3458" class="t sa_3458">63 </span><span id="t1h_3458" class="t sa_3458">0 </span>
<span id="t1i_3458" class="t s9_3458">Reserved </span>
<span id="t1j_3458" class="t sb_3458">W </span>
<span id="t1k_3458" class="t sb_3458">C </span>
<span id="t1l_3458" class="t sa_3458">7 </span><span id="t1m_3458" class="t sa_3458">10 </span><span id="t1n_3458" class="t sa_3458">11 </span>
<span id="t1o_3458" class="t s9_3458">VCNT </span>
<span id="t1p_3458" class="t sb_3458">F </span>
<span id="t1q_3458" class="t sb_3458">I </span>
<span id="t1r_3458" class="t sb_3458">X </span>
<span id="t1s_3458" class="t sa_3458">8 </span><span id="t1t_3458" class="t sa_3458">9 </span>
<span id="t1u_3458" class="t s9_3458">Reserved </span>
<span id="t1v_3458" class="t s9_3458">SMRR — SMRR interface supported </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
