// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_array_array_ap_fixed_8u_config2_s_HH_
#define _conv_2d_cl_array_array_ap_fixed_8u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s.h"
#include "product_dense_ap_fixed_ap_fixed_ap_fixed_s.h"
#include "conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.h"

namespace ap_rtl {

struct conv_2d_cl_array_array_ap_fixed_8u_config2_s : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_TDATA;
    sc_out< sc_logic > res_V_data_0_V_TVALID;
    sc_in< sc_logic > res_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_1_V_TDATA;
    sc_out< sc_logic > res_V_data_1_V_TVALID;
    sc_in< sc_logic > res_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_2_V_TDATA;
    sc_out< sc_logic > res_V_data_2_V_TVALID;
    sc_in< sc_logic > res_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_3_V_TDATA;
    sc_out< sc_logic > res_V_data_3_V_TVALID;
    sc_in< sc_logic > res_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_4_V_TDATA;
    sc_out< sc_logic > res_V_data_4_V_TVALID;
    sc_in< sc_logic > res_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_5_V_TDATA;
    sc_out< sc_logic > res_V_data_5_V_TVALID;
    sc_in< sc_logic > res_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_6_V_TDATA;
    sc_out< sc_logic > res_V_data_6_V_TVALID;
    sc_in< sc_logic > res_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_7_V_TDATA;
    sc_out< sc_logic > res_V_data_7_V_TVALID;
    sc_in< sc_logic > res_V_data_7_V_TREADY;


    // Module declarations
    conv_2d_cl_array_array_ap_fixed_8u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_array_array_ap_fixed_8u_config2_s);

    ~conv_2d_cl_array_array_ap_fixed_8u_config2_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V* w2_V_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s* call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576;
    regslice_both<16>* regslice_both_res_V_data_0_V_U;
    regslice_both<16>* regslice_both_res_V_data_1_V_U;
    regslice_both<16>* regslice_both_res_V_data_2_V_U;
    regslice_both<16>* regslice_both_res_V_data_3_V_U;
    regslice_both<16>* regslice_both_res_V_data_4_V_U;
    regslice_both<16>* regslice_both_res_V_data_5_V_U;
    regslice_both<16>* regslice_both_res_V_data_6_V_U;
    regslice_both<16>* regslice_both_res_V_data_7_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1152> > layer_in_V;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<7> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<115> > w2_V_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > and_ln294_2_reg_1210;
    sc_signal< sc_logic > res_V_data_1_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_TDATA_blk_n;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_380;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_393;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_406;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_419;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_432;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_445;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_458;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_471;
    sc_signal< sc_lv<7> > in_index_reg_484;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<5> > i_fu_640_p2;
    sc_signal< sc_lv<5> > i_reg_1188;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > regslice_both_res_V_data_0_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_1_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_2_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_3_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_4_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_5_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_6_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_7_V_U_apdone_blk;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<1152> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_ap_return;
    sc_signal< sc_lv<1152> > call_ret_reg_1193;
    sc_signal< sc_logic > io_acc_block_signal_op51;
    sc_signal< sc_lv<1> > icmp_ln294_fu_705_p2;
    sc_signal< sc_lv<1> > icmp_ln294_reg_1200;
    sc_signal< sc_lv<1> > icmp_ln294_1_fu_711_p2;
    sc_signal< sc_lv<1> > icmp_ln294_1_reg_1205;
    sc_signal< sc_lv<1> > and_ln294_2_fu_761_p2;
    sc_signal< sc_lv<1> > icmp_ln74_fu_767_p2;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1214;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1214_pp0_iter1_reg;
    sc_signal< sc_lv<7> > ir_fu_773_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > trunc_ln83_fu_881_p1;
    sc_signal< sc_lv<16> > trunc_ln83_reg_1223;
    sc_signal< sc_lv<16> > tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534_ap_return;
    sc_signal< sc_lv<16> > tmpmult_0_V_reg_1240;
    sc_signal< sc_lv<16> > tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540_ap_return;
    sc_signal< sc_lv<16> > tmpmult_1_V_reg_1245;
    sc_signal< sc_lv<16> > tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546_ap_return;
    sc_signal< sc_lv<16> > tmpmult_2_V_reg_1250;
    sc_signal< sc_lv<16> > tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552_ap_return;
    sc_signal< sc_lv<16> > tmpmult_3_V_reg_1255;
    sc_signal< sc_lv<16> > tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558_ap_return;
    sc_signal< sc_lv<16> > tmpmult_4_V_reg_1260;
    sc_signal< sc_lv<16> > tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564_ap_return;
    sc_signal< sc_lv<16> > tmpmult_5_V_reg_1265;
    sc_signal< sc_lv<16> > tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570_ap_return;
    sc_signal< sc_lv<16> > tmpmult_6_V_reg_1270;
    sc_signal< sc_lv<16> > op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576_ap_return;
    sc_signal< sc_lv<16> > op_V_assign_1_0_7_reg_1275;
    sc_signal< sc_lv<16> > acc_0_V_fu_976_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > acc_1_V_fu_981_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_986_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_991_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_996_p2;
    sc_signal< sc_lv<16> > acc_5_V_fu_1001_p2;
    sc_signal< sc_lv<16> > acc_6_V_fu_1006_p2;
    sc_signal< sc_lv<16> > acc_7_V_fu_1011_p2;
    sc_signal< sc_lv<1> > icmp_ln315_fu_1016_p2;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1320;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_ap_start;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_ap_done;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_ap_idle;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_ap_ready;
    sc_signal< sc_lv<128> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_data_V_read;
    sc_signal< sc_logic > tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534_w_V;
    sc_signal< sc_logic > tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540_w_V;
    sc_signal< sc_logic > tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546_w_V;
    sc_signal< sc_logic > tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552_w_V;
    sc_signal< sc_logic > tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558_w_V;
    sc_signal< sc_logic > tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564_w_V;
    sc_signal< sc_logic > tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570_w_V;
    sc_signal< sc_logic > op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576_ap_ready;
    sc_signal< sc_lv<16> > op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576_w_V;
    sc_signal< sc_lv<1152> > layer_in_V_loc_0_reg_359;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<5> > i_0_i_reg_369;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln83_fu_885_p1;
    sc_signal< sc_lv<32> > select_ln330_fu_1040_p3;
    sc_signal< sc_lv<32> > add_ln323_fu_1081_p2;
    sc_signal< sc_lv<1> > icmp_ln319_fu_1075_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_1022_p2;
    sc_signal< sc_lv<32> > pX_loc_0_fu_282;
    sc_signal< sc_lv<32> > sX_loc_0_fu_286;
    sc_signal< sc_lv<32> > pY_loc_0_fu_290;
    sc_signal< sc_lv<32> > sY_loc_0_fu_294;
    sc_signal< sc_lv<32> > select_ln325_fu_1099_p3;
    sc_signal< sc_lv<31> > tmp_1_fu_717_p4;
    sc_signal< sc_lv<31> > tmp_10_fu_733_p4;
    sc_signal< sc_lv<1> > icmp_ln294_2_fu_727_p2;
    sc_signal< sc_lv<1> > icmp_ln294_3_fu_743_p2;
    sc_signal< sc_lv<1> > and_ln294_1_fu_755_p2;
    sc_signal< sc_lv<1> > and_ln294_fu_749_p2;
    sc_signal< sc_lv<11> > tmp_8_fu_779_p3;
    sc_signal< sc_lv<11> > empty_30_fu_787_p2;
    sc_signal< sc_lv<1> > icmp_ln83_fu_793_p2;
    sc_signal< sc_lv<11> > sub_ln83_fu_808_p2;
    sc_signal< sc_lv<11> > sub_ln83_2_fu_820_p2;
    sc_signal< sc_lv<1152> > tmp_11_fu_799_p4;
    sc_signal< sc_lv<11> > sub_ln83_1_fu_814_p2;
    sc_signal< sc_lv<11> > select_ln83_fu_826_p3;
    sc_signal< sc_lv<11> > select_ln83_2_fu_841_p3;
    sc_signal< sc_lv<11> > sub_ln83_3_fu_849_p2;
    sc_signal< sc_lv<1152> > select_ln83_1_fu_834_p3;
    sc_signal< sc_lv<1152> > zext_ln83_2_fu_855_p1;
    sc_signal< sc_lv<1152> > zext_ln83_3_fu_859_p1;
    sc_signal< sc_lv<1152> > lshr_ln83_fu_863_p2;
    sc_signal< sc_lv<1152> > lshr_ln83_1_fu_869_p2;
    sc_signal< sc_lv<1152> > and_ln83_fu_875_p2;
    sc_signal< sc_lv<3> > tmp_fu_961_p4;
    sc_signal< sc_lv<32> > add_ln330_fu_1034_p2;
    sc_signal< sc_lv<32> > add_ln325_fu_1093_p2;
    sc_signal< sc_lv<1> > icmp_ln277_fu_634_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > res_V_data_0_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_0_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_0_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_1_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_1_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_1_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_2_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_2_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_2_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_3_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_3_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_3_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_4_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_4_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_4_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_5_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_5_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_5_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_6_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_6_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_6_V_U_vld_out;
    sc_signal< sc_logic > res_V_data_7_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_7_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_7_V_U_vld_out;
    sc_signal< bool > ap_condition_383;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<7> ap_ST_fsm_state8;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_F;
    static const sc_lv<32> ap_const_lv32_47F;
    static const sc_lv<11> ap_const_lv11_47F;
    static const sc_lv<1152> ap_const_lv1152_lc_2;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_72;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_976_p2();
    void thread_acc_1_V_fu_981_p2();
    void thread_acc_2_V_fu_986_p2();
    void thread_acc_3_V_fu_991_p2();
    void thread_acc_4_V_fu_996_p2();
    void thread_acc_5_V_fu_1001_p2();
    void thread_acc_6_V_fu_1006_p2();
    void thread_acc_7_V_fu_1011_p2();
    void thread_add_ln323_fu_1081_p2();
    void thread_add_ln325_fu_1093_p2();
    void thread_add_ln328_fu_1022_p2();
    void thread_add_ln330_fu_1034_p2();
    void thread_and_ln294_1_fu_755_p2();
    void thread_and_ln294_2_fu_761_p2();
    void thread_and_ln294_fu_749_p2();
    void thread_and_ln83_fu_875_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state8_io();
    void thread_ap_condition_383();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_ap_start();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495_data_V_read();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_empty_30_fu_787_p2();
    void thread_i_fu_640_p2();
    void thread_icmp_ln277_fu_634_p2();
    void thread_icmp_ln294_1_fu_711_p2();
    void thread_icmp_ln294_2_fu_727_p2();
    void thread_icmp_ln294_3_fu_743_p2();
    void thread_icmp_ln294_fu_705_p2();
    void thread_icmp_ln315_fu_1016_p2();
    void thread_icmp_ln319_fu_1075_p2();
    void thread_icmp_ln74_fu_767_p2();
    void thread_icmp_ln83_fu_793_p2();
    void thread_io_acc_block_signal_op51();
    void thread_ir_fu_773_p2();
    void thread_lshr_ln83_1_fu_869_p2();
    void thread_lshr_ln83_fu_863_p2();
    void thread_op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576_w_V();
    void thread_res_V_data_0_V_TDATA_blk_n();
    void thread_res_V_data_0_V_TVALID();
    void thread_res_V_data_0_V_TVALID_int();
    void thread_res_V_data_1_V_TDATA_blk_n();
    void thread_res_V_data_1_V_TVALID();
    void thread_res_V_data_1_V_TVALID_int();
    void thread_res_V_data_2_V_TDATA_blk_n();
    void thread_res_V_data_2_V_TVALID();
    void thread_res_V_data_2_V_TVALID_int();
    void thread_res_V_data_3_V_TDATA_blk_n();
    void thread_res_V_data_3_V_TVALID();
    void thread_res_V_data_3_V_TVALID_int();
    void thread_res_V_data_4_V_TDATA_blk_n();
    void thread_res_V_data_4_V_TVALID();
    void thread_res_V_data_4_V_TVALID_int();
    void thread_res_V_data_5_V_TDATA_blk_n();
    void thread_res_V_data_5_V_TVALID();
    void thread_res_V_data_5_V_TVALID_int();
    void thread_res_V_data_6_V_TDATA_blk_n();
    void thread_res_V_data_6_V_TVALID();
    void thread_res_V_data_6_V_TVALID_int();
    void thread_res_V_data_7_V_TDATA_blk_n();
    void thread_res_V_data_7_V_TVALID();
    void thread_res_V_data_7_V_TVALID_int();
    void thread_select_ln325_fu_1099_p3();
    void thread_select_ln330_fu_1040_p3();
    void thread_select_ln83_1_fu_834_p3();
    void thread_select_ln83_2_fu_841_p3();
    void thread_select_ln83_fu_826_p3();
    void thread_sub_ln83_1_fu_814_p2();
    void thread_sub_ln83_2_fu_820_p2();
    void thread_sub_ln83_3_fu_849_p2();
    void thread_sub_ln83_fu_808_p2();
    void thread_tmp_10_fu_733_p4();
    void thread_tmp_11_fu_799_p4();
    void thread_tmp_1_fu_717_p4();
    void thread_tmp_8_fu_779_p3();
    void thread_tmp_fu_961_p4();
    void thread_tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534_w_V();
    void thread_tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540_w_V();
    void thread_tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546_w_V();
    void thread_tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552_w_V();
    void thread_tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558_w_V();
    void thread_tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564_w_V();
    void thread_tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570_w_V();
    void thread_trunc_ln83_fu_881_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_zext_ln83_2_fu_855_p1();
    void thread_zext_ln83_3_fu_859_p1();
    void thread_zext_ln83_fu_885_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
