// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module uz_NN_acc_uz_NN_acc_Pipeline_dense_relu_out (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Observation_load,
        Observation_load_1,
        Observation_load_2,
        Observation_load_3,
        Observation_load_4,
        Observation_load_5,
        Observation_load_6,
        Observation_load_7,
        Observation_load_8,
        Observation_load_9,
        Observation_load_10,
        Observation_load_11,
        Observation_load_12,
        Observation_load_13,
        Observation_load_14,
        Observation_load_15,
        Observation_load_16,
        Observation_load_17,
        Observation_load_18,
        Observation_load_19,
        Observation_load_20,
        Observation_load_21,
        Observation_load_22,
        Observation_load_23,
        y1_address0,
        y1_ce0,
        y1_we0,
        y1_d0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_39_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_39_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_39_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_38_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_38_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_38_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_37_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_37_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_37_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_36_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_36_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_36_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_35_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_35_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_35_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_34_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_34_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_34_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_33_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_33_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_33_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_32_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_32_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_32_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_31_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_31_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_31_q0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_30_address0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_30_ce0,
        uz_NN_acc_float_float_float_float_float_float_float_float_float_30_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_q0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_address0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0,
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_q0,
        L_1_Bias_address0,
        L_1_Bias_ce0,
        L_1_Bias_q0,
        grp_fu_8050_p_din0,
        grp_fu_8050_p_din1,
        grp_fu_8050_p_opcode,
        grp_fu_8050_p_dout0,
        grp_fu_8050_p_ce,
        grp_fu_8054_p_din0,
        grp_fu_8054_p_din1,
        grp_fu_8054_p_opcode,
        grp_fu_8054_p_dout0,
        grp_fu_8054_p_ce,
        grp_fu_8058_p_din0,
        grp_fu_8058_p_din1,
        grp_fu_8058_p_opcode,
        grp_fu_8058_p_dout0,
        grp_fu_8058_p_ce,
        grp_fu_8062_p_din0,
        grp_fu_8062_p_din1,
        grp_fu_8062_p_opcode,
        grp_fu_8062_p_dout0,
        grp_fu_8062_p_ce,
        grp_fu_8066_p_din0,
        grp_fu_8066_p_din1,
        grp_fu_8066_p_opcode,
        grp_fu_8066_p_dout0,
        grp_fu_8066_p_ce,
        grp_fu_8070_p_din0,
        grp_fu_8070_p_din1,
        grp_fu_8070_p_opcode,
        grp_fu_8070_p_dout0,
        grp_fu_8070_p_ce,
        grp_fu_8074_p_din0,
        grp_fu_8074_p_din1,
        grp_fu_8074_p_opcode,
        grp_fu_8074_p_dout0,
        grp_fu_8074_p_ce,
        grp_fu_8078_p_din0,
        grp_fu_8078_p_din1,
        grp_fu_8078_p_opcode,
        grp_fu_8078_p_dout0,
        grp_fu_8078_p_ce,
        grp_fu_8082_p_din0,
        grp_fu_8082_p_din1,
        grp_fu_8082_p_opcode,
        grp_fu_8082_p_dout0,
        grp_fu_8082_p_ce,
        grp_fu_8086_p_din0,
        grp_fu_8086_p_din1,
        grp_fu_8086_p_opcode,
        grp_fu_8086_p_dout0,
        grp_fu_8086_p_ce,
        grp_fu_8090_p_din0,
        grp_fu_8090_p_din1,
        grp_fu_8090_p_opcode,
        grp_fu_8090_p_dout0,
        grp_fu_8090_p_ce,
        grp_fu_8094_p_din0,
        grp_fu_8094_p_din1,
        grp_fu_8094_p_opcode,
        grp_fu_8094_p_dout0,
        grp_fu_8094_p_ce,
        grp_fu_8098_p_din0,
        grp_fu_8098_p_din1,
        grp_fu_8098_p_opcode,
        grp_fu_8098_p_dout0,
        grp_fu_8098_p_ce,
        grp_fu_8102_p_din0,
        grp_fu_8102_p_din1,
        grp_fu_8102_p_opcode,
        grp_fu_8102_p_dout0,
        grp_fu_8102_p_ce,
        grp_fu_8106_p_din0,
        grp_fu_8106_p_din1,
        grp_fu_8106_p_opcode,
        grp_fu_8106_p_dout0,
        grp_fu_8106_p_ce,
        grp_fu_8110_p_din0,
        grp_fu_8110_p_din1,
        grp_fu_8110_p_opcode,
        grp_fu_8110_p_dout0,
        grp_fu_8110_p_ce,
        grp_fu_8114_p_din0,
        grp_fu_8114_p_din1,
        grp_fu_8114_p_opcode,
        grp_fu_8114_p_dout0,
        grp_fu_8114_p_ce,
        grp_fu_8118_p_din0,
        grp_fu_8118_p_din1,
        grp_fu_8118_p_opcode,
        grp_fu_8118_p_dout0,
        grp_fu_8118_p_ce,
        grp_fu_8122_p_din0,
        grp_fu_8122_p_din1,
        grp_fu_8122_p_opcode,
        grp_fu_8122_p_dout0,
        grp_fu_8122_p_ce,
        grp_fu_8126_p_din0,
        grp_fu_8126_p_din1,
        grp_fu_8126_p_opcode,
        grp_fu_8126_p_dout0,
        grp_fu_8126_p_ce,
        grp_fu_8130_p_din0,
        grp_fu_8130_p_din1,
        grp_fu_8130_p_opcode,
        grp_fu_8130_p_dout0,
        grp_fu_8130_p_ce,
        grp_fu_8134_p_din0,
        grp_fu_8134_p_din1,
        grp_fu_8134_p_opcode,
        grp_fu_8134_p_dout0,
        grp_fu_8134_p_ce,
        grp_fu_8138_p_din0,
        grp_fu_8138_p_din1,
        grp_fu_8138_p_opcode,
        grp_fu_8138_p_dout0,
        grp_fu_8138_p_ce,
        grp_fu_8142_p_din0,
        grp_fu_8142_p_din1,
        grp_fu_8142_p_opcode,
        grp_fu_8142_p_dout0,
        grp_fu_8142_p_ce,
        grp_fu_8146_p_din0,
        grp_fu_8146_p_din1,
        grp_fu_8146_p_dout0,
        grp_fu_8146_p_ce,
        grp_fu_8150_p_din0,
        grp_fu_8150_p_din1,
        grp_fu_8150_p_dout0,
        grp_fu_8150_p_ce,
        grp_fu_8154_p_din0,
        grp_fu_8154_p_din1,
        grp_fu_8154_p_dout0,
        grp_fu_8154_p_ce,
        grp_fu_8158_p_din0,
        grp_fu_8158_p_din1,
        grp_fu_8158_p_dout0,
        grp_fu_8158_p_ce,
        grp_fu_8162_p_din0,
        grp_fu_8162_p_din1,
        grp_fu_8162_p_dout0,
        grp_fu_8162_p_ce,
        grp_fu_8166_p_din0,
        grp_fu_8166_p_din1,
        grp_fu_8166_p_dout0,
        grp_fu_8166_p_ce,
        grp_fu_8170_p_din0,
        grp_fu_8170_p_din1,
        grp_fu_8170_p_dout0,
        grp_fu_8170_p_ce,
        grp_fu_8174_p_din0,
        grp_fu_8174_p_din1,
        grp_fu_8174_p_dout0,
        grp_fu_8174_p_ce,
        grp_fu_8178_p_din0,
        grp_fu_8178_p_din1,
        grp_fu_8178_p_dout0,
        grp_fu_8178_p_ce,
        grp_fu_8182_p_din0,
        grp_fu_8182_p_din1,
        grp_fu_8182_p_dout0,
        grp_fu_8182_p_ce,
        grp_fu_8186_p_din0,
        grp_fu_8186_p_din1,
        grp_fu_8186_p_dout0,
        grp_fu_8186_p_ce,
        grp_fu_8190_p_din0,
        grp_fu_8190_p_din1,
        grp_fu_8190_p_dout0,
        grp_fu_8190_p_ce,
        grp_fu_8194_p_din0,
        grp_fu_8194_p_din1,
        grp_fu_8194_p_dout0,
        grp_fu_8194_p_ce,
        grp_fu_8198_p_din0,
        grp_fu_8198_p_din1,
        grp_fu_8198_p_dout0,
        grp_fu_8198_p_ce,
        grp_fu_8202_p_din0,
        grp_fu_8202_p_din1,
        grp_fu_8202_p_dout0,
        grp_fu_8202_p_ce,
        grp_fu_8206_p_din0,
        grp_fu_8206_p_din1,
        grp_fu_8206_p_dout0,
        grp_fu_8206_p_ce,
        grp_fu_8210_p_din0,
        grp_fu_8210_p_din1,
        grp_fu_8210_p_dout0,
        grp_fu_8210_p_ce,
        grp_fu_8214_p_din0,
        grp_fu_8214_p_din1,
        grp_fu_8214_p_dout0,
        grp_fu_8214_p_ce,
        grp_fu_8218_p_din0,
        grp_fu_8218_p_din1,
        grp_fu_8218_p_dout0,
        grp_fu_8218_p_ce,
        grp_fu_8222_p_din0,
        grp_fu_8222_p_din1,
        grp_fu_8222_p_dout0,
        grp_fu_8222_p_ce,
        grp_fu_8226_p_din0,
        grp_fu_8226_p_din1,
        grp_fu_8226_p_dout0,
        grp_fu_8226_p_ce,
        grp_fu_8230_p_din0,
        grp_fu_8230_p_din1,
        grp_fu_8230_p_dout0,
        grp_fu_8230_p_ce,
        grp_fu_8234_p_din0,
        grp_fu_8234_p_din1,
        grp_fu_8234_p_dout0,
        grp_fu_8234_p_ce,
        grp_fu_8238_p_din0,
        grp_fu_8238_p_din1,
        grp_fu_8238_p_dout0,
        grp_fu_8238_p_ce,
        grp_fu_8242_p_din0,
        grp_fu_8242_p_din1,
        grp_fu_8242_p_opcode,
        grp_fu_8242_p_dout0,
        grp_fu_8242_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Observation_load;
input  [31:0] Observation_load_1;
input  [31:0] Observation_load_2;
input  [31:0] Observation_load_3;
input  [31:0] Observation_load_4;
input  [31:0] Observation_load_5;
input  [31:0] Observation_load_6;
input  [31:0] Observation_load_7;
input  [31:0] Observation_load_8;
input  [31:0] Observation_load_9;
input  [31:0] Observation_load_10;
input  [31:0] Observation_load_11;
input  [31:0] Observation_load_12;
input  [31:0] Observation_load_13;
input  [31:0] Observation_load_14;
input  [31:0] Observation_load_15;
input  [31:0] Observation_load_16;
input  [31:0] Observation_load_17;
input  [31:0] Observation_load_18;
input  [31:0] Observation_load_19;
input  [31:0] Observation_load_20;
input  [31:0] Observation_load_21;
input  [31:0] Observation_load_22;
input  [31:0] Observation_load_23;
output  [5:0] y1_address0;
output   y1_ce0;
output   y1_we0;
output  [31:0] y1_d0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_39_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_39_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_39_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_38_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_38_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_38_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_37_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_37_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_37_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_36_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_36_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_36_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_35_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_35_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_35_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_34_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_34_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_34_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_33_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_33_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_33_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_32_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_32_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_32_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_31_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_31_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_31_q0;
output  [5:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_30_address0;
output   uz_NN_acc_float_float_float_float_float_float_float_float_float_30_ce0;
input  [31:0] uz_NN_acc_float_float_float_float_float_float_float_float_float_30_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_q0;
output  [5:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_address0;
output   p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0;
input  [31:0] p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_q0;
output  [5:0] L_1_Bias_address0;
output   L_1_Bias_ce0;
input  [31:0] L_1_Bias_q0;
output  [31:0] grp_fu_8050_p_din0;
output  [31:0] grp_fu_8050_p_din1;
output  [1:0] grp_fu_8050_p_opcode;
input  [31:0] grp_fu_8050_p_dout0;
output   grp_fu_8050_p_ce;
output  [31:0] grp_fu_8054_p_din0;
output  [31:0] grp_fu_8054_p_din1;
output  [1:0] grp_fu_8054_p_opcode;
input  [31:0] grp_fu_8054_p_dout0;
output   grp_fu_8054_p_ce;
output  [31:0] grp_fu_8058_p_din0;
output  [31:0] grp_fu_8058_p_din1;
output  [1:0] grp_fu_8058_p_opcode;
input  [31:0] grp_fu_8058_p_dout0;
output   grp_fu_8058_p_ce;
output  [31:0] grp_fu_8062_p_din0;
output  [31:0] grp_fu_8062_p_din1;
output  [1:0] grp_fu_8062_p_opcode;
input  [31:0] grp_fu_8062_p_dout0;
output   grp_fu_8062_p_ce;
output  [31:0] grp_fu_8066_p_din0;
output  [31:0] grp_fu_8066_p_din1;
output  [1:0] grp_fu_8066_p_opcode;
input  [31:0] grp_fu_8066_p_dout0;
output   grp_fu_8066_p_ce;
output  [31:0] grp_fu_8070_p_din0;
output  [31:0] grp_fu_8070_p_din1;
output  [1:0] grp_fu_8070_p_opcode;
input  [31:0] grp_fu_8070_p_dout0;
output   grp_fu_8070_p_ce;
output  [31:0] grp_fu_8074_p_din0;
output  [31:0] grp_fu_8074_p_din1;
output  [1:0] grp_fu_8074_p_opcode;
input  [31:0] grp_fu_8074_p_dout0;
output   grp_fu_8074_p_ce;
output  [31:0] grp_fu_8078_p_din0;
output  [31:0] grp_fu_8078_p_din1;
output  [1:0] grp_fu_8078_p_opcode;
input  [31:0] grp_fu_8078_p_dout0;
output   grp_fu_8078_p_ce;
output  [31:0] grp_fu_8082_p_din0;
output  [31:0] grp_fu_8082_p_din1;
output  [1:0] grp_fu_8082_p_opcode;
input  [31:0] grp_fu_8082_p_dout0;
output   grp_fu_8082_p_ce;
output  [31:0] grp_fu_8086_p_din0;
output  [31:0] grp_fu_8086_p_din1;
output  [1:0] grp_fu_8086_p_opcode;
input  [31:0] grp_fu_8086_p_dout0;
output   grp_fu_8086_p_ce;
output  [31:0] grp_fu_8090_p_din0;
output  [31:0] grp_fu_8090_p_din1;
output  [1:0] grp_fu_8090_p_opcode;
input  [31:0] grp_fu_8090_p_dout0;
output   grp_fu_8090_p_ce;
output  [31:0] grp_fu_8094_p_din0;
output  [31:0] grp_fu_8094_p_din1;
output  [1:0] grp_fu_8094_p_opcode;
input  [31:0] grp_fu_8094_p_dout0;
output   grp_fu_8094_p_ce;
output  [31:0] grp_fu_8098_p_din0;
output  [31:0] grp_fu_8098_p_din1;
output  [1:0] grp_fu_8098_p_opcode;
input  [31:0] grp_fu_8098_p_dout0;
output   grp_fu_8098_p_ce;
output  [31:0] grp_fu_8102_p_din0;
output  [31:0] grp_fu_8102_p_din1;
output  [1:0] grp_fu_8102_p_opcode;
input  [31:0] grp_fu_8102_p_dout0;
output   grp_fu_8102_p_ce;
output  [31:0] grp_fu_8106_p_din0;
output  [31:0] grp_fu_8106_p_din1;
output  [1:0] grp_fu_8106_p_opcode;
input  [31:0] grp_fu_8106_p_dout0;
output   grp_fu_8106_p_ce;
output  [31:0] grp_fu_8110_p_din0;
output  [31:0] grp_fu_8110_p_din1;
output  [1:0] grp_fu_8110_p_opcode;
input  [31:0] grp_fu_8110_p_dout0;
output   grp_fu_8110_p_ce;
output  [31:0] grp_fu_8114_p_din0;
output  [31:0] grp_fu_8114_p_din1;
output  [1:0] grp_fu_8114_p_opcode;
input  [31:0] grp_fu_8114_p_dout0;
output   grp_fu_8114_p_ce;
output  [31:0] grp_fu_8118_p_din0;
output  [31:0] grp_fu_8118_p_din1;
output  [1:0] grp_fu_8118_p_opcode;
input  [31:0] grp_fu_8118_p_dout0;
output   grp_fu_8118_p_ce;
output  [31:0] grp_fu_8122_p_din0;
output  [31:0] grp_fu_8122_p_din1;
output  [1:0] grp_fu_8122_p_opcode;
input  [31:0] grp_fu_8122_p_dout0;
output   grp_fu_8122_p_ce;
output  [31:0] grp_fu_8126_p_din0;
output  [31:0] grp_fu_8126_p_din1;
output  [1:0] grp_fu_8126_p_opcode;
input  [31:0] grp_fu_8126_p_dout0;
output   grp_fu_8126_p_ce;
output  [31:0] grp_fu_8130_p_din0;
output  [31:0] grp_fu_8130_p_din1;
output  [1:0] grp_fu_8130_p_opcode;
input  [31:0] grp_fu_8130_p_dout0;
output   grp_fu_8130_p_ce;
output  [31:0] grp_fu_8134_p_din0;
output  [31:0] grp_fu_8134_p_din1;
output  [1:0] grp_fu_8134_p_opcode;
input  [31:0] grp_fu_8134_p_dout0;
output   grp_fu_8134_p_ce;
output  [31:0] grp_fu_8138_p_din0;
output  [31:0] grp_fu_8138_p_din1;
output  [1:0] grp_fu_8138_p_opcode;
input  [31:0] grp_fu_8138_p_dout0;
output   grp_fu_8138_p_ce;
output  [31:0] grp_fu_8142_p_din0;
output  [31:0] grp_fu_8142_p_din1;
output  [1:0] grp_fu_8142_p_opcode;
input  [31:0] grp_fu_8142_p_dout0;
output   grp_fu_8142_p_ce;
output  [31:0] grp_fu_8146_p_din0;
output  [31:0] grp_fu_8146_p_din1;
input  [31:0] grp_fu_8146_p_dout0;
output   grp_fu_8146_p_ce;
output  [31:0] grp_fu_8150_p_din0;
output  [31:0] grp_fu_8150_p_din1;
input  [31:0] grp_fu_8150_p_dout0;
output   grp_fu_8150_p_ce;
output  [31:0] grp_fu_8154_p_din0;
output  [31:0] grp_fu_8154_p_din1;
input  [31:0] grp_fu_8154_p_dout0;
output   grp_fu_8154_p_ce;
output  [31:0] grp_fu_8158_p_din0;
output  [31:0] grp_fu_8158_p_din1;
input  [31:0] grp_fu_8158_p_dout0;
output   grp_fu_8158_p_ce;
output  [31:0] grp_fu_8162_p_din0;
output  [31:0] grp_fu_8162_p_din1;
input  [31:0] grp_fu_8162_p_dout0;
output   grp_fu_8162_p_ce;
output  [31:0] grp_fu_8166_p_din0;
output  [31:0] grp_fu_8166_p_din1;
input  [31:0] grp_fu_8166_p_dout0;
output   grp_fu_8166_p_ce;
output  [31:0] grp_fu_8170_p_din0;
output  [31:0] grp_fu_8170_p_din1;
input  [31:0] grp_fu_8170_p_dout0;
output   grp_fu_8170_p_ce;
output  [31:0] grp_fu_8174_p_din0;
output  [31:0] grp_fu_8174_p_din1;
input  [31:0] grp_fu_8174_p_dout0;
output   grp_fu_8174_p_ce;
output  [31:0] grp_fu_8178_p_din0;
output  [31:0] grp_fu_8178_p_din1;
input  [31:0] grp_fu_8178_p_dout0;
output   grp_fu_8178_p_ce;
output  [31:0] grp_fu_8182_p_din0;
output  [31:0] grp_fu_8182_p_din1;
input  [31:0] grp_fu_8182_p_dout0;
output   grp_fu_8182_p_ce;
output  [31:0] grp_fu_8186_p_din0;
output  [31:0] grp_fu_8186_p_din1;
input  [31:0] grp_fu_8186_p_dout0;
output   grp_fu_8186_p_ce;
output  [31:0] grp_fu_8190_p_din0;
output  [31:0] grp_fu_8190_p_din1;
input  [31:0] grp_fu_8190_p_dout0;
output   grp_fu_8190_p_ce;
output  [31:0] grp_fu_8194_p_din0;
output  [31:0] grp_fu_8194_p_din1;
input  [31:0] grp_fu_8194_p_dout0;
output   grp_fu_8194_p_ce;
output  [31:0] grp_fu_8198_p_din0;
output  [31:0] grp_fu_8198_p_din1;
input  [31:0] grp_fu_8198_p_dout0;
output   grp_fu_8198_p_ce;
output  [31:0] grp_fu_8202_p_din0;
output  [31:0] grp_fu_8202_p_din1;
input  [31:0] grp_fu_8202_p_dout0;
output   grp_fu_8202_p_ce;
output  [31:0] grp_fu_8206_p_din0;
output  [31:0] grp_fu_8206_p_din1;
input  [31:0] grp_fu_8206_p_dout0;
output   grp_fu_8206_p_ce;
output  [31:0] grp_fu_8210_p_din0;
output  [31:0] grp_fu_8210_p_din1;
input  [31:0] grp_fu_8210_p_dout0;
output   grp_fu_8210_p_ce;
output  [31:0] grp_fu_8214_p_din0;
output  [31:0] grp_fu_8214_p_din1;
input  [31:0] grp_fu_8214_p_dout0;
output   grp_fu_8214_p_ce;
output  [31:0] grp_fu_8218_p_din0;
output  [31:0] grp_fu_8218_p_din1;
input  [31:0] grp_fu_8218_p_dout0;
output   grp_fu_8218_p_ce;
output  [31:0] grp_fu_8222_p_din0;
output  [31:0] grp_fu_8222_p_din1;
input  [31:0] grp_fu_8222_p_dout0;
output   grp_fu_8222_p_ce;
output  [31:0] grp_fu_8226_p_din0;
output  [31:0] grp_fu_8226_p_din1;
input  [31:0] grp_fu_8226_p_dout0;
output   grp_fu_8226_p_ce;
output  [31:0] grp_fu_8230_p_din0;
output  [31:0] grp_fu_8230_p_din1;
input  [31:0] grp_fu_8230_p_dout0;
output   grp_fu_8230_p_ce;
output  [31:0] grp_fu_8234_p_din0;
output  [31:0] grp_fu_8234_p_din1;
input  [31:0] grp_fu_8234_p_dout0;
output   grp_fu_8234_p_ce;
output  [31:0] grp_fu_8238_p_din0;
output  [31:0] grp_fu_8238_p_din1;
input  [31:0] grp_fu_8238_p_dout0;
output   grp_fu_8238_p_ce;
output  [31:0] grp_fu_8242_p_din0;
output  [31:0] grp_fu_8242_p_din1;
output  [4:0] grp_fu_8242_p_opcode;
input  [0:0] grp_fu_8242_p_dout0;
output   grp_fu_8242_p_ce;

reg ap_idle;
reg y1_ce0;
reg y1_we0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_39_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_38_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_37_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_36_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_35_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_34_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_33_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_32_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_31_ce0;
reg uz_NN_acc_float_float_float_float_float_float_float_float_float_30_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0;
reg p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0;
reg L_1_Bias_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln7_fu_849_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] zext_ln12_fu_865_p1;
reg   [31:0] zext_ln12_reg_1031;
reg   [31:0] zext_ln12_reg_1031_pp0_iter1_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter2_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter3_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter4_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter5_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter6_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter7_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter8_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter9_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter10_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter11_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter12_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter13_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter14_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter15_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter16_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter17_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter18_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter19_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter20_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter21_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter22_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter23_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter24_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter25_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter26_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter27_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter28_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter29_reg;
reg   [31:0] zext_ln12_reg_1031_pp0_iter30_reg;
reg   [31:0] acc_reg_1223;
reg   [31:0] mul7_i79_2_reg_1228;
reg   [31:0] mul7_i79_3_reg_1233;
reg   [31:0] mul7_i79_5_reg_1238;
reg   [31:0] mul7_i79_6_reg_1243;
reg   [31:0] mul7_i79_7_reg_1248;
reg   [31:0] mul7_i79_8_reg_1253;
reg   [31:0] mul7_i79_9_reg_1258;
reg   [31:0] mul7_i79_s_reg_1263;
reg   [31:0] mul7_i79_10_reg_1268;
reg   [31:0] mul7_i79_11_reg_1273;
reg   [31:0] mul7_i79_13_reg_1278;
reg   [31:0] mul7_i79_14_reg_1283;
reg   [31:0] mul7_i79_16_reg_1288;
reg   [31:0] mul7_i79_17_reg_1293;
reg   [31:0] mul7_i79_19_reg_1298;
reg   [31:0] mul7_i79_21_reg_1303;
reg   [31:0] mul7_i79_22_reg_1308;
reg   [31:0] mul7_i79_1_reg_1378;
reg   [31:0] mul7_i79_4_reg_1383;
reg   [31:0] mul7_i79_12_reg_1388;
reg   [31:0] mul7_i79_15_reg_1393;
reg   [31:0] mul7_i79_18_reg_1398;
reg   [31:0] mul7_i79_20_reg_1403;
reg   [31:0] L_1_Bias_load_reg_1408;
reg   [31:0] tmp_reg_1413;
reg   [31:0] tmp2_reg_1418;
reg   [31:0] tmp5_reg_1423;
reg   [31:0] tmp7_reg_1428;
reg   [31:0] tmp11_reg_1433;
reg   [31:0] tmp13_reg_1438;
reg   [31:0] tmp16_reg_1443;
reg   [31:0] tmp18_reg_1448;
reg   [31:0] tmp19_reg_1453;
reg   [31:0] tmp1_reg_1458;
reg   [31:0] tmp3_reg_1463;
reg   [31:0] tmp6_reg_1468;
reg   [31:0] tmp8_reg_1473;
reg   [31:0] tmp12_reg_1478;
reg   [31:0] tmp14_reg_1483;
reg   [31:0] tmp17_reg_1488;
reg   [31:0] tmp20_reg_1493;
reg   [31:0] tmp4_reg_1498;
reg   [31:0] tmp9_reg_1503;
reg   [31:0] tmp15_reg_1508;
reg   [31:0] tmp21_reg_1513;
reg   [31:0] tmp10_reg_1518;
reg   [31:0] tmp22_reg_1523;
reg   [31:0] acc_1_reg_1528;
reg   [31:0] acc_1_reg_1528_pp0_iter30_reg;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_134;
wire   [6:0] add_ln7_fu_855_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_2;
wire   [5:0] trunc_ln12_fu_861_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_done_reg = 1'b0;
end

uz_NN_acc_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter30_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln7_fu_849_p2 == 1'd0))) begin
            j_fu_134 <= add_ln7_fu_855_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_134 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        L_1_Bias_load_reg_1408 <= L_1_Bias_q0;
        acc_1_reg_1528 <= grp_fu_8142_p_dout0;
        acc_1_reg_1528_pp0_iter30_reg <= acc_1_reg_1528;
        acc_reg_1223 <= grp_fu_8146_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul7_i79_10_reg_1268 <= grp_fu_8182_p_dout0;
        mul7_i79_11_reg_1273 <= grp_fu_8186_p_dout0;
        mul7_i79_12_reg_1388 <= grp_fu_8226_p_dout0;
        mul7_i79_13_reg_1278 <= grp_fu_8190_p_dout0;
        mul7_i79_14_reg_1283 <= grp_fu_8194_p_dout0;
        mul7_i79_15_reg_1393 <= grp_fu_8230_p_dout0;
        mul7_i79_16_reg_1288 <= grp_fu_8198_p_dout0;
        mul7_i79_17_reg_1293 <= grp_fu_8202_p_dout0;
        mul7_i79_18_reg_1398 <= grp_fu_8234_p_dout0;
        mul7_i79_19_reg_1298 <= grp_fu_8206_p_dout0;
        mul7_i79_1_reg_1378 <= grp_fu_8218_p_dout0;
        mul7_i79_20_reg_1403 <= grp_fu_8238_p_dout0;
        mul7_i79_21_reg_1303 <= grp_fu_8210_p_dout0;
        mul7_i79_22_reg_1308 <= grp_fu_8214_p_dout0;
        mul7_i79_2_reg_1228 <= grp_fu_8150_p_dout0;
        mul7_i79_3_reg_1233 <= grp_fu_8154_p_dout0;
        mul7_i79_4_reg_1383 <= grp_fu_8222_p_dout0;
        mul7_i79_5_reg_1238 <= grp_fu_8158_p_dout0;
        mul7_i79_6_reg_1243 <= grp_fu_8162_p_dout0;
        mul7_i79_7_reg_1248 <= grp_fu_8166_p_dout0;
        mul7_i79_8_reg_1253 <= grp_fu_8170_p_dout0;
        mul7_i79_9_reg_1258 <= grp_fu_8174_p_dout0;
        mul7_i79_s_reg_1263 <= grp_fu_8178_p_dout0;
        tmp10_reg_1518 <= grp_fu_8134_p_dout0;
        tmp11_reg_1433 <= grp_fu_8066_p_dout0;
        tmp12_reg_1478 <= grp_fu_8102_p_dout0;
        tmp13_reg_1438 <= grp_fu_8070_p_dout0;
        tmp14_reg_1483 <= grp_fu_8106_p_dout0;
        tmp15_reg_1508 <= grp_fu_8126_p_dout0;
        tmp16_reg_1443 <= grp_fu_8074_p_dout0;
        tmp17_reg_1488 <= grp_fu_8110_p_dout0;
        tmp18_reg_1448 <= grp_fu_8078_p_dout0;
        tmp19_reg_1453 <= grp_fu_8082_p_dout0;
        tmp1_reg_1458 <= grp_fu_8086_p_dout0;
        tmp20_reg_1493 <= grp_fu_8114_p_dout0;
        tmp21_reg_1513 <= grp_fu_8130_p_dout0;
        tmp22_reg_1523 <= grp_fu_8138_p_dout0;
        tmp2_reg_1418 <= grp_fu_8054_p_dout0;
        tmp3_reg_1463 <= grp_fu_8090_p_dout0;
        tmp4_reg_1498 <= grp_fu_8118_p_dout0;
        tmp5_reg_1423 <= grp_fu_8058_p_dout0;
        tmp6_reg_1468 <= grp_fu_8094_p_dout0;
        tmp7_reg_1428 <= grp_fu_8062_p_dout0;
        tmp8_reg_1473 <= grp_fu_8098_p_dout0;
        tmp9_reg_1503 <= grp_fu_8122_p_dout0;
        tmp_reg_1413 <= grp_fu_8050_p_dout0;
        zext_ln12_reg_1031_pp0_iter10_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter9_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter11_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter10_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter12_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter11_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter13_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter12_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter14_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter13_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter15_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter14_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter16_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter15_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter17_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter16_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter18_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter17_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter19_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter18_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter20_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter19_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter21_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter20_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter22_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter21_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter23_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter22_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter24_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter23_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter25_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter24_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter26_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter25_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter27_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter26_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter28_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter27_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter29_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter28_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter2_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter1_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter30_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter29_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter3_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter2_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter4_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter3_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter5_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter4_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter6_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter5_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter7_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter6_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter8_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter7_reg[5 : 0];
        zext_ln12_reg_1031_pp0_iter9_reg[5 : 0] <= zext_ln12_reg_1031_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        zext_ln12_reg_1031_pp0_iter1_reg[5 : 0] <= zext_ln12_reg_1031[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln7_fu_849_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln12_reg_1031[5 : 0] <= zext_ln12_fu_865_p1[5 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        L_1_Bias_ce0 = 1'b1;
    end else begin
        L_1_Bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln7_fu_849_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter30_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_134;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0 = 1'b1;
    end else begin
        p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_30_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_31_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_32_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_33_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_34_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_35_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_36_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_37_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_38_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_39_ce0 = 1'b1;
    end else begin
        uz_NN_acc_float_float_float_float_float_float_float_float_float_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        y1_ce0 = 1'b1;
    end else begin
        y1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        y1_we0 = 1'b1;
    end else begin
        y1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L_1_Bias_address0 = zext_ln12_reg_1031_pp0_iter7_reg;

assign add_ln7_fu_855_p2 = (ap_sig_allocacmp_j_2 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_8050_p_ce = 1'b1;

assign grp_fu_8050_p_din0 = mul7_i79_21_reg_1303;

assign grp_fu_8050_p_din1 = mul7_i79_22_reg_1308;

assign grp_fu_8050_p_opcode = 2'd0;

assign grp_fu_8054_p_ce = 1'b1;

assign grp_fu_8054_p_din0 = mul7_i79_17_reg_1293;

assign grp_fu_8054_p_din1 = mul7_i79_19_reg_1298;

assign grp_fu_8054_p_opcode = 2'd0;

assign grp_fu_8058_p_ce = 1'b1;

assign grp_fu_8058_p_din0 = mul7_i79_11_reg_1273;

assign grp_fu_8058_p_din1 = mul7_i79_13_reg_1278;

assign grp_fu_8058_p_opcode = 2'd0;

assign grp_fu_8062_p_ce = 1'b1;

assign grp_fu_8062_p_din0 = mul7_i79_14_reg_1283;

assign grp_fu_8062_p_din1 = mul7_i79_16_reg_1288;

assign grp_fu_8062_p_opcode = 2'd0;

assign grp_fu_8066_p_ce = 1'b1;

assign grp_fu_8066_p_din0 = acc_reg_1223;

assign grp_fu_8066_p_din1 = mul7_i79_2_reg_1228;

assign grp_fu_8066_p_opcode = 2'd0;

assign grp_fu_8070_p_ce = 1'b1;

assign grp_fu_8070_p_din0 = mul7_i79_3_reg_1233;

assign grp_fu_8070_p_din1 = mul7_i79_5_reg_1238;

assign grp_fu_8070_p_opcode = 2'd0;

assign grp_fu_8074_p_ce = 1'b1;

assign grp_fu_8074_p_din0 = mul7_i79_6_reg_1243;

assign grp_fu_8074_p_din1 = mul7_i79_8_reg_1253;

assign grp_fu_8074_p_opcode = 2'd0;

assign grp_fu_8078_p_ce = 1'b1;

assign grp_fu_8078_p_din0 = mul7_i79_7_reg_1248;

assign grp_fu_8078_p_din1 = mul7_i79_9_reg_1258;

assign grp_fu_8078_p_opcode = 2'd0;

assign grp_fu_8082_p_ce = 1'b1;

assign grp_fu_8082_p_din0 = mul7_i79_10_reg_1268;

assign grp_fu_8082_p_din1 = mul7_i79_s_reg_1263;

assign grp_fu_8082_p_opcode = 2'd0;

assign grp_fu_8086_p_ce = 1'b1;

assign grp_fu_8086_p_din0 = tmp_reg_1413;

assign grp_fu_8086_p_din1 = L_1_Bias_load_reg_1408;

assign grp_fu_8086_p_opcode = 2'd0;

assign grp_fu_8090_p_ce = 1'b1;

assign grp_fu_8090_p_din0 = tmp2_reg_1418;

assign grp_fu_8090_p_din1 = mul7_i79_20_reg_1403;

assign grp_fu_8090_p_opcode = 2'd0;

assign grp_fu_8094_p_ce = 1'b1;

assign grp_fu_8094_p_din0 = tmp5_reg_1423;

assign grp_fu_8094_p_din1 = mul7_i79_18_reg_1398;

assign grp_fu_8094_p_opcode = 2'd0;

assign grp_fu_8098_p_ce = 1'b1;

assign grp_fu_8098_p_din0 = tmp7_reg_1428;

assign grp_fu_8098_p_din1 = mul7_i79_12_reg_1388;

assign grp_fu_8098_p_opcode = 2'd0;

assign grp_fu_8102_p_ce = 1'b1;

assign grp_fu_8102_p_din0 = tmp11_reg_1433;

assign grp_fu_8102_p_din1 = mul7_i79_15_reg_1393;

assign grp_fu_8102_p_opcode = 2'd0;

assign grp_fu_8106_p_ce = 1'b1;

assign grp_fu_8106_p_din0 = tmp13_reg_1438;

assign grp_fu_8106_p_din1 = mul7_i79_1_reg_1378;

assign grp_fu_8106_p_opcode = 2'd0;

assign grp_fu_8110_p_ce = 1'b1;

assign grp_fu_8110_p_din0 = tmp16_reg_1443;

assign grp_fu_8110_p_din1 = mul7_i79_4_reg_1383;

assign grp_fu_8110_p_opcode = 2'd0;

assign grp_fu_8114_p_ce = 1'b1;

assign grp_fu_8114_p_din0 = tmp19_reg_1453;

assign grp_fu_8114_p_din1 = tmp18_reg_1448;

assign grp_fu_8114_p_opcode = 2'd0;

assign grp_fu_8118_p_ce = 1'b1;

assign grp_fu_8118_p_din0 = tmp3_reg_1463;

assign grp_fu_8118_p_din1 = tmp1_reg_1458;

assign grp_fu_8118_p_opcode = 2'd0;

assign grp_fu_8122_p_ce = 1'b1;

assign grp_fu_8122_p_din0 = tmp8_reg_1473;

assign grp_fu_8122_p_din1 = tmp6_reg_1468;

assign grp_fu_8122_p_opcode = 2'd0;

assign grp_fu_8126_p_ce = 1'b1;

assign grp_fu_8126_p_din0 = tmp14_reg_1483;

assign grp_fu_8126_p_din1 = tmp12_reg_1478;

assign grp_fu_8126_p_opcode = 2'd0;

assign grp_fu_8130_p_ce = 1'b1;

assign grp_fu_8130_p_din0 = tmp20_reg_1493;

assign grp_fu_8130_p_din1 = tmp17_reg_1488;

assign grp_fu_8130_p_opcode = 2'd0;

assign grp_fu_8134_p_ce = 1'b1;

assign grp_fu_8134_p_din0 = tmp9_reg_1503;

assign grp_fu_8134_p_din1 = tmp4_reg_1498;

assign grp_fu_8134_p_opcode = 2'd0;

assign grp_fu_8138_p_ce = 1'b1;

assign grp_fu_8138_p_din0 = tmp21_reg_1513;

assign grp_fu_8138_p_din1 = tmp15_reg_1508;

assign grp_fu_8138_p_opcode = 2'd0;

assign grp_fu_8142_p_ce = 1'b1;

assign grp_fu_8142_p_din0 = tmp22_reg_1523;

assign grp_fu_8142_p_din1 = tmp10_reg_1518;

assign grp_fu_8142_p_opcode = 2'd0;

assign grp_fu_8146_p_ce = 1'b1;

assign grp_fu_8146_p_din0 = Observation_load;

assign grp_fu_8146_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_39_q0;

assign grp_fu_8150_p_ce = 1'b1;

assign grp_fu_8150_p_din0 = Observation_load_2;

assign grp_fu_8150_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_37_q0;

assign grp_fu_8154_p_ce = 1'b1;

assign grp_fu_8154_p_din0 = Observation_load_3;

assign grp_fu_8154_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_36_q0;

assign grp_fu_8158_p_ce = 1'b1;

assign grp_fu_8158_p_din0 = Observation_load_5;

assign grp_fu_8158_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_34_q0;

assign grp_fu_8162_p_ce = 1'b1;

assign grp_fu_8162_p_din0 = Observation_load_6;

assign grp_fu_8162_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_33_q0;

assign grp_fu_8166_p_ce = 1'b1;

assign grp_fu_8166_p_din0 = Observation_load_7;

assign grp_fu_8166_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_32_q0;

assign grp_fu_8170_p_ce = 1'b1;

assign grp_fu_8170_p_din0 = Observation_load_8;

assign grp_fu_8170_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_31_q0;

assign grp_fu_8174_p_ce = 1'b1;

assign grp_fu_8174_p_din0 = Observation_load_9;

assign grp_fu_8174_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_30_q0;

assign grp_fu_8178_p_ce = 1'b1;

assign grp_fu_8178_p_din0 = Observation_load_10;

assign grp_fu_8178_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_q0;

assign grp_fu_8182_p_ce = 1'b1;

assign grp_fu_8182_p_din0 = Observation_load_11;

assign grp_fu_8182_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_q0;

assign grp_fu_8186_p_ce = 1'b1;

assign grp_fu_8186_p_din0 = Observation_load_12;

assign grp_fu_8186_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_q0;

assign grp_fu_8190_p_ce = 1'b1;

assign grp_fu_8190_p_din0 = Observation_load_14;

assign grp_fu_8190_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_q0;

assign grp_fu_8194_p_ce = 1'b1;

assign grp_fu_8194_p_din0 = Observation_load_15;

assign grp_fu_8194_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_q0;

assign grp_fu_8198_p_ce = 1'b1;

assign grp_fu_8198_p_din0 = Observation_load_17;

assign grp_fu_8198_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_q0;

assign grp_fu_8202_p_ce = 1'b1;

assign grp_fu_8202_p_din0 = Observation_load_18;

assign grp_fu_8202_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_q0;

assign grp_fu_8206_p_ce = 1'b1;

assign grp_fu_8206_p_din0 = Observation_load_20;

assign grp_fu_8206_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_q0;

assign grp_fu_8210_p_ce = 1'b1;

assign grp_fu_8210_p_din0 = Observation_load_22;

assign grp_fu_8210_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_q0;

assign grp_fu_8214_p_ce = 1'b1;

assign grp_fu_8214_p_din0 = Observation_load_23;

assign grp_fu_8214_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_q0;

assign grp_fu_8218_p_ce = 1'b1;

assign grp_fu_8218_p_din0 = Observation_load_1;

assign grp_fu_8218_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_38_q0;

assign grp_fu_8222_p_ce = 1'b1;

assign grp_fu_8222_p_din0 = Observation_load_4;

assign grp_fu_8222_p_din1 = uz_NN_acc_float_float_float_float_float_float_float_float_float_35_q0;

assign grp_fu_8226_p_ce = 1'b1;

assign grp_fu_8226_p_din0 = Observation_load_13;

assign grp_fu_8226_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_q0;

assign grp_fu_8230_p_ce = 1'b1;

assign grp_fu_8230_p_din0 = Observation_load_16;

assign grp_fu_8230_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_q0;

assign grp_fu_8234_p_ce = 1'b1;

assign grp_fu_8234_p_din0 = Observation_load_19;

assign grp_fu_8234_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_q0;

assign grp_fu_8238_p_ce = 1'b1;

assign grp_fu_8238_p_din0 = Observation_load_21;

assign grp_fu_8238_p_din1 = p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_q0;

assign grp_fu_8242_p_ce = 1'b1;

assign grp_fu_8242_p_din0 = acc_1_reg_1528;

assign grp_fu_8242_p_din1 = 32'd0;

assign grp_fu_8242_p_opcode = 5'd2;

assign icmp_ln7_fu_849_p2 = ((ap_sig_allocacmp_j_2 == 7'd64) ? 1'b1 : 1'b0);

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_address0 = zext_ln12_reg_1031_pp0_iter4_reg;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_address0 = zext_ln12_reg_1031_pp0_iter4_reg;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_address0 = zext_ln12_reg_1031_pp0_iter4_reg;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_address0 = zext_ln12_reg_1031_pp0_iter4_reg;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_address0 = zext_ln12_fu_865_p1;

assign p_ZZ9uz_NN_accPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_address0 = zext_ln12_fu_865_p1;

assign trunc_ln12_fu_861_p1 = ap_sig_allocacmp_j_2[5:0];

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_30_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_31_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_32_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_33_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_34_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_35_address0 = zext_ln12_reg_1031_pp0_iter4_reg;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_36_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_37_address0 = zext_ln12_fu_865_p1;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_38_address0 = zext_ln12_reg_1031_pp0_iter4_reg;

assign uz_NN_acc_float_float_float_float_float_float_float_float_float_39_address0 = zext_ln12_fu_865_p1;

assign y1_address0 = zext_ln12_reg_1031_pp0_iter30_reg;

assign y1_d0 = ((grp_fu_8242_p_dout0[0:0] == 1'b1) ? acc_1_reg_1528_pp0_iter30_reg : 32'd0);

assign zext_ln12_fu_865_p1 = trunc_ln12_fu_861_p1;

always @ (posedge ap_clk) begin
    zext_ln12_reg_1031[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter1_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter2_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter3_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter4_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter5_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter6_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter7_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter8_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter9_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter10_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter11_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter12_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter13_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter14_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter15_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter16_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter17_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter18_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter19_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter20_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter21_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter22_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter23_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter24_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter25_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter26_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter27_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter28_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter29_reg[31:6] <= 26'b00000000000000000000000000;
    zext_ln12_reg_1031_pp0_iter30_reg[31:6] <= 26'b00000000000000000000000000;
end

endmodule //uz_NN_acc_uz_NN_acc_Pipeline_dense_relu_out
