<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v<br>
/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v<br>
/home/shaw/GW/IDE/bin/fpga_project/src/gowin_pll/gowin_pll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 22 23:01:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Briey</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 3036.125MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.732s, Elapsed time = 0h 0m 0.728s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.254s, Elapsed time = 0h 0m 0.252s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.889s, Elapsed time = 0h 0m 0.882s, Peak memory usage = 3036.125MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.352s, Elapsed time = 0h 0m 0.349s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.058s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.061s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.025s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 3036.125MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.775s, Elapsed time = 0h 0m 0.771s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.166s, Elapsed time = 0h 0m 0.165s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.194s, Elapsed time = 0h 0m 0.192s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 3036.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.568s, Elapsed time = 0h 0m 0.563s, Peak memory usage = 3036.125MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 3036.125MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 23s, Elapsed time = 0h 0m 23s, Peak memory usage = 3036.125MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>245</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>242</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>162</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>7517</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3252</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>122</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>4110</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7015</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>789</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3125</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3101</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1066</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1066</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>83</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>72</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>8651(7087 LUT, 1066 ALU, 83 RAM16) / 138240</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>7517 / 139140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>7517 / 139140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>27 / 340</td>
<td>8%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>io_axiClk_ibuf/I </td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mem_clk_clk_ibuf/I </td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>io_vgaClk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_init/n1967_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s2/O </td>
</tr>
<tr>
<td>jtagBridge_1/n552_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>jtagBridge_1/n552_s2/O </td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>mem_clk_clk_ibuf/I</td>
<td>mem_clk_clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>io_axiClk</td>
<td>100.0(MHz)</td>
<td>105.8(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk_clk</td>
<td>100.0(MHz)</td>
<td>1448.7(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>io_vgaClk</td>
<td>100.0(MHz)</td>
<td>221.6(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>io_jtag_tck</td>
<td>100.0(MHz)</td>
<td>308.3(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>25.0(MHz)</td>
<td>154.0(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>2.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>2.908</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>2.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>2.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>2.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>3.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>3.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>3.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>3.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>3.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>3.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>3.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>3.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>3.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>3.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>3.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>3.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>3.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>3.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>3.564</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>4.071</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>4.845</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s6/I2</td>
</tr>
<tr>
<td>5.559</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s6/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s5/I0</td>
</tr>
<tr>
<td>5.915</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s5/O</td>
</tr>
<tr>
<td>6.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n323_s0/I0</td>
</tr>
<tr>
<td>6.716</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n323_s0/COUT</td>
</tr>
<tr>
<td>6.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n324_s0/CIN</td>
</tr>
<tr>
<td>6.766</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n324_s0/COUT</td>
</tr>
<tr>
<td>6.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n325_s0/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n325_s0/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n326_s0/CIN</td>
</tr>
<tr>
<td>6.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n326_s0/COUT</td>
</tr>
<tr>
<td>6.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n327_s0/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n327_s0/COUT</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n328_s0/CIN</td>
</tr>
<tr>
<td>6.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n328_s0/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n329_s0/CIN</td>
</tr>
<tr>
<td>7.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n329_s0/COUT</td>
</tr>
<tr>
<td>7.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n330_s0/CIN</td>
</tr>
<tr>
<td>7.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n330_s0/COUT</td>
</tr>
<tr>
<td>7.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n331_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n331_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n332_s0/CIN</td>
</tr>
<tr>
<td>7.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n332_s0/COUT</td>
</tr>
<tr>
<td>7.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n333_s0/CIN</td>
</tr>
<tr>
<td>7.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n333_s0/COUT</td>
</tr>
<tr>
<td>7.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n334_s0/CIN</td>
</tr>
<tr>
<td>7.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n334_s0/COUT</td>
</tr>
<tr>
<td>7.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n335_s0/CIN</td>
</tr>
<tr>
<td>7.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>axi_sdramCtrl/ctrl/n335_s0/COUT</td>
</tr>
<tr>
<td>7.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_rowColumn_9_s10/I1</td>
</tr>
<tr>
<td>8.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_rowColumn_9_s10/F</td>
</tr>
<tr>
<td>8.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s2/I3</td>
</tr>
<tr>
<td>8.585</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>axi_sdramCtrl/n753_s2/F</td>
</tr>
<tr>
<td>8.791</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s1/I1</td>
</tr>
<tr>
<td>9.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>axi_sdramCtrl/n753_s1/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s0/I2</td>
</tr>
<tr>
<td>10.073</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s0/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_2_s1/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.533, 69.569%; route: 2.475, 26.358%; tC2Q: 0.382, 4.073%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>2.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>2.908</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>2.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>2.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>2.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>3.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>3.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>3.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>3.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>3.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>3.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>3.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>3.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>3.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>3.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>3.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>3.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>3.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>3.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>3.564</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>4.071</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>4.845</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s6/I2</td>
</tr>
<tr>
<td>5.559</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s6/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s5/I0</td>
</tr>
<tr>
<td>5.915</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s5/O</td>
</tr>
<tr>
<td>6.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n323_s0/I0</td>
</tr>
<tr>
<td>6.716</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n323_s0/COUT</td>
</tr>
<tr>
<td>6.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n324_s0/CIN</td>
</tr>
<tr>
<td>6.766</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n324_s0/COUT</td>
</tr>
<tr>
<td>6.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n325_s0/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n325_s0/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n326_s0/CIN</td>
</tr>
<tr>
<td>6.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n326_s0/COUT</td>
</tr>
<tr>
<td>6.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n327_s0/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n327_s0/COUT</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n328_s0/CIN</td>
</tr>
<tr>
<td>6.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n328_s0/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n329_s0/CIN</td>
</tr>
<tr>
<td>7.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n329_s0/COUT</td>
</tr>
<tr>
<td>7.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n330_s0/CIN</td>
</tr>
<tr>
<td>7.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n330_s0/COUT</td>
</tr>
<tr>
<td>7.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n331_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n331_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n332_s0/CIN</td>
</tr>
<tr>
<td>7.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n332_s0/COUT</td>
</tr>
<tr>
<td>7.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n333_s0/CIN</td>
</tr>
<tr>
<td>7.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n333_s0/COUT</td>
</tr>
<tr>
<td>7.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n334_s0/CIN</td>
</tr>
<tr>
<td>7.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n334_s0/COUT</td>
</tr>
<tr>
<td>7.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n335_s0/CIN</td>
</tr>
<tr>
<td>7.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>axi_sdramCtrl/ctrl/n335_s0/COUT</td>
</tr>
<tr>
<td>7.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_rowColumn_9_s10/I1</td>
</tr>
<tr>
<td>8.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_rowColumn_9_s10/F</td>
</tr>
<tr>
<td>8.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s2/I3</td>
</tr>
<tr>
<td>8.585</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>axi_sdramCtrl/n753_s2/F</td>
</tr>
<tr>
<td>8.791</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s1/I1</td>
</tr>
<tr>
<td>9.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>axi_sdramCtrl/n753_s1/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n750_s2/I2</td>
</tr>
<tr>
<td>10.073</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n750_s2/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_5_s1/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.533, 69.569%; route: 2.475, 26.358%; tC2Q: 0.382, 4.073%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_base_0_s1/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/I0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_sdramCtrl/_zz_Axi4Incr_result_0_s2/COUT</td>
</tr>
<tr>
<td>2.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/CIN</td>
</tr>
<tr>
<td>2.908</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>2.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>2.957</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>2.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>3.007</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>3.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>3.057</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>3.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>3.107</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>3.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>3.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>3.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>3.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>3.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>3.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>3.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>3.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>3.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>3.564</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>4.071</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>4.277</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>4.845</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s6/I2</td>
</tr>
<tr>
<td>5.559</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s6/F</td>
</tr>
<tr>
<td>5.765</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s5/I0</td>
</tr>
<tr>
<td>5.915</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_0_s5/O</td>
</tr>
<tr>
<td>6.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n323_s0/I0</td>
</tr>
<tr>
<td>6.716</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n323_s0/COUT</td>
</tr>
<tr>
<td>6.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n324_s0/CIN</td>
</tr>
<tr>
<td>6.766</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n324_s0/COUT</td>
</tr>
<tr>
<td>6.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n325_s0/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n325_s0/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n326_s0/CIN</td>
</tr>
<tr>
<td>6.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n326_s0/COUT</td>
</tr>
<tr>
<td>6.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n327_s0/CIN</td>
</tr>
<tr>
<td>6.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n327_s0/COUT</td>
</tr>
<tr>
<td>6.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n328_s0/CIN</td>
</tr>
<tr>
<td>6.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n328_s0/COUT</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n329_s0/CIN</td>
</tr>
<tr>
<td>7.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n329_s0/COUT</td>
</tr>
<tr>
<td>7.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n330_s0/CIN</td>
</tr>
<tr>
<td>7.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n330_s0/COUT</td>
</tr>
<tr>
<td>7.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n331_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n331_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n332_s0/CIN</td>
</tr>
<tr>
<td>7.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n332_s0/COUT</td>
</tr>
<tr>
<td>7.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n333_s0/CIN</td>
</tr>
<tr>
<td>7.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n333_s0/COUT</td>
</tr>
<tr>
<td>7.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n334_s0/CIN</td>
</tr>
<tr>
<td>7.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/n334_s0/COUT</td>
</tr>
<tr>
<td>7.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_sdramCtrl/ctrl/n335_s0/CIN</td>
</tr>
<tr>
<td>7.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>axi_sdramCtrl/ctrl/n335_s0/COUT</td>
</tr>
<tr>
<td>7.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_rowColumn_9_s10/I1</td>
</tr>
<tr>
<td>8.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_rowColumn_9_s10/F</td>
</tr>
<tr>
<td>8.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s2/I3</td>
</tr>
<tr>
<td>8.585</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>axi_sdramCtrl/n753_s2/F</td>
</tr>
<tr>
<td>8.791</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n753_s1/I1</td>
</tr>
<tr>
<td>9.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>axi_sdramCtrl/n753_s1/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n749_s2/I2</td>
</tr>
<tr>
<td>10.073</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/n749_s2/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_6_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_6_s1/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_6_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.533, 69.569%; route: 2.475, 26.358%; tC2Q: 0.382, 4.073%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_core_cpu/decode_to_execute_INSTRUCTION_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/decode_to_execute_RS2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_INSTRUCTION_20_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>axi_core_cpu/decode_to_execute_INSTRUCTION_20_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s7/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s7/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s6/I2</td>
</tr>
<tr>
<td>2.770</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s6/F</td>
</tr>
<tr>
<td>2.976</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_0_s1/I1</td>
</tr>
<tr>
<td>3.544</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_0_s1/F</td>
</tr>
<tr>
<td>3.750</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>4.350</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>4.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>4.400</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>4.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>4.450</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>4.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.550</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.600</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.650</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.750</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.800</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.850</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.950</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>5.000</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>5.050</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>5.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>5.100</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>5.150</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>5.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>5.200</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>5.250</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>5.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>5.300</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>5.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>5.350</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>5.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>5.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>5.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>5.450</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>5.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>5.500</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>5.550</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>5.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>5.600</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>5.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>5.650</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>5.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>5.700</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>5.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>5.750</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>5.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.800</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>6.094</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>6.300</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_31_s5/I1</td>
</tr>
<tr>
<td>6.868</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_decode_RS2_31_s5/F</td>
</tr>
<tr>
<td>7.074</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s6/I1</td>
</tr>
<tr>
<td>7.641</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s6/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s2/I0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s2/F</td>
</tr>
<tr>
<td>8.633</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s0/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s0/F</td>
</tr>
<tr>
<td>9.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_RS2_0_s1/I1</td>
</tr>
<tr>
<td>9.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_RS2_0_s1/F</td>
</tr>
<tr>
<td>10.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_RS2_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_RS2_0_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_RS2_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.846, 73.685%; route: 2.062, 22.198%; tC2Q: 0.382, 4.117%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_core_cpu/decode_to_execute_INSTRUCTION_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/decode_to_execute_RS1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_INSTRUCTION_20_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>axi_core_cpu/decode_to_execute_INSTRUCTION_20_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s7/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s7/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s6/I2</td>
</tr>
<tr>
<td>2.770</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>73</td>
<td>axi_core_cpu/_zz_execute_SRC2_4_0_s6/F</td>
</tr>
<tr>
<td>2.976</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_0_s1/I1</td>
</tr>
<tr>
<td>3.544</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_0_s1/F</td>
</tr>
<tr>
<td>3.750</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>4.350</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>4.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>4.400</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>4.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>4.450</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>4.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.550</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.600</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.650</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.750</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.800</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.850</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.950</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>5.000</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>5.050</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>5.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>5.100</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>5.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>5.150</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>5.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>5.200</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>5.250</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>5.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>5.300</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>5.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>5.350</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>5.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>5.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>5.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>5.450</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>5.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>5.500</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>5.550</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>5.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>5.600</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>5.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>5.650</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>5.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>5.700</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>5.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>5.750</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>5.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.800</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>6.094</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>6.300</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_31_s5/I1</td>
</tr>
<tr>
<td>6.868</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_decode_RS2_31_s5/F</td>
</tr>
<tr>
<td>7.074</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s6/I1</td>
</tr>
<tr>
<td>7.641</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s6/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s2/I0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s2/F</td>
</tr>
<tr>
<td>8.633</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s0/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>axi_core_cpu/_zz_decode_RS2_0_s0/F</td>
</tr>
<tr>
<td>9.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_RS1_0_s1/I1</td>
</tr>
<tr>
<td>9.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_RS1_0_s1/F</td>
</tr>
<tr>
<td>10.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_RS1_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_RS1_0_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>axi_core_cpu/decode_to_execute_RS1_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.846, 73.685%; route: 2.062, 22.198%; tC2Q: 0.382, 4.117%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
