

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Mon Nov 10 19:25:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hestonEuro_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.767 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1618|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    13|       0|     329|    -|
|Memory           |        -|     -|     168|     293|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     686|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    13|     854|    2400|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_15ns_15ns_30_1_1_U8  |mul_15ns_15ns_30_1_1  |        0|   1|  0|   5|    0|
    |mul_15ns_15s_30_1_1_U9   |mul_15ns_15s_30_1_1   |        0|   1|  0|   5|    0|
    |mul_23s_22ns_45_1_1_U2   |mul_23s_22ns_45_1_1   |        0|   2|  0|  31|    0|
    |mul_30s_29ns_58_1_1_U3   |mul_30s_29ns_58_1_1   |        0|   4|  0|  25|    0|
    |mul_80s_24ns_80_1_1_U4   |mul_80s_24ns_80_1_1   |        0|   5|  0|  90|    0|
    |sparsemux_17_3_1_1_1_U5  |sparsemux_17_3_1_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_33_4_1_1_1_U6  |sparsemux_33_4_1_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_33_4_1_1_1_U7  |sparsemux_33_4_1_1_1  |        0|   0|  0|  65|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|  13|  0| 329|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+-------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |              Memory             |                               Module                              | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+-------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_U             |sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R             |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_U  |sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_U  |sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_U  |sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +---------------------------------+-------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                            |                                                                   |        0|  168|  293|    0|   781|  168|     4|        18708|
    +---------------------------------+-------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Ex_fu_504_p2               |         +|   0|  0|   15|           8|           8|
    |add_ln290_fu_1126_p2       |         +|   0|  0|   39|          32|           5|
    |add_ln300_fu_1150_p2       |         +|   0|  0|   16|           9|           7|
    |add_ln32_1_fu_1000_p2      |         +|   0|  0|   30|          30|          30|
    |add_ln32_fu_990_p2         |         +|   0|  0|   30|          30|          30|
    |add_ln376_fu_330_p2        |         +|   0|  0|   15|           8|           7|
    |Ex_1_fu_543_p2             |         -|   0|  0|   15|           8|           8|
    |Mx_bits_1_fu_433_p2        |         -|   0|  0|   65|           1|          58|
    |newexp_fu_1160_p2          |         -|   0|  0|   39|          32|          32|
    |sub_ln506_fu_557_p2        |         -|   0|  0|   15|           1|           8|
    |and_ln271_1_fu_1252_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln271_fu_870_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln451_fu_427_p2        |       and|   0|  0|    2|           1|           1|
    |results_sign_2_fu_880_p2   |       and|   0|  0|    2|           1|           1|
    |results_sign_3_fu_896_p2   |       and|   0|  0|    2|           1|           1|
    |closepath_fu_324_p2        |      icmp|   0|  0|   15|           8|           7|
    |icmp_ln271_1_fu_499_p2     |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln271_fu_865_p2       |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln282_fu_885_p2       |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln292_fu_1120_p2      |      icmp|   0|  0|   39|          32|           5|
    |icmp_ln306_fu_1174_p2      |      icmp|   0|  0|   36|          29|           1|
    |lshr_ln506_fu_579_p2       |      lshr|   0|  0|   96|          32|          32|
    |or_ln271_fu_1270_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln282_fu_1232_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln306_fu_1180_p2        |        or|   0|  0|    2|           1|           1|
    |Ex_2_fu_1006_p3            |    select|   0|  0|    8|           1|           1|
    |Mx_1_fu_656_p3             |    select|   0|  0|   29|           1|           2|
    |Mx_bits_3_fu_439_p3        |    select|   0|  0|   57|           1|          58|
    |addr_fu_336_p3             |    select|   0|  0|    8|           1|           6|
    |cos_basis_fu_649_p3        |    select|   0|  0|    2|           1|           1|
    |k_1_fu_516_p3              |    select|   0|  0|    3|           1|           1|
    |results_exp_1_fu_1245_p3   |    select|   0|  0|    8|           1|           8|
    |results_exp_fu_1237_p3     |    select|   0|  0|    8|           1|           8|
    |results_sig_fu_1282_p3     |    select|   0|  0|   22|           1|          23|
    |results_sign_4_fu_902_p3   |    select|   0|  0|    2|           1|           1|
    |results_sign_fu_857_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln259_fu_1218_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln271_3_fu_1262_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln271_fu_1274_p3    |    select|   0|  0|   22|           1|           1|
    |select_ln282_fu_1225_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln292_fu_1206_p3    |    select|   0|  0|   22|           1|          23|
    |select_ln453_fu_509_p3     |    select|   0|  0|    8|           1|           8|
    |select_ln506_1_fu_591_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln506_fu_563_p3     |    select|   0|  0|    8|           1|           8|
    |shift_1_fu_1142_p3         |    select|   0|  0|   32|           1|          32|
    |sin_basis_fu_684_p3        |    select|   0|  0|    2|           1|           1|
    |shl_ln291_1_fu_1136_p2     |       shl|   0|  0|   96|          32|          32|
    |shl_ln291_fu_1110_p2       |       shl|   0|  0|   96|          32|          32|
    |shl_ln379_fu_366_p2        |       shl|   0|  0|  325|         100|         100|
    |shl_ln504_fu_528_p2        |       shl|   0|  0|  166|          58|          58|
    |shl_ln506_fu_585_p2        |       shl|   0|  0|   96|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln242_fu_643_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln271_fu_1256_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln278_fu_875_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln282_fu_890_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln451_fu_422_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1618|         589|         741|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |B_reg_1379                             |  22|   0|   22|          0|
    |B_trunc_reg_1394                       |  15|   0|   15|          0|
    |Ex_1_reg_1374                          |   8|   0|    8|          0|
    |Ex_1_reg_1374_pp0_iter4_reg            |   8|   0|    8|          0|
    |Med_reg_1347                           |  80|   0|   80|          0|
    |Mx_1_reg_1389                          |  29|   0|   29|          0|
    |Mx_1_reg_1389_pp0_iter4_reg            |  29|   0|   29|          0|
    |Mx_bits_3_reg_1357                     |  58|   0|   58|          0|
    |Mx_zeros_reg_1362                      |   6|   0|    6|          0|
    |add_ln32_1_reg_1437                    |  30|   0|   30|          0|
    |and_ln271_reg_1419                     |   1|   0|    1|          0|
    |and_ln271_reg_1419_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |closepath_reg_1330                     |   1|   0|    1|          0|
    |cos_basis_reg_1384                     |   1|   0|    1|          0|
    |cos_basis_reg_1384_pp0_iter4_reg       |   1|   0|    1|          0|
    |din_exp_reg_1317                       |   8|   0|    8|          0|
    |din_sig_reg_1324                       |  23|   0|   23|          0|
    |din_sig_reg_1324_pp0_iter1_reg         |  23|   0|   23|          0|
    |din_sign_reg_1311                      |   1|   0|    1|          0|
    |do_cos_read_reg_1303                   |   1|   0|    1|          0|
    |icmp_ln271_1_reg_1368                  |   1|   0|    1|          0|
    |icmp_ln271_reg_1414                    |   1|   0|    1|          0|
    |icmp_ln271_reg_1414_pp0_iter4_reg      |   1|   0|    1|          0|
    |icmp_ln282_reg_1425                    |   1|   0|    1|          0|
    |icmp_ln282_reg_1425_pp0_iter4_reg      |   1|   0|    1|          0|
    |k_reg_1352                             |   3|   0|    3|          0|
    |results_sign_4_reg_1432                |   1|   0|    1|          0|
    |results_sign_4_reg_1432_pp0_iter4_reg  |   1|   0|    1|          0|
    |trunc_ln379_reg_1342                   |   4|   0|    4|          0|
    |closepath_reg_1330                     |  64|  32|    1|          0|
    |din_exp_reg_1317                       |  64|  32|    8|          0|
    |din_sign_reg_1311                      |  64|  32|    1|          0|
    |do_cos_read_reg_1303                   |  64|  32|    1|          0|
    |icmp_ln271_1_reg_1368                  |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 686| 160|  378|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|t_in       |   in|   32|     ap_none|               t_in|        scalar|
|do_cos     |   in|    1|     ap_none|             do_cos|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223]   --->   Operation 7 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223]   --->   Operation 8 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data = bitcast i32 %t_in_read" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223]   --->   Operation 9 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:294->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223]   --->   Operation 10 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:295->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223]   --->   Operation 11 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:296->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:223]   --->   Operation 12 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.76ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 13 'icmp' 'closepath' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 14 'add' 'add_ln376' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.39ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 15 'select' 'addr' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 17 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_addr = getelementptr i100 %ref_4oPi_table_100, i64 0, i64 %zext_ln378" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 18 'getelementptr' 'ref_4oPi_table_100_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 19 'load' 'table_100' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 20 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 21 [1/2] (0.67ns)   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 21 'load' 'table_100' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 22 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.51ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 23 'shl' 'shl_ln379' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %shl_ln379, i32 20, i32 99" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 24 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 25 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 26 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (5.20ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 27 'mul' 'h' <Predicate = true> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 28 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 29 'partselect' 'k' <Predicate = (!closepath)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %h, i32 77" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:230]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_3)   --->   "%xor_ln451 = xor i1 %closepath, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 31 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_3)   --->   "%and_ln451 = and i1 %tmp, i1 %xor_ln451" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 32 'and' 'and_ln451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.09ns)   --->   "%Mx_bits_1 = sub i58 0, i58 %Mx_bits" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 33 'sub' 'Mx_bits_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.37ns) (out node of the LUT)   --->   "%Mx_bits_3 = select i1 %and_ln451, i58 %Mx_bits_1, i58 %Mx_bits" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 34 'select' 'Mx_bits_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_3, i32 29, i32 57" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_2, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 36 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i30 @llvm.part.select.i30, i30 %t, i32 29, i32 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 37 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %tmp_8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 38 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i31 %tmp_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 39 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = cttz i32 @llvm.cttz.i32, i32 %sext_ln75, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 40 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i32 %tmp_s" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 41 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.92ns)   --->   "%icmp_ln271_1 = icmp_eq  i23 %din_sig, i23 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 42 'icmp' 'icmp_ln271_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.03>
ST_4 : Operation 43 [1/1] (0.76ns)   --->   "%Ex = add i8 %din_exp, i8 131" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 43 'add' 'Ex' <Predicate = (closepath)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 44 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.20ns)   --->   "%k_1 = select i1 %closepath, i3 0, i3 %k" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 45 'select' 'k_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%zext_ln505 = zext i6 %Mx_zeros" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 46 'zext' 'zext_ln505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i6 %Mx_zeros" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 47 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.51ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_3, i58 %zext_ln504" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 48 'shl' 'shl_ln504' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%Mx = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 49 'partselect' 'Mx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.76ns) (out node of the LUT)   --->   "%Ex_1 = sub i8 %select_ln453, i8 %zext_ln505" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 50 'sub' 'Ex_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_1, i32 7" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 51 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.76ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 52 'sub' 'sub_ln506' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln506 = select i1 %tmp_6, i8 %sub_ln506, i8 %Ex_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 53 'select' 'select_ln506' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i8 %select_ln506" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 54 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i29 %Mx" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 55 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.21ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506, i32 %zext_ln506_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 56 'lshr' 'lshr_ln506' <Predicate = true> <Delay = 1.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.21ns)   --->   "%shl_ln506 = shl i32 %zext_ln506, i32 %zext_ln506_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 57 'shl' 'shl_ln506' <Predicate = true> <Delay = 1.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.44ns)   --->   "%select_ln506_1 = select i1 %tmp_6, i32 %lshr_ln506, i32 %shl_ln506" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 58 'select' 'select_ln506_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 59 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.72ns)   --->   "%tmp_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:242]   --->   Operation 60 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.72> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.28ns)   --->   "%xor_ln242 = xor i1 %tmp_1, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:242]   --->   Operation 61 'xor' 'xor_ln242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.17ns)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln242, i1 %tmp_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:242]   --->   Operation 62 'select' 'cos_basis' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.35ns)   --->   "%Mx_1 = select i1 %cos_basis, i29 536870911, i29 %Mx" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:243]   --->   Operation 63 'select' 'Mx_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_1, i32 22, i32 28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:20->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 64 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_1, i32 7, i32 21" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:22->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 65 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.17ns)   --->   "%sin_basis = select i1 %do_cos_read, i1 %tmp_1, i1 %xor_ln242" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 66 'select' 'sin_basis' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%A = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:26->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 67 'bitconcatenate' 'A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %A" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 68 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K0_addr = getelementptr i30 %second_order_float_sin_cos_K0, i64 0, i64 %zext_ln28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 69 'getelementptr' 'second_order_float_sin_cos_K0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.67ns)   --->   "%second_order_float_sin_cos_K0_load = load i8 %second_order_float_sin_cos_K0_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 70 'load' 'second_order_float_sin_cos_K0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K1_addr = getelementptr i23 %second_order_float_sin_cos_K1, i64 0, i64 %zext_ln28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 71 'getelementptr' 'second_order_float_sin_cos_K1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.67ns)   --->   "%second_order_float_sin_cos_K1_load = load i8 %second_order_float_sin_cos_K1_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 72 'load' 'second_order_float_sin_cos_K1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K2_addr = getelementptr i15 %second_order_float_sin_cos_K2, i64 0, i64 %zext_ln28" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 73 'getelementptr' 'second_order_float_sin_cos_K2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.67ns)   --->   "%second_order_float_sin_cos_K2_load = load i8 %second_order_float_sin_cos_K2_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 74 'load' 'second_order_float_sin_cos_K2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:266]   --->   Operation 75 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node results_sign_3)   --->   "%tmp_11 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:267]   --->   Operation 76 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node results_sign_3)   --->   "%tmp_12 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:267]   --->   Operation 77 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node results_sign_3)   --->   "%results_sign = select i1 %cos_basis, i1 %tmp_11, i1 %tmp_12" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:242]   --->   Operation 78 'select' 'results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.76ns)   --->   "%icmp_ln271 = icmp_eq  i8 %din_exp, i8 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 79 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.28ns)   --->   "%and_ln271 = and i1 %icmp_ln271, i1 %icmp_ln271_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 80 'and' 'and_ln271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node results_sign_4)   --->   "%xor_ln278 = xor i1 %do_cos_read, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:278]   --->   Operation 81 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node results_sign_4)   --->   "%results_sign_2 = and i1 %din_sign, i1 %xor_ln278" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:278]   --->   Operation 82 'and' 'results_sign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%icmp_ln282 = icmp_eq  i8 %din_exp, i8 255" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:282]   --->   Operation 83 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node results_sign_3)   --->   "%xor_ln282 = xor i1 %icmp_ln282, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:282]   --->   Operation 84 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.48ns) (out node of the LUT)   --->   "%results_sign_3 = and i1 %results_sign, i1 %xor_ln282" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:282]   --->   Operation 85 'and' 'results_sign_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%results_sign_4 = select i1 %and_ln271, i1 %results_sign_2, i1 %results_sign_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 86 'select' 'results_sign_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.38>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i15 %B_trunc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 87 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.33ns)   --->   "%mul_ln23 = mul i30 %zext_ln23, i30 %zext_ln23" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 88 'mul' 'mul_ln23' <Predicate = true> <Delay = 2.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln23, i32 15, i32 29" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 89 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i15 %B_squared" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 90 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.67ns)   --->   "%second_order_float_sin_cos_K0_load = load i8 %second_order_float_sin_cos_K0_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 91 'load' 'second_order_float_sin_cos_K0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%t1 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_load, i32 1, i32 29" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 92 'partselect' 't1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i22 %B" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 93 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (0.67ns)   --->   "%second_order_float_sin_cos_K1_load = load i8 %second_order_float_sin_cos_K1_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 94 'load' 'second_order_float_sin_cos_K1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i23 %second_order_float_sin_cos_K1_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 95 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.83ns)   --->   "%mul_ln29 = mul i45 %sext_ln29, i45 %zext_ln29" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 96 'mul' 'mul_ln29' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %mul_ln29, i32 23, i32 44" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 97 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (0.67ns)   --->   "%second_order_float_sin_cos_K2_load = load i8 %second_order_float_sin_cos_K2_addr" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 98 'load' 'second_order_float_sin_cos_K2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %second_order_float_sin_cos_K2_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 99 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.33ns)   --->   "%mul_ln30 = mul i30 %zext_ln23_1, i30 %sext_ln30" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 100 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %mul_ln30, i32 16, i32 29" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i29 %t1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 102 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i22 %trunc_ln" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 103 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i30 %sext_ln32, i30 %sext_ln32_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 104 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i14 %trunc_ln1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 105 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln32_1 = add i30 %add_ln32, i30 %sext_ln32_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 106 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:239]   --->   Operation 107 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln300)   --->   "%Ex_2 = select i1 %cos_basis, i8 0, i8 %Ex_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:243]   --->   Operation 108 'select' 'Ex_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:16->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 109 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:17->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 110 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 111 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i30 %add_ln32_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 112 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i29 %Mx_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 113 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (3.32ns)   --->   "%mul_ln32 = mul i58 %sext_ln32_3, i58 %zext_ln32" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 114 'mul' 'mul_ln32' <Predicate = true> <Delay = 3.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%result = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %mul_ln32, i32 29, i32 57" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:250]   --->   Operation 115 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln300)   --->   "%sext_ln252 = sext i8 %Ex_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 116 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %mul_ln32, i32 42, i32 57" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:271->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 117 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_4, i16 32768" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:273->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 118 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %mul_ln32, i32 29, i32 41" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:276->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 119 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%out_bits_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_7, i19 262144" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:278->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 120 'bitconcatenate' 'out_bits_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @llvm.part.select.i32, i32 %out_bits, i32 31, i32 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:283->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 121 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%c = cttz i32 @llvm.cttz.i32, i32 %tmp_5, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:283->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 122 'cttz' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @llvm.part.select.i32, i32 %out_bits_2, i32 31, i32 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:283->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 123 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%c_1 = cttz i32 @llvm.cttz.i32, i32 %tmp_10, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:283->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 124 'cttz' 'c_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %result" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 125 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.38ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 126 'shl' 'shl_ln291' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%in_shift_1 = trunc i32 %shl_ln291" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 127 'trunc' 'in_shift_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.01ns)   --->   "%icmp_ln292 = icmp_eq  i32 %c, i32 16" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:292->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 128 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.01ns)   --->   "%add_ln290 = add i32 %c_1, i32 16" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:290->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 129 'add' 'add_ln290' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i28 %in_shift_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 130 'zext' 'zext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.38ns)   --->   "%shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 131 'shl' 'shl_ln291_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = select i1 %icmp_ln292, i32 %add_ln290, i32 %c" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:292->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 132 'select' 'shift_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln300 = add i9 %sext_ln252, i9 127" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 133 'add' 'add_ln300' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln300 = sext i9 %add_ln300" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 134 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.01ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln300, i32 %shift_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 135 'sub' 'newexp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:306->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 136 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.98ns)   --->   "%icmp_ln306 = icmp_eq  i29 %result, i29 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:306->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 137 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.28ns)   --->   "%or_ln306 = or i1 %tmp_15, i1 %icmp_ln306" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:306->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 138 'or' 'or_ln306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln271)   --->   "%tmp_13 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 139 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln271)   --->   "%tmp_14 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:291->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 140 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln271)   --->   "%select_ln292 = select i1 %icmp_ln292, i23 %tmp_13, i23 %tmp_14" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:292->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 141 'select' 'select_ln292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%empty = trunc i32 %newexp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 142 'trunc' 'empty' <Predicate = (!and_ln271)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%select_ln259 = select i1 %do_cos_read, i8 127, i8 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:259]   --->   Operation 143 'select' 'select_ln259' <Predicate = (and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%select_ln282 = select i1 %icmp_ln282, i8 255, i8 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:282]   --->   Operation 144 'select' 'select_ln282' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%or_ln282 = or i1 %icmp_ln282, i1 %or_ln306" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:282]   --->   Operation 145 'or' 'or_ln282' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%results_exp = select i1 %or_ln282, i8 %select_ln282, i8 %empty" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:282]   --->   Operation 146 'select' 'results_exp' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.39ns) (out node of the LUT)   --->   "%results_exp_1 = select i1 %and_ln271, i8 %select_ln259, i8 %results_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 147 'select' 'results_exp_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln271_3)   --->   "%and_ln271_1 = and i1 %icmp_ln271, i1 %icmp_ln271_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 148 'and' 'and_ln271_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln271_3)   --->   "%xor_ln271 = xor i1 %and_ln271_1, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 149 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln271_3 = select i1 %xor_ln271, i23 8388607, i23 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 150 'select' 'select_ln271_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node results_sig)   --->   "%or_ln271 = or i1 %and_ln271, i1 %icmp_ln282" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 151 'or' 'or_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln271 = select i1 %or_ln306, i23 0, i23 %select_ln292" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 152 'select' 'select_ln271' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%results_sig = select i1 %or_ln271, i23 %select_ln271_3, i23 %select_ln271" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 153 'select' 'results_sig' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_4, i8 %results_exp_1, i23 %results_sig" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:287]   --->   Operation 154 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i32 %t_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:287]   --->   Operation 155 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln287 = ret i32 %bitcast_ln327" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:287]   --->   Operation 156 'ret' 'ret_ln287' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
do_cos_read                        (read          ) [ 0111111]
t_in_read                          (read          ) [ 0000000]
data                               (bitcast       ) [ 0000000]
din_sign                           (bitselect     ) [ 0111100]
din_exp                            (partselect    ) [ 0111100]
din_sig                            (trunc         ) [ 0111000]
closepath                          (icmp          ) [ 0111100]
add_ln376                          (add           ) [ 0000000]
addr                               (select        ) [ 0000000]
lshr_ln                            (partselect    ) [ 0000000]
zext_ln378                         (zext          ) [ 0000000]
ref_4oPi_table_100_addr            (getelementptr ) [ 0110000]
trunc_ln379                        (trunc         ) [ 0110000]
table_100                          (load          ) [ 0000000]
zext_ln379                         (zext          ) [ 0000000]
shl_ln379                          (shl           ) [ 0000000]
Med                                (partselect    ) [ 0101000]
X                                  (bitconcatenate) [ 0000000]
zext_ln468                         (zext          ) [ 0000000]
h                                  (mul           ) [ 0000000]
Mx_bits                            (partselect    ) [ 0000000]
k                                  (partselect    ) [ 0100100]
tmp                                (bitselect     ) [ 0000000]
xor_ln451                          (xor           ) [ 0000000]
and_ln451                          (and           ) [ 0000000]
Mx_bits_1                          (sub           ) [ 0000000]
Mx_bits_3                          (select        ) [ 0100100]
tmp_2                              (partselect    ) [ 0000000]
t                                  (bitconcatenate) [ 0000000]
tmp_8                              (partselect    ) [ 0000000]
tmp_9                              (bitconcatenate) [ 0000000]
sext_ln75                          (sext          ) [ 0000000]
tmp_s                              (cttz          ) [ 0000000]
Mx_zeros                           (trunc         ) [ 0100100]
icmp_ln271_1                       (icmp          ) [ 0100111]
Ex                                 (add           ) [ 0000000]
select_ln453                       (select        ) [ 0000000]
k_1                                (select        ) [ 0000000]
zext_ln505                         (zext          ) [ 0000000]
zext_ln504                         (zext          ) [ 0000000]
shl_ln504                          (shl           ) [ 0000000]
Mx                                 (partselect    ) [ 0000000]
Ex_1                               (sub           ) [ 0100011]
tmp_6                              (bitselect     ) [ 0000000]
sub_ln506                          (sub           ) [ 0000000]
select_ln506                       (select        ) [ 0000000]
zext_ln506_1                       (zext          ) [ 0000000]
zext_ln506                         (zext          ) [ 0000000]
lshr_ln506                         (lshr          ) [ 0000000]
shl_ln506                          (shl           ) [ 0000000]
select_ln506_1                     (select        ) [ 0000000]
B                                  (trunc         ) [ 0100010]
tmp_1                              (sparsemux     ) [ 0000000]
xor_ln242                          (xor           ) [ 0000000]
cos_basis                          (select        ) [ 0100011]
Mx_1                               (select        ) [ 0100011]
tmp_3                              (partselect    ) [ 0000000]
B_trunc                            (partselect    ) [ 0100010]
sin_basis                          (select        ) [ 0000000]
A                                  (bitconcatenate) [ 0000000]
zext_ln28                          (zext          ) [ 0000000]
second_order_float_sin_cos_K0_addr (getelementptr ) [ 0100010]
second_order_float_sin_cos_K1_addr (getelementptr ) [ 0100010]
second_order_float_sin_cos_K2_addr (getelementptr ) [ 0100010]
index                              (bitconcatenate) [ 0000000]
tmp_11                             (sparsemux     ) [ 0000000]
tmp_12                             (sparsemux     ) [ 0000000]
results_sign                       (select        ) [ 0000000]
icmp_ln271                         (icmp          ) [ 0100011]
and_ln271                          (and           ) [ 0100011]
xor_ln278                          (xor           ) [ 0000000]
results_sign_2                     (and           ) [ 0000000]
icmp_ln282                         (icmp          ) [ 0100011]
xor_ln282                          (xor           ) [ 0000000]
results_sign_3                     (and           ) [ 0000000]
results_sign_4                     (select        ) [ 0100011]
zext_ln23                          (zext          ) [ 0000000]
mul_ln23                           (mul           ) [ 0000000]
B_squared                          (partselect    ) [ 0000000]
zext_ln23_1                        (zext          ) [ 0000000]
second_order_float_sin_cos_K0_load (load          ) [ 0000000]
t1                                 (partselect    ) [ 0000000]
zext_ln29                          (zext          ) [ 0000000]
second_order_float_sin_cos_K1_load (load          ) [ 0000000]
sext_ln29                          (sext          ) [ 0000000]
mul_ln29                           (mul           ) [ 0000000]
trunc_ln                           (partselect    ) [ 0000000]
second_order_float_sin_cos_K2_load (load          ) [ 0000000]
sext_ln30                          (sext          ) [ 0000000]
mul_ln30                           (mul           ) [ 0000000]
trunc_ln1                          (partselect    ) [ 0000000]
sext_ln32                          (sext          ) [ 0000000]
sext_ln32_1                        (sext          ) [ 0000000]
add_ln32                           (add           ) [ 0000000]
sext_ln32_2                        (sext          ) [ 0000000]
add_ln32_1                         (add           ) [ 0100001]
specmemcore_ln375                  (specmemcore   ) [ 0000000]
Ex_2                               (select        ) [ 0000000]
specmemcore_ln16                   (specmemcore   ) [ 0000000]
specmemcore_ln17                   (specmemcore   ) [ 0000000]
specmemcore_ln18                   (specmemcore   ) [ 0000000]
sext_ln32_3                        (sext          ) [ 0000000]
zext_ln32                          (zext          ) [ 0000000]
mul_ln32                           (mul           ) [ 0000000]
result                             (partselect    ) [ 0000000]
sext_ln252                         (sext          ) [ 0000000]
tmp_4                              (partselect    ) [ 0000000]
out_bits                           (bitconcatenate) [ 0000000]
tmp_7                              (partselect    ) [ 0000000]
out_bits_2                         (bitconcatenate) [ 0000000]
tmp_5                              (partselect    ) [ 0000000]
c                                  (cttz          ) [ 0000000]
tmp_10                             (partselect    ) [ 0000000]
c_1                                (cttz          ) [ 0000000]
zext_ln291                         (zext          ) [ 0000000]
shl_ln291                          (shl           ) [ 0000000]
in_shift_1                         (trunc         ) [ 0000000]
icmp_ln292                         (icmp          ) [ 0000000]
add_ln290                          (add           ) [ 0000000]
zext_ln291_1                       (zext          ) [ 0000000]
shl_ln291_1                        (shl           ) [ 0000000]
shift_1                            (select        ) [ 0000000]
add_ln300                          (add           ) [ 0000000]
sext_ln300                         (sext          ) [ 0000000]
newexp                             (sub           ) [ 0000000]
tmp_15                             (bitselect     ) [ 0000000]
icmp_ln306                         (icmp          ) [ 0000000]
or_ln306                           (or            ) [ 0000000]
tmp_13                             (partselect    ) [ 0000000]
tmp_14                             (partselect    ) [ 0000000]
select_ln292                       (select        ) [ 0000000]
empty                              (trunc         ) [ 0000000]
select_ln259                       (select        ) [ 0000000]
select_ln282                       (select        ) [ 0000000]
or_ln282                           (or            ) [ 0000000]
results_exp                        (select        ) [ 0000000]
results_exp_1                      (select        ) [ 0000000]
and_ln271_1                        (and           ) [ 0000000]
xor_ln271                          (xor           ) [ 0000000]
select_ln271_3                     (select        ) [ 0000000]
or_ln271                           (or            ) [ 0000000]
select_ln271                       (select        ) [ 0000000]
results_sig                        (select        ) [ 0000000]
t_2                                (bitconcatenate) [ 0000000]
bitcast_ln327                      (bitcast       ) [ 0000000]
ret_ln287                          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_sin_cos_K0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_sin_cos_K1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_sin_cos_K2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="do_cos_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="t_in_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ref_4oPi_table_100_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="100" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_addr/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="second_order_float_sin_cos_K0_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="30" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K0_addr/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K0_load/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="second_order_float_sin_cos_K1_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="23" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K1_addr/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K1_load/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="second_order_float_sin_cos_K2_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K2_addr/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K2_load/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mul_ln29_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="23" slack="0"/>
<pin id="288" dir="0" index="1" bw="22" slack="0"/>
<pin id="289" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_ln32_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="30" slack="0"/>
<pin id="292" dir="0" index="1" bw="29" slack="0"/>
<pin id="293" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="h_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="80" slack="1"/>
<pin id="296" dir="0" index="1" bw="24" slack="0"/>
<pin id="297" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="data_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="din_sign_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="din_exp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="din_sig_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="closepath_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln376_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="addr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lshr_ln_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="4" slack="0"/>
<pin id="349" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln378_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln379_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln379_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln379_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="100" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln379/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="Med_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="80" slack="0"/>
<pin id="374" dir="0" index="1" bw="100" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="8" slack="0"/>
<pin id="377" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="X_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="23" slack="2"/>
<pin id="386" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln468_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="Mx_bits_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="58" slack="0"/>
<pin id="396" dir="0" index="1" bw="80" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="8" slack="0"/>
<pin id="399" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="k_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="80" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="80" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln451_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="2"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln451_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="Mx_bits_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="58" slack="0"/>
<pin id="436" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="Mx_bits_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="58" slack="0"/>
<pin id="442" dir="0" index="2" bw="58" slack="0"/>
<pin id="443" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_3/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="29" slack="0"/>
<pin id="449" dir="0" index="1" bw="58" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="0" index="3" bw="7" slack="0"/>
<pin id="452" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="t_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="30" slack="0"/>
<pin id="459" dir="0" index="1" bw="29" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="0"/>
<pin id="467" dir="0" index="1" bw="30" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="0" index="3" bw="1" slack="0"/>
<pin id="470" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="30" slack="0"/>
<pin id="479" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln75_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="31" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="Mx_zeros_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln271_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="23" slack="2"/>
<pin id="501" dir="0" index="1" bw="23" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271_1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="Ex_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="3"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln453_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="3"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="k_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="3"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="0" index="2" bw="3" slack="1"/>
<pin id="520" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln505_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln505/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln504_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln504/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln504_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="58" slack="1"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln504/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="Mx_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="29" slack="0"/>
<pin id="535" dir="0" index="1" bw="58" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="0" index="3" bw="7" slack="0"/>
<pin id="538" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="Ex_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_1/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sub_ln506_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln506/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln506_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="8" slack="0"/>
<pin id="567" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln506_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506_1/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln506_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="29" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="lshr_ln506_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="29" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln506/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="shl_ln506_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="29" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln506/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln506_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="B_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="0" index="3" bw="1" slack="0"/>
<pin id="608" dir="0" index="4" bw="1" slack="0"/>
<pin id="609" dir="0" index="5" bw="3" slack="0"/>
<pin id="610" dir="0" index="6" bw="1" slack="0"/>
<pin id="611" dir="0" index="7" bw="3" slack="0"/>
<pin id="612" dir="0" index="8" bw="1" slack="0"/>
<pin id="613" dir="0" index="9" bw="3" slack="0"/>
<pin id="614" dir="0" index="10" bw="1" slack="0"/>
<pin id="615" dir="0" index="11" bw="3" slack="0"/>
<pin id="616" dir="0" index="12" bw="1" slack="0"/>
<pin id="617" dir="0" index="13" bw="2" slack="0"/>
<pin id="618" dir="0" index="14" bw="1" slack="0"/>
<pin id="619" dir="0" index="15" bw="1" slack="0"/>
<pin id="620" dir="0" index="16" bw="1" slack="0"/>
<pin id="621" dir="0" index="17" bw="1" slack="0"/>
<pin id="622" dir="0" index="18" bw="3" slack="0"/>
<pin id="623" dir="1" index="19" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="xor_ln242_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln242/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="cos_basis_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="3"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="Mx_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="29" slack="0"/>
<pin id="659" dir="0" index="2" bw="29" slack="0"/>
<pin id="660" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_1/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="6" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="B_trunc_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="15" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="4" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sin_basis_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="3"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_basis/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="A_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="7" slack="0"/>
<pin id="695" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="A/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln28_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="index_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="3"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_11_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="0" index="3" bw="1" slack="0"/>
<pin id="718" dir="0" index="4" bw="1" slack="0"/>
<pin id="719" dir="0" index="5" bw="3" slack="0"/>
<pin id="720" dir="0" index="6" bw="1" slack="0"/>
<pin id="721" dir="0" index="7" bw="3" slack="0"/>
<pin id="722" dir="0" index="8" bw="1" slack="0"/>
<pin id="723" dir="0" index="9" bw="4" slack="0"/>
<pin id="724" dir="0" index="10" bw="1" slack="0"/>
<pin id="725" dir="0" index="11" bw="4" slack="0"/>
<pin id="726" dir="0" index="12" bw="1" slack="0"/>
<pin id="727" dir="0" index="13" bw="4" slack="0"/>
<pin id="728" dir="0" index="14" bw="1" slack="0"/>
<pin id="729" dir="0" index="15" bw="4" slack="0"/>
<pin id="730" dir="0" index="16" bw="1" slack="0"/>
<pin id="731" dir="0" index="17" bw="4" slack="0"/>
<pin id="732" dir="0" index="18" bw="1" slack="0"/>
<pin id="733" dir="0" index="19" bw="4" slack="0"/>
<pin id="734" dir="0" index="20" bw="1" slack="0"/>
<pin id="735" dir="0" index="21" bw="4" slack="0"/>
<pin id="736" dir="0" index="22" bw="1" slack="0"/>
<pin id="737" dir="0" index="23" bw="4" slack="0"/>
<pin id="738" dir="0" index="24" bw="1" slack="0"/>
<pin id="739" dir="0" index="25" bw="3" slack="0"/>
<pin id="740" dir="0" index="26" bw="1" slack="0"/>
<pin id="741" dir="0" index="27" bw="3" slack="0"/>
<pin id="742" dir="0" index="28" bw="1" slack="0"/>
<pin id="743" dir="0" index="29" bw="2" slack="0"/>
<pin id="744" dir="0" index="30" bw="1" slack="0"/>
<pin id="745" dir="0" index="31" bw="1" slack="0"/>
<pin id="746" dir="0" index="32" bw="1" slack="0"/>
<pin id="747" dir="0" index="33" bw="1" slack="0"/>
<pin id="748" dir="0" index="34" bw="4" slack="0"/>
<pin id="749" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_12_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="0" index="3" bw="1" slack="0"/>
<pin id="790" dir="0" index="4" bw="1" slack="0"/>
<pin id="791" dir="0" index="5" bw="3" slack="0"/>
<pin id="792" dir="0" index="6" bw="1" slack="0"/>
<pin id="793" dir="0" index="7" bw="3" slack="0"/>
<pin id="794" dir="0" index="8" bw="1" slack="0"/>
<pin id="795" dir="0" index="9" bw="4" slack="0"/>
<pin id="796" dir="0" index="10" bw="1" slack="0"/>
<pin id="797" dir="0" index="11" bw="4" slack="0"/>
<pin id="798" dir="0" index="12" bw="1" slack="0"/>
<pin id="799" dir="0" index="13" bw="4" slack="0"/>
<pin id="800" dir="0" index="14" bw="1" slack="0"/>
<pin id="801" dir="0" index="15" bw="4" slack="0"/>
<pin id="802" dir="0" index="16" bw="1" slack="0"/>
<pin id="803" dir="0" index="17" bw="4" slack="0"/>
<pin id="804" dir="0" index="18" bw="1" slack="0"/>
<pin id="805" dir="0" index="19" bw="4" slack="0"/>
<pin id="806" dir="0" index="20" bw="1" slack="0"/>
<pin id="807" dir="0" index="21" bw="4" slack="0"/>
<pin id="808" dir="0" index="22" bw="1" slack="0"/>
<pin id="809" dir="0" index="23" bw="4" slack="0"/>
<pin id="810" dir="0" index="24" bw="1" slack="0"/>
<pin id="811" dir="0" index="25" bw="3" slack="0"/>
<pin id="812" dir="0" index="26" bw="1" slack="0"/>
<pin id="813" dir="0" index="27" bw="3" slack="0"/>
<pin id="814" dir="0" index="28" bw="1" slack="0"/>
<pin id="815" dir="0" index="29" bw="2" slack="0"/>
<pin id="816" dir="0" index="30" bw="1" slack="0"/>
<pin id="817" dir="0" index="31" bw="1" slack="0"/>
<pin id="818" dir="0" index="32" bw="1" slack="0"/>
<pin id="819" dir="0" index="33" bw="1" slack="0"/>
<pin id="820" dir="0" index="34" bw="4" slack="0"/>
<pin id="821" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="results_sign_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="0" index="2" bw="1" slack="0"/>
<pin id="861" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="icmp_ln271_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="3"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="and_ln271_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="1"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln271/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="xor_ln278_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="3"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="results_sign_2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="3"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_2/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln282_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="3"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="xor_ln282_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="results_sign_3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_3/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="results_sign_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_4/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln23_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="15" slack="1"/>
<pin id="912" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="mul_ln23_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="15" slack="0"/>
<pin id="915" dir="0" index="1" bw="15" slack="0"/>
<pin id="916" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="B_squared_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="15" slack="0"/>
<pin id="921" dir="0" index="1" bw="30" slack="0"/>
<pin id="922" dir="0" index="2" bw="5" slack="0"/>
<pin id="923" dir="0" index="3" bw="6" slack="0"/>
<pin id="924" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln23_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="15" slack="0"/>
<pin id="931" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="t1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="29" slack="0"/>
<pin id="935" dir="0" index="1" bw="30" slack="0"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="0" index="3" bw="6" slack="0"/>
<pin id="938" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t1/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln29_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="22" slack="1"/>
<pin id="945" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln29_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="23" slack="0"/>
<pin id="949" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="22" slack="0"/>
<pin id="954" dir="0" index="1" bw="45" slack="0"/>
<pin id="955" dir="0" index="2" bw="6" slack="0"/>
<pin id="956" dir="0" index="3" bw="7" slack="0"/>
<pin id="957" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln30_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="15" slack="0"/>
<pin id="964" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="mul_ln30_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="15" slack="0"/>
<pin id="968" dir="0" index="1" bw="15" slack="0"/>
<pin id="969" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="trunc_ln1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="14" slack="0"/>
<pin id="974" dir="0" index="1" bw="30" slack="0"/>
<pin id="975" dir="0" index="2" bw="6" slack="0"/>
<pin id="976" dir="0" index="3" bw="6" slack="0"/>
<pin id="977" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln32_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="29" slack="0"/>
<pin id="984" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln32_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="22" slack="0"/>
<pin id="988" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln32_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="29" slack="0"/>
<pin id="992" dir="0" index="1" bw="22" slack="0"/>
<pin id="993" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln32_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="14" slack="0"/>
<pin id="998" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln32_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="30" slack="0"/>
<pin id="1002" dir="0" index="1" bw="14" slack="0"/>
<pin id="1003" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="Ex_2_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="2"/>
<pin id="1008" dir="0" index="1" bw="8" slack="0"/>
<pin id="1009" dir="0" index="2" bw="8" slack="2"/>
<pin id="1010" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_2/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext_ln32_3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="30" slack="1"/>
<pin id="1014" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_3/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln32_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="29" slack="2"/>
<pin id="1018" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="result_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="29" slack="0"/>
<pin id="1022" dir="0" index="1" bw="58" slack="0"/>
<pin id="1023" dir="0" index="2" bw="6" slack="0"/>
<pin id="1024" dir="0" index="3" bw="7" slack="0"/>
<pin id="1025" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln252_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="0"/>
<pin id="1032" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln252/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="0" index="1" bw="58" slack="0"/>
<pin id="1037" dir="0" index="2" bw="7" slack="0"/>
<pin id="1038" dir="0" index="3" bw="7" slack="0"/>
<pin id="1039" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="out_bits_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="0" index="1" bw="16" slack="0"/>
<pin id="1047" dir="0" index="2" bw="16" slack="0"/>
<pin id="1048" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_7_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="13" slack="0"/>
<pin id="1054" dir="0" index="1" bw="58" slack="0"/>
<pin id="1055" dir="0" index="2" bw="6" slack="0"/>
<pin id="1056" dir="0" index="3" bw="7" slack="0"/>
<pin id="1057" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="out_bits_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="0" index="1" bw="13" slack="0"/>
<pin id="1065" dir="0" index="2" bw="19" slack="0"/>
<pin id="1066" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_2/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_5_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="0" index="2" bw="6" slack="0"/>
<pin id="1074" dir="0" index="3" bw="1" slack="0"/>
<pin id="1075" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="c_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="0" index="2" bw="1" slack="0"/>
<pin id="1084" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_10_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="0" index="2" bw="6" slack="0"/>
<pin id="1092" dir="0" index="3" bw="1" slack="0"/>
<pin id="1093" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="c_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="0"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln291_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="29" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="shl_ln291_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="29" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291/6 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="in_shift_1_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_1/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln292_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="add_ln290_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="6" slack="0"/>
<pin id="1129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/6 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln291_1_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="28" slack="0"/>
<pin id="1134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="shl_ln291_1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="28" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_1/6 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="shift_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="0" index="2" bw="32" slack="0"/>
<pin id="1146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_1/6 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln300_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="0"/>
<pin id="1153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln300_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="9" slack="0"/>
<pin id="1158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln300/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="newexp_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="9" slack="0"/>
<pin id="1162" dir="0" index="1" bw="32" slack="0"/>
<pin id="1163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/6 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_15_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="32" slack="0"/>
<pin id="1169" dir="0" index="2" bw="6" slack="0"/>
<pin id="1170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="icmp_ln306_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="29" slack="0"/>
<pin id="1176" dir="0" index="1" bw="29" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/6 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="or_ln306_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/6 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_13_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="23" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="0"/>
<pin id="1189" dir="0" index="2" bw="4" slack="0"/>
<pin id="1190" dir="0" index="3" bw="6" slack="0"/>
<pin id="1191" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_14_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="23" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="0" index="2" bw="4" slack="0"/>
<pin id="1200" dir="0" index="3" bw="6" slack="0"/>
<pin id="1201" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="select_ln292_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="23" slack="0"/>
<pin id="1209" dir="0" index="2" bw="23" slack="0"/>
<pin id="1210" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln292/6 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="empty_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="0"/>
<pin id="1216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="select_ln259_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="5"/>
<pin id="1220" dir="0" index="1" bw="8" slack="0"/>
<pin id="1221" dir="0" index="2" bw="8" slack="0"/>
<pin id="1222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln259/6 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="select_ln282_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="2"/>
<pin id="1227" dir="0" index="1" bw="8" slack="0"/>
<pin id="1228" dir="0" index="2" bw="8" slack="0"/>
<pin id="1229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/6 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="or_ln282_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="2"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282/6 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="results_exp_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="8" slack="0"/>
<pin id="1240" dir="0" index="2" bw="8" slack="0"/>
<pin id="1241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp/6 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="results_exp_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="2"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="8" slack="0"/>
<pin id="1249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_1/6 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="and_ln271_1_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="2"/>
<pin id="1254" dir="0" index="1" bw="1" slack="3"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln271_1/6 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="xor_ln271_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/6 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="select_ln271_3_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="23" slack="0"/>
<pin id="1265" dir="0" index="2" bw="23" slack="0"/>
<pin id="1266" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln271_3/6 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="or_ln271_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="2"/>
<pin id="1272" dir="0" index="1" bw="1" slack="2"/>
<pin id="1273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln271/6 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="select_ln271_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="23" slack="0"/>
<pin id="1277" dir="0" index="2" bw="23" slack="0"/>
<pin id="1278" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln271/6 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="results_sig_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="23" slack="0"/>
<pin id="1285" dir="0" index="2" bw="23" slack="0"/>
<pin id="1286" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig/6 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="t_2_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="2"/>
<pin id="1293" dir="0" index="2" bw="8" slack="0"/>
<pin id="1294" dir="0" index="3" bw="23" slack="0"/>
<pin id="1295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/6 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="bitcast_ln327_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="0"/>
<pin id="1301" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327/6 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="do_cos_read_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="3"/>
<pin id="1305" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1311" class="1005" name="din_sign_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="3"/>
<pin id="1313" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="1317" class="1005" name="din_exp_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="3"/>
<pin id="1319" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="1324" class="1005" name="din_sig_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="23" slack="2"/>
<pin id="1326" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="din_sig "/>
</bind>
</comp>

<comp id="1330" class="1005" name="closepath_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="2"/>
<pin id="1332" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1337" class="1005" name="ref_4oPi_table_100_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="4" slack="1"/>
<pin id="1339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_addr "/>
</bind>
</comp>

<comp id="1342" class="1005" name="trunc_ln379_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="4" slack="1"/>
<pin id="1344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="Med_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="80" slack="1"/>
<pin id="1349" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med "/>
</bind>
</comp>

<comp id="1352" class="1005" name="k_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="3" slack="1"/>
<pin id="1354" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1357" class="1005" name="Mx_bits_3_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="58" slack="1"/>
<pin id="1359" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_3 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="Mx_zeros_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="6" slack="1"/>
<pin id="1364" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1368" class="1005" name="icmp_ln271_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln271_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="Ex_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="2"/>
<pin id="1376" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Ex_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="B_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="22" slack="1"/>
<pin id="1381" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="1384" class="1005" name="cos_basis_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="2"/>
<pin id="1386" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1389" class="1005" name="Mx_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="29" slack="2"/>
<pin id="1391" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="Mx_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="B_trunc_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="15" slack="1"/>
<pin id="1396" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1399" class="1005" name="second_order_float_sin_cos_K0_addr_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="1"/>
<pin id="1401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K0_addr "/>
</bind>
</comp>

<comp id="1404" class="1005" name="second_order_float_sin_cos_K1_addr_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="1"/>
<pin id="1406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_addr "/>
</bind>
</comp>

<comp id="1409" class="1005" name="second_order_float_sin_cos_K2_addr_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="8" slack="1"/>
<pin id="1411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K2_addr "/>
</bind>
</comp>

<comp id="1414" class="1005" name="icmp_ln271_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="2"/>
<pin id="1416" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln271 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="and_ln271_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="2"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln271 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="icmp_ln282_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="2"/>
<pin id="1427" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln282 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="results_sign_4_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="2"/>
<pin id="1434" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="results_sign_4 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="add_ln32_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="30" slack="1"/>
<pin id="1439" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="226"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="301"><net_src comp="228" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="298" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="298" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="310" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="310" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="324" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="362"><net_src comp="336" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="241" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="294" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="294" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="294" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="394" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="427" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="394" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="439" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="447" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="48" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="471"><net_src comp="74" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="457" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="68" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="465" pin="4"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="84" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="86" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="66" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="68" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="547"><net_src comp="509" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="522" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="90" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="36" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="543" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="549" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="543" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="533" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="571" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="575" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="571" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="549" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="585" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="624"><net_src comp="92" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="626"><net_src comp="94" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="627"><net_src comp="96" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="628"><net_src comp="48" pin="0"/><net_sink comp="603" pin=4"/></net>

<net id="629"><net_src comp="98" pin="0"/><net_sink comp="603" pin=5"/></net>

<net id="630"><net_src comp="48" pin="0"/><net_sink comp="603" pin=6"/></net>

<net id="631"><net_src comp="100" pin="0"/><net_sink comp="603" pin=7"/></net>

<net id="632"><net_src comp="94" pin="0"/><net_sink comp="603" pin=8"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="603" pin=9"/></net>

<net id="634"><net_src comp="94" pin="0"/><net_sink comp="603" pin=10"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="603" pin=11"/></net>

<net id="636"><net_src comp="48" pin="0"/><net_sink comp="603" pin=12"/></net>

<net id="637"><net_src comp="106" pin="0"/><net_sink comp="603" pin=13"/></net>

<net id="638"><net_src comp="48" pin="0"/><net_sink comp="603" pin=14"/></net>

<net id="639"><net_src comp="108" pin="0"/><net_sink comp="603" pin=15"/></net>

<net id="640"><net_src comp="94" pin="0"/><net_sink comp="603" pin=16"/></net>

<net id="641"><net_src comp="110" pin="0"/><net_sink comp="603" pin=17"/></net>

<net id="642"><net_src comp="516" pin="3"/><net_sink comp="603" pin=18"/></net>

<net id="647"><net_src comp="603" pin="19"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="48" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="655"><net_src comp="603" pin="19"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="649" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="112" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="533" pin="4"/><net_sink comp="656" pin=2"/></net>

<net id="670"><net_src comp="114" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="591" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="116" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="118" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="120" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="591" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="36" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="122" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="689"><net_src comp="603" pin="19"/><net_sink comp="684" pin=1"/></net>

<net id="690"><net_src comp="643" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="124" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="684" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="664" pin="4"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="711"><net_src comp="126" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="516" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="750"><net_src comp="128" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="751"><net_src comp="130" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="752"><net_src comp="94" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="753"><net_src comp="132" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="754"><net_src comp="94" pin="0"/><net_sink comp="713" pin=4"/></net>

<net id="755"><net_src comp="134" pin="0"/><net_sink comp="713" pin=5"/></net>

<net id="756"><net_src comp="94" pin="0"/><net_sink comp="713" pin=6"/></net>

<net id="757"><net_src comp="136" pin="0"/><net_sink comp="713" pin=7"/></net>

<net id="758"><net_src comp="48" pin="0"/><net_sink comp="713" pin=8"/></net>

<net id="759"><net_src comp="138" pin="0"/><net_sink comp="713" pin=9"/></net>

<net id="760"><net_src comp="48" pin="0"/><net_sink comp="713" pin=10"/></net>

<net id="761"><net_src comp="140" pin="0"/><net_sink comp="713" pin=11"/></net>

<net id="762"><net_src comp="48" pin="0"/><net_sink comp="713" pin=12"/></net>

<net id="763"><net_src comp="142" pin="0"/><net_sink comp="713" pin=13"/></net>

<net id="764"><net_src comp="48" pin="0"/><net_sink comp="713" pin=14"/></net>

<net id="765"><net_src comp="144" pin="0"/><net_sink comp="713" pin=15"/></net>

<net id="766"><net_src comp="94" pin="0"/><net_sink comp="713" pin=16"/></net>

<net id="767"><net_src comp="146" pin="0"/><net_sink comp="713" pin=17"/></net>

<net id="768"><net_src comp="94" pin="0"/><net_sink comp="713" pin=18"/></net>

<net id="769"><net_src comp="148" pin="0"/><net_sink comp="713" pin=19"/></net>

<net id="770"><net_src comp="48" pin="0"/><net_sink comp="713" pin=20"/></net>

<net id="771"><net_src comp="150" pin="0"/><net_sink comp="713" pin=21"/></net>

<net id="772"><net_src comp="48" pin="0"/><net_sink comp="713" pin=22"/></net>

<net id="773"><net_src comp="152" pin="0"/><net_sink comp="713" pin=23"/></net>

<net id="774"><net_src comp="48" pin="0"/><net_sink comp="713" pin=24"/></net>

<net id="775"><net_src comp="154" pin="0"/><net_sink comp="713" pin=25"/></net>

<net id="776"><net_src comp="48" pin="0"/><net_sink comp="713" pin=26"/></net>

<net id="777"><net_src comp="156" pin="0"/><net_sink comp="713" pin=27"/></net>

<net id="778"><net_src comp="94" pin="0"/><net_sink comp="713" pin=28"/></net>

<net id="779"><net_src comp="158" pin="0"/><net_sink comp="713" pin=29"/></net>

<net id="780"><net_src comp="94" pin="0"/><net_sink comp="713" pin=30"/></net>

<net id="781"><net_src comp="160" pin="0"/><net_sink comp="713" pin=31"/></net>

<net id="782"><net_src comp="94" pin="0"/><net_sink comp="713" pin=32"/></net>

<net id="783"><net_src comp="110" pin="0"/><net_sink comp="713" pin=33"/></net>

<net id="784"><net_src comp="706" pin="3"/><net_sink comp="713" pin=34"/></net>

<net id="822"><net_src comp="128" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="823"><net_src comp="130" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="824"><net_src comp="94" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="825"><net_src comp="132" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="826"><net_src comp="94" pin="0"/><net_sink comp="785" pin=4"/></net>

<net id="827"><net_src comp="134" pin="0"/><net_sink comp="785" pin=5"/></net>

<net id="828"><net_src comp="48" pin="0"/><net_sink comp="785" pin=6"/></net>

<net id="829"><net_src comp="136" pin="0"/><net_sink comp="785" pin=7"/></net>

<net id="830"><net_src comp="94" pin="0"/><net_sink comp="785" pin=8"/></net>

<net id="831"><net_src comp="138" pin="0"/><net_sink comp="785" pin=9"/></net>

<net id="832"><net_src comp="48" pin="0"/><net_sink comp="785" pin=10"/></net>

<net id="833"><net_src comp="140" pin="0"/><net_sink comp="785" pin=11"/></net>

<net id="834"><net_src comp="48" pin="0"/><net_sink comp="785" pin=12"/></net>

<net id="835"><net_src comp="142" pin="0"/><net_sink comp="785" pin=13"/></net>

<net id="836"><net_src comp="94" pin="0"/><net_sink comp="785" pin=14"/></net>

<net id="837"><net_src comp="144" pin="0"/><net_sink comp="785" pin=15"/></net>

<net id="838"><net_src comp="48" pin="0"/><net_sink comp="785" pin=16"/></net>

<net id="839"><net_src comp="146" pin="0"/><net_sink comp="785" pin=17"/></net>

<net id="840"><net_src comp="48" pin="0"/><net_sink comp="785" pin=18"/></net>

<net id="841"><net_src comp="148" pin="0"/><net_sink comp="785" pin=19"/></net>

<net id="842"><net_src comp="94" pin="0"/><net_sink comp="785" pin=20"/></net>

<net id="843"><net_src comp="150" pin="0"/><net_sink comp="785" pin=21"/></net>

<net id="844"><net_src comp="48" pin="0"/><net_sink comp="785" pin=22"/></net>

<net id="845"><net_src comp="152" pin="0"/><net_sink comp="785" pin=23"/></net>

<net id="846"><net_src comp="48" pin="0"/><net_sink comp="785" pin=24"/></net>

<net id="847"><net_src comp="154" pin="0"/><net_sink comp="785" pin=25"/></net>

<net id="848"><net_src comp="94" pin="0"/><net_sink comp="785" pin=26"/></net>

<net id="849"><net_src comp="156" pin="0"/><net_sink comp="785" pin=27"/></net>

<net id="850"><net_src comp="48" pin="0"/><net_sink comp="785" pin=28"/></net>

<net id="851"><net_src comp="158" pin="0"/><net_sink comp="785" pin=29"/></net>

<net id="852"><net_src comp="94" pin="0"/><net_sink comp="785" pin=30"/></net>

<net id="853"><net_src comp="160" pin="0"/><net_sink comp="785" pin=31"/></net>

<net id="854"><net_src comp="94" pin="0"/><net_sink comp="785" pin=32"/></net>

<net id="855"><net_src comp="110" pin="0"/><net_sink comp="785" pin=33"/></net>

<net id="856"><net_src comp="706" pin="3"/><net_sink comp="785" pin=34"/></net>

<net id="862"><net_src comp="649" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="713" pin="35"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="785" pin="35"/><net_sink comp="857" pin=2"/></net>

<net id="869"><net_src comp="86" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="48" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="162" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="885" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="48" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="857" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="870" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="880" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="917"><net_src comp="910" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="925"><net_src comp="164" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="913" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="166" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="68" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="932"><net_src comp="919" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="939"><net_src comp="168" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="254" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="170" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="68" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="943" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="950"><net_src comp="267" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="958"><net_src comp="172" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="286" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="22" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="174" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="965"><net_src comp="280" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="929" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="978"><net_src comp="176" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="980"><net_src comp="178" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="981"><net_src comp="68" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="985"><net_src comp="933" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="952" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="982" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="972" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="990" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="86" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="1012" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1019"><net_src comp="1016" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1026"><net_src comp="66" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="290" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="68" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1029"><net_src comp="70" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1033"><net_src comp="1006" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="188" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="290" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="190" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1043"><net_src comp="70" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1049"><net_src comp="192" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1034" pin="4"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="194" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1058"><net_src comp="196" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="290" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="68" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="198" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1067"><net_src comp="200" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1052" pin="4"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="202" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1076"><net_src comp="204" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1044" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1078"><net_src comp="18" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1079"><net_src comp="76" pin="0"/><net_sink comp="1070" pin=3"/></net>

<net id="1085"><net_src comp="80" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1070" pin="4"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="48" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1094"><net_src comp="204" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="1062" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1096"><net_src comp="18" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1097"><net_src comp="76" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1103"><net_src comp="80" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="1088" pin="4"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="48" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1109"><net_src comp="1020" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1080" pin="3"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1080" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="178" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1098" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="178" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1116" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1098" pin="3"/><net_sink comp="1136" pin=1"/></net>

<net id="1147"><net_src comp="1120" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="1126" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="1080" pin="3"/><net_sink comp="1142" pin=2"/></net>

<net id="1154"><net_src comp="1030" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="206" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="1156" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1142" pin="3"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="16" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="18" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1178"><net_src comp="1020" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="208" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1166" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1192"><net_src comp="210" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="1136" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="212" pin="0"/><net_sink comp="1186" pin=2"/></net>

<net id="1195"><net_src comp="214" pin="0"/><net_sink comp="1186" pin=3"/></net>

<net id="1202"><net_src comp="210" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="1110" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1204"><net_src comp="212" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1205"><net_src comp="214" pin="0"/><net_sink comp="1196" pin=3"/></net>

<net id="1211"><net_src comp="1120" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="1186" pin="4"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="1196" pin="4"/><net_sink comp="1206" pin=2"/></net>

<net id="1217"><net_src comp="1160" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1223"><net_src comp="216" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1224"><net_src comp="86" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1230"><net_src comp="162" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1231"><net_src comp="86" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1236"><net_src comp="1180" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="1232" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1225" pin="3"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="1214" pin="1"/><net_sink comp="1237" pin=2"/></net>

<net id="1250"><net_src comp="1218" pin="3"/><net_sink comp="1245" pin=1"/></net>

<net id="1251"><net_src comp="1237" pin="3"/><net_sink comp="1245" pin=2"/></net>

<net id="1260"><net_src comp="1252" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="48" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1267"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="218" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="82" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1279"><net_src comp="1180" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="82" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="1206" pin="3"/><net_sink comp="1274" pin=2"/></net>

<net id="1287"><net_src comp="1270" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1262" pin="3"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="1274" pin="3"/><net_sink comp="1282" pin=2"/></net>

<net id="1296"><net_src comp="220" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1245" pin="3"/><net_sink comp="1290" pin=2"/></net>

<net id="1298"><net_src comp="1282" pin="3"/><net_sink comp="1290" pin=3"/></net>

<net id="1302"><net_src comp="1290" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="222" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1309"><net_src comp="1303" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1310"><net_src comp="1303" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1314"><net_src comp="302" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1320"><net_src comp="310" pin="4"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1327"><net_src comp="320" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1333"><net_src comp="324" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1340"><net_src comp="234" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1345"><net_src comp="359" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1350"><net_src comp="372" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1355"><net_src comp="404" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1360"><net_src comp="439" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1365"><net_src comp="495" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1371"><net_src comp="499" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1377"><net_src comp="543" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1382"><net_src comp="599" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1387"><net_src comp="649" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1392"><net_src comp="656" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1397"><net_src comp="674" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1402"><net_src comp="247" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1407"><net_src comp="260" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1412"><net_src comp="273" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1417"><net_src comp="865" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1422"><net_src comp="870" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1428"><net_src comp="885" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1431"><net_src comp="1425" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1435"><net_src comp="902" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1440"><net_src comp="1000" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1012" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: ref_4oPi_table_100 | {}
	Port: second_order_float_sin_cos_K0 | {}
	Port: second_order_float_sin_cos_K1 | {}
	Port: second_order_float_sin_cos_K2 | {}
 - Input state : 
	Port: sin_or_cos<float> : t_in | {1 }
	Port: sin_or_cos<float> : do_cos | {1 }
	Port: sin_or_cos<float> : ref_4oPi_table_100 | {1 2 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K0 | {4 5 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K1 | {4 5 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K2 | {4 5 }
  - Chain level:
	State 1
		din_sign : 1
		din_exp : 1
		din_sig : 1
		closepath : 2
		add_ln376 : 2
		addr : 3
		lshr_ln : 4
		zext_ln378 : 5
		ref_4oPi_table_100_addr : 6
		table_100 : 7
		trunc_ln379 : 4
	State 2
		shl_ln379 : 1
		Med : 2
	State 3
		zext_ln468 : 1
		h : 2
		Mx_bits : 3
		k : 3
		tmp : 3
		and_ln451 : 4
		Mx_bits_1 : 4
		Mx_bits_3 : 4
		tmp_2 : 5
		t : 6
		tmp_8 : 7
		tmp_9 : 8
		sext_ln75 : 9
		tmp_s : 10
		Mx_zeros : 11
	State 4
		select_ln453 : 1
		shl_ln504 : 1
		Mx : 2
		Ex_1 : 2
		tmp_6 : 3
		sub_ln506 : 3
		select_ln506 : 4
		zext_ln506_1 : 5
		zext_ln506 : 3
		lshr_ln506 : 6
		shl_ln506 : 6
		select_ln506_1 : 7
		B : 8
		tmp_1 : 1
		xor_ln242 : 2
		cos_basis : 2
		Mx_1 : 3
		tmp_3 : 8
		B_trunc : 8
		sin_basis : 2
		A : 9
		zext_ln28 : 10
		second_order_float_sin_cos_K0_addr : 11
		second_order_float_sin_cos_K0_load : 12
		second_order_float_sin_cos_K1_addr : 11
		second_order_float_sin_cos_K1_load : 12
		second_order_float_sin_cos_K2_addr : 11
		second_order_float_sin_cos_K2_load : 12
		index : 1
		tmp_11 : 2
		tmp_12 : 2
		results_sign : 3
		and_ln271 : 1
		xor_ln282 : 1
		results_sign_3 : 4
		results_sign_4 : 4
	State 5
		mul_ln23 : 1
		B_squared : 2
		zext_ln23_1 : 3
		t1 : 1
		sext_ln29 : 1
		mul_ln29 : 2
		trunc_ln : 3
		sext_ln30 : 1
		mul_ln30 : 4
		trunc_ln1 : 5
		sext_ln32 : 2
		sext_ln32_1 : 4
		add_ln32 : 5
		sext_ln32_2 : 6
		add_ln32_1 : 7
	State 6
		mul_ln32 : 1
		result : 2
		sext_ln252 : 1
		tmp_4 : 2
		out_bits : 3
		tmp_7 : 2
		out_bits_2 : 3
		tmp_5 : 4
		c : 5
		tmp_10 : 4
		c_1 : 5
		zext_ln291 : 3
		shl_ln291 : 6
		in_shift_1 : 7
		icmp_ln292 : 6
		add_ln290 : 6
		zext_ln291_1 : 8
		shl_ln291_1 : 9
		shift_1 : 7
		add_ln300 : 2
		sext_ln300 : 3
		newexp : 8
		tmp_15 : 9
		icmp_ln306 : 3
		or_ln306 : 10
		tmp_13 : 10
		tmp_14 : 7
		select_ln292 : 11
		empty : 9
		or_ln282 : 10
		results_exp : 10
		results_exp_1 : 11
		select_ln271 : 12
		results_sig : 13
		t_2 : 12
		bitcast_ln327 : 13
		ret_ln287 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln379_fu_366    |    0    |    0    |   325   |
|          |     shl_ln504_fu_528    |    0    |    0    |   166   |
|    shl   |     shl_ln506_fu_585    |    0    |    0    |    74   |
|          |    shl_ln291_fu_1110    |    0    |    0    |    96   |
|          |   shl_ln291_1_fu_1136   |    0    |    0    |    96   |
|----------|-------------------------|---------|---------|---------|
|          |       addr_fu_336       |    0    |    0    |    8    |
|          |     Mx_bits_3_fu_439    |    0    |    0    |    57   |
|          |   select_ln453_fu_509   |    0    |    0    |    8    |
|          |        k_1_fu_516       |    0    |    0    |    3    |
|          |   select_ln506_fu_563   |    0    |    0    |    8    |
|          |  select_ln506_1_fu_591  |    0    |    0    |    32   |
|          |     cos_basis_fu_649    |    0    |    0    |    2    |
|          |       Mx_1_fu_656       |    0    |    0    |    29   |
|          |     sin_basis_fu_684    |    0    |    0    |    2    |
|          |   results_sign_fu_857   |    0    |    0    |    2    |
|  select  |  results_sign_4_fu_902  |    0    |    0    |    2    |
|          |       Ex_2_fu_1006      |    0    |    0    |    8    |
|          |     shift_1_fu_1142     |    0    |    0    |    32   |
|          |   select_ln292_fu_1206  |    0    |    0    |    22   |
|          |   select_ln259_fu_1218  |    0    |    0    |    8    |
|          |   select_ln282_fu_1225  |    0    |    0    |    8    |
|          |   results_exp_fu_1237   |    0    |    0    |    8    |
|          |  results_exp_1_fu_1245  |    0    |    0    |    8    |
|          |  select_ln271_3_fu_1262 |    0    |    0    |    22   |
|          |   select_ln271_fu_1274  |    0    |    0    |    22   |
|          |   results_sig_fu_1282   |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_603      |    0    |    0    |    43   |
| sparsemux|      tmp_11_fu_713      |    0    |    0    |    65   |
|          |      tmp_12_fu_785      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln29_fu_286     |    2    |    0    |    31   |
|          |     mul_ln32_fu_290     |    4    |    0    |    25   |
|    mul   |         h_fu_294        |    5    |    0    |    90   |
|          |     mul_ln23_fu_913     |    1    |    0    |    5    |
|          |     mul_ln30_fu_966     |    1    |    0    |    5    |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_324    |    0    |    0    |    15   |
|          |   icmp_ln271_1_fu_499   |    0    |    0    |    30   |
|   icmp   |    icmp_ln271_fu_865    |    0    |    0    |    15   |
|          |    icmp_ln282_fu_885    |    0    |    0    |    15   |
|          |    icmp_ln292_fu_1120   |    0    |    0    |    39   |
|          |    icmp_ln306_fu_1174   |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln376_fu_330    |    0    |    0    |    15   |
|          |        Ex_fu_504        |    0    |    0    |    15   |
|    add   |     add_ln32_fu_990     |    0    |    0    |    29   |
|          |    add_ln32_1_fu_1000   |    0    |    0    |    30   |
|          |    add_ln290_fu_1126    |    0    |    0    |    39   |
|          |    add_ln300_fu_1150    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     Mx_bits_1_fu_433    |    0    |    0    |    65   |
|    sub   |       Ex_1_fu_543       |    0    |    0    |    15   |
|          |     sub_ln506_fu_557    |    0    |    0    |    15   |
|          |      newexp_fu_1160     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln506_fu_579    |    0    |    0    |    74   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln451_fu_422    |    0    |    0    |    2    |
|          |     xor_ln242_fu_643    |    0    |    0    |    2    |
|    xor   |     xor_ln278_fu_875    |    0    |    0    |    2    |
|          |     xor_ln282_fu_890    |    0    |    0    |    2    |
|          |    xor_ln271_fu_1256    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln451_fu_427    |    0    |    0    |    2    |
|          |     and_ln271_fu_870    |    0    |    0    |    2    |
|    and   |  results_sign_2_fu_880  |    0    |    0    |    2    |
|          |  results_sign_3_fu_896  |    0    |    0    |    2    |
|          |   and_ln271_1_fu_1252   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln306_fu_1180    |    0    |    0    |    2    |
|    or    |     or_ln282_fu_1232    |    0    |    0    |    2    |
|          |     or_ln271_fu_1270    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | do_cos_read_read_fu_222 |    0    |    0    |    0    |
|          |  t_in_read_read_fu_228  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sign_fu_302     |    0    |    0    |    0    |
| bitselect|        tmp_fu_414       |    0    |    0    |    0    |
|          |       tmp_6_fu_549      |    0    |    0    |    0    |
|          |      tmp_15_fu_1166     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      din_exp_fu_310     |    0    |    0    |    0    |
|          |      lshr_ln_fu_344     |    0    |    0    |    0    |
|          |        Med_fu_372       |    0    |    0    |    0    |
|          |      Mx_bits_fu_394     |    0    |    0    |    0    |
|          |         k_fu_404        |    0    |    0    |    0    |
|          |       tmp_2_fu_447      |    0    |    0    |    0    |
|          |       tmp_8_fu_465      |    0    |    0    |    0    |
|          |        Mx_fu_533        |    0    |    0    |    0    |
|          |       tmp_3_fu_664      |    0    |    0    |    0    |
|          |      B_trunc_fu_674     |    0    |    0    |    0    |
|partselect|     B_squared_fu_919    |    0    |    0    |    0    |
|          |        t1_fu_933        |    0    |    0    |    0    |
|          |     trunc_ln_fu_952     |    0    |    0    |    0    |
|          |     trunc_ln1_fu_972    |    0    |    0    |    0    |
|          |      result_fu_1020     |    0    |    0    |    0    |
|          |      tmp_4_fu_1034      |    0    |    0    |    0    |
|          |      tmp_7_fu_1052      |    0    |    0    |    0    |
|          |      tmp_5_fu_1070      |    0    |    0    |    0    |
|          |      tmp_10_fu_1088     |    0    |    0    |    0    |
|          |      tmp_13_fu_1186     |    0    |    0    |    0    |
|          |      tmp_14_fu_1196     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      din_sig_fu_320     |    0    |    0    |    0    |
|          |    trunc_ln379_fu_359   |    0    |    0    |    0    |
|   trunc  |     Mx_zeros_fu_495     |    0    |    0    |    0    |
|          |         B_fu_599        |    0    |    0    |    0    |
|          |    in_shift_1_fu_1116   |    0    |    0    |    0    |
|          |      empty_fu_1214      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln378_fu_354    |    0    |    0    |    0    |
|          |    zext_ln379_fu_363    |    0    |    0    |    0    |
|          |    zext_ln468_fu_389    |    0    |    0    |    0    |
|          |    zext_ln505_fu_522    |    0    |    0    |    0    |
|          |    zext_ln504_fu_525    |    0    |    0    |    0    |
|          |   zext_ln506_1_fu_571   |    0    |    0    |    0    |
|   zext   |    zext_ln506_fu_575    |    0    |    0    |    0    |
|          |     zext_ln28_fu_699    |    0    |    0    |    0    |
|          |     zext_ln23_fu_910    |    0    |    0    |    0    |
|          |    zext_ln23_1_fu_929   |    0    |    0    |    0    |
|          |     zext_ln29_fu_943    |    0    |    0    |    0    |
|          |    zext_ln32_fu_1016    |    0    |    0    |    0    |
|          |    zext_ln291_fu_1106   |    0    |    0    |    0    |
|          |   zext_ln291_1_fu_1132  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |         X_fu_382        |    0    |    0    |    0    |
|          |         t_fu_457        |    0    |    0    |    0    |
|          |       tmp_9_fu_475      |    0    |    0    |    0    |
|bitconcatenate|         A_fu_691        |    0    |    0    |    0    |
|          |       index_fu_706      |    0    |    0    |    0    |
|          |     out_bits_fu_1044    |    0    |    0    |    0    |
|          |    out_bits_2_fu_1062   |    0    |    0    |    0    |
|          |       t_2_fu_1290       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln75_fu_483    |    0    |    0    |    0    |
|          |     sext_ln29_fu_947    |    0    |    0    |    0    |
|          |     sext_ln30_fu_962    |    0    |    0    |    0    |
|          |     sext_ln32_fu_982    |    0    |    0    |    0    |
|   sext   |    sext_ln32_1_fu_986   |    0    |    0    |    0    |
|          |    sext_ln32_2_fu_996   |    0    |    0    |    0    |
|          |   sext_ln32_3_fu_1012   |    0    |    0    |    0    |
|          |    sext_ln252_fu_1030   |    0    |    0    |    0    |
|          |    sext_ln300_fu_1156   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_487      |    0    |    0    |    0    |
|   cttz   |        c_fu_1080        |    0    |    0    |    0    |
|          |       c_1_fu_1098       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    13   |    0    |   1926  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|                 B_reg_1379                |   22   |
|              B_trunc_reg_1394             |   15   |
|               Ex_1_reg_1374               |    8   |
|                Med_reg_1347               |   80   |
|               Mx_1_reg_1389               |   29   |
|             Mx_bits_3_reg_1357            |   58   |
|             Mx_zeros_reg_1362             |    6   |
|            add_ln32_1_reg_1437            |   30   |
|             and_ln271_reg_1419            |    1   |
|             closepath_reg_1330            |    1   |
|             cos_basis_reg_1384            |    1   |
|              din_exp_reg_1317             |    8   |
|              din_sig_reg_1324             |   23   |
|             din_sign_reg_1311             |    1   |
|            do_cos_read_reg_1303           |    1   |
|           icmp_ln271_1_reg_1368           |    1   |
|            icmp_ln271_reg_1414            |    1   |
|            icmp_ln282_reg_1425            |    1   |
|                 k_reg_1352                |    3   |
|      ref_4oPi_table_100_addr_reg_1337     |    4   |
|          results_sign_4_reg_1432          |    1   |
|second_order_float_sin_cos_K0_addr_reg_1399|    8   |
|second_order_float_sin_cos_K1_addr_reg_1404|    8   |
|second_order_float_sin_cos_K2_addr_reg_1409|    8   |
|            trunc_ln379_reg_1342           |    4   |
+-------------------------------------------+--------+
|                   Total                   |   323  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_254 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_267 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |    0   |  1926  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    1   |   323  |  1962  |
+-----------+--------+--------+--------+--------+
