<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/include/llvm/CodeGen/RegAllocRegistry.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L41'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/CodeGen/RegAllocRegistry.h --------------------------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the implementation for register allocator function</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// pass registry (RegisterRegAlloc).</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_CODEGEN_REGALLOCREGISTRY_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_CODEGEN_REGALLOCREGISTRY_H</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegAllocCommon.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachinePassRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class FunctionPass;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// RegisterRegAllocBase class - Track the registration of register allocators.</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;class SubClass&gt;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class RegisterRegAllocBase : public MachinePassRegistryNode&lt;FunctionPass *(*)()&gt; {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using FunctionPassCtor = FunctionPass *(*)();</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static MachinePassRegistry&lt;FunctionPassCtor&gt; Registry;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegisterRegAllocBase(const char *N, const char *D, FunctionPassCtor C)</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>1.08M</pre></td><td class='code'><pre>      : MachinePassRegistryNode(N, D, C) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>1.08M</pre></td><td class='code'><pre>    Registry.Add(this);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>1.08M</pre></td><td class='code'><pre>  }</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::RegisterRegAllocBase(char const*, char const*, llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>288k</pre></td><td class='code'><pre>      : MachinePassRegistryNode(N, D, C) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>288k</pre></td><td class='code'><pre>    Registry.Add(this);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>288k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::RegisterRegAllocBase(char const*, char const*, llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>      : MachinePassRegistryNode(N, D, C) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>    Registry.Add(this);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::RegisterRegAllocBase(char const*, char const*, llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>      : MachinePassRegistryNode(N, D, C) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>    Registry.Add(this);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::RegisterRegAllocBase(char const*, char const*, llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>366k</pre></td><td class='code'><pre>      : MachinePassRegistryNode(N, D, C) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>366k</pre></td><td class='code'><pre>    Registry.Add(this);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>366k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  ~RegisterRegAllocBase() <span class='red'>{ Registry.Remove(this); }</span></pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::~RegisterRegAllocBase()</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::~RegisterRegAllocBase()</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::~RegisterRegAllocBase()</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::~RegisterRegAllocBase()</pre></div></div></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Accessors.</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>280k</pre></td><td class='code'><pre>  SubClass *getNext() const {</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>280k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(MachinePassRegistryNode::getNext());</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>280k</pre></td><td class='code'><pre>  }</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::getNext() const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  SubClass *getNext() const {</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(MachinePassRegistryNode::getNext());</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::getNext() const</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::getNext() const</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::getNext() const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>  SubClass *getNext() const {</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(MachinePassRegistryNode::getNext());</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>  static SubClass *getList() {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(Registry.getList());</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>  }</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::getList()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static SubClass *getList() {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(Registry.getList());</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::getList()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static SubClass *getList() {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(Registry.getList());</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::getList()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static SubClass *getList() {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(Registry.getList());</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::getList()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>  static SubClass *getList() {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>    return static_cast&lt;SubClass *&gt;(Registry.getList());</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  static FunctionPassCtor getDefault() { return Registry.getDefault(); }</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::getDefault()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>  static FunctionPassCtor getDefault() { return Registry.getDefault(); }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::getDefault()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>  static FunctionPassCtor getDefault() { return Registry.getDefault(); }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::getDefault()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>8.62k</pre></td><td class='code'><pre>  static FunctionPassCtor getDefault() { return Registry.getDefault(); }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::getDefault()</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>  static FunctionPassCtor getDefault() { return Registry.getDefault(); }</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>54.7k</pre></td><td class='code'><pre>  static void setDefault(FunctionPassCtor C) { Registry.setDefault(C); }</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::setDefault(llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>  static void setDefault(FunctionPassCtor C) { Registry.setDefault(C); }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::setDefault(llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>  static void setDefault(FunctionPassCtor C) { Registry.setDefault(C); }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::setDefault(llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>4.31k</pre></td><td class='code'><pre>  static void setDefault(FunctionPassCtor C) { Registry.setDefault(C); }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::setDefault(llvm::FunctionPass* (*)())</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>37.4k</pre></td><td class='code'><pre>  static void setDefault(FunctionPassCtor C) { Registry.setDefault(C); }</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>  static void setListener(MachinePassRegistryListener&lt;FunctionPassCtor&gt; *L) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>    Registry.setListener(L);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>  }</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::SGPRRegisterRegAlloc&gt;::setListener(llvm::MachinePassRegistryListener&lt;llvm::FunctionPass* (*)()&gt;*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static void setListener(MachinePassRegistryListener&lt;FunctionPassCtor&gt; *L) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    Registry.setListener(L);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AMDGPUTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::VGPRRegisterRegAlloc&gt;::setListener(llvm::MachinePassRegistryListener&lt;llvm::FunctionPass* (*)()&gt;*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static void setListener(MachinePassRegistryListener&lt;FunctionPassCtor&gt; *L) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    Registry.setListener(L);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetMachine.cpp:llvm::RegisterRegAllocBase&lt;(anonymous namespace)::RVVRegisterRegAlloc&gt;::setListener(llvm::MachinePassRegistryListener&lt;llvm::FunctionPass* (*)()&gt;*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static void setListener(MachinePassRegistryListener&lt;FunctionPassCtor&gt; *L) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>    Registry.setListener(L);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::RegisterRegAllocBase&lt;llvm::RegisterRegAlloc&gt;::setListener(llvm::MachinePassRegistryListener&lt;llvm::FunctionPass* (*)()&gt;*)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>  static void setListener(MachinePassRegistryListener&lt;FunctionPassCtor&gt; *L) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>    Registry.setListener(L);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class RegisterRegAlloc : public RegisterRegAllocBase&lt;RegisterRegAlloc&gt; {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegisterRegAlloc(const char *N, const char *D, FunctionPassCtor C)</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>366k</pre></td><td class='code'><pre>    : RegisterRegAllocBase(N, D, C) {}</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// RegisterRegAlloc&apos;s global Registry tracks allocator registration.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;class T&gt;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachinePassRegistry&lt;typename RegisterRegAllocBase&lt;T&gt;::FunctionPassCtor&gt;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegisterRegAllocBase&lt;T&gt;::Registry;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_CODEGEN_REGALLOCREGISTRY_H</pre></td></tr></table></div></body></html>