m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/simulation/modelsim
vRing_Counter
Z1 !s110 1700544126
!i10b 1
!s100 7nmz5>oPS@d<^ib91G_N30
Io6MHNC^[Gcb`h5:Kzc4>X2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1700543888
8C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/Ring_Counter.v
FC:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/Ring_Counter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1700544126.000000
!s107 C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/Ring_Counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter|C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/Ring_Counter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter
Z7 tCvgOpt 0
n@ring_@counter
vtest_RC
R1
!i10b 1
!s100 EXlUMK;VERKVdNcIRAD;T2
IIU36i^n5Ah1kXZ67zE]172
R2
R0
w1700543901
8C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/test_RC.v
FC:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/test_RC.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/test_RC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter|C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Ring_Counter/test_RC.v|
!i113 1
R5
R6
R7
ntest_@r@c
