

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff19625e8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff19625e88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e70..

GPGPU-Sim PTX: cudaLaunch for 0x0x407b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmbiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmbiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmbiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmbiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmbiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmbiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmbiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9d70 (mri-gridding.4.sm_70.ptx:3124) @%p1 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9db0 (mri-gridding.4.sm_70.ptx:3135) shl.b32 %r82, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9dd0 (mri-gridding.4.sm_70.ptx:3139) @%p2 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9de8 (mri-gridding.4.sm_70.ptx:3145) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa280 (mri-gridding.4.sm_70.ptx:3294) @%p3 bra BB7_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa370 (mri-gridding.4.sm_70.ptx:3331) setp.ne.s32%p6, %r1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa298 (mri-gridding.4.sm_70.ptx:3299) @%p4 bra BB7_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa350 (mri-gridding.4.sm_70.ptx:3325) shl.b32 %r310, %r310, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa368 (mri-gridding.4.sm_70.ptx:3328) @%p5 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa370 (mri-gridding.4.sm_70.ptx:3331) setp.ne.s32%p6, %r1, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa378 (mri-gridding.4.sm_70.ptx:3332) @%p6 bra BB7_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3b0 (mri-gridding.4.sm_70.ptx:3342) mov.u32 %r311, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa3b8 (mri-gridding.4.sm_70.ptx:3343) @%p3 bra BB7_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4b8 (mri-gridding.4.sm_70.ptx:3382) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa3d8 (mri-gridding.4.sm_70.ptx:3349) @%p8 bra BB7_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4a0 (mri-gridding.4.sm_70.ptx:3377) shl.b32 %r311, %r311, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa4b0 (mri-gridding.4.sm_70.ptx:3379) @%p9 bra BB7_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4b8 (mri-gridding.4.sm_70.ptx:3382) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa638 (mri-gridding.4.sm_70.ptx:3430) @%p14 bra BB7_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa640 (mri-gridding.4.sm_70.ptx:3432) @%p1 bra BB7_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xa640 (mri-gridding.4.sm_70.ptx:3432) @%p1 bra BB7_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa748 (mri-gridding.4.sm_70.ptx:3500) @%p2 bra BB7_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xa748 (mri-gridding.4.sm_70.ptx:3500) @%p2 bra BB7_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa788 (mri-gridding.4.sm_70.ptx:3515) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmbiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmbiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmbiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmbiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmbiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 365456
gpu_sim_insn = 966095802
gpu_ipc =    2643.5352
gpu_tot_sim_cycle = 365456
gpu_tot_sim_insn = 966095802
gpu_tot_ipc =    2643.5352
gpu_tot_issued_cta = 2594
gpu_occupancy = 58.4580% 
gpu_tot_occupancy = 58.4580% 
max_total_param_size = 0
gpu_stall_dramfull = 3263426
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.1978
partiton_level_parallism_total  =       9.1978
partiton_level_parallism_util =      10.3812
partiton_level_parallism_util_total  =      10.3812
L2_BW  =     333.1814 GB/Sec
L2_BW_total  =     333.1814 GB/Sec
gpu_total_sim_rate=264104
############## bottleneck_stats #############
cycles: core 365456, icnt 365456, l2 365456, dram 274415
gpu_ipc	2643.535
gpu_tot_issued_cta = 2594, average cycles = 141
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 2646296 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1065 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.281	80
L1D data util	0.458	80	0.481	53
L1D tag util	0.144	80	0.150	53
L2 data util	0.227	64	0.227	56
L2 tag util	0.145	64	0.149	47
n_l2_access	 3381810
icnt s2m util	0.000	0	0.000	47	flits per packet: -nan
icnt m2s util	0.000	0	0.000	47	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.377	32	0.378	12

latency_l1_hit:	19396001, num_l1_reqs:	22815
L1 hit latency:	850
latency_l2_hit:	-638889215, num_l2_reqs:	2623481
L2 hit latency:	1393
latency_dram:	1367148589, num_dram_reqs:	715098
DRAM latency:	1911

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.629	80	0.659	53

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.151	80	0.159	53
sp pipe util	0.000	0	0.000	53
sfu pipe util	0.000	0	0.000	53
ldst mem cycle	0.000	0	0.000	53

smem port	0.643	80

n_reg_bank	16
reg port	0.148	16	0.227	2
L1D tag util	0.144	80	0.150	53
L1D fill util	0.023	80	0.024	53
n_l1d_mshr	4096
L1D mshr util	0.011	80
n_l1d_missq	16
L1D missq util	0.037	80
L1D hit rate	0.005
L1D miss rate	0.792
L1D rsfail rate	0.203
L2 tag util	0.145	64	0.149	47
L2 fill util	0.028	64	0.028	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.106	64	0.111	39
L2 missq util	0.004	64	0.004	58
L2 hit rate	0.783
L2 miss rate	0.211
L2 rsfail rate	0.006

dram activity	0.710	32	0.715	21

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.145

run 0.044, fetch 0.001, sync 0.638, control 0.003, data 0.304, struct 0.010
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9834
	L1D_cache_core[1]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9744
	L1D_cache_core[2]: Access = 42768, Miss = 42400, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9297
	L1D_cache_core[3]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10402
	L1D_cache_core[4]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9825
	L1D_cache_core[5]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9731
	L1D_cache_core[6]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9486
	L1D_cache_core[7]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10269
	L1D_cache_core[8]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9830
	L1D_cache_core[9]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9901
	L1D_cache_core[10]: Access = 42768, Miss = 42279, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 9606
	L1D_cache_core[11]: Access = 41472, Miss = 41163, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 10393
	L1D_cache_core[12]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9831
	L1D_cache_core[13]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9902
	L1D_cache_core[14]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 9607
	L1D_cache_core[15]: Access = 41472, Miss = 41116, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11112
	L1D_cache_core[16]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9832
	L1D_cache_core[17]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10448
	L1D_cache_core[18]: Access = 42768, Miss = 42464, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 9815
	L1D_cache_core[19]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11113
	L1D_cache_core[20]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10718
	L1D_cache_core[21]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10449
	L1D_cache_core[22]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 9816
	L1D_cache_core[23]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11366
	L1D_cache_core[24]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10798
	L1D_cache_core[25]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10450
	L1D_cache_core[26]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9817
	L1D_cache_core[27]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11368
	L1D_cache_core[28]: Access = 42768, Miss = 42435, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 10799
	L1D_cache_core[29]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10451
	L1D_cache_core[30]: Access = 42768, Miss = 42392, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9818
	L1D_cache_core[31]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11375
	L1D_cache_core[32]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10825
	L1D_cache_core[33]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10452
	L1D_cache_core[34]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10471
	L1D_cache_core[35]: Access = 40176, Miss = 39664, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 11379
	L1D_cache_core[36]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10826
	L1D_cache_core[37]: Access = 42768, Miss = 42441, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 10771
	L1D_cache_core[38]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10477
	L1D_cache_core[39]: Access = 41472, Miss = 41226, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 11378
	L1D_cache_core[40]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10851
	L1D_cache_core[41]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10772
	L1D_cache_core[42]: Access = 41472, Miss = 41336, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10489
	L1D_cache_core[43]: Access = 40176, Miss = 40048, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11673
	L1D_cache_core[44]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10852
	L1D_cache_core[45]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10773
	L1D_cache_core[46]: Access = 41472, Miss = 41225, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10791
	L1D_cache_core[47]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11689
	L1D_cache_core[48]: Access = 42768, Miss = 42595, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 10868
	L1D_cache_core[49]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10774
	L1D_cache_core[50]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10792
	L1D_cache_core[51]: Access = 40176, Miss = 39927, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 11702
	L1D_cache_core[52]: Access = 41472, Miss = 41240, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10869
	L1D_cache_core[53]: Access = 44064, Miss = 43936, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10775
	L1D_cache_core[54]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10793
	L1D_cache_core[55]: Access = 40176, Miss = 40048, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11703
	L1D_cache_core[56]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10995
	L1D_cache_core[57]: Access = 43634, Miss = 43506, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10841
	L1D_cache_core[58]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10794
	L1D_cache_core[59]: Access = 41472, Miss = 41194, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 11704
	L1D_cache_core[60]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11016
	L1D_cache_core[61]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10842
	L1D_cache_core[62]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10818
	L1D_cache_core[63]: Access = 41472, Miss = 41080, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11705
	L1D_cache_core[64]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11017
	L1D_cache_core[65]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10843
	L1D_cache_core[66]: Access = 42768, Miss = 42640, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 10819
	L1D_cache_core[67]: Access = 41472, Miss = 41140, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 11716
	L1D_cache_core[68]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11018
	L1D_cache_core[69]: Access = 42768, Miss = 42532, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10844
	L1D_cache_core[70]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10820
	L1D_cache_core[71]: Access = 40176, Miss = 39800, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 11717
	L1D_cache_core[72]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11019
	L1D_cache_core[73]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10777
	L1D_cache_core[74]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10859
	L1D_cache_core[75]: Access = 41472, Miss = 41344, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 11718
	L1D_cache_core[76]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 11020
	L1D_cache_core[77]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10849
	L1D_cache_core[78]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10822
	L1D_cache_core[79]: Access = 40176, Miss = 39760, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 11719
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3338579
	L1D_total_cache_miss_rate = 0.9932
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 856240
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 856024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2674562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 856024
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19677, 11718, 10430, 10430, 9142, 9142, 9142, 9142, 19677, 11718, 10430, 10430, 9142, 9142, 9142, 9142, 19677, 11718, 10430, 10430, 9142, 9142, 9142, 9142, 16866, 10044, 8940, 8940, 7836, 7836, 7836, 7836, 16866, 10044, 8940, 8940, 7836, 7836, 7836, 7836, 
gpgpu_n_tot_thrd_icount = 1053286016
gpgpu_n_tot_w_icount = 32915188
gpgpu_n_stall_shd_mem = 18852583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 2697416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 5353328
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3994151
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26531226	W0_Idle:15269238	W0_Scoreboard:38761524	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:39	W11:0	W12:0	W13:0	W14:0	W15:0	W16:500642	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30443067
single_issue_nums: WS0:10679498	WS1:7730120	WS2:7252785	WS3:7252785	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 107896640 {40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21579328 {8:2697416,}
maxmflatency = 13117 
max_icnt2mem_latency = 9844 
maxmrqlatency = 1378 
max_icnt2sh_latency = 280 
averagemflatency = 1498 
avg_icnt2mem_latency = 439 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:520225 	444753 	296004 	301842 	540443 	750626 	381860 	72800 	2638 	141 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37056 	16088 	1765205 	939321 	462765 	112640 	28319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1906195 	444686 	115813 	116859 	172162 	202007 	204190 	121117 	56322 	22043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2751216 	321584 	160316 	87031 	33471 	6508 	1265 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	390 	161 	86 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       168       256       192       256       168       256       184       320       144       256       136       216       128       256       136       248 
dram[1]:       168       233       224       248       208       256       200       256       184       256       176       240       160       256       176       256 
dram[2]:       200       256       232       256       208       256       232       320       208       256       176       256       176       256       208       248 
dram[3]:       224       256       232       256       208       256       232       256       200       256       168       256       176       256       208       248 
dram[4]:       240       248       224       256       208       256       171       256       176       256       176       232       192       256       200       256 
dram[5]:       240       232       224       256       208       256       176       256       176       256       200       232       192       256       200       248 
dram[6]:       184       250       224       256       208       256       224       256       200       256       200       232       168       256       184       256 
dram[7]:       149       256       224       256       208       256       216       256       200       256       208       240       160       256       184       256 
dram[8]:       136       232       224       232       208       248       216       256       184       216       176       232       160       256       184       248 
dram[9]:       192       232       224       224       208       240       280       256       192       200       184       232       160       256       184       256 
dram[10]:       191       232       256       232       208       248       256       256       160       216       176       232       168       256       176       248 
dram[11]:       192       232       256       232       208       216       256       232       160       216       184       232       168       256       168       248 
dram[12]:       240       200       224       248       224       176       256       200       216       240       240       232       256       224       248       240 
dram[13]:       256       184       240       224       256       176       256       168       256       240       240       232       256       216       256       240 
dram[14]:       256       184       240       224       256       176       320       208       256       240       232       232       256       224       256       248 
dram[15]:       248       176       232       224       256       176       320       225       256       240       232       240       248       216       256       240 
dram[16]:       248       200       232       224       256       176       320       224       256       240       240       240       232       224       256       248 
dram[17]:       256       128       256       224       256       136       256       104       256       200       256       136       256       160       256       128 
dram[18]:       256       160       256       224       256       144       320       136       256       136       256       128       256       152       256       120 
dram[19]:       256       152       256       224       256       136       256        96       256       144       256       144       256       176       256       128 
dram[20]:       256       128       256       224       256       128       256       120       256       136       256       144       256       192       256       136 
dram[21]:       256       128       256       224       256       128       256       120       256       144       256       152       256       184       256       144 
dram[22]:       256       136       256       224       256       128       256       136       256       144       256       152       256       176       256       144 
dram[23]:       256       128       256       224       256       128       256       128       256       136       256       152       256       160       256       128 
dram[24]:       256       152       256       224       256       144       256       168       256       184       256       152       256       183       256       128 
dram[25]:       256       128       256       224       256       144       256       152       256       176       256       136       256       184       256       128 
dram[26]:       256       136       256       224       256       128       256       168       256       184       256       136       256       160       256       128 
dram[27]:       256       160       256       224       256       128       256       152       256       184       256       152       256       152       256       135 
dram[28]:       256       160       256       224       256       136       287       184       256       112       200       136       256       128       248       136 
dram[29]:       256       120       256       224       256       136       256       160       256       112       192       128       256       128       256       128 
dram[30]:       256       104       256       224       256       136       320       184       256       152       216       120       256       127       224       128 
dram[31]:       256       176       256       224       256       136       320       192       256       152       216       128       256       144       224       128 
maximum service time to same row:
dram[0]:     32896     33590     34437     32797     38026     35119     49070     51236     33028     32992     32293     32268     33531     32606     33200     32524 
dram[1]:     33731     33218     33834     33018     36240     35189     39459     38215     32595     32511     32260     31405     32268     32045     32356     31715 
dram[2]:     33525     33520     33840     32982     36808     35217     47988     51651     33154     33268     32270     31379     32188     32036     32359     31686 
dram[3]:     33517     33506     34126     33046     36538     35109     40269     38823     33312     33028     32505     31515     32136     32241     32495     31622 
dram[4]:     33728     34102     33829     33054     35651     34624     39600     37902     31460     31540     32080     31239     31615     32069     32293     31610 
dram[5]:     33627     34063     33454     32938     35885     34842     39443     38083     31551     31545     32096     31301     31753     32115     32399     31773 
dram[6]:     33434     33817     33716     33106     36056     35112     39591     38195     31795     31622     32512     31428     31885     32220     32373     31905 
dram[7]:     33566     33896     33872     33514     36277     34859     39667     38173     31873     31603     32577     31543     31865     32161     32345     31974 
dram[8]:     33686     34212     33953     33427     36312     34795     39636     38211     31926     31646     32583     31622     31948     32186     32274     32026 
dram[9]:     33828     34372     33554     32738     36086     34766     51042     37104     31688     31406     32124     31246     31719     31625     32000     31391 
dram[10]:     33586     33837     33602     32757     35916     34809     49670     37131     31385     31630     32078     31212     31746     31624     32009     31376 
dram[11]:     33622     33935     33535     32756     35955     34898     49721     37186     31505     31628     32044     31213     31735     31771     31973     31377 
dram[12]:     33496     33226     33590     33069     34950     34988     38170     42908     31640     32070     31722     31214     31954     31826     31981     31614 
dram[13]:     33841     33297     33580     32908     34827     34900     38628     38065     31928     32130     31721     31201     31760     31943     31945     31605 
dram[14]:     33838     33736     33640     32935     34777     34907     54297     44303     32833     32494     31792     31732     31873     31957     32087     31822 
dram[15]:     33816     34072     33667     33405     35108     34993     54830     44180     32572     32634     31837     31886     31727     31946     32068     31755 
dram[16]:     33937     34288     33700     33376     35131     35119     54931     43690     32447     32427     31837     31897     31746     31960     32254     31891 
dram[17]:     33631     33415     32762     35233     34331     38150     38461     40486     32971     32775     31946     33053     32348     33308     32031     33256 
dram[18]:     32911     33072     32840     35241     34391     38059     54157     44830     33596     33830     31941     33001     32348     33311     32052     33191 
dram[19]:     33565     33052     32948     34769     34702     37704     39215     40938     33119     33924     32129     33048     32365     33365     32177     33359 
dram[20]:     33166     33398     32762     34566     34488     37292     37698     39808     31217     32129     32104     32775     31906     32363     31892     32518 
dram[21]:     33345     33367     32555     34554     34594     37139     37732     39635     31268     32085     32140     32809     31992     32487     31950     32486 
dram[22]:     33389     33467     32534     34738     34551     37290     37730     39695     31477     32091     32255     33117     32151     32604     31904     32800 
dram[23]:     33386     33410     32691     34888     34356     37654     37478     40428     31517     32133     32278     32877     32140     32691     31874     33006 
dram[24]:     33946     33867     32692     34683     34308     37494     37519     40221     31589     32141     32170     33209     31912     32639     31875     32699 
dram[25]:     33810     33544     32428     34637     34192     37338     37150     43699     31410     32137     31281     32584     31882     32734     31750     32591 
dram[26]:     33617     33452     32354     34654     34246     37418     37061     43619     31330     32272     31222     32532     31571     32728     31679     33002 
dram[27]:     33422     33561     32445     34776     34319     37634     37002     43700     31475     32353     31532     32908     31919     32779     31909     32964 
dram[28]:     33364     33481     32716     34956     35049     37976     51819     48198     32293     32462     31884     32903     32232     32930     32502     32976 
dram[29]:     33437     33268     32857     34697     35301     38001     37911     48187     32487     32531     31965     32870     32464     33292     32426     33198 
dram[30]:     33514     33290     32893     34704     35453     37940     52212     48655     33131     33390     32200     32894     32425     33336     32468     33222 
dram[31]:     33521     33080     32801     35052     35276     38492     51114     48122     32923     32930     32231     32946     32545     33340     32641     33338 
average row accesses per activate:
dram[0]: 16.673685 19.355623 17.473684 21.993128 18.090910 21.333334 18.443804 18.713449 20.250000 18.735632 18.360655 19.036827 15.889952 19.037249 14.701835 17.969013 
dram[1]: 17.698324 19.495384 17.971510 21.412163 18.604650 20.846905 18.991098 19.296970 19.817629 19.757576 19.255014 17.454546 18.450001 18.821529 16.438461 18.649122 
dram[2]: 15.959698 18.580645 16.811670 22.395760 16.497410 20.000000 16.580311 21.404682 18.161560 20.000000 19.255014 18.113207 17.162790 18.875000 16.654545 18.649122 
dram[3]: 18.526316 19.337423 19.806250 23.474073 18.729412 19.452888 19.452888 20.125786 19.462687 20.077160 19.940653 18.360655 16.730478 19.948950 16.357143 19.023739 
dram[4]: 19.393940 20.467533 19.264439 22.963768 19.776398 19.277109 19.393940 19.593845 20.438871 20.764332 20.059702 16.884422 19.478006 18.923077 17.329729 19.083334 
dram[5]: 19.495384 19.396923 20.222221 22.395760 18.511627 20.189274 18.768328 18.729412 19.579580 21.806021 20.119761 17.824934 18.869318 18.348066 16.568476 17.615385 
dram[6]: 18.114943 18.541176 21.631399 21.954861 18.840237 21.192053 18.658892 17.738161 18.385269 20.061539 20.059702 17.777779 19.086206 19.650888 17.860723 17.567123 
dram[7]: 19.588785 19.823900 20.445162 22.448399 18.565598 20.382166 19.692308 18.658892 19.666666 19.462687 20.363636 17.275064 17.664894 19.592920 17.960785 17.329729 
dram[8]: 20.167202 19.424149 21.268456 21.096991 19.180723 20.846905 19.814241 18.130312 18.866280 21.589403 19.200001 17.920000 17.812332 19.031519 17.236559 17.324324 
dram[9]: 18.817911 18.945784 20.314102 21.602739 19.900000 20.915033 18.823530 18.768328 18.595989 19.697886 18.614958 18.016087 17.623343 18.977142 18.264957 17.231182 
dram[10]: 18.063038 18.472303 20.184713 21.751724 18.504349 21.192053 17.391304 19.692308 18.212290 20.248447 19.255014 18.512396 16.948980 18.815865 16.478149 17.910614 
dram[11]: 17.874287 19.555555 22.083624 22.824373 18.404625 20.645161 18.658892 18.604650 18.789625 19.638554 19.881657 18.614958 16.165451 19.709198 16.435898 18.372494 
dram[12]: 19.123123 17.813559 22.996389 20.382166 17.927172 17.534246 19.104477 19.104477 19.757576 21.032259 19.310345 18.064516 18.455555 19.086206 18.059155 17.777159 
dram[13]: 20.410257 17.043243 21.023102 20.749186 18.571428 17.112299 20.189274 19.875776 18.789625 20.438871 17.920000 17.824934 17.764706 17.854839 19.191616 17.629835 
dram[14]: 22.535212 18.526316 21.557823 20.846905 18.045326 17.161291 20.000000 18.823530 21.879194 20.185759 18.929577 16.390244 18.353592 17.902966 19.249249 17.879551 
dram[15]: 21.993128 19.862068 22.055944 22.377623 18.680351 19.296970 19.296970 18.181818 20.830671 21.307190 19.706745 17.364342 18.610643 18.501392 19.077381 17.484932 
dram[16]: 20.915033 17.898306 21.557823 20.983606 18.571428 18.713449 19.533743 17.582418 18.789625 21.447369 19.090910 17.186701 18.821529 18.452778 18.256411 18.182337 
dram[17]: 21.192053 17.787710 22.222221 19.104477 20.222221 17.837536 18.784660 18.497110 20.375000 18.789625 18.614958 17.099237 18.610643 16.820253 17.706371 17.240541 
dram[18]: 20.711973 18.090910 21.192053 20.253164 20.749186 17.747900 19.123123 17.977528 19.132353 19.638554 17.777779 17.012659 19.598820 18.005421 17.368565 16.740158 
dram[19]: 19.104477 18.351585 21.476511 20.031446 19.480122 17.454546 19.962383 17.630854 18.735632 19.176470 18.614958 17.454546 21.220448 18.005421 18.797653 17.281080 
dram[20]: 18.724340 17.502762 22.145329 20.885246 19.020958 16.543081 20.215874 17.112299 19.520958 17.157894 18.876404 16.350365 19.709198 17.438320 18.973293 15.049295 
dram[21]: 19.660494 16.896000 22.034601 19.219219 20.475883 15.232614 20.025158 16.410257 18.077995 17.863014 17.967915 15.412844 19.592920 15.238532 18.695906 14.372197 
dram[22]: 19.420732 17.037838 23.585186 19.512196 19.474007 16.713911 21.586441 17.977528 18.757225 17.526882 18.016087 17.012659 20.188450 16.293827 17.761110 16.868422 
dram[23]: 19.660494 18.761906 22.535212 20.512821 22.581560 17.304348 21.883162 18.181818 19.064327 17.157894 18.929577 16.551723 19.592920 16.277227 18.275072 17.093334 
dram[24]: 20.901316 18.312140 22.299652 21.520269 21.016502 17.827297 20.675325 18.823530 18.161560 19.462687 18.983051 17.012659 19.364431 16.567089 18.016949 15.788177 
dram[25]: 20.780329 17.406593 22.145329 20.953947 19.593845 16.368286 20.280254 18.390804 18.263306 17.621622 18.666666 17.142857 20.066465 17.312170 19.875389 16.558140 
dram[26]: 20.276527 17.792717 21.917809 20.222221 20.608414 14.918415 21.086092 18.658892 19.697886 17.248676 18.718662 16.884422 20.250000 16.899742 18.247126 16.181818 
dram[27]: 20.589577 18.404625 21.993128 19.968653 21.958620 17.927172 19.776398 18.497110 18.418079 17.912088 18.887323 17.824934 20.500000 17.206806 19.011976 16.824146 
dram[28]: 20.410257 17.446575 23.104692 18.925373 21.548822 16.204603 19.937695 19.875776 19.817629 20.311527 19.310345 18.310627 18.977142 16.634760 17.193548 16.780106 
dram[29]: 19.414635 16.846561 21.621622 17.675070 20.253164 17.032259 18.823530 18.130312 19.579580 20.061539 17.545692 16.926952 18.297522 15.951691 16.970745 15.408654 
dram[30]: 18.690266 16.329897 23.357664 19.146341 21.333334 16.761906 18.823530 17.582418 17.669376 18.575499 18.260870 17.099237 18.553072 16.676767 17.243244 16.435898 
dram[31]: 19.190332 15.416059 22.299652 19.071856 20.846905 16.543081 18.604650 15.960100 17.621622 17.306667 18.563536 16.716417 18.250000 15.538823 16.614584 15.369305 
average row locality = 3311339/176708 = 18.739044
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:      5056      5088      5040      5120      5088      5120      5120      5120      5184      5216      5376      5376      5320      5328      5160      5132 
dram[1]:      5056      5056      5040      5064      5120      5120      5120      5088      5216      5216      5376      5376      5320      5328      5163      5128 
dram[2]:      5056      5056      5064      5064      5088      5120      5120      5120      5216      5216      5376      5376      5320      5328      5168      5128 
dram[3]:      5056      5024      5064      5064      5088      5120      5120      5120      5216      5204      5376      5376      5320      5324      5168      5162 
dram[4]:      5120      5024      5064      5064      5088      5120      5120      5088      5216      5216      5376      5376      5320      5320      5168      5168 
dram[5]:      5056      5024      5096      5064      5088      5120      5120      5088      5216      5216      5376      5376      5320      5320      5165      5168 
dram[6]:      5024      5024      5064      5052      5088      5120      5120      5088      5192      5216      5376      5376      5320      5320      5168      5168 
dram[7]:      5008      5024      5064      5040      5088      5120      5120      5120      5192      5216      5376      5376      5320      5320      5168      5168 
dram[8]:      4992      5000      5064      5040      5088      5120      5120      5120      5192      5216      5376      5376      5328      5320      5168      5160 
dram[9]:      5024      5016      5064      5040      5088      5120      5120      5120      5192      5216      5376      5376      5328      5320      5164      5160 
dram[10]:      5024      5056      5064      5040      5104      5120      5120      5120      5216      5216      5376      5376      5328      5320      5160      5167 
dram[11]:      4976      5056      5064      5088      5088      5120      5120      5120      5216      5216      5376      5376      5328      5320      5160      5168 
dram[12]:      5088      5032      5096      5120      5120      5120      5120      5120      5216      5216      5376      5376      5328      5320      5162      5144 
dram[13]:      5088      5032      5096      5096      5096      5120      5120      5120      5216      5216      5376      5376      5328      5320      5160      5144 
dram[14]:      5120      5056      5064      5120      5096      5104      5120      5120      5216      5216      5376      5376      5328      5320      5160      5145 
dram[15]:      5120      5056      5040      5120      5096      5088      5088      5120      5216      5216      5376      5376      5328      5320      5160      5144 
dram[16]:      5120      5056      5064      5120      5096      5120      5088      5120      5216      5216      5376      5376      5328      5324      5152      5144 
dram[17]:      5120      5088      5120      5120      5096      5088      5088      5120      5216      5216      5376      5376      5328      5328      5136      5132 
dram[18]:      5120      5088      5120      5120      5096      5056      5088      5120      5204      5216      5376      5376      5328      5328      5155      5128 
dram[19]:      5120      5088      5120      5096      5096      5056      5088      5120      5216      5216      5376      5376      5320      5328      5160      5144 
dram[20]:      5108      5056      5120      5096      5076      5056      5088      5120      5216      5216      5376      5376      5320      5328      5144      5162 
dram[21]:      5096      5056      5088      5120      5088      5072      5088      5120      5192      5216      5376      5376      5320      5328      5144      5160 
dram[22]:      5096      5024      5088      5120      5088      5088      5088      5120      5192      5216      5376      5376      5320      5292      5141      5160 
dram[23]:      5096      5024      5120      5120      5088      5088      5088      5120      5216      5216      5376      5376      5320      5280      5128      5160 
dram[24]:      5080      5056      5120      5096      5088      5120      5088      5120      5216      5216      5376      5376      5320      5248      5128      5160 
dram[25]:      5064      5056      5120      5096      5088      5120      5088      5120      5216      5216      5376      5376      5320      5248      5135      5152 
dram[26]:      5032      5072      5120      5096      5088      5120      5088      5120      5216      5216      5376      5376      5320      5272      5112      5152 
dram[27]:      5044      5088      5120      5096      5088      5120      5088      5120      5216      5216      5364      5376      5320      5268      5112      5158 
dram[28]:      5088      5088      5120      5072      5120      5056      5120      5120      5216      5216      5376      5376      5320      5296      5152      5160 
dram[29]:      5088      5088      5120      5048      5120      5056      5120      5120      5216      5216      5376      5376      5320      5296      5137      5160 
dram[30]:      5056      5056      5120      5024      5120      5056      5120      5120      5216      5216      5376      5376      5320      5296      5136      5160 
dram[31]:      5072      5056      5120      5096      5120      5056      5120      5120      5216      5192      5376      5376      5324      5296      5136      5156 
total dram writes = 2650532
bank skew: 5376/4976 = 1.08
chip skew: 82954/82680 = 1.00
average mf latency per bank:
dram[0]:       1831      1495      1768      1489      1696      1534      1643      1652      1572      1560      1569      1497      1691      1491      1824      1489
dram[1]:       1603      1430      1588      1389      1584      1436      1577      1465      1528      1401      1496      1408      1574      1464      1602      1450
dram[2]:       1524      1520      1493      1493      1472      1598      1410      1576      1375      1521      1372      1509      1518      1491      1582      1483
dram[3]:       1548      1493      1495      1449      1513      1460      1477      1470      1430      1463      1419      1493      1550      1472      1583      1466
dram[4]:       1540      1439      1474      1405      1464      1427      1418      1435      1414      1405      1421      1385      1510      1402      1557      1413
dram[5]:       1514      1467      1440      1410      1431      1456      1403      1457      1394      1406      1418      1412      1559      1391      1549      1443
dram[6]:       1559      1416      1515      1381      1552      1396      1494      1414      1458      1380      1436      1401      1512      1447      1561      1446
dram[7]:       1509      1485      1446      1453      1431      1472      1412      1421      1397      1393      1404      1415      1524      1416      1513      1455
dram[8]:       1703      1472      1609      1416      1595      1501      1523      1503      1522      1481      1497      1509      1686      1483      1721      1448
dram[9]:       1663      1557      1614      1492      1624      1502      1592      1482      1577      1434      1583      1432      1692      1500      1677      1546
dram[10]:       1733      1508      1677      1465      1709      1445      1674      1416      1633      1381      1622      1365      1711      1414      1695      1493
dram[11]:       1758      1516      1681      1476      1691      1510      1635      1509      1590      1465      1570      1452      1691      1451      1718      1473
dram[12]:       1446      1477      1417      1467      1402      1496      1373      1529      1339      1451      1356      1419      1457      1451      1501      1438
dram[13]:       1385      1589      1375      1547      1404      1545      1417      1479      1368      1501      1356      1554      1410      1591      1420      1555
dram[14]:       1423      1505      1393      1521      1400      1536      1371      1538      1326      1528      1364      1527      1468      1532      1522      1538
dram[15]:       1528      1516      1495      1486      1460      1486      1415      1510      1396      1451      1413      1445      1499      1493      1605      1542
dram[16]:       1436      1562      1403      1519      1381      1497      1373      1506      1365      1442      1370      1421      1437      1507      1488      1525
dram[17]:       1467      1750      1417      1690      1444      1622      1487      1560      1412      1589      1392      1643      1456      1747      1496      1742
dram[18]:       1516      1711      1507      1632      1571      1565      1608      1502      1489      1513      1441      1607      1505      1706      1539      1725
dram[19]:       1466      1716      1429      1662      1444      1668      1449      1650      1401      1598      1389      1646      1499      1682      1491      1735
dram[20]:       1517      1706      1487      1645      1530      1590      1489      1525      1452      1527      1429      1543      1479      1692      1560      1726
dram[21]:       1465      1746      1442      1669      1502      1596      1527      1495      1474      1507      1432      1576      1507      1717      1501      1783
dram[22]:       1397      1674      1367      1620      1402      1583      1430      1526      1411      1534      1372      1554      1424      1681      1440      1694
dram[23]:       1501      1639      1450      1560      1503      1497      1497      1449      1452      1523      1403      1574      1507      1701      1578      1674
dram[24]:       1406      1674      1289      1570      1302      1542      1307      1512      1303      1561      1290      1602      1440      1661      1496      1678
dram[25]:       1402      1713      1360      1618      1393      1593      1401      1548      1327      1557      1314      1612      1439      1697      1484      1737
dram[26]:       1411      1710      1386      1674      1430      1600      1413      1549      1307      1603      1280      1637      1363      1708      1423      1712
dram[27]:       1451      1584      1439      1562      1456      1504      1411      1450      1365      1494      1359      1495      1475      1601      1478      1598
dram[28]:       1444      1780      1447      1720      1503      1701      1551      1600      1477      1550      1475      1535      1493      1633      1447      1758
dram[29]:       1468      1759      1476      1702      1523      1703      1535      1614      1480      1584      1430      1624      1507      1672      1512      1753
dram[30]:       1463      1777      1489      1724      1562      1696      1517      1654      1410      1617      1383      1665      1436      1759      1471      1762
dram[31]:       1539      1813      1552      1711      1615      1625      1623      1581      1505      1542      1470      1579      1422      1781      1470      1851
maximum mf latency per bank:
dram[0]:       8068      7743     10149      9728     10357     10018     10431     10119     10412     10183     10025     10126      8017      7840      7969      7889
dram[1]:       6924      6928     10085     10120     10443     10421     10594     10506     10417     10472     10472     10352      8003      7967      8190      8103
dram[2]:       7588      7592     10522     10438     10606     10534     10631     10672     10623     10579     10519     10235      8165      8041      8354      8302
dram[3]:       7455      7459      9987      9949     10396     10310     10425     10376     10508     10528     10449     10433      8561      8522      8491      8634
dram[4]:       8918      8932      9853      9818      9873      9842      9893      9937      9889      9871      8957      9099      8781      8634      6549      5560
dram[5]:       8786      8800      9721      9686      9746      9709      9761      9806      9764      9765      8969      9379      8820      8752      6754      5723
dram[6]:       8655      8667      9589      9562      9608      9592      9628      9677      9624      9606      9143      9574      8748      8799      6301      6347
dram[7]:       8525      8534      9448      9425      9472      9449      9493      9542      9496      9586      9249      9690      8900      8914      6419      6368
dram[8]:       7315      7322      9316      9295      9340      9324      9363      9520      9365      9643      9502      9697      9082      8935      6829      6877
dram[9]:       7189      7193      8708      8521      9864      9407      9988      9792      9980      9940      9634      9972      6830      6673      6691      6747
dram[10]:       9181      9201      9205      9223      9901      9559      9958      9730     10081      9670      9284      9445      7048      6752      6933      6271
dram[11]:       9047      9068      9072      9091     10009      9694     10046      9839     10048      9881      9385      9524      7225      7348      6883      6601
dram[12]:       8397      8404      9016      8898      9989      9902     10474     10047     10494     10060     10530      9837      7850      7420      8077      7306
dram[13]:       8270      8274      9511      9428      9981      9845     10330      9887     10371      9989     10325      9934      8042      7331      8259      7416
dram[14]:       8131      8137      9734      9555     10374     10313     10392     10378     10394     10573     10404     10416      8322      7600      8501      7632
dram[15]:       8265      8275      9763      9511     10348     10359     10368     10378     10386     10563     10400     10409      8437      7705      8614      7868
dram[16]:       7744      7748      9573      9301     10346     10082     10367     10306     10395     10358     10386     10342      8570      7807      8709      7799
dram[17]:       6924      7923     10331     10342     10350     10360     10379     10496     10375     10494     10386     10390      8681      8389      8948      8895
dram[18]:       7587      8451     10605     10609     10621     10628     10671     10689     10666     10648     10369     10371      8808      8486      9085      8219
dram[19]:       7454      7521      9986      9993     10397     10404     10421     10431     10447     10576     10455     10456      8944      9212      9172      8344
dram[20]:       8927      8934      9855      9859      9878      9885      9906      9947      9893      9894      9718      9169      8261      9426      8340      8080
dram[21]:       8802      8919      9717      9716      9744      9745      9779      9810      9870      9765      9782      9293      8354      9545      6722      8858
dram[22]:       8662      8669      9589      9593      9612      9618      9714      9681     10029      9628      9987      9373      8457      9580      6804      8627
dram[23]:       9742      8539      9451      9449      9477      9479      9821      9544     10089      9499     10075      9476      8678      9576      8842      7617
dram[24]:       7576      7321      9323      9327      9345      9352      9918      9415     10162      9616     10152      9561      8806      9729      8046      8710
dram[25]:       7189      8138      8830      9398      9546     10284     10027     10299     10304     10301     10271      9566      7062      7801      7345      8277
dram[26]:       9192      9199      9216      9520      9649     10304      9739     10408      9964     10309      9906      8992      6998      7932      7309      8079
dram[27]:      12244      9071     10756      9651      9767     10379      9865     10385      9950     10371     10124      9112     10826      7719     13117      7144
dram[28]:       8408      8539      9207      9912     10047     10383     10290     10455     10314     10411     10150     10011      7107      7711      7368      7521
dram[29]:       8274      8269      9745     10572     10099     10693     10147     10762     10152     10760     10030     10226      7198      7857      7393      8213
dram[30]:       8627      8286      9998     10326     10188     10341     10258     10420     10252     10337     10216     10150      7591      8003      8749      8013
dram[31]:       8269      8472      9550     10069      9975     10330     10240     10334     10250     10297     10243     10238      7654      7838      7866      8018
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164399 n_act=5647 n_pre=5631 n_ref_event=0 n_req=103495 n_rd=20744 n_rd_L2_A=0 n_write=82720 n_wr_bk=124 bw_util=0.3775
n_activity=205812 dram_eff=0.5033
bk0: 1280a 253131i bk1: 1280a 253716i bk2: 1280a 252630i bk3: 1280a 255588i bk4: 1280a 254152i bk5: 1280a 255995i bk6: 1280a 255471i bk7: 1280a 254778i bk8: 1296a 255866i bk9: 1304a 254171i bk10: 1344a 253509i bk11: 1344a 253734i bk12: 1328a 251315i bk13: 1328a 252952i bk14: 1280a 251396i bk15: 1280a 252470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945437
Row_Buffer_Locality_read = 0.961194
Row_Buffer_Locality_write = 0.941487
Bank_Level_Parallism = 2.220849
Bank_Level_Parallism_Col = 1.900792
Bank_Level_Parallism_Ready = 1.258611
write_to_read_ratio_blp_rw_average = 0.773151
GrpLevelPara = 1.704948 

BW Util details:
bwutil = 0.377487 
total_CMD = 274415 
util_bw = 103588 
Wasted_Col = 73934 
Wasted_Row = 17566 
Idle = 79327 

BW Util Bottlenecks: 
RCDc_limit = 5132 
RCDWRc_limit = 25608 
WTRc_limit = 17730 
RTWc_limit = 37425 
CCDLc_limit = 45358 
rwq = 0 
CCDLc_limit_alone = 40886 
WTRc_limit_alone = 15583 
RTWc_limit_alone = 35100 

Commands details: 
total_CMD = 274415 
n_nop = 164399 
Read = 20744 
Write = 82720 
L2_Alloc = 0 
L2_WB = 124 
n_act = 5647 
n_pre = 5631 
n_ref = 0 
n_req = 103495 
total_req = 103588 

Dual Bus Interface Util: 
issued_total_row = 11278 
issued_total_col = 103588 
Row_Bus_Util =  0.041098 
CoL_Bus_Util = 0.377487 
Either_Row_CoL_Bus_Util = 0.400911 
Issued_on_Two_Bus_Simul_Util = 0.017674 
issued_two_Eff = 0.044084 
queue_avg = 8.118488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.11849
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164660 n_act=5486 n_pre=5470 n_ref_event=0 n_req=103441 n_rd=20752 n_rd_L2_A=0 n_write=82656 n_wr_bk=131 bw_util=0.3773
n_activity=204994 dram_eff=0.5051
bk0: 1280a 254026i bk1: 1280a 255215i bk2: 1280a 253634i bk3: 1280a 254760i bk4: 1280a 254040i bk5: 1280a 255351i bk6: 1280a 255066i bk7: 1280a 255082i bk8: 1304a 254871i bk9: 1304a 254850i bk10: 1344a 254806i bk11: 1344a 253038i bk12: 1328a 253336i bk13: 1328a 252756i bk14: 1280a 251866i bk15: 1280a 253215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946965
Row_Buffer_Locality_read = 0.958992
Row_Buffer_Locality_write = 0.943947
Bank_Level_Parallism = 2.210555
Bank_Level_Parallism_Col = 1.910660
Bank_Level_Parallism_Ready = 1.260066
write_to_read_ratio_blp_rw_average = 0.762805
GrpLevelPara = 1.724273 

BW Util details:
bwutil = 0.377308 
total_CMD = 274415 
util_bw = 103539 
Wasted_Col = 72758 
Wasted_Row = 17396 
Idle = 80722 

BW Util Bottlenecks: 
RCDc_limit = 5172 
RCDWRc_limit = 24928 
WTRc_limit = 19600 
RTWc_limit = 36318 
CCDLc_limit = 44100 
rwq = 0 
CCDLc_limit_alone = 39414 
WTRc_limit_alone = 17049 
RTWc_limit_alone = 34183 

Commands details: 
total_CMD = 274415 
n_nop = 164660 
Read = 20752 
Write = 82656 
L2_Alloc = 0 
L2_WB = 131 
n_act = 5486 
n_pre = 5470 
n_ref = 0 
n_req = 103441 
total_req = 103539 

Dual Bus Interface Util: 
issued_total_row = 10956 
issued_total_col = 103539 
Row_Bus_Util =  0.039925 
CoL_Bus_Util = 0.377308 
Either_Row_CoL_Bus_Util = 0.399960 
Issued_on_Two_Bus_Simul_Util = 0.017273 
issued_two_Eff = 0.043187 
queue_avg = 7.900486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.90049
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164416 n_act=5660 n_pre=5644 n_ref_event=0 n_req=103472 n_rd=20752 n_rd_L2_A=0 n_write=82688 n_wr_bk=128 bw_util=0.3774
n_activity=205798 dram_eff=0.5033
bk0: 1280a 252825i bk1: 1280a 254152i bk2: 1280a 251826i bk3: 1280a 255327i bk4: 1280a 252816i bk5: 1280a 255082i bk6: 1280a 253921i bk7: 1280a 255697i bk8: 1304a 253771i bk9: 1304a 254740i bk10: 1344a 253891i bk11: 1344a 253849i bk12: 1328a 252310i bk13: 1328a 253207i bk14: 1280a 251787i bk15: 1280a 253138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945299
Row_Buffer_Locality_read = 0.960148
Row_Buffer_Locality_write = 0.941574
Bank_Level_Parallism = 2.233599
Bank_Level_Parallism_Col = 1.906945
Bank_Level_Parallism_Ready = 1.250483
write_to_read_ratio_blp_rw_average = 0.759178
GrpLevelPara = 1.721703 

BW Util details:
bwutil = 0.377414 
total_CMD = 274415 
util_bw = 103568 
Wasted_Col = 74374 
Wasted_Row = 17157 
Idle = 79316 

BW Util Bottlenecks: 
RCDc_limit = 4934 
RCDWRc_limit = 26035 
WTRc_limit = 20062 
RTWc_limit = 36679 
CCDLc_limit = 45188 
rwq = 0 
CCDLc_limit_alone = 40523 
WTRc_limit_alone = 17506 
RTWc_limit_alone = 34570 

Commands details: 
total_CMD = 274415 
n_nop = 164416 
Read = 20752 
Write = 82688 
L2_Alloc = 0 
L2_WB = 128 
n_act = 5660 
n_pre = 5644 
n_ref = 0 
n_req = 103472 
total_req = 103568 

Dual Bus Interface Util: 
issued_total_row = 11304 
issued_total_col = 103568 
Row_Bus_Util =  0.041193 
CoL_Bus_Util = 0.377414 
Either_Row_CoL_Bus_Util = 0.400849 
Issued_on_Two_Bus_Simul_Util = 0.017758 
issued_two_Eff = 0.044300 
queue_avg = 8.059020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.05902
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164635 n_act=5395 n_pre=5379 n_ref_event=0 n_req=103457 n_rd=20752 n_rd_L2_A=0 n_write=82672 n_wr_bk=130 bw_util=0.3774
n_activity=205495 dram_eff=0.5039
bk0: 1280a 254550i bk1: 1280a 254760i bk2: 1280a 255223i bk3: 1280a 255953i bk4: 1280a 254599i bk5: 1280a 254763i bk6: 1280a 255552i bk7: 1280a 255428i bk8: 1304a 255261i bk9: 1304a 254906i bk10: 1344a 255120i bk11: 1344a 254088i bk12: 1328a 251073i bk13: 1328a 253533i bk14: 1280a 252622i bk15: 1280a 253836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947853
Row_Buffer_Locality_read = 0.960775
Row_Buffer_Locality_write = 0.944610
Bank_Level_Parallism = 2.172671
Bank_Level_Parallism_Col = 1.879619
Bank_Level_Parallism_Ready = 1.247687
write_to_read_ratio_blp_rw_average = 0.763702
GrpLevelPara = 1.702049 

BW Util details:
bwutil = 0.377363 
total_CMD = 274415 
util_bw = 103554 
Wasted_Col = 73152 
Wasted_Row = 17907 
Idle = 79802 

BW Util Bottlenecks: 
RCDc_limit = 5158 
RCDWRc_limit = 24755 
WTRc_limit = 18887 
RTWc_limit = 34751 
CCDLc_limit = 44803 
rwq = 0 
CCDLc_limit_alone = 40395 
WTRc_limit_alone = 16562 
RTWc_limit_alone = 32668 

Commands details: 
total_CMD = 274415 
n_nop = 164635 
Read = 20752 
Write = 82672 
L2_Alloc = 0 
L2_WB = 130 
n_act = 5395 
n_pre = 5379 
n_ref = 0 
n_req = 103457 
total_req = 103554 

Dual Bus Interface Util: 
issued_total_row = 10774 
issued_total_col = 103554 
Row_Bus_Util =  0.039262 
CoL_Bus_Util = 0.377363 
Either_Row_CoL_Bus_Util = 0.400051 
Issued_on_Two_Bus_Simul_Util = 0.016573 
issued_two_Eff = 0.041428 
queue_avg = 7.773766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.77377
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164716 n_act=5316 n_pre=5300 n_ref_event=0 n_req=103504 n_rd=20752 n_rd_L2_A=0 n_write=82720 n_wr_bk=128 bw_util=0.3775
n_activity=205976 dram_eff=0.503
bk0: 1280a 255002i bk1: 1280a 254993i bk2: 1280a 254771i bk3: 1280a 255834i bk4: 1280a 255662i bk5: 1280a 254664i bk6: 1280a 256030i bk7: 1280a 255432i bk8: 1304a 255482i bk9: 1304a 255766i bk10: 1344a 254527i bk11: 1344a 253305i bk12: 1328a 253966i bk13: 1328a 253593i bk14: 1280a 252948i bk15: 1280a 253202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948640
Row_Buffer_Locality_read = 0.958414
Row_Buffer_Locality_write = 0.946189
Bank_Level_Parallism = 2.154349
Bank_Level_Parallism_Col = 1.874591
Bank_Level_Parallism_Ready = 1.243562
write_to_read_ratio_blp_rw_average = 0.762049
GrpLevelPara = 1.697910 

BW Util details:
bwutil = 0.377530 
total_CMD = 274415 
util_bw = 103600 
Wasted_Col = 73084 
Wasted_Row = 17791 
Idle = 79940 

BW Util Bottlenecks: 
RCDc_limit = 5449 
RCDWRc_limit = 24052 
WTRc_limit = 18548 
RTWc_limit = 35550 
CCDLc_limit = 44943 
rwq = 0 
CCDLc_limit_alone = 40275 
WTRc_limit_alone = 16208 
RTWc_limit_alone = 33222 

Commands details: 
total_CMD = 274415 
n_nop = 164716 
Read = 20752 
Write = 82720 
L2_Alloc = 0 
L2_WB = 128 
n_act = 5316 
n_pre = 5300 
n_ref = 0 
n_req = 103504 
total_req = 103600 

Dual Bus Interface Util: 
issued_total_row = 10616 
issued_total_col = 103600 
Row_Bus_Util =  0.038686 
CoL_Bus_Util = 0.377530 
Either_Row_CoL_Bus_Util = 0.399756 
Issued_on_Two_Bus_Simul_Util = 0.016460 
issued_two_Eff = 0.041176 
queue_avg = 7.708897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7089
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164603 n_act=5398 n_pre=5382 n_ref_event=0 n_req=103472 n_rd=20752 n_rd_L2_A=0 n_write=82688 n_wr_bk=125 bw_util=0.3774
n_activity=206408 dram_eff=0.5017
bk0: 1280a 254868i bk1: 1280a 254552i bk2: 1280a 254449i bk3: 1280a 255757i bk4: 1280a 254625i bk5: 1280a 254809i bk6: 1280a 254878i bk7: 1280a 254859i bk8: 1304a 255177i bk9: 1304a 256151i bk10: 1344a 254923i bk11: 1344a 253606i bk12: 1328a 253109i bk13: 1328a 253003i bk14: 1280a 252234i bk15: 1280a 253164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947831
Row_Buffer_Locality_read = 0.958510
Row_Buffer_Locality_write = 0.945152
Bank_Level_Parallism = 2.173959
Bank_Level_Parallism_Col = 1.886744
Bank_Level_Parallism_Ready = 1.248433
write_to_read_ratio_blp_rw_average = 0.757158
GrpLevelPara = 1.712739 

BW Util details:
bwutil = 0.377403 
total_CMD = 274415 
util_bw = 103565 
Wasted_Col = 73807 
Wasted_Row = 17640 
Idle = 79403 

BW Util Bottlenecks: 
RCDc_limit = 5480 
RCDWRc_limit = 24349 
WTRc_limit = 19389 
RTWc_limit = 36063 
CCDLc_limit = 44960 
rwq = 0 
CCDLc_limit_alone = 40357 
WTRc_limit_alone = 16987 
RTWc_limit_alone = 33862 

Commands details: 
total_CMD = 274415 
n_nop = 164603 
Read = 20752 
Write = 82688 
L2_Alloc = 0 
L2_WB = 125 
n_act = 5398 
n_pre = 5382 
n_ref = 0 
n_req = 103472 
total_req = 103565 

Dual Bus Interface Util: 
issued_total_row = 10780 
issued_total_col = 103565 
Row_Bus_Util =  0.039284 
CoL_Bus_Util = 0.377403 
Either_Row_CoL_Bus_Util = 0.400168 
Issued_on_Two_Bus_Simul_Util = 0.016519 
issued_two_Eff = 0.041280 
queue_avg = 7.883953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.88395
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164686 n_act=5412 n_pre=5396 n_ref_event=0 n_req=103363 n_rd=20752 n_rd_L2_A=0 n_write=82576 n_wr_bk=140 bw_util=0.377
n_activity=207008 dram_eff=0.4998
bk0: 1280a 254256i bk1: 1280a 254927i bk2: 1280a 255706i bk3: 1280a 255042i bk4: 1280a 254738i bk5: 1280a 256003i bk6: 1280a 255509i bk7: 1280a 253963i bk8: 1304a 254771i bk9: 1304a 255710i bk10: 1344a 255391i bk11: 1344a 253327i bk12: 1328a 253651i bk13: 1328a 253148i bk14: 1280a 253066i bk15: 1280a 252361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947641
Row_Buffer_Locality_read = 0.959088
Row_Buffer_Locality_write = 0.944765
Bank_Level_Parallism = 2.161241
Bank_Level_Parallism_Col = 1.873533
Bank_Level_Parallism_Ready = 1.238702
write_to_read_ratio_blp_rw_average = 0.758954
GrpLevelPara = 1.703841 

BW Util details:
bwutil = 0.377049 
total_CMD = 274415 
util_bw = 103468 
Wasted_Col = 74337 
Wasted_Row = 17654 
Idle = 78956 

BW Util Bottlenecks: 
RCDc_limit = 5605 
RCDWRc_limit = 24637 
WTRc_limit = 19303 
RTWc_limit = 35934 
CCDLc_limit = 44594 
rwq = 0 
CCDLc_limit_alone = 40272 
WTRc_limit_alone = 17076 
RTWc_limit_alone = 33839 

Commands details: 
total_CMD = 274415 
n_nop = 164686 
Read = 20752 
Write = 82576 
L2_Alloc = 0 
L2_WB = 140 
n_act = 5412 
n_pre = 5396 
n_ref = 0 
n_req = 103363 
total_req = 103468 

Dual Bus Interface Util: 
issued_total_row = 10808 
issued_total_col = 103468 
Row_Bus_Util =  0.039386 
CoL_Bus_Util = 0.377049 
Either_Row_CoL_Bus_Util = 0.399865 
Issued_on_Two_Bus_Simul_Util = 0.016570 
issued_two_Eff = 0.041438 
queue_avg = 7.928349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=7.92835
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164813 n_act=5381 n_pre=5365 n_ref_event=0 n_req=103364 n_rd=20752 n_rd_L2_A=0 n_write=82576 n_wr_bk=144 bw_util=0.3771
n_activity=205278 dram_eff=0.5041
bk0: 1280a 254627i bk1: 1280a 255275i bk2: 1280a 255143i bk3: 1280a 255400i bk4: 1280a 253931i bk5: 1280a 255322i bk6: 1280a 255183i bk7: 1280a 254381i bk8: 1304a 255863i bk9: 1304a 254716i bk10: 1344a 254780i bk11: 1344a 253130i bk12: 1328a 252715i bk13: 1328a 253395i bk14: 1280a 253584i bk15: 1280a 252755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947941
Row_Buffer_Locality_read = 0.959377
Row_Buffer_Locality_write = 0.945069
Bank_Level_Parallism = 2.191969
Bank_Level_Parallism_Col = 1.898736
Bank_Level_Parallism_Ready = 1.251150
write_to_read_ratio_blp_rw_average = 0.760138
GrpLevelPara = 1.725863 

BW Util details:
bwutil = 0.377064 
total_CMD = 274415 
util_bw = 103472 
Wasted_Col = 72838 
Wasted_Row = 17034 
Idle = 81071 

BW Util Bottlenecks: 
RCDc_limit = 5440 
RCDWRc_limit = 24305 
WTRc_limit = 19168 
RTWc_limit = 36592 
CCDLc_limit = 43978 
rwq = 0 
CCDLc_limit_alone = 39750 
WTRc_limit_alone = 16995 
RTWc_limit_alone = 34537 

Commands details: 
total_CMD = 274415 
n_nop = 164813 
Read = 20752 
Write = 82576 
L2_Alloc = 0 
L2_WB = 144 
n_act = 5381 
n_pre = 5365 
n_ref = 0 
n_req = 103364 
total_req = 103472 

Dual Bus Interface Util: 
issued_total_row = 10746 
issued_total_col = 103472 
Row_Bus_Util =  0.039160 
CoL_Bus_Util = 0.377064 
Either_Row_CoL_Bus_Util = 0.399402 
Issued_on_Two_Bus_Simul_Util = 0.016821 
issued_two_Eff = 0.042116 
queue_avg = 7.809405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=7.80941
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164814 n_act=5381 n_pre=5365 n_ref_event=0 n_req=103318 n_rd=20752 n_rd_L2_A=0 n_write=82528 n_wr_bk=152 bw_util=0.3769
n_activity=205644 dram_eff=0.503
bk0: 1280a 255466i bk1: 1280a 254628i bk2: 1280a 255930i bk3: 1280a 255088i bk4: 1280a 254923i bk5: 1280a 256000i bk6: 1280a 255926i bk7: 1280a 255171i bk8: 1304a 254768i bk9: 1304a 256296i bk10: 1344a 254471i bk11: 1344a 253131i bk12: 1328a 252916i bk13: 1328a 253013i bk14: 1280a 253531i bk15: 1280a 252191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947918
Row_Buffer_Locality_read = 0.959522
Row_Buffer_Locality_write = 0.945002
Bank_Level_Parallism = 2.168589
Bank_Level_Parallism_Col = 1.880962
Bank_Level_Parallism_Ready = 1.242372
write_to_read_ratio_blp_rw_average = 0.758940
GrpLevelPara = 1.707688 

BW Util details:
bwutil = 0.376918 
total_CMD = 274415 
util_bw = 103432 
Wasted_Col = 73289 
Wasted_Row = 17188 
Idle = 80506 

BW Util Bottlenecks: 
RCDc_limit = 5459 
RCDWRc_limit = 24356 
WTRc_limit = 19394 
RTWc_limit = 36337 
CCDLc_limit = 44526 
rwq = 0 
CCDLc_limit_alone = 40051 
WTRc_limit_alone = 17062 
RTWc_limit_alone = 34194 

Commands details: 
total_CMD = 274415 
n_nop = 164814 
Read = 20752 
Write = 82528 
L2_Alloc = 0 
L2_WB = 152 
n_act = 5381 
n_pre = 5365 
n_ref = 0 
n_req = 103318 
total_req = 103432 

Dual Bus Interface Util: 
issued_total_row = 10746 
issued_total_col = 103432 
Row_Bus_Util =  0.039160 
CoL_Bus_Util = 0.376918 
Either_Row_CoL_Bus_Util = 0.399399 
Issued_on_Two_Bus_Simul_Util = 0.016679 
issued_two_Eff = 0.041761 
queue_avg = 7.570184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57018
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164666 n_act=5442 n_pre=5426 n_ref_event=0 n_req=103365 n_rd=20752 n_rd_L2_A=0 n_write=82576 n_wr_bk=148 bw_util=0.3771
n_activity=205471 dram_eff=0.5036
bk0: 1280a 254620i bk1: 1280a 253867i bk2: 1280a 255330i bk3: 1280a 255232i bk4: 1280a 256139i bk5: 1280a 255438i bk6: 1280a 254953i bk7: 1280a 255948i bk8: 1304a 255057i bk9: 1304a 255001i bk10: 1344a 253849i bk11: 1344a 253273i bk12: 1328a 252520i bk13: 1328a 252819i bk14: 1280a 253808i bk15: 1280a 251613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947352
Row_Buffer_Locality_read = 0.959763
Row_Buffer_Locality_write = 0.944234
Bank_Level_Parallism = 2.189537
Bank_Level_Parallism_Col = 1.900144
Bank_Level_Parallism_Ready = 1.259548
write_to_read_ratio_blp_rw_average = 0.767980
GrpLevelPara = 1.718109 

BW Util details:
bwutil = 0.377079 
total_CMD = 274415 
util_bw = 103476 
Wasted_Col = 72746 
Wasted_Row = 17672 
Idle = 80521 

BW Util Bottlenecks: 
RCDc_limit = 5141 
RCDWRc_limit = 25188 
WTRc_limit = 17801 
RTWc_limit = 37060 
CCDLc_limit = 44226 
rwq = 0 
CCDLc_limit_alone = 39665 
WTRc_limit_alone = 15580 
RTWc_limit_alone = 34720 

Commands details: 
total_CMD = 274415 
n_nop = 164666 
Read = 20752 
Write = 82576 
L2_Alloc = 0 
L2_WB = 148 
n_act = 5442 
n_pre = 5426 
n_ref = 0 
n_req = 103365 
total_req = 103476 

Dual Bus Interface Util: 
issued_total_row = 10868 
issued_total_col = 103476 
Row_Bus_Util =  0.039604 
CoL_Bus_Util = 0.377079 
Either_Row_CoL_Bus_Util = 0.399938 
Issued_on_Two_Bus_Simul_Util = 0.016745 
issued_two_Eff = 0.041868 
queue_avg = 7.878133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.87813
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164565 n_act=5520 n_pre=5504 n_ref_event=0 n_req=103458 n_rd=20752 n_rd_L2_A=0 n_write=82672 n_wr_bk=135 bw_util=0.3774
n_activity=205980 dram_eff=0.5028
bk0: 1280a 254090i bk1: 1280a 255034i bk2: 1280a 255158i bk3: 1280a 255420i bk4: 1280a 254287i bk5: 1280a 256736i bk6: 1280a 254402i bk7: 1280a 255808i bk8: 1304a 254343i bk9: 1304a 255137i bk10: 1344a 254888i bk11: 1344a 254586i bk12: 1328a 252259i bk13: 1328a 253089i bk14: 1280a 252052i bk15: 1280a 252164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946645
Row_Buffer_Locality_read = 0.959233
Row_Buffer_Locality_write = 0.943487
Bank_Level_Parallism = 2.180082
Bank_Level_Parallism_Col = 1.885666
Bank_Level_Parallism_Ready = 1.247559
write_to_read_ratio_blp_rw_average = 0.765509
GrpLevelPara = 1.703038 

BW Util details:
bwutil = 0.377381 
total_CMD = 274415 
util_bw = 103559 
Wasted_Col = 73207 
Wasted_Row = 18018 
Idle = 79631 

BW Util Bottlenecks: 
RCDc_limit = 5203 
RCDWRc_limit = 25350 
WTRc_limit = 18681 
RTWc_limit = 34988 
CCDLc_limit = 44276 
rwq = 0 
CCDLc_limit_alone = 39719 
WTRc_limit_alone = 16156 
RTWc_limit_alone = 32956 

Commands details: 
total_CMD = 274415 
n_nop = 164565 
Read = 20752 
Write = 82672 
L2_Alloc = 0 
L2_WB = 135 
n_act = 5520 
n_pre = 5504 
n_ref = 0 
n_req = 103458 
total_req = 103559 

Dual Bus Interface Util: 
issued_total_row = 11024 
issued_total_col = 103559 
Row_Bus_Util =  0.040173 
CoL_Bus_Util = 0.377381 
Either_Row_CoL_Bus_Util = 0.400306 
Issued_on_Two_Bus_Simul_Util = 0.017248 
issued_two_Eff = 0.043086 
queue_avg = 7.818392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.81839
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164751 n_act=5448 n_pre=5432 n_ref_event=0 n_req=103454 n_rd=20752 n_rd_L2_A=0 n_write=82672 n_wr_bk=120 bw_util=0.3773
n_activity=204847 dram_eff=0.5055
bk0: 1280a 253713i bk1: 1280a 255011i bk2: 1280a 255247i bk3: 1280a 256402i bk4: 1280a 253421i bk5: 1280a 256014i bk6: 1280a 255245i bk7: 1280a 254610i bk8: 1304a 253525i bk9: 1304a 255041i bk10: 1344a 254632i bk11: 1344a 253797i bk12: 1328a 250856i bk13: 1328a 253458i bk14: 1280a 252314i bk15: 1280a 252509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947339
Row_Buffer_Locality_read = 0.960052
Row_Buffer_Locality_write = 0.944149
Bank_Level_Parallism = 2.208319
Bank_Level_Parallism_Col = 1.916066
Bank_Level_Parallism_Ready = 1.259754
write_to_read_ratio_blp_rw_average = 0.767542
GrpLevelPara = 1.725515 

BW Util details:
bwutil = 0.377326 
total_CMD = 274415 
util_bw = 103544 
Wasted_Col = 72801 
Wasted_Row = 17603 
Idle = 80467 

BW Util Bottlenecks: 
RCDc_limit = 5119 
RCDWRc_limit = 24649 
WTRc_limit = 19169 
RTWc_limit = 36134 
CCDLc_limit = 44418 
rwq = 0 
CCDLc_limit_alone = 39770 
WTRc_limit_alone = 16785 
RTWc_limit_alone = 33870 

Commands details: 
total_CMD = 274415 
n_nop = 164751 
Read = 20752 
Write = 82672 
L2_Alloc = 0 
L2_WB = 120 
n_act = 5448 
n_pre = 5432 
n_ref = 0 
n_req = 103454 
total_req = 103544 

Dual Bus Interface Util: 
issued_total_row = 10880 
issued_total_col = 103544 
Row_Bus_Util =  0.039648 
CoL_Bus_Util = 0.377326 
Either_Row_CoL_Bus_Util = 0.399628 
Issued_on_Two_Bus_Simul_Util = 0.017346 
issued_two_Eff = 0.043405 
queue_avg = 8.026354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.02635
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164521 n_act=5452 n_pre=5436 n_ref_event=0 n_req=103603 n_rd=20752 n_rd_L2_A=0 n_write=82816 n_wr_bk=138 bw_util=0.3779
n_activity=206197 dram_eff=0.5029
bk0: 1280a 253910i bk1: 1280a 253969i bk2: 1280a 255412i bk3: 1280a 254322i bk4: 1280a 253915i bk5: 1280a 252948i bk6: 1280a 254726i bk7: 1280a 254021i bk8: 1304a 255020i bk9: 1304a 255763i bk10: 1344a 254675i bk11: 1344a 253883i bk12: 1328a 252391i bk13: 1328a 254063i bk14: 1280a 253825i bk15: 1280a 253378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947376
Row_Buffer_Locality_read = 0.958847
Row_Buffer_Locality_write = 0.944503
Bank_Level_Parallism = 2.195063
Bank_Level_Parallism_Col = 1.901080
Bank_Level_Parallism_Ready = 1.247584
write_to_read_ratio_blp_rw_average = 0.760121
GrpLevelPara = 1.709161 

BW Util details:
bwutil = 0.377917 
total_CMD = 274415 
util_bw = 103706 
Wasted_Col = 73975 
Wasted_Row = 17312 
Idle = 79422 

BW Util Bottlenecks: 
RCDc_limit = 5214 
RCDWRc_limit = 24747 
WTRc_limit = 19754 
RTWc_limit = 36522 
CCDLc_limit = 45871 
rwq = 0 
CCDLc_limit_alone = 40989 
WTRc_limit_alone = 17084 
RTWc_limit_alone = 34310 

Commands details: 
total_CMD = 274415 
n_nop = 164521 
Read = 20752 
Write = 82816 
L2_Alloc = 0 
L2_WB = 138 
n_act = 5452 
n_pre = 5436 
n_ref = 0 
n_req = 103603 
total_req = 103706 

Dual Bus Interface Util: 
issued_total_row = 10888 
issued_total_col = 103706 
Row_Bus_Util =  0.039677 
CoL_Bus_Util = 0.377917 
Either_Row_CoL_Bus_Util = 0.400466 
Issued_on_Two_Bus_Simul_Util = 0.017127 
issued_two_Eff = 0.042768 
queue_avg = 8.111623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.11162
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164414 n_act=5508 n_pre=5492 n_ref_event=0 n_req=103542 n_rd=20752 n_rd_L2_A=0 n_write=82752 n_wr_bk=152 bw_util=0.3777
n_activity=206367 dram_eff=0.5023
bk0: 1280a 255574i bk1: 1280a 252749i bk2: 1280a 254376i bk3: 1280a 254618i bk4: 1280a 254638i bk5: 1280a 254107i bk6: 1280a 255426i bk7: 1280a 255484i bk8: 1304a 255331i bk9: 1304a 254424i bk10: 1344a 254094i bk11: 1344a 252808i bk12: 1328a 252846i bk13: 1328a 252491i bk14: 1280a 254624i bk15: 1280a 253177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946804
Row_Buffer_Locality_read = 0.959377
Row_Buffer_Locality_write = 0.943653
Bank_Level_Parallism = 2.185059
Bank_Level_Parallism_Col = 1.887473
Bank_Level_Parallism_Ready = 1.246392
write_to_read_ratio_blp_rw_average = 0.764420
GrpLevelPara = 1.705964 

BW Util details:
bwutil = 0.377734 
total_CMD = 274415 
util_bw = 103656 
Wasted_Col = 73899 
Wasted_Row = 18053 
Idle = 78807 

BW Util Bottlenecks: 
RCDc_limit = 5307 
RCDWRc_limit = 25019 
WTRc_limit = 18179 
RTWc_limit = 36740 
CCDLc_limit = 45394 
rwq = 0 
CCDLc_limit_alone = 40801 
WTRc_limit_alone = 15889 
RTWc_limit_alone = 34437 

Commands details: 
total_CMD = 274415 
n_nop = 164414 
Read = 20752 
Write = 82752 
L2_Alloc = 0 
L2_WB = 152 
n_act = 5508 
n_pre = 5492 
n_ref = 0 
n_req = 103542 
total_req = 103656 

Dual Bus Interface Util: 
issued_total_row = 11000 
issued_total_col = 103656 
Row_Bus_Util =  0.040085 
CoL_Bus_Util = 0.377734 
Either_Row_CoL_Bus_Util = 0.400856 
Issued_on_Two_Bus_Simul_Util = 0.016963 
issued_two_Eff = 0.042318 
queue_avg = 8.058579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.05858
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164508 n_act=5421 n_pre=5405 n_ref_event=0 n_req=103587 n_rd=20752 n_rd_L2_A=0 n_write=82800 n_wr_bk=137 bw_util=0.3779
n_activity=206375 dram_eff=0.5024
bk0: 1280a 256616i bk1: 1280a 253935i bk2: 1280a 255911i bk3: 1280a 254811i bk4: 1280a 254975i bk5: 1280a 253456i bk6: 1280a 255626i bk7: 1280a 254478i bk8: 1304a 256147i bk9: 1304a 254819i bk10: 1344a 254692i bk11: 1344a 252858i bk12: 1328a 253261i bk13: 1328a 252750i bk14: 1280a 253974i bk15: 1280a 253549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947667
Row_Buffer_Locality_read = 0.960727
Row_Buffer_Locality_write = 0.944395
Bank_Level_Parallism = 2.165540
Bank_Level_Parallism_Col = 1.878742
Bank_Level_Parallism_Ready = 1.245282
write_to_read_ratio_blp_rw_average = 0.767744
GrpLevelPara = 1.698496 

BW Util details:
bwutil = 0.377855 
total_CMD = 274415 
util_bw = 103689 
Wasted_Col = 73140 
Wasted_Row = 18212 
Idle = 79374 

BW Util Bottlenecks: 
RCDc_limit = 5171 
RCDWRc_limit = 24851 
WTRc_limit = 18147 
RTWc_limit = 35279 
CCDLc_limit = 44747 
rwq = 0 
CCDLc_limit_alone = 40297 
WTRc_limit_alone = 15966 
RTWc_limit_alone = 33010 

Commands details: 
total_CMD = 274415 
n_nop = 164508 
Read = 20752 
Write = 82800 
L2_Alloc = 0 
L2_WB = 137 
n_act = 5421 
n_pre = 5405 
n_ref = 0 
n_req = 103587 
total_req = 103689 

Dual Bus Interface Util: 
issued_total_row = 10826 
issued_total_col = 103689 
Row_Bus_Util =  0.039451 
CoL_Bus_Util = 0.377855 
Either_Row_CoL_Bus_Util = 0.400514 
Issued_on_Two_Bus_Simul_Util = 0.016792 
issued_two_Eff = 0.041926 
queue_avg = 7.924520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.92452
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164815 n_act=5299 n_pre=5283 n_ref_event=0 n_req=103508 n_rd=20752 n_rd_L2_A=0 n_write=82720 n_wr_bk=144 bw_util=0.3776
n_activity=205693 dram_eff=0.5037
bk0: 1280a 256095i bk1: 1280a 254567i bk2: 1280a 255857i bk3: 1280a 255852i bk4: 1280a 254527i bk5: 1280a 255117i bk6: 1280a 255534i bk7: 1280a 254421i bk8: 1304a 256070i bk9: 1304a 256142i bk10: 1344a 254646i bk11: 1344a 252482i bk12: 1328a 253286i bk13: 1328a 253012i bk14: 1280a 253763i bk15: 1280a 253036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948806
Row_Buffer_Locality_read = 0.960582
Row_Buffer_Locality_write = 0.945853
Bank_Level_Parallism = 2.161786
Bank_Level_Parallism_Col = 1.880641
Bank_Level_Parallism_Ready = 1.251805
write_to_read_ratio_blp_rw_average = 0.764915
GrpLevelPara = 1.700836 

BW Util details:
bwutil = 0.377589 
total_CMD = 274415 
util_bw = 103616 
Wasted_Col = 73115 
Wasted_Row = 17433 
Idle = 80251 

BW Util Bottlenecks: 
RCDc_limit = 5180 
RCDWRc_limit = 24369 
WTRc_limit = 18578 
RTWc_limit = 35330 
CCDLc_limit = 45301 
rwq = 0 
CCDLc_limit_alone = 40771 
WTRc_limit_alone = 16321 
RTWc_limit_alone = 33057 

Commands details: 
total_CMD = 274415 
n_nop = 164815 
Read = 20752 
Write = 82720 
L2_Alloc = 0 
L2_WB = 144 
n_act = 5299 
n_pre = 5283 
n_ref = 0 
n_req = 103508 
total_req = 103616 

Dual Bus Interface Util: 
issued_total_row = 10582 
issued_total_col = 103616 
Row_Bus_Util =  0.038562 
CoL_Bus_Util = 0.377589 
Either_Row_CoL_Bus_Util = 0.399395 
Issued_on_Two_Bus_Simul_Util = 0.016756 
issued_two_Eff = 0.041953 
queue_avg = 7.928852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.92885
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164460 n_act=5443 n_pre=5427 n_ref_event=0 n_req=103569 n_rd=20752 n_rd_L2_A=0 n_write=82784 n_wr_bk=132 bw_util=0.3778
n_activity=206286 dram_eff=0.5025
bk0: 1280a 255813i bk1: 1280a 254241i bk2: 1280a 255680i bk3: 1280a 254525i bk4: 1280a 254504i bk5: 1280a 254689i bk6: 1280a 255167i bk7: 1280a 254299i bk8: 1304a 254767i bk9: 1304a 254941i bk10: 1344a 254260i bk11: 1344a 253132i bk12: 1328a 253787i bk13: 1328a 252361i bk14: 1280a 253984i bk15: 1280a 253625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947446
Row_Buffer_Locality_read = 0.960245
Row_Buffer_Locality_write = 0.944238
Bank_Level_Parallism = 2.182023
Bank_Level_Parallism_Col = 1.894967
Bank_Level_Parallism_Ready = 1.247868
write_to_read_ratio_blp_rw_average = 0.763490
GrpLevelPara = 1.714293 

BW Util details:
bwutil = 0.377778 
total_CMD = 274415 
util_bw = 103668 
Wasted_Col = 72831 
Wasted_Row = 18015 
Idle = 79901 

BW Util Bottlenecks: 
RCDc_limit = 5137 
RCDWRc_limit = 24979 
WTRc_limit = 18789 
RTWc_limit = 36200 
CCDLc_limit = 44292 
rwq = 0 
CCDLc_limit_alone = 39914 
WTRc_limit_alone = 16538 
RTWc_limit_alone = 34073 

Commands details: 
total_CMD = 274415 
n_nop = 164460 
Read = 20752 
Write = 82784 
L2_Alloc = 0 
L2_WB = 132 
n_act = 5443 
n_pre = 5427 
n_ref = 0 
n_req = 103569 
total_req = 103668 

Dual Bus Interface Util: 
issued_total_row = 10870 
issued_total_col = 103668 
Row_Bus_Util =  0.039612 
CoL_Bus_Util = 0.377778 
Either_Row_CoL_Bus_Util = 0.400689 
Issued_on_Two_Bus_Simul_Util = 0.016701 
issued_two_Eff = 0.041681 
queue_avg = 7.875306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.87531
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164360 n_act=5544 n_pre=5528 n_ref_event=0 n_req=103613 n_rd=20752 n_rd_L2_A=0 n_write=82832 n_wr_bk=116 bw_util=0.3779
n_activity=205516 dram_eff=0.5046
bk0: 1280a 254880i bk1: 1280a 253071i bk2: 1280a 255517i bk3: 1280a 253984i bk4: 1280a 255138i bk5: 1280a 253990i bk6: 1280a 254927i bk7: 1280a 254337i bk8: 1304a 255900i bk9: 1304a 253772i bk10: 1344a 254203i bk11: 1344a 252608i bk12: 1328a 252696i bk13: 1328a 251990i bk14: 1280a 253191i bk15: 1280a 251996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946493
Row_Buffer_Locality_read = 0.961980
Row_Buffer_Locality_write = 0.942615
Bank_Level_Parallism = 2.219652
Bank_Level_Parallism_Col = 1.919969
Bank_Level_Parallism_Ready = 1.259354
write_to_read_ratio_blp_rw_average = 0.768690
GrpLevelPara = 1.731354 

BW Util details:
bwutil = 0.377895 
total_CMD = 274415 
util_bw = 103700 
Wasted_Col = 73385 
Wasted_Row = 17564 
Idle = 79766 

BW Util Bottlenecks: 
RCDc_limit = 4955 
RCDWRc_limit = 25734 
WTRc_limit = 18656 
RTWc_limit = 37661 
CCDLc_limit = 45221 
rwq = 0 
CCDLc_limit_alone = 40674 
WTRc_limit_alone = 16455 
RTWc_limit_alone = 35315 

Commands details: 
total_CMD = 274415 
n_nop = 164360 
Read = 20752 
Write = 82832 
L2_Alloc = 0 
L2_WB = 116 
n_act = 5544 
n_pre = 5528 
n_ref = 0 
n_req = 103613 
total_req = 103700 

Dual Bus Interface Util: 
issued_total_row = 11072 
issued_total_col = 103700 
Row_Bus_Util =  0.040348 
CoL_Bus_Util = 0.377895 
Either_Row_CoL_Bus_Util = 0.401053 
Issued_on_Two_Bus_Simul_Util = 0.017189 
issued_two_Eff = 0.042860 
queue_avg = 8.079886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.07989
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164421 n_act=5535 n_pre=5519 n_ref_event=0 n_req=103582 n_rd=20752 n_rd_L2_A=0 n_write=82800 n_wr_bk=119 bw_util=0.3778
n_activity=206170 dram_eff=0.5028
bk0: 1280a 254683i bk1: 1280a 253458i bk2: 1280a 254827i bk3: 1280a 253427i bk4: 1280a 255831i bk5: 1280a 254226i bk6: 1280a 255874i bk7: 1280a 254122i bk8: 1304a 255434i bk9: 1304a 254362i bk10: 1344a 253534i bk11: 1344a 252139i bk12: 1328a 254355i bk13: 1328a 252370i bk14: 1280a 252933i bk15: 1280a 253306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946564
Row_Buffer_Locality_read = 0.961835
Row_Buffer_Locality_write = 0.942738
Bank_Level_Parallism = 2.199425
Bank_Level_Parallism_Col = 1.903025
Bank_Level_Parallism_Ready = 1.252231
write_to_read_ratio_blp_rw_average = 0.768568
GrpLevelPara = 1.710315 

BW Util details:
bwutil = 0.377789 
total_CMD = 274415 
util_bw = 103671 
Wasted_Col = 73548 
Wasted_Row = 17987 
Idle = 79209 

BW Util Bottlenecks: 
RCDc_limit = 5047 
RCDWRc_limit = 25566 
WTRc_limit = 18952 
RTWc_limit = 35463 
CCDLc_limit = 45939 
rwq = 0 
CCDLc_limit_alone = 41226 
WTRc_limit_alone = 16304 
RTWc_limit_alone = 33398 

Commands details: 
total_CMD = 274415 
n_nop = 164421 
Read = 20752 
Write = 82800 
L2_Alloc = 0 
L2_WB = 119 
n_act = 5535 
n_pre = 5519 
n_ref = 0 
n_req = 103582 
total_req = 103671 

Dual Bus Interface Util: 
issued_total_row = 11054 
issued_total_col = 103671 
Row_Bus_Util =  0.040282 
CoL_Bus_Util = 0.377789 
Either_Row_CoL_Bus_Util = 0.400831 
Issued_on_Two_Bus_Simul_Util = 0.017240 
issued_two_Eff = 0.043011 
queue_avg = 8.003327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.00333
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164569 n_act=5497 n_pre=5481 n_ref_event=0 n_req=103582 n_rd=20752 n_rd_L2_A=0 n_write=82800 n_wr_bk=120 bw_util=0.3778
n_activity=205739 dram_eff=0.5039
bk0: 1280a 254268i bk1: 1280a 253868i bk2: 1280a 255996i bk3: 1280a 254512i bk4: 1280a 255156i bk5: 1280a 254702i bk6: 1280a 256468i bk7: 1280a 254667i bk8: 1304a 254773i bk9: 1304a 254225i bk10: 1344a 254456i bk11: 1344a 252970i bk12: 1328a 254242i bk13: 1328a 253109i bk14: 1280a 253428i bk15: 1280a 252170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946931
Row_Buffer_Locality_read = 0.961883
Row_Buffer_Locality_write = 0.943185
Bank_Level_Parallism = 2.185012
Bank_Level_Parallism_Col = 1.885743
Bank_Level_Parallism_Ready = 1.236988
write_to_read_ratio_blp_rw_average = 0.769579
GrpLevelPara = 1.706776 

BW Util details:
bwutil = 0.377793 
total_CMD = 274415 
util_bw = 103672 
Wasted_Col = 73300 
Wasted_Row = 17632 
Idle = 79811 

BW Util Bottlenecks: 
RCDc_limit = 5060 
RCDWRc_limit = 25297 
WTRc_limit = 18428 
RTWc_limit = 37473 
CCDLc_limit = 44638 
rwq = 0 
CCDLc_limit_alone = 40044 
WTRc_limit_alone = 16091 
RTWc_limit_alone = 35216 

Commands details: 
total_CMD = 274415 
n_nop = 164569 
Read = 20752 
Write = 82800 
L2_Alloc = 0 
L2_WB = 120 
n_act = 5497 
n_pre = 5481 
n_ref = 0 
n_req = 103582 
total_req = 103672 

Dual Bus Interface Util: 
issued_total_row = 10978 
issued_total_col = 103672 
Row_Bus_Util =  0.040005 
CoL_Bus_Util = 0.377793 
Either_Row_CoL_Bus_Util = 0.400292 
Issued_on_Two_Bus_Simul_Util = 0.017506 
issued_two_Eff = 0.043734 
queue_avg = 7.933054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.93305
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164344 n_act=5665 n_pre=5649 n_ref_event=0 n_req=103519 n_rd=20752 n_rd_L2_A=0 n_write=82736 n_wr_bk=122 bw_util=0.3776
n_activity=206913 dram_eff=0.5007
bk0: 1280a 254615i bk1: 1280a 253578i bk2: 1280a 255795i bk3: 1280a 255482i bk4: 1280a 254587i bk5: 1280a 253157i bk6: 1280a 255359i bk7: 1280a 254253i bk8: 1304a 255071i bk9: 1304a 252818i bk10: 1344a 253865i bk11: 1344a 252316i bk12: 1328a 254143i bk13: 1328a 251634i bk14: 1280a 253462i bk15: 1280a 251076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945276
Row_Buffer_Locality_read = 0.959329
Row_Buffer_Locality_write = 0.941752
Bank_Level_Parallism = 2.207522
Bank_Level_Parallism_Col = 1.897827
Bank_Level_Parallism_Ready = 1.239629
write_to_read_ratio_blp_rw_average = 0.762331
GrpLevelPara = 1.701846 

BW Util details:
bwutil = 0.377567 
total_CMD = 274415 
util_bw = 103610 
Wasted_Col = 74639 
Wasted_Row = 17875 
Idle = 78291 

BW Util Bottlenecks: 
RCDc_limit = 5181 
RCDWRc_limit = 26042 
WTRc_limit = 19390 
RTWc_limit = 36522 
CCDLc_limit = 46409 
rwq = 0 
CCDLc_limit_alone = 41783 
WTRc_limit_alone = 17106 
RTWc_limit_alone = 34180 

Commands details: 
total_CMD = 274415 
n_nop = 164344 
Read = 20752 
Write = 82736 
L2_Alloc = 0 
L2_WB = 122 
n_act = 5665 
n_pre = 5649 
n_ref = 0 
n_req = 103519 
total_req = 103610 

Dual Bus Interface Util: 
issued_total_row = 11314 
issued_total_col = 103610 
Row_Bus_Util =  0.041230 
CoL_Bus_Util = 0.377567 
Either_Row_CoL_Bus_Util = 0.401111 
Issued_on_Two_Bus_Simul_Util = 0.017685 
issued_two_Eff = 0.044090 
queue_avg = 8.190066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.19007
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164142 n_act=5854 n_pre=5838 n_ref_event=0 n_req=103502 n_rd=20752 n_rd_L2_A=0 n_write=82720 n_wr_bk=120 bw_util=0.3775
n_activity=206823 dram_eff=0.5009
bk0: 1280a 254442i bk1: 1280a 252872i bk2: 1280a 255629i bk3: 1280a 253299i bk4: 1280a 255358i bk5: 1280a 251015i bk6: 1280a 255850i bk7: 1280a 252963i bk8: 1304a 254175i bk9: 1304a 253873i bk10: 1344a 253759i bk11: 1344a 251767i bk12: 1328a 253584i bk13: 1328a 250595i bk14: 1280a 253202i bk15: 1280a 250375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943441
Row_Buffer_Locality_read = 0.958606
Row_Buffer_Locality_write = 0.939637
Bank_Level_Parallism = 2.249824
Bank_Level_Parallism_Col = 1.913445
Bank_Level_Parallism_Ready = 1.253099
write_to_read_ratio_blp_rw_average = 0.762268
GrpLevelPara = 1.714601 

BW Util details:
bwutil = 0.377501 
total_CMD = 274415 
util_bw = 103592 
Wasted_Col = 74996 
Wasted_Row = 17598 
Idle = 78229 

BW Util Bottlenecks: 
RCDc_limit = 5397 
RCDWRc_limit = 27159 
WTRc_limit = 19125 
RTWc_limit = 37528 
CCDLc_limit = 46123 
rwq = 0 
CCDLc_limit_alone = 41550 
WTRc_limit_alone = 16741 
RTWc_limit_alone = 35339 

Commands details: 
total_CMD = 274415 
n_nop = 164142 
Read = 20752 
Write = 82720 
L2_Alloc = 0 
L2_WB = 120 
n_act = 5854 
n_pre = 5838 
n_ref = 0 
n_req = 103502 
total_req = 103592 

Dual Bus Interface Util: 
issued_total_row = 11692 
issued_total_col = 103592 
Row_Bus_Util =  0.042607 
CoL_Bus_Util = 0.377501 
Either_Row_CoL_Bus_Util = 0.401848 
Issued_on_Two_Bus_Simul_Util = 0.018261 
issued_two_Eff = 0.045442 
queue_avg = 8.317413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.31741
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164440 n_act=5615 n_pre=5599 n_ref_event=0 n_req=103441 n_rd=20749 n_rd_L2_A=0 n_write=82660 n_wr_bk=125 bw_util=0.3773
n_activity=206570 dram_eff=0.5012
bk0: 1280a 254099i bk1: 1280a 252387i bk2: 1280a 256084i bk3: 1280a 253192i bk4: 1280a 255271i bk5: 1280a 253005i bk6: 1280a 256078i bk7: 1280a 254122i bk8: 1304a 255493i bk9: 1304a 253100i bk10: 1344a 252603i bk11: 1344a 252689i bk12: 1328a 254270i bk13: 1325a 251203i bk14: 1280a 252977i bk15: 1280a 252597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945718
Row_Buffer_Locality_read = 0.960625
Row_Buffer_Locality_write = 0.941977
Bank_Level_Parallism = 2.224597
Bank_Level_Parallism_Col = 1.913513
Bank_Level_Parallism_Ready = 1.252593
write_to_read_ratio_blp_rw_average = 0.762417
GrpLevelPara = 1.706162 

BW Util details:
bwutil = 0.377290 
total_CMD = 274415 
util_bw = 103534 
Wasted_Col = 74618 
Wasted_Row = 17349 
Idle = 78914 

BW Util Bottlenecks: 
RCDc_limit = 5261 
RCDWRc_limit = 25763 
WTRc_limit = 19325 
RTWc_limit = 36303 
CCDLc_limit = 46810 
rwq = 0 
CCDLc_limit_alone = 42184 
WTRc_limit_alone = 17022 
RTWc_limit_alone = 33980 

Commands details: 
total_CMD = 274415 
n_nop = 164440 
Read = 20749 
Write = 82660 
L2_Alloc = 0 
L2_WB = 125 
n_act = 5615 
n_pre = 5599 
n_ref = 0 
n_req = 103441 
total_req = 103534 

Dual Bus Interface Util: 
issued_total_row = 11214 
issued_total_col = 103534 
Row_Bus_Util =  0.040865 
CoL_Bus_Util = 0.377290 
Either_Row_CoL_Bus_Util = 0.400762 
Issued_on_Two_Bus_Simul_Util = 0.017393 
issued_two_Eff = 0.043401 
queue_avg = 8.084977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.08498
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164601 n_act=5499 n_pre=5483 n_ref_event=0 n_req=103464 n_rd=20744 n_rd_L2_A=0 n_write=82688 n_wr_bk=128 bw_util=0.3774
n_activity=206611 dram_eff=0.5012
bk0: 1280a 253555i bk1: 1280a 253928i bk2: 1280a 255698i bk3: 1280a 255046i bk4: 1280a 255924i bk5: 1280a 253549i bk6: 1280a 256689i bk7: 1280a 254477i bk8: 1304a 254291i bk9: 1304a 253391i bk10: 1344a 254002i bk11: 1344a 252590i bk12: 1328a 253645i bk13: 1320a 251430i bk14: 1280a 252746i bk15: 1280a 253089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946851
Row_Buffer_Locality_read = 0.961290
Row_Buffer_Locality_write = 0.943230
Bank_Level_Parallism = 2.198966
Bank_Level_Parallism_Col = 1.896133
Bank_Level_Parallism_Ready = 1.248387
write_to_read_ratio_blp_rw_average = 0.761218
GrpLevelPara = 1.696237 

BW Util details:
bwutil = 0.377385 
total_CMD = 274415 
util_bw = 103560 
Wasted_Col = 74810 
Wasted_Row = 17201 
Idle = 78844 

BW Util Bottlenecks: 
RCDc_limit = 5075 
RCDWRc_limit = 25480 
WTRc_limit = 19373 
RTWc_limit = 35377 
CCDLc_limit = 46884 
rwq = 0 
CCDLc_limit_alone = 42331 
WTRc_limit_alone = 16833 
RTWc_limit_alone = 33364 

Commands details: 
total_CMD = 274415 
n_nop = 164601 
Read = 20744 
Write = 82688 
L2_Alloc = 0 
L2_WB = 128 
n_act = 5499 
n_pre = 5483 
n_ref = 0 
n_req = 103464 
total_req = 103560 

Dual Bus Interface Util: 
issued_total_row = 10982 
issued_total_col = 103560 
Row_Bus_Util =  0.040020 
CoL_Bus_Util = 0.377385 
Either_Row_CoL_Bus_Util = 0.400175 
Issued_on_Two_Bus_Simul_Util = 0.017229 
issued_two_Eff = 0.043055 
queue_avg = 8.189909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.18991
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164614 n_act=5484 n_pre=5468 n_ref_event=0 n_req=103450 n_rd=20744 n_rd_L2_A=0 n_write=82672 n_wr_bk=136 bw_util=0.3774
n_activity=206587 dram_eff=0.5013
bk0: 1280a 255119i bk1: 1280a 253687i bk2: 1280a 256142i bk3: 1280a 256149i bk4: 1280a 255586i bk5: 1280a 254678i bk6: 1280a 255648i bk7: 1280a 254428i bk8: 1304a 254753i bk9: 1304a 254686i bk10: 1344a 254196i bk11: 1344a 253084i bk12: 1328a 253236i bk13: 1320a 251795i bk14: 1280a 253855i bk15: 1280a 251786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946989
Row_Buffer_Locality_read = 0.962206
Row_Buffer_Locality_write = 0.943172
Bank_Level_Parallism = 2.180808
Bank_Level_Parallism_Col = 1.879134
Bank_Level_Parallism_Ready = 1.242178
write_to_read_ratio_blp_rw_average = 0.763003
GrpLevelPara = 1.686820 

BW Util details:
bwutil = 0.377355 
total_CMD = 274415 
util_bw = 103552 
Wasted_Col = 73991 
Wasted_Row = 17459 
Idle = 79413 

BW Util Bottlenecks: 
RCDc_limit = 4865 
RCDWRc_limit = 25346 
WTRc_limit = 18597 
RTWc_limit = 35602 
CCDLc_limit = 46605 
rwq = 0 
CCDLc_limit_alone = 41938 
WTRc_limit_alone = 16206 
RTWc_limit_alone = 33326 

Commands details: 
total_CMD = 274415 
n_nop = 164614 
Read = 20744 
Write = 82672 
L2_Alloc = 0 
L2_WB = 136 
n_act = 5484 
n_pre = 5468 
n_ref = 0 
n_req = 103450 
total_req = 103552 

Dual Bus Interface Util: 
issued_total_row = 10952 
issued_total_col = 103552 
Row_Bus_Util =  0.039910 
CoL_Bus_Util = 0.377355 
Either_Row_CoL_Bus_Util = 0.400128 
Issued_on_Two_Bus_Simul_Util = 0.017138 
issued_two_Eff = 0.042832 
queue_avg = 8.110158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.11016
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164528 n_act=5536 n_pre=5520 n_ref_event=0 n_req=103434 n_rd=20744 n_rd_L2_A=0 n_write=82656 n_wr_bk=135 bw_util=0.3773
n_activity=206091 dram_eff=0.5024
bk0: 1280a 255253i bk1: 1280a 253191i bk2: 1280a 255272i bk3: 1280a 253685i bk4: 1280a 255186i bk5: 1280a 252656i bk6: 1280a 254728i bk7: 1280a 253656i bk8: 1304a 254159i bk9: 1304a 252908i bk10: 1344a 253295i bk11: 1344a 252388i bk12: 1328a 253685i bk13: 1320a 252509i bk14: 1280a 253853i bk15: 1280a 252761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946478
Row_Buffer_Locality_read = 0.961917
Row_Buffer_Locality_write = 0.942605
Bank_Level_Parallism = 2.232352
Bank_Level_Parallism_Col = 1.924884
Bank_Level_Parallism_Ready = 1.260801
write_to_read_ratio_blp_rw_average = 0.760709
GrpLevelPara = 1.712474 

BW Util details:
bwutil = 0.377294 
total_CMD = 274415 
util_bw = 103535 
Wasted_Col = 73923 
Wasted_Row = 17354 
Idle = 79603 

BW Util Bottlenecks: 
RCDc_limit = 4822 
RCDWRc_limit = 25455 
WTRc_limit = 19897 
RTWc_limit = 35695 
CCDLc_limit = 46759 
rwq = 0 
CCDLc_limit_alone = 41988 
WTRc_limit_alone = 17385 
RTWc_limit_alone = 33436 

Commands details: 
total_CMD = 274415 
n_nop = 164528 
Read = 20744 
Write = 82656 
L2_Alloc = 0 
L2_WB = 135 
n_act = 5536 
n_pre = 5520 
n_ref = 0 
n_req = 103434 
total_req = 103535 

Dual Bus Interface Util: 
issued_total_row = 11056 
issued_total_col = 103535 
Row_Bus_Util =  0.040289 
CoL_Bus_Util = 0.377294 
Either_Row_CoL_Bus_Util = 0.400441 
Issued_on_Two_Bus_Simul_Util = 0.017142 
issued_two_Eff = 0.042808 
queue_avg = 8.233274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.23327
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164610 n_act=5585 n_pre=5569 n_ref_event=0 n_req=103418 n_rd=20744 n_rd_L2_A=0 n_write=82640 n_wr_bk=136 bw_util=0.3772
n_activity=206170 dram_eff=0.5021
bk0: 1280a 255167i bk1: 1280a 253715i bk2: 1280a 254670i bk3: 1280a 253537i bk4: 1280a 255034i bk5: 1280a 251095i bk6: 1280a 256296i bk7: 1280a 254586i bk8: 1304a 255358i bk9: 1304a 252554i bk10: 1344a 254116i bk11: 1344a 253559i bk12: 1328a 254207i bk13: 1320a 252404i bk14: 1280a 253111i bk15: 1280a 251720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945996
Row_Buffer_Locality_read = 0.961531
Row_Buffer_Locality_write = 0.942098
Bank_Level_Parallism = 2.222634
Bank_Level_Parallism_Col = 1.914464
Bank_Level_Parallism_Ready = 1.260191
write_to_read_ratio_blp_rw_average = 0.765925
GrpLevelPara = 1.706086 

BW Util details:
bwutil = 0.377239 
total_CMD = 274415 
util_bw = 103520 
Wasted_Col = 73592 
Wasted_Row = 17670 
Idle = 79633 

BW Util Bottlenecks: 
RCDc_limit = 4858 
RCDWRc_limit = 25725 
WTRc_limit = 19048 
RTWc_limit = 36012 
CCDLc_limit = 46507 
rwq = 0 
CCDLc_limit_alone = 41683 
WTRc_limit_alone = 16573 
RTWc_limit_alone = 33663 

Commands details: 
total_CMD = 274415 
n_nop = 164610 
Read = 20744 
Write = 82640 
L2_Alloc = 0 
L2_WB = 136 
n_act = 5585 
n_pre = 5569 
n_ref = 0 
n_req = 103418 
total_req = 103520 

Dual Bus Interface Util: 
issued_total_row = 11154 
issued_total_col = 103520 
Row_Bus_Util =  0.040646 
CoL_Bus_Util = 0.377239 
Either_Row_CoL_Bus_Util = 0.400142 
Issued_on_Two_Bus_Simul_Util = 0.017743 
issued_two_Eff = 0.044342 
queue_avg = 8.105690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.10569
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164672 n_act=5449 n_pre=5433 n_ref_event=0 n_req=103435 n_rd=20741 n_rd_L2_A=0 n_write=82660 n_wr_bk=134 bw_util=0.3773
n_activity=205550 dram_eff=0.5037
bk0: 1280a 254993i bk1: 1280a 253999i bk2: 1280a 254725i bk3: 1280a 254484i bk4: 1280a 255902i bk5: 1280a 253404i bk6: 1280a 255512i bk7: 1280a 254678i bk8: 1304a 254640i bk9: 1304a 252823i bk10: 1341a 254287i bk11: 1344a 253739i bk12: 1328a 254419i bk13: 1320a 252629i bk14: 1280a 254544i bk15: 1280a 252723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947320
Row_Buffer_Locality_read = 0.962393
Row_Buffer_Locality_write = 0.943539
Bank_Level_Parallism = 2.197600
Bank_Level_Parallism_Col = 1.899932
Bank_Level_Parallism_Ready = 1.257575
write_to_read_ratio_blp_rw_average = 0.768469
GrpLevelPara = 1.691228 

BW Util details:
bwutil = 0.377294 
total_CMD = 274415 
util_bw = 103535 
Wasted_Col = 73086 
Wasted_Row = 17488 
Idle = 80306 

BW Util Bottlenecks: 
RCDc_limit = 4843 
RCDWRc_limit = 25337 
WTRc_limit = 18443 
RTWc_limit = 33606 
CCDLc_limit = 46823 
rwq = 0 
CCDLc_limit_alone = 42195 
WTRc_limit_alone = 15986 
RTWc_limit_alone = 31435 

Commands details: 
total_CMD = 274415 
n_nop = 164672 
Read = 20741 
Write = 82660 
L2_Alloc = 0 
L2_WB = 134 
n_act = 5449 
n_pre = 5433 
n_ref = 0 
n_req = 103435 
total_req = 103535 

Dual Bus Interface Util: 
issued_total_row = 10882 
issued_total_col = 103535 
Row_Bus_Util =  0.039655 
CoL_Bus_Util = 0.377294 
Either_Row_CoL_Bus_Util = 0.399916 
Issued_on_Two_Bus_Simul_Util = 0.017033 
issued_two_Eff = 0.042590 
queue_avg = 8.218745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.21875
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164534 n_act=5486 n_pre=5470 n_ref_event=0 n_req=103544 n_rd=20744 n_rd_L2_A=0 n_write=82768 n_wr_bk=128 bw_util=0.3777
n_activity=206079 dram_eff=0.5029
bk0: 1280a 255247i bk1: 1280a 252872i bk2: 1280a 255784i bk3: 1280a 253413i bk4: 1280a 255650i bk5: 1280a 253709i bk6: 1280a 255773i bk7: 1280a 255869i bk8: 1304a 254833i bk9: 1304a 255286i bk10: 1344a 254269i bk11: 1344a 253586i bk12: 1328a 253393i bk13: 1320a 251315i bk14: 1280a 252991i bk15: 1280a 251221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947018
Row_Buffer_Locality_read = 0.962158
Row_Buffer_Locality_write = 0.943225
Bank_Level_Parallism = 2.199027
Bank_Level_Parallism_Col = 1.897637
Bank_Level_Parallism_Ready = 1.251631
write_to_read_ratio_blp_rw_average = 0.765022
GrpLevelPara = 1.706579 

BW Util details:
bwutil = 0.377676 
total_CMD = 274415 
util_bw = 103640 
Wasted_Col = 73795 
Wasted_Row = 17639 
Idle = 79341 

BW Util Bottlenecks: 
RCDc_limit = 4784 
RCDWRc_limit = 25296 
WTRc_limit = 18734 
RTWc_limit = 36190 
CCDLc_limit = 45630 
rwq = 0 
CCDLc_limit_alone = 40978 
WTRc_limit_alone = 16400 
RTWc_limit_alone = 33872 

Commands details: 
total_CMD = 274415 
n_nop = 164534 
Read = 20744 
Write = 82768 
L2_Alloc = 0 
L2_WB = 128 
n_act = 5486 
n_pre = 5470 
n_ref = 0 
n_req = 103544 
total_req = 103640 

Dual Bus Interface Util: 
issued_total_row = 10956 
issued_total_col = 103640 
Row_Bus_Util =  0.039925 
CoL_Bus_Util = 0.377676 
Either_Row_CoL_Bus_Util = 0.400419 
Issued_on_Two_Bus_Simul_Util = 0.017182 
issued_two_Eff = 0.042910 
queue_avg = 8.079252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.07925
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164276 n_act=5747 n_pre=5731 n_ref_event=0 n_req=103499 n_rd=20744 n_rd_L2_A=0 n_write=82720 n_wr_bk=137 bw_util=0.3775
n_activity=205349 dram_eff=0.5045
bk0: 1280a 254961i bk1: 1280a 252412i bk2: 1280a 255603i bk3: 1280a 253154i bk4: 1280a 255610i bk5: 1280a 253606i bk6: 1280a 254930i bk7: 1280a 254917i bk8: 1304a 255161i bk9: 1304a 255096i bk10: 1344a 252827i bk11: 1344a 252560i bk12: 1328a 253566i bk13: 1320a 251307i bk14: 1280a 252551i bk15: 1280a 249637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944473
Row_Buffer_Locality_read = 0.960374
Row_Buffer_Locality_write = 0.940487
Bank_Level_Parallism = 2.240224
Bank_Level_Parallism_Col = 1.912959
Bank_Level_Parallism_Ready = 1.259660
write_to_read_ratio_blp_rw_average = 0.769528
GrpLevelPara = 1.718927 

BW Util details:
bwutil = 0.377534 
total_CMD = 274415 
util_bw = 103601 
Wasted_Col = 73468 
Wasted_Row = 17662 
Idle = 79684 

BW Util Bottlenecks: 
RCDc_limit = 4884 
RCDWRc_limit = 26421 
WTRc_limit = 18088 
RTWc_limit = 36741 
CCDLc_limit = 45576 
rwq = 0 
CCDLc_limit_alone = 41137 
WTRc_limit_alone = 15955 
RTWc_limit_alone = 34435 

Commands details: 
total_CMD = 274415 
n_nop = 164276 
Read = 20744 
Write = 82720 
L2_Alloc = 0 
L2_WB = 137 
n_act = 5747 
n_pre = 5731 
n_ref = 0 
n_req = 103499 
total_req = 103601 

Dual Bus Interface Util: 
issued_total_row = 11478 
issued_total_col = 103601 
Row_Bus_Util =  0.041827 
CoL_Bus_Util = 0.377534 
Either_Row_CoL_Bus_Util = 0.401359 
Issued_on_Two_Bus_Simul_Util = 0.018002 
issued_two_Eff = 0.044852 
queue_avg = 8.218563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.21856
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164482 n_act=5706 n_pre=5690 n_ref_event=0 n_req=103404 n_rd=20744 n_rd_L2_A=0 n_write=82624 n_wr_bk=144 bw_util=0.3772
n_activity=204831 dram_eff=0.5054
bk0: 1280a 254210i bk1: 1280a 251940i bk2: 1280a 256079i bk3: 1280a 253755i bk4: 1280a 255182i bk5: 1280a 253408i bk6: 1280a 254667i bk7: 1280a 254180i bk8: 1304a 253999i bk9: 1304a 254518i bk10: 1344a 253505i bk11: 1344a 252734i bk12: 1328a 253651i bk13: 1320a 251506i bk14: 1280a 253260i bk15: 1280a 251481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944818
Row_Buffer_Locality_read = 0.961483
Row_Buffer_Locality_write = 0.940636
Bank_Level_Parallism = 2.242177
Bank_Level_Parallism_Col = 1.913678
Bank_Level_Parallism_Ready = 1.255574
write_to_read_ratio_blp_rw_average = 0.764030
GrpLevelPara = 1.718904 

BW Util details:
bwutil = 0.377210 
total_CMD = 274415 
util_bw = 103512 
Wasted_Col = 73950 
Wasted_Row = 16978 
Idle = 79975 

BW Util Bottlenecks: 
RCDc_limit = 5062 
RCDWRc_limit = 26088 
WTRc_limit = 19409 
RTWc_limit = 37450 
CCDLc_limit = 45915 
rwq = 0 
CCDLc_limit_alone = 41084 
WTRc_limit_alone = 16877 
RTWc_limit_alone = 35151 

Commands details: 
total_CMD = 274415 
n_nop = 164482 
Read = 20744 
Write = 82624 
L2_Alloc = 0 
L2_WB = 144 
n_act = 5706 
n_pre = 5690 
n_ref = 0 
n_req = 103404 
total_req = 103512 

Dual Bus Interface Util: 
issued_total_row = 11396 
issued_total_col = 103512 
Row_Bus_Util =  0.041528 
CoL_Bus_Util = 0.377210 
Either_Row_CoL_Bus_Util = 0.400609 
Issued_on_Two_Bus_Simul_Util = 0.018129 
issued_two_Eff = 0.045255 
queue_avg = 8.078108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.07811
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274415 n_nop=164164 n_act=5897 n_pre=5881 n_ref_event=0 n_req=103480 n_rd=20744 n_rd_L2_A=0 n_write=82704 n_wr_bk=128 bw_util=0.3774
n_activity=205570 dram_eff=0.5038
bk0: 1280a 254597i bk1: 1280a 250866i bk2: 1280a 255665i bk3: 1280a 253018i bk4: 1280a 255128i bk5: 1280a 252274i bk6: 1280a 255557i bk7: 1280a 252613i bk8: 1304a 254004i bk9: 1304a 254098i bk10: 1344a 254095i bk11: 1344a 252007i bk12: 1328a 253481i bk13: 1320a 250002i bk14: 1280a 252455i bk15: 1280a 250228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943013
Row_Buffer_Locality_read = 0.961483
Row_Buffer_Locality_write = 0.938382
Bank_Level_Parallism = 2.277823
Bank_Level_Parallism_Col = 1.920700
Bank_Level_Parallism_Ready = 1.254045
write_to_read_ratio_blp_rw_average = 0.765916
GrpLevelPara = 1.721008 

BW Util details:
bwutil = 0.377443 
total_CMD = 274415 
util_bw = 103576 
Wasted_Col = 74327 
Wasted_Row = 17034 
Idle = 79478 

BW Util Bottlenecks: 
RCDc_limit = 5076 
RCDWRc_limit = 27237 
WTRc_limit = 19327 
RTWc_limit = 37226 
CCDLc_limit = 45557 
rwq = 0 
CCDLc_limit_alone = 40816 
WTRc_limit_alone = 16835 
RTWc_limit_alone = 34977 

Commands details: 
total_CMD = 274415 
n_nop = 164164 
Read = 20744 
Write = 82704 
L2_Alloc = 0 
L2_WB = 128 
n_act = 5897 
n_pre = 5881 
n_ref = 0 
n_req = 103480 
total_req = 103576 

Dual Bus Interface Util: 
issued_total_row = 11778 
issued_total_col = 103576 
Row_Bus_Util =  0.042920 
CoL_Bus_Util = 0.377443 
Either_Row_CoL_Bus_Util = 0.401767 
Issued_on_Two_Bus_Simul_Util = 0.018596 
issued_two_Eff = 0.046285 
queue_avg = 8.202577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.20258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52480, Miss = 11200, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 278
L2_cache_bank[1]: Access = 52520, Miss = 11080, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 880
L2_cache_bank[2]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 187
L2_cache_bank[3]: Access = 52520, Miss = 11208, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 552
L2_cache_bank[4]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 285
L2_cache_bank[6]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52520, Miss = 11192, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 308
L2_cache_bank[8]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52520, Miss = 11208, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52520, Miss = 11144, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52520, Miss = 11208, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[12]: Access = 52520, Miss = 11240, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52520, Miss = 11224, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52520, Miss = 11256, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52520, Miss = 11208, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52520, Miss = 11272, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52520, Miss = 11240, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 52520, Miss = 11240, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 52520, Miss = 11224, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 52520, Miss = 11192, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[21]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52520, Miss = 11256, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 52520, Miss = 11080, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 67
L2_cache_bank[25]: Access = 52520, Miss = 11144, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 110
L2_cache_bank[26]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[28]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52520, Miss = 11128, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52520, Miss = 11144, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 41
L2_cache_bank[32]: Access = 52520, Miss = 11144, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 319
L2_cache_bank[34]: Access = 52520, Miss = 11096, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 1605
L2_cache_bank[36]: Access = 52520, Miss = 11096, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 381
L2_cache_bank[37]: Access = 52520, Miss = 11144, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 1449
L2_cache_bank[38]: Access = 52520, Miss = 11080, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 229
L2_cache_bank[39]: Access = 52520, Miss = 11160, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 1348
L2_cache_bank[40]: Access = 52520, Miss = 11128, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 340
L2_cache_bank[41]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 306
L2_cache_bank[42]: Access = 52520, Miss = 11192, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 97
L2_cache_bank[43]: Access = 52520, Miss = 11128, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 344
L2_cache_bank[44]: Access = 52520, Miss = 11192, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 281
L2_cache_bank[45]: Access = 52505, Miss = 11173, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 295
L2_cache_bank[46]: Access = 52520, Miss = 11144, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52544, Miss = 11232, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 1768
L2_cache_bank[48]: Access = 52520, Miss = 11160, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52544, Miss = 11232, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 648
L2_cache_bank[50]: Access = 52520, Miss = 11176, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 52544, Miss = 11232, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 669
L2_cache_bank[52]: Access = 52520, Miss = 11240, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 52544, Miss = 11184, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 1197
L2_cache_bank[54]: Access = 52505, Miss = 11221, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 371
L2_cache_bank[55]: Access = 52544, Miss = 11168, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 1224
L2_cache_bank[56]: Access = 52520, Miss = 11064, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 779
L2_cache_bank[57]: Access = 52544, Miss = 11232, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 270
L2_cache_bank[58]: Access = 52520, Miss = 11080, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 1045
L2_cache_bank[59]: Access = 52544, Miss = 11264, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 211
L2_cache_bank[60]: Access = 52520, Miss = 11112, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 921
L2_cache_bank[61]: Access = 52544, Miss = 11328, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 232
L2_cache_bank[62]: Access = 52520, Miss = 11096, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 1109
L2_cache_bank[63]: Access = 52512, Miss = 11232, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 162
L2_total_cache_accesses = 3361394
L2_total_cache_misses = 715098
L2_total_cache_miss_rate = 0.2127
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 20416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2646296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49207
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20416
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=3361394
icnt_total_pkts_simt_to_mem=3361394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3361394
Req_Network_cycles = 365456
Req_Network_injected_packets_per_cycle =       9.1978 
Req_Network_conflicts_per_cycle =       6.7547
Req_Network_conflicts_per_cycle_util =       7.6238
Req_Bank_Level_Parallism =      10.3812
Req_Network_in_buffer_full_per_cycle =       2.3637
Req_Network_in_buffer_avg_util =      24.4272
Req_Network_out_buffer_full_per_cycle =       0.2174
Req_Network_out_buffer_avg_util =      28.1381

Reply_Network_injected_packets_num = 3361394
Reply_Network_cycles = 365456
Reply_Network_injected_packets_per_cycle =        9.1978
Reply_Network_conflicts_per_cycle =        4.8754
Reply_Network_conflicts_per_cycle_util =       5.5643
Reply_Bank_Level_Parallism =      10.4974
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2820
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1150
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 58 sec (3658 sec)
gpgpu_simulation_rate = 264104 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 11434343x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff19625e5c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff19625e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625e38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff19625ef0..

GPGPU-Sim PTX: cudaLaunch for 0x0x407ee1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmbiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb250 (mri-gridding.4.sm_70.ptx:3951) @%p1 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2a0 (mri-gridding.4.sm_70.ptx:3964) mov.u32 %r114, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb2c8 (mri-gridding.4.sm_70.ptx:3969) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb308 (mri-gridding.4.sm_70.ptx:3980) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb418 (mri-gridding.4.sm_70.ptx:4014) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb468 (mri-gridding.4.sm_70.ptx:4029) setp.eq.s32%p6, %r22, %r21;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb440 (mri-gridding.4.sm_70.ptx:4021) @%p4 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb468 (mri-gridding.4.sm_70.ptx:4029) setp.eq.s32%p6, %r22, %r21;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb460 (mri-gridding.4.sm_70.ptx:4026) @%p5 bra BB9_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb468 (mri-gridding.4.sm_70.ptx:4029) setp.eq.s32%p6, %r22, %r21;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb4b0 (mri-gridding.4.sm_70.ptx:4038) @%p2 bra BB9_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb598 (mri-gridding.4.sm_70.ptx:4102) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmbiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmbiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmbiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmbiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 658461
gpu_sim_insn = 2773663762
gpu_ipc =    4212.3433
gpu_tot_sim_cycle = 1023917
gpu_tot_sim_insn = 3739759564
gpu_tot_ipc =    3652.4050
gpu_tot_issued_cta = 5188
gpu_occupancy = 52.1170% 
gpu_tot_occupancy = 54.3729% 
max_total_param_size = 0
gpu_stall_dramfull = 3603190
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.2229
partiton_level_parallism_total  =       6.6416
partiton_level_parallism_util =       5.7381
partiton_level_parallism_util_total  =       7.3667
L2_BW  =     189.1947 GB/Sec
L2_BW_total  =     240.5863 GB/Sec
gpu_total_sim_rate=302569
############## bottleneck_stats #############
cycles: core 658461, icnt 658461, l2 658461, dram 494427
gpu_ipc	4212.343
gpu_tot_issued_cta = 5188, average cycles = 127
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 848 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.517	80
L1D data util	0.261	80	0.267	5
L1D tag util	0.073	80	0.076	19
L2 data util	0.064	64	0.064	57
L2 tag util	0.091	64	0.162	11
n_l2_access	 3815394
icnt s2m util	0.000	0	0.000	11	flits per packet: -nan
icnt m2s util	0.000	0	0.000	11	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.043	32	0.043	8

latency_l2_hit:	24757236, num_l2_reqs:	25024
L2 hit latency:	989
latency_dram:	1368049590, num_dram_reqs:	3414058
DRAM latency:	400

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.147	80	1.167	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.237	80	0.241	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.829	80

n_reg_bank	16
reg port	0.234	16	0.461	13
L1D tag util	0.073	80	0.076	19
L1D fill util	0.013	80	0.014	0
n_l1d_mshr	4096
L1D mshr util	0.004	80
n_l1d_missq	16
L1D missq util	0.013	80
L1D hit rate	0.000
L1D miss rate	0.897
L1D rsfail rate	0.103
L2 tag util	0.091	64	0.162	11
L2 fill util	0.016	64	0.016	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.028	64	0.030	53
L2 missq util	0.001	64	0.001	13
L2 hit rate	0.007
L2 miss rate	0.895
L2 rsfail rate	0.099

dram activity	0.082	32	0.100	26

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.091

run 0.118, fetch 0.001, sync 0.055, control 0.013, data 0.810, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 86400, Miss = 86016, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 14336
	L1D_cache_core[1]: Access = 85232, Miss = 84848, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16499
	L1D_cache_core[2]: Access = 85152, Miss = 84784, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 13569
	L1D_cache_core[3]: Access = 85296, Miss = 85168, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 14076
	L1D_cache_core[4]: Access = 86416, Miss = 86032, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 12895
	L1D_cache_core[5]: Access = 86752, Miss = 86624, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 12912
	L1D_cache_core[6]: Access = 85280, Miss = 84896, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 14001
	L1D_cache_core[7]: Access = 84016, Miss = 83888, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16967
	L1D_cache_core[8]: Access = 86592, Miss = 86464, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 12541
	L1D_cache_core[9]: Access = 85120, Miss = 84992, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16084
	L1D_cache_core[10]: Access = 86576, Miss = 86087, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13535
	L1D_cache_core[11]: Access = 84730, Miss = 84421, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 16334
	L1D_cache_core[12]: Access = 83968, Miss = 83840, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15019
	L1D_cache_core[13]: Access = 86560, Miss = 86432, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 12853
	L1D_cache_core[14]: Access = 86448, Miss = 86320, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 13080
	L1D_cache_core[15]: Access = 83968, Miss = 83612, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 17281
	L1D_cache_core[16]: Access = 86480, Miss = 86096, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 13282
	L1D_cache_core[17]: Access = 85248, Miss = 85120, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16361
	L1D_cache_core[18]: Access = 85056, Miss = 84752, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 15071
	L1D_cache_core[19]: Access = 85344, Miss = 84960, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 17240
	L1D_cache_core[20]: Access = 83808, Miss = 83424, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 15760
	L1D_cache_core[21]: Access = 84928, Miss = 84544, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16575
	L1D_cache_core[22]: Access = 83936, Miss = 83424, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15265
	L1D_cache_core[23]: Access = 83968, Miss = 83584, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 18249
	L1D_cache_core[24]: Access = 83776, Miss = 83392, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 15976
	L1D_cache_core[25]: Access = 85136, Miss = 84752, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16263
	L1D_cache_core[26]: Access = 85248, Miss = 84864, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16404
	L1D_cache_core[27]: Access = 83920, Miss = 83792, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18564
	L1D_cache_core[28]: Access = 85088, Miss = 84755, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 15228
	L1D_cache_core[29]: Access = 85200, Miss = 84816, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 14741
	L1D_cache_core[30]: Access = 85216, Miss = 84840, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 15412
	L1D_cache_core[31]: Access = 83952, Miss = 83568, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 17827
	L1D_cache_core[32]: Access = 86688, Miss = 86560, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15004
	L1D_cache_core[33]: Access = 85328, Miss = 85200, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16335
	L1D_cache_core[34]: Access = 86528, Miss = 86144, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 15142
	L1D_cache_core[35]: Access = 82672, Miss = 82160, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18328
	L1D_cache_core[36]: Access = 83952, Miss = 83696, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15316
	L1D_cache_core[37]: Access = 86480, Miss = 86153, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 12924
	L1D_cache_core[38]: Access = 83904, Miss = 83520, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16107
	L1D_cache_core[39]: Access = 85184, Miss = 84938, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17040
	L1D_cache_core[40]: Access = 85280, Miss = 84896, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16187
	L1D_cache_core[41]: Access = 86384, Miss = 86000, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 14565
	L1D_cache_core[42]: Access = 83696, Miss = 83560, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 16099
	L1D_cache_core[43]: Access = 82656, Miss = 82528, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 17316
	L1D_cache_core[44]: Access = 85136, Miss = 85008, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 14842
	L1D_cache_core[45]: Access = 86672, Miss = 86288, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 14705
	L1D_cache_core[46]: Access = 83904, Miss = 83657, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15938
	L1D_cache_core[47]: Access = 83840, Miss = 83456, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 18462
	L1D_cache_core[48]: Access = 85120, Miss = 84947, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15963
	L1D_cache_core[49]: Access = 85216, Miss = 84832, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 16759
	L1D_cache_core[50]: Access = 85360, Miss = 84976, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 15740
	L1D_cache_core[51]: Access = 82624, Miss = 82375, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15781
	L1D_cache_core[52]: Access = 83824, Miss = 83592, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 16171
	L1D_cache_core[53]: Access = 87872, Miss = 87744, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15385
	L1D_cache_core[54]: Access = 85200, Miss = 84816, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 15855
	L1D_cache_core[55]: Access = 83664, Miss = 83536, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15443
	L1D_cache_core[56]: Access = 83968, Miss = 83712, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15523
	L1D_cache_core[57]: Access = 86114, Miss = 85986, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 16610
	L1D_cache_core[58]: Access = 85152, Miss = 84768, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 15429
	L1D_cache_core[59]: Access = 83968, Miss = 83690, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18499
	L1D_cache_core[60]: Access = 83904, Miss = 83776, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15103
	L1D_cache_core[61]: Access = 86448, Miss = 86320, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15569
	L1D_cache_core[62]: Access = 85248, Miss = 84864, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 15313
	L1D_cache_core[63]: Access = 85200, Miss = 84808, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 14354
	L1D_cache_core[64]: Access = 85152, Miss = 84768, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 14191
	L1D_cache_core[65]: Access = 85184, Miss = 85056, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 15503
	L1D_cache_core[66]: Access = 86496, Miss = 86368, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 15240
	L1D_cache_core[67]: Access = 83936, Miss = 83604, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 18922
	L1D_cache_core[68]: Access = 85104, Miss = 84976, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 13870
	L1D_cache_core[69]: Access = 86480, Miss = 86244, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 14455
	L1D_cache_core[70]: Access = 85264, Miss = 84880, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 14049
	L1D_cache_core[71]: Access = 82512, Miss = 82136, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19005
	L1D_cache_core[72]: Access = 85280, Miss = 85152, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 14354
	L1D_cache_core[73]: Access = 85376, Miss = 85120, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 16422
	L1D_cache_core[74]: Access = 85312, Miss = 84928, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 14856
	L1D_cache_core[75]: Access = 83936, Miss = 83808, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 18329
	L1D_cache_core[76]: Access = 85200, Miss = 84944, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 14227
	L1D_cache_core[77]: Access = 85424, Miss = 85040, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 17552
	L1D_cache_core[78]: Access = 85104, Miss = 84720, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 15447
	L1D_cache_core[79]: Access = 82720, Miss = 82304, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 18748
	L1D_total_cache_accesses = 6800476
	L1D_total_cache_misses = 6777661
	L1D_total_cache_miss_rate = 0.9966
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1253177
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1252961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5408162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5431016

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1252961
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25807, 23563, 28035, 33795, 38267, 44027, 49787, 55547, 24581, 21194, 24514, 29122, 32442, 37050, 41658, 46266, 24581, 21194, 24514, 29122, 32442, 37050, 41658, 46266, 21770, 19520, 23024, 27632, 31136, 35744, 40352, 44960, 21770, 19520, 23024, 27632, 31136, 35744, 40352, 44960, 4904, 9476, 14084, 18692, 23300, 27908, 32516, 37124, 4904, 9476, 14084, 18692, 23300, 27908, 32516, 37124, 4904, 9476, 14084, 18692, 23300, 27908, 32516, 37124, 
gpgpu_n_tot_thrd_icount = 4539287232
gpgpu_n_tot_w_icount = 141852726
gpgpu_n_stall_shd_mem = 54149652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369460
gpgpu_n_mem_write_global = 5431016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 10665152
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7608340
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67199459	W0_Idle:24183884	W0_Scoreboard:85728523	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752091	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1271060	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:116193047
single_issue_nums: WS0:28969792	WS1:31972852	WS2:37466753	WS3:43443329	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955680 {8:1369460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 217240640 {40:5431016,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778400 {40:1369460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43448128 {8:5431016,}
maxmflatency = 13117 
max_icnt2mem_latency = 9844 
maxmrqlatency = 1804 
max_icnt2sh_latency = 280 
averagemflatency = 944 
avg_icnt2mem_latency = 297 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:667560 	527902 	434307 	389712 	573198 	875950 	417570 	84887 	7703 	2317 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2713367 	583112 	1796577 	961014 	538533 	179495 	28378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4190000 	1253226 	267725 	143648 	184639 	217527 	234454 	207026 	80187 	22044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6005352 	440152 	204906 	105210 	36908 	6680 	1265 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	978 	281 	392 	164 	99 	24 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       168       256       192       256       168       256       184       320       144       256       136       216       192       256       136       248 
dram[1]:       168       233       224       248       208       256       200       256       184       256       176       240       192       256       176       256 
dram[2]:       200       256       232       256       208       256       232       320       208       256       176       256       192       256       208       248 
dram[3]:       224       256       232       256       208       256       232       256       200       256       168       256       192       256       208       248 
dram[4]:       240       248       224       256       208       256       171       256       176       256       176       232       192       256       200       256 
dram[5]:       240       232       224       256       208       256       176       256       176       256       200       232       192       256       200       248 
dram[6]:       184       250       224       256       208       256       224       256       200       256       200       232       192       256       184       256 
dram[7]:       149       256       224       256       208       256       216       256       200       256       208       240       192       256       184       256 
dram[8]:       136       232       224       232       208       248       216       256       184       216       176       232       192       256       184       248 
dram[9]:       192       232       224       224       208       240       280       256       192       200       184       232       193       256       184       256 
dram[10]:       191       232       256       232       208       248       256       256       160       216       176       232       192       256       176       248 
dram[11]:       192       232       256       232       208       216       256       232       160       216       184       232       192       256       168       248 
dram[12]:       240       200       224       248       224       176       256       200       216       240       240       232       256       224       248       240 
dram[13]:       256       184       240       224       256       176       256       168       256       240       240       232       256       216       256       240 
dram[14]:       256       184       240       224       256       176       320       208       256       240       232       232       256       224       256       248 
dram[15]:       248       176       232       224       256       176       320       225       256       240       232       240       248       216       256       240 
dram[16]:       248       200       232       224       256       176       320       224       256       240       240       240       232       224       256       248 
dram[17]:       256       128       256       224       256       136       256       104       256       200       256       136       256       200       256       128 
dram[18]:       256       160       256       224       256       144       320       136       256       136       256       128       256       192       256       120 
dram[19]:       256       152       256       224       256       136       256        96       256       144       256       144       256       192       256       128 
dram[20]:       256       128       256       224       256       128       256       120       256       136       256       144       256       192       256       136 
dram[21]:       256       128       256       224       256       128       256       120       256       144       256       152       256       192       256       144 
dram[22]:       256       136       256       224       256       128       256       136       256       144       256       152       256       180       256       144 
dram[23]:       256       128       256       224       256       128       256       128       256       136       256       152       256       160       256       128 
dram[24]:       256       152       256       224       256       144       256       168       256       184       256       152       256       183       256       128 
dram[25]:       256       128       256       224       256       144       256       152       256       176       256       136       256       184       256       128 
dram[26]:       256       136       256       224       256       128       256       168       256       184       256       136       256       160       256       128 
dram[27]:       256       160       256       224       256       128       256       152       256       184       256       152       256       160       256       135 
dram[28]:       256       160       256       224       256       136       287       184       256       112       200       136       256       160       248       136 
dram[29]:       256       120       256       224       256       136       256       160       256       112       192       128       256       160       256       128 
dram[30]:       256       104       256       224       256       136       320       184       256       152       216       120       256       160       224       128 
dram[31]:       256       176       256       224       256       136       320       192       256       152       216       128       256       160       224       128 
maximum service time to same row:
dram[0]:    128016    126654    113711    113039    115385    113605    116436    114549    118484    116825    121146    119226    122099    120163    117075    124159 
dram[1]:    125929    110327    112554    112253    114405    113094    115115    114955    115698    116631    118369    118648    110597    119053    118500    109791 
dram[2]:    126451    109821    111455    112274    113953    112718    114589    114589    115555    116497    118771    119010    114717    119062    124132    113080 
dram[3]:    127687    111721    112754    113284    114767    114811    116270    116923    117060    118152    120012    120960    119707    121726    116841    111759 
dram[4]:    127605    111527    113836    113601    114872    114357    116405    116131    118769    117252    120381    120193    120282    120486    119324    115765 
dram[5]:    126719    111220    113210    113274    114126    114070    115931    116068    118112    116912    119430    119712    116323    120133    111229    119225 
dram[6]:    127034    110981    113035    112510    114209    114222    115420    115846    117243    116799    119426    119451    120469    120495    114970    124244 
dram[7]:    126502    112264    112538    113695    113707    115014    114975    117154    116738    118294    118844    120889    119906    122227    118868    125038 
dram[8]:    126697    111490    112427    113245    113861    114372    115514    116227    116978    117370    119243    120557    120448    121164    124551    114640 
dram[9]:    111000    111825    112545    113055    114068    115175    115487    117234    117434    117788    119713    120769    120446    112755    116227    119222 
dram[10]:    129214    112319    112973    113425    115260    116105    116179    118157    118195    119458    120877    121686    121861    114644    117056    125494 
dram[11]:    129873    110923    113647    112190    115818    113896    116806    115683    118775    117108    121060    119836    122260    118660    112758    112857 
dram[12]:    109871    109755    111518    110756    113805    111859    114942    114081    117681    117118    118584    118255    120328    118993    112120    111477 
dram[13]:    109286    109546    110745    110547    112313    111975    114357    114388    115500    116779    117878    118058    119664    113786    114566    109896 
dram[14]:    127151    112168    114171    113935    113599    114641    116212    116836    118234    117106    119632    119844    121092    117714    121302    113078 
dram[15]:    126310    112381    113188    113464    112226    114020    115058    115528    117136    117375    118659    119607    119842    121047    123990    116816 
dram[16]:    127281    112413    114120    113500    113212    113369    116766    116901    117103    118358    119631    119827    120754    122411    111656    120789 
dram[17]:    124869    124573    110624    109211    111685    111168    114321    113262    114733    114027    117604    117037    118015    118054    114086    110272 
dram[18]:    124862    125977    109816    110246    110889    111895    113700    114119    114055    115413    117230    118506    108899    118829    116536    112434 
dram[19]:    127319    112354    112506    113317    113552    114722    114879    116532    118555    117275    119743    121304    115844    120911    125255    117214 
dram[20]:    127452    112279    112697    113240    113629    113651    116636    116418    117966    116521    119590    119679    119984    120084    116178    111728 
dram[21]:    127186    111674    112426    112153    114351    112916    117004    114777    117491    115761    119228    119000    120298    119678    117165    114659 
dram[22]:    126435    112213    112638    112894    113353    113529    114822    116464    117669    115789    118672    120358    120398    120010    111180    119010 
dram[23]:    126861    112487    113136    113136    113092    113553    114898    116939    117724    116045    119040    120381    120817    120028    114250    124668 
dram[24]:    126931    112603    112429    113394    113202    113546    115258    116724    117748    116224    119342    120128    121377    120283    118515    111258 
dram[25]:    127290    112443    113283    113393    113844    113831    114839    116751    117209    116878    119312    120505    119799    121194    124175    115481 
dram[26]:    128469    111905    113823    113140    114610    114345    115287    117789    117613    116908    119843    120810    121132    111524    111934    118902 
dram[27]:    128230    111496    112622    112449    112807    114405    115945    116325    117736    115992    119740    120751    119640    112423    115280    119858 
dram[28]:    109544    111323    111007    111988    112658    114444    113919    117039    115704    116909    118160    119697    119049    116888     98896    111640 
dram[29]:    109954    111563    111356    112127    112680    114640    113958    116952    116137    116972    118297    119178    114806    120541    100381    116093 
dram[30]:    126856    127370    112729    112282    115831    114406    116479    116509    117451    118130    120437    120965    120919    121996    117079    111834 
dram[31]:    126809    127852    111394    112053    115861    114503    116057    116529    117752    118236    120685    121079    120628    121743    120545    112539 
average row accesses per activate:
dram[0]: 18.099762 20.564516 19.215189 23.703703 20.131578 23.486238 20.263853 20.425531 22.217142 20.753315 20.210526 20.837210 16.923729 20.020050 15.520000 18.103045 
dram[1]: 19.740932 21.284916 19.921259 23.231707 20.869566 23.063063 21.512606 21.309193 21.854748 21.613260 20.676924 19.291866 20.377550 20.171717 17.210644 18.853659 
dram[2]: 17.679815 19.843750 18.142857 23.231707 18.171021 21.512606 18.373205 22.925373 19.807594 21.088949 20.363636 19.338129 18.839622 19.821341 16.943232 18.716707 
dram[3]: 19.588690 19.561855 20.000000 22.411764 19.565218 19.692308 20.157480 20.700809 19.807594 20.658730 20.109726 19.109005 17.104925 20.325699 15.458167 17.926098 
dram[4]: 21.274239 22.258064 20.819672 24.580645 21.671389 21.098902 21.573034 21.610170 22.547550 22.744186 22.093151 18.623556 20.587629 19.969999 17.556561 19.255583 
dram[5]: 21.166666 20.966850 22.500000 24.037855 20.400000 21.157024 20.926430 20.619946 21.673130 23.355225 22.153847 19.154394 20.748053 18.884161 16.800865 17.839081 
dram[6]: 19.921259 20.294117 23.664597 24.066456 20.400000 22.925373 20.371353 19.716496 19.933504 21.977528 22.032787 19.813269 20.802084 21.415550 18.388626 17.244444 
dram[7]: 20.753426 21.201117 22.411764 24.563107 20.345745 22.390671 21.512606 20.700809 21.471075 21.494505 22.214876 19.291866 18.973871 21.358290 18.046511 17.321428 
dram[8]: 21.477272 21.058496 23.021149 23.211010 20.844687 22.456141 21.756374 20.157480 20.564644 23.566265 20.945454 19.716381 19.299517 20.534704 17.282850 17.962963 
dram[9]: 19.511568 20.254011 21.049725 22.724550 20.788044 22.005732 20.104712 20.371353 19.632242 20.975872 19.960396 19.384615 18.576744 20.482052 17.596373 17.596373 
dram[10]: 18.602942 19.193954 19.843750 21.685715 18.832924 20.869566 17.777779 19.692308 17.944954 19.857868 19.291866 19.063829 17.215517 19.341404 16.000000 16.984682 
dram[11]: 17.879147 20.265957 21.464788 22.109827 19.172932 20.480000 18.823530 18.823530 18.990292 19.462687 20.210526 19.063829 16.302040 20.482052 15.967078 17.516930 
dram[12]: 19.665810 19.461538 23.831776 21.452515 19.641943 19.009901 20.371353 20.589813 21.088949 22.290598 20.261307 19.338129 19.155876 19.110048 18.220657 17.449209 
dram[13]: 21.132597 18.787128 22.434017 22.566372 20.291777 18.962963 21.756374 22.068966 20.375000 22.227272 19.478260 19.384615 19.064440 19.341404 19.400000 18.018648 
dram[14]: 23.777090 20.320000 23.374233 22.521994 20.238094 19.114714 22.260870 20.869566 23.926605 22.164307 21.000000 18.244345 19.969999 19.674877 19.303482 18.023310 
dram[15]: 23.703703 21.709402 24.095238 24.150944 20.564516 21.191135 21.250000 20.210526 22.877193 23.285715 21.677420 19.200001 19.870647 20.070353 18.973104 17.648401 
dram[16]: 22.390671 19.792208 23.518518 22.925373 20.619946 20.480000 21.368715 19.692308 20.864000 23.285715 20.945454 19.109005 20.171717 19.440390 18.789347 18.361046 
dram[17]: 22.857143 19.665810 24.303797 21.157024 22.173914 19.515306 20.958904 20.317461 22.482759 20.481676 20.261307 18.580645 20.222784 18.576744 18.223530 17.254465 
dram[18]: 21.942858 19.565218 22.132565 21.274239 22.046110 19.097744 20.731707 19.492386 20.549999 21.203253 18.885246 18.040268 21.244680 19.248192 17.442698 16.308018 
dram[19]: 19.591837 18.796068 21.041096 20.026178 19.870131 18.229666 20.345745 18.550724 19.511223 19.807594 19.291866 18.327272 21.301332 18.405529 17.798164 17.134956 
dram[20]: 20.224274 18.722359 23.414635 22.109827 20.860655 18.056871 22.500000 18.777506 21.318802 18.990292 20.891191 17.684210 20.534704 18.620047 19.170792 15.042636 
dram[21]: 21.488764 17.762238 23.394495 20.104712 22.633137 16.384121 21.982759 17.902098 19.933504 19.223587 19.572815 16.490797 21.076517 15.976000 18.936430 14.780952 
dram[22]: 20.958904 18.833746 25.164474 21.573034 20.958904 18.658537 23.538462 20.210526 20.895443 19.366337 19.431326 18.929577 22.127424 18.086561 17.809195 16.980307 
dram[23]: 21.074381 20.513514 24.227129 22.390671 24.208860 19.269522 23.757765 20.317461 21.032259 18.944309 20.624041 18.580645 21.244680 17.918552 18.626507 17.092510 
dram[24]: 22.522123 20.000000 24.150944 23.684210 22.700296 19.742931 22.434017 21.098902 20.010231 21.145947 20.730078 18.885246 20.482052 17.340660 18.716707 15.836735 
dram[25]: 22.280703 19.097744 22.994013 22.046110 20.400000 17.860466 21.368715 20.210526 19.462687 19.129585 20.059702 18.285715 21.076517 18.434580 19.279303 17.477478 
dram[26]: 19.869110 18.265551 21.818182 20.078741 20.400000 15.673470 20.675676 18.962963 18.853012 17.425390 18.537931 17.379311 19.626535 17.254902 16.960352 15.804481 
dram[27]: 20.119047 18.523003 21.452515 19.870131 21.488764 18.461538 19.921875 19.104477 18.540285 18.323185 19.434782 18.495413 20.222784 17.918552 17.539864 16.236403 
dram[28]: 21.368715 18.704157 23.486238 19.792208 22.260870 17.123596 20.983606 21.333334 20.808510 21.318802 20.363636 19.338129 19.201923 17.060085 17.097130 16.510639 
dram[29]: 20.788044 18.389423 22.789318 19.118387 21.573034 18.495146 20.263853 20.052219 21.088949 21.977528 19.109005 18.203159 19.341404 16.736841 17.412163 16.033058 
dram[30]: 20.158730 17.929411 25.098040 20.712328 23.630770 18.540146 20.926430 19.443037 19.757576 20.535433 20.160000 18.885246 20.325699 18.275862 17.852194 16.652361 
dram[31]: 20.803814 17.046980 23.777090 20.788044 23.272728 18.450363 20.645161 17.943926 19.807594 19.244444 20.467005 18.537931 19.679804 17.060085 16.877729 15.698380 
average row locality = 3981365/200321 = 19.874926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2673      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2625      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2664      2624      2620 
total dram reads = 1333156
bank skew: 2688/2560 = 1.05
chip skew: 41665/41648 = 1.00
number of total write accesses:
dram[0]:      5072      5096      5048      5120      5096      5120      5120      5120      5184      5216      5376      5376      5328      5328      5184      5160 
dram[1]:      5072      5072      5048      5072      5120      5120      5120      5096      5216      5216      5376      5376      5328      5328      5185      5160 
dram[2]:      5072      5072      5072      5072      5096      5120      5120      5120      5216      5216      5376      5376      5328      5328      5184      5160 
dram[3]:      5072      5048      5072      5072      5096      5120      5120      5120      5216      5204      5376      5376      5328      5328      5184      5185 
dram[4]:      5120      5048      5072      5072      5096      5120      5120      5096      5216      5216      5376      5376      5328      5328      5184      5184 
dram[5]:      5072      5048      5096      5072      5096      5120      5120      5096      5216      5216      5376      5376      5328      5328      5185      5184 
dram[6]:      5048      5048      5072      5060      5096      5120      5120      5096      5192      5216      5376      5376      5328      5328      5184      5184 
dram[7]:      5036      5048      5072      5048      5096      5120      5120      5120      5192      5216      5376      5376      5328      5328      5184      5184 
dram[8]:      5024      5024      5072      5048      5096      5120      5120      5120      5192      5216      5376      5376      5329      5328      5184      5184 
dram[9]:      5048      5036      5072      5048      5096      5120      5120      5120      5192      5216      5376      5376      5328      5328      5184      5184 
dram[10]:      5048      5072      5072      5048      5108      5120      5120      5120      5216      5216      5376      5376      5328      5328      5184      5185 
dram[11]:      5012      5072      5072      5096      5096      5120      5120      5120      5216      5216      5376      5376      5328      5328      5184      5184 
dram[12]:      5096      5048      5096      5120      5120      5120      5120      5120      5216      5216      5376      5376      5328      5328      5185      5160 
dram[13]:      5096      5048      5096      5096      5096      5120      5120      5120      5216      5216      5376      5376      5328      5328      5184      5160 
dram[14]:      5120      5072      5072      5120      5096      5108      5120      5120      5216      5216      5376      5376      5328      5328      5184      5161 
dram[15]:      5120      5072      5048      5120      5096      5096      5096      5120      5216      5216      5376      5376      5328      5328      5184      5160 
dram[16]:      5120      5072      5072      5120      5096      5120      5096      5120      5216      5216      5376      5376      5328      5329      5184      5160 
dram[17]:      5120      5096      5120      5120      5096      5096      5096      5120      5216      5216      5376      5376      5328      5328      5172      5160 
dram[18]:      5120      5096      5120      5120      5096      5072      5096      5120      5204      5216      5376      5376      5328      5328      5185      5160 
dram[19]:      5120      5096      5120      5096      5096      5072      5096      5120      5216      5216      5376      5376      5328      5328      5184      5172 
dram[20]:      5108      5072      5120      5096      5084      5072      5096      5120      5216      5216      5376      5376      5328      5328      5172      5185 
dram[21]:      5096      5072      5096      5120      5096      5084      5096      5120      5192      5216      5376      5376      5328      5328      5172      5184 
dram[22]:      5096      5048      5096      5120      5096      5096      5096      5120      5192      5216      5376      5376      5328      5292      5173      5184 
dram[23]:      5096      5048      5120      5120      5096      5096      5096      5120      5216      5216      5376      5376      5328      5280      5160      5184 
dram[24]:      5084      5072      5120      5096      5096      5120      5096      5120      5216      5216      5376      5376      5328      5256      5160      5184 
dram[25]:      5072      5072      5120      5096      5096      5120      5096      5120      5216      5216      5376      5376      5328      5256      5160      5184 
dram[26]:      5048      5084      5120      5096      5096      5120      5096      5120      5216      5216      5376      5376      5328      5280      5136      5184 
dram[27]:      5060      5096      5120      5096      5096      5120      5096      5120      5216      5216      5364      5376      5328      5280      5136      5184 
dram[28]:      5096      5096      5120      5072      5120      5072      5120      5120      5216      5216      5376      5376      5328      5304      5172      5184 
dram[29]:      5096      5096      5120      5048      5120      5072      5120      5120      5216      5216      5376      5376      5328      5304      5160      5184 
dram[30]:      5072      5072      5120      5024      5120      5072      5120      5120      5216      5216      5376      5376      5328      5304      5160      5184 
dram[31]:      5084      5072      5120      5096      5120      5072      5120      5120      5216      5192      5376      5376      5329      5304      5160      5180 
total dram writes = 2653900
bank skew: 5376/5012 = 1.07
chip skew: 83036/82809 = 1.00
average mf latency per bank:
dram[0]:       3638      1507      1654      3560      1592      1498      1548      1608      1494      1532      1491      1475      1621      1474      1753      1600
dram[1]:       3657      1385      1485      3600      1458      1343      1466      1377      1430      1324      1419      1353      1495      1417      1529      1443
dram[2]:       3749      1475      1426      3520      1375      1484      1340      1484      1319      1439      1332      1447      1470      1456      1550      1502
dram[3]:       3645      1455      1474      3712      1475      1394      1447      1418      1416      1403      1409      1436      1531      1447      1637      1470
dram[4]:       3771      1426      1432      3532      1411      1379      1375      1410      1383      1368      1383      1369      1467      1421      1574      1458
dram[5]:       3588      1470      1418      3713      1397      1425      1378      1441      1379      1386      1396      1407      1531      1435      1573      1525
dram[6]:       3776      1420      1454      3514      1477      1368      1432      1396      1410      1361      1391      1389      1468      1477      1551      1509
dram[7]:       3594      1433      1419      3752      1394      1396      1382      1372      1378      1339      1384      1363      1496      1399      1546      1444
dram[8]:       4003      1451      1558      3576      1535      1436      1481      1453      1483      1427      1462      1466      1642      1487      1745      1467
dram[9]:       3822      1516      1571      3797      1573      1436      1548      1432      1546      1388      1547      1406      1664      1487      1727      1546
dram[10]:       3978      1447      1609      3583      1637      1367      1607      1360      1585      1321      1571      1318      1672      1374      1725      1471
dram[11]:       3783      1505      1572      1890      1581      1454      1529      1468      1498      1426      1482      1424      1611      1433      1676      1509
dram[12]:       3693      1416      1345      1394      1326      1407      1299      1440      1277      1359      1291      1347      1411      1401      1480      1419
dram[13]:       3521      1513      1327      1464      1338      1451      1350      1400      1314      1404      1313      1463      1398      1516      1446      1517
dram[14]:       3709      1454      1368      1461      1363      1468      1342      1471      1301      1453      1330      1457      1466      1478      1537      1506
dram[15]:       3617      1479      1458      1439      1422      1430      1397      1455      1371      1397      1388      1401      1513      1450      1618      1528
dram[16]:       1838      1528      1345      1484      1317      1449      1319      1461      1305      1401      1321      1387      1413      1473      1454      1543
dram[17]:       1431      1677      1364      1606      1376      1531      1414      1482      1352      1508      1361      1585      1436      1668      1467      1700
dram[18]:       1487      1632      1451      1553      1495      1475      1523      1433      1428      1444      1412      1550      1464      1630      1538      1683
dram[19]:       1472      1631      1421      1582      1413      1576      1429      1560      1385      1521      1373      1567      1479      1617      1530      1704
dram[20]:       1507      1637      1459      1576      1480      1514      1465      1473      1425      1470      1407      1491      1452      1646      1576      1702
dram[21]:       1460      1715      1419      1634      1453      1561      1490      1487      1441      1491      1410      1561      1479      1723      1530      1815
dram[22]:       1389      1613      1348      1554      1360      1522      1401      1464      1380      1478      1351      1496      1399      1640      1458      1678
dram[23]:       1473      1572      1414      1500      1441      1439      1450      1396      1417      1461      1373      1502      1463      1648      1561      1650
dram[24]:       1375      1611      1261      1518      1263      1491      1272      1456      1274      1499      1263      1535      1392      1639      1476      1661
dram[25]:       1405      1646      1354      1562      1375      1534      1392      1489      1328      1501      1319      1553      1439      1676      1536      1709
dram[26]:       1413      1638      1378      1599      1402      1531      1404      1484      1310      1530      1294      1569      1379      1666      1505      1680
dram[27]:       1425      1549      3322      1522      1397      1472      1373      1418      1329      1449      1329      1463      1430      1585      1509      1616
dram[28]:       1389      1649      3585      1592      1417      1566      1450      1476      1398      1443      1397      1436      1430      1551      1468      1679
dram[29]:       1403      1639      3691      1577      1429      1569      1429      1492      1400      1469      1351      1510      1444      1593      1506      1694
dram[30]:       1430      1675      3529      1625      1475      1596      1443      1561      1361      1534      1334      1571      1383      1696      1483      1714
dram[31]:       1494      1715      3745      1623      1522      1544      1532      1508      1442      1479      1404      1509      1372      1717      1490      1789
maximum mf latency per bank:
dram[0]:       8068      7896     10149      9728     10357     10018     10431     10119     10412     10183     10025     10126      8017      7946      7969      8371
dram[1]:       6924      6928     10085     10120     10443     10421     10594     10506     10417     10472     10472     10352      8003      7967      8190      8103
dram[2]:       7588      7592     10522     10438     10606     10534     10631     10672     10623     10579     10519     10235      8165      8041      8354      8772
dram[3]:       7455      7459      9987      9949     10396     10310     10425     10376     10508     10528     10449     10433      8561      8522      8491      8634
dram[4]:       8918      8932      9853      9818      9873      9842      9893      9937      9889      9871      8957      9099      8781      8634      6898      8037
dram[5]:       8786      8800      9721      9686      9746      9709      9761      9806      9764      9765      8969      9379      8820      8752      6905      7445
dram[6]:       8655      8667      9589      9562      9608      9592      9628      9677      9624      9606      9143      9574      8748      8799      6301      8008
dram[7]:       8525      8534      9448      9425      9472      9449      9493      9542      9496      9586      9249      9690      8900      8914      6459      6368
dram[8]:       7315      7322      9316      9295      9340      9324      9363      9520      9365      9643      9502      9697      9082      8935      7575      6877
dram[9]:       7189      7193      8708      8521      9864      9407      9988      9792      9980      9940      9634      9972      6830      6673      7200      6747
dram[10]:       9181      9201      9205      9223      9901      9559      9958      9730     10081      9670      9284      9445      7048      6752      7555      6641
dram[11]:       9047      9068      9072      9091     10009      9694     10046      9839     10048      9881      9385      9524      7225      7348      6883      7380
dram[12]:       8397      8404      9016      8898      9989      9902     10474     10047     10494     10060     10530      9837      7850      7420      8077      7306
dram[13]:       8270      8274      9511      9428      9981      9845     10330      9887     10371      9989     10325      9934      8042      7331      8259      7416
dram[14]:       8131      8137      9734      9555     10374     10313     10392     10378     10394     10573     10404     10416      8322      7600      8501      7632
dram[15]:       8265      8275      9763      9511     10348     10359     10368     10378     10386     10563     10400     10409      8437      7705      8614      7868
dram[16]:       7744      7748      9573      9301     10346     10082     10367     10306     10395     10358     10386     10342      8570      7807      8709      7799
dram[17]:       6924      7923     10331     10342     10350     10360     10379     10496     10375     10494     10386     10390      8681      8389      8948      8895
dram[18]:       7587      8451     10605     10609     10621     10628     10671     10689     10666     10648     10369     10371      8808      8486      9085      8219
dram[19]:       7454      7521      9986      9993     10397     10404     10421     10431     10447     10576     10455     10456      8944      9212      9172      8344
dram[20]:       8927      8934      9855      9859      9878      9885      9906      9947      9893      9894      9718      9169      8261      9426      8340      8080
dram[21]:       8802      8919      9717      9716      9744      9745      9779      9810      9870      9765      9782      9293      8354      9545      6722      9169
dram[22]:       8662      8669      9589      9593      9612      9618      9714      9681     10029      9628      9987      9373      8457      9580      6804      8627
dram[23]:       9742      8539      9451      9449      9477      9479      9821      9544     10089      9499     10075      9476      8678      9576      8842      7617
dram[24]:       7576      7321      9323      9327      9345      9352      9918      9415     10162      9616     10152      9561      8806      9729      8046      8710
dram[25]:       7189      8138      8830      9398      9546     10284     10027     10299     10304     10301     10271      9566      7386      7801      7345      8277
dram[26]:       9192      9199      9216      9520      9649     10304      9739     10408      9964     10309      9906      8992      7360      7932      7309      8079
dram[27]:      12244      9071     10756      9651      9767     10379      9865     10385      9950     10371     10124      9112     10826      7719     13117      7144
dram[28]:       8408      8539      9207      9912     10047     10383     10290     10455     10314     10411     10150     10011      7107      7711      7368      7521
dram[29]:       8274      8269      9745     10572     10099     10693     10147     10762     10152     10760     10030     10226      7198      7857      7393      8213
dram[30]:       8627      8286      9998     10326     10188     10341     10258     10420     10252     10337     10216     10150      7591      8003      8749      8013
dram[31]:       8269      8472      9550     10069      9975     10330     10240     10334     10250     10297     10243     10238      7654      7838      7866      8018
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637089 n_act=6285 n_pre=6269 n_ref_event=0 n_req=124424 n_rd=41648 n_rd_L2_A=0 n_write=82720 n_wr_bk=224 bw_util=0.1621
n_activity=261932 dram_eff=0.4757
bk0: 2560a 744398i bk1: 2560a 744686i bk2: 2560a 744340i bk3: 2560a 747316i bk4: 2560a 746096i bk5: 2560a 748162i bk6: 2560a 747550i bk7: 2560a 746635i bk8: 2592a 747963i bk9: 2608a 746387i bk10: 2688a 745491i bk11: 2688a 745577i bk12: 2672a 742174i bk13: 2672a 744147i bk14: 2624a 741174i bk15: 2624a 742553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949487
Row_Buffer_Locality_read = 0.965689
Row_Buffer_Locality_write = 0.941336
Bank_Level_Parallism = 2.141935
Bank_Level_Parallism_Col = 1.850775
Bank_Level_Parallism_Ready = 1.269439
write_to_read_ratio_blp_rw_average = 0.648501
GrpLevelPara = 1.646557 

BW Util details:
bwutil = 0.162051 
total_CMD = 768842 
util_bw = 124592 
Wasted_Col = 88720 
Wasted_Row = 20704 
Idle = 534826 

BW Util Bottlenecks: 
RCDc_limit = 9314 
RCDWRc_limit = 25674 
WTRc_limit = 17947 
RTWc_limit = 38297 
CCDLc_limit = 57918 
rwq = 0 
CCDLc_limit_alone = 53320 
WTRc_limit_alone = 15777 
RTWc_limit_alone = 35869 

Commands details: 
total_CMD = 768842 
n_nop = 637089 
Read = 41648 
Write = 82720 
L2_Alloc = 0 
L2_WB = 224 
n_act = 6285 
n_pre = 6269 
n_ref = 0 
n_req = 124424 
total_req = 124592 

Dual Bus Interface Util: 
issued_total_row = 12554 
issued_total_col = 124592 
Row_Bus_Util =  0.016328 
CoL_Bus_Util = 0.162051 
Either_Row_CoL_Bus_Util = 0.171366 
Issued_on_Two_Bus_Simul_Util = 0.007014 
issued_two_Eff = 0.040933 
queue_avg = 3.309338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30934
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637412 n_act=6047 n_pre=6031 n_ref_event=0 n_req=124384 n_rd=41665 n_rd_L2_A=0 n_write=82656 n_wr_bk=249 bw_util=0.162
n_activity=260988 dram_eff=0.4773
bk0: 2560a 746134i bk1: 2560a 746852i bk2: 2560a 745730i bk3: 2560a 746527i bk4: 2560a 746437i bk5: 2560a 747668i bk6: 2560a 747581i bk7: 2560a 746732i bk8: 2608a 747015i bk9: 2608a 746881i bk10: 2688a 746511i bk11: 2688a 744922i bk12: 2672a 744794i bk13: 2672a 744512i bk14: 2625a 741946i bk15: 2624a 743169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951384
Row_Buffer_Locality_read = 0.966399
Row_Buffer_Locality_write = 0.943822
Bank_Level_Parallism = 2.122772
Bank_Level_Parallism_Col = 1.854856
Bank_Level_Parallism_Ready = 1.265112
write_to_read_ratio_blp_rw_average = 0.641585
GrpLevelPara = 1.663338 

BW Util details:
bwutil = 0.162023 
total_CMD = 768842 
util_bw = 124570 
Wasted_Col = 86991 
Wasted_Row = 20421 
Idle = 536860 

BW Util Bottlenecks: 
RCDc_limit = 8988 
RCDWRc_limit = 24978 
WTRc_limit = 19819 
RTWc_limit = 37155 
CCDLc_limit = 55877 
rwq = 0 
CCDLc_limit_alone = 51139 
WTRc_limit_alone = 17255 
RTWc_limit_alone = 34981 

Commands details: 
total_CMD = 768842 
n_nop = 637412 
Read = 41665 
Write = 82656 
L2_Alloc = 0 
L2_WB = 249 
n_act = 6047 
n_pre = 6031 
n_ref = 0 
n_req = 124384 
total_req = 124570 

Dual Bus Interface Util: 
issued_total_row = 12078 
issued_total_col = 124570 
Row_Bus_Util =  0.015709 
CoL_Bus_Util = 0.162023 
Either_Row_CoL_Bus_Util = 0.170945 
Issued_on_Two_Bus_Simul_Util = 0.006787 
issued_two_Eff = 0.039702 
queue_avg = 3.178591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17859
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636920 n_act=6371 n_pre=6355 n_ref_event=0 n_req=124412 n_rd=41664 n_rd_L2_A=0 n_write=82688 n_wr_bk=240 bw_util=0.1621
n_activity=262423 dram_eff=0.4748
bk0: 2560a 744537i bk1: 2560a 745411i bk2: 2560a 743404i bk3: 2560a 746922i bk4: 2560a 744822i bk5: 2560a 747136i bk6: 2560a 746252i bk7: 2560a 747932i bk8: 2608a 745682i bk9: 2608a 746569i bk10: 2688a 745510i bk11: 2688a 745374i bk12: 2672a 743654i bk13: 2672a 744756i bk14: 2624a 741687i bk15: 2624a 742098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948791
Row_Buffer_Locality_read = 0.963422
Row_Buffer_Locality_write = 0.941425
Bank_Level_Parallism = 2.139287
Bank_Level_Parallism_Col = 1.851741
Bank_Level_Parallism_Ready = 1.254864
write_to_read_ratio_blp_rw_average = 0.636445
GrpLevelPara = 1.666773 

BW Util details:
bwutil = 0.162051 
total_CMD = 768842 
util_bw = 124592 
Wasted_Col = 90042 
Wasted_Row = 21023 
Idle = 533185 

BW Util Bottlenecks: 
RCDc_limit = 10255 
RCDWRc_limit = 26082 
WTRc_limit = 20271 
RTWc_limit = 37670 
CCDLc_limit = 56966 
rwq = 0 
CCDLc_limit_alone = 52155 
WTRc_limit_alone = 17696 
RTWc_limit_alone = 35434 

Commands details: 
total_CMD = 768842 
n_nop = 636920 
Read = 41664 
Write = 82688 
L2_Alloc = 0 
L2_WB = 240 
n_act = 6371 
n_pre = 6355 
n_ref = 0 
n_req = 124412 
total_req = 124592 

Dual Bus Interface Util: 
issued_total_row = 12726 
issued_total_col = 124592 
Row_Bus_Util =  0.016552 
CoL_Bus_Util = 0.162051 
Either_Row_CoL_Bus_Util = 0.171585 
Issued_on_Two_Bus_Simul_Util = 0.007018 
issued_two_Eff = 0.040903 
queue_avg = 3.346441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34644
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636708 n_act=6422 n_pre=6406 n_ref_event=0 n_req=124399 n_rd=41665 n_rd_L2_A=0 n_write=82672 n_wr_bk=245 bw_util=0.162
n_activity=266001 dram_eff=0.4684
bk0: 2560a 745328i bk1: 2560a 745708i bk2: 2560a 746052i bk3: 2560a 746992i bk4: 2560a 746073i bk5: 2560a 745940i bk6: 2560a 747087i bk7: 2560a 747052i bk8: 2608a 746537i bk9: 2608a 746254i bk10: 2688a 746202i bk11: 2688a 745423i bk12: 2672a 741508i bk13: 2672a 744431i bk14: 2624a 741772i bk15: 2625a 743607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948376
Row_Buffer_Locality_read = 0.956222
Row_Buffer_Locality_write = 0.944424
Bank_Level_Parallism = 2.087826
Bank_Level_Parallism_Col = 1.828048
Bank_Level_Parallism_Ready = 1.264781
write_to_read_ratio_blp_rw_average = 0.631551
GrpLevelPara = 1.646005 

BW Util details:
bwutil = 0.162038 
total_CMD = 768842 
util_bw = 124582 
Wasted_Col = 91118 
Wasted_Row = 23738 
Idle = 529404 

BW Util Bottlenecks: 
RCDc_limit = 13201 
RCDWRc_limit = 24827 
WTRc_limit = 19105 
RTWc_limit = 35647 
CCDLc_limit = 56449 
rwq = 0 
CCDLc_limit_alone = 51936 
WTRc_limit_alone = 16759 
RTWc_limit_alone = 33480 

Commands details: 
total_CMD = 768842 
n_nop = 636708 
Read = 41665 
Write = 82672 
L2_Alloc = 0 
L2_WB = 245 
n_act = 6422 
n_pre = 6406 
n_ref = 0 
n_req = 124399 
total_req = 124582 

Dual Bus Interface Util: 
issued_total_row = 12828 
issued_total_col = 124582 
Row_Bus_Util =  0.016685 
CoL_Bus_Util = 0.162038 
Either_Row_CoL_Bus_Util = 0.171861 
Issued_on_Two_Bus_Simul_Util = 0.006862 
issued_two_Eff = 0.039929 
queue_avg = 3.355273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35527
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637484 n_act=5927 n_pre=5911 n_ref_event=0 n_req=124442 n_rd=41664 n_rd_L2_A=0 n_write=82720 n_wr_bk=232 bw_util=0.1621
n_activity=258120 dram_eff=0.4828
bk0: 2560a 746901i bk1: 2560a 746768i bk2: 2560a 746586i bk3: 2560a 747828i bk4: 2560a 747607i bk5: 2560a 746793i bk6: 2560a 748239i bk7: 2560a 747565i bk8: 2608a 747598i bk9: 2608a 747792i bk10: 2688a 746555i bk11: 2688a 745297i bk12: 2672a 745161i bk13: 2672a 744499i bk14: 2624a 743067i bk15: 2624a 743003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952371
Row_Buffer_Locality_read = 0.964910
Row_Buffer_Locality_write = 0.946061
Bank_Level_Parallism = 2.099364
Bank_Level_Parallism_Col = 1.841440
Bank_Level_Parallism_Ready = 1.264188
write_to_read_ratio_blp_rw_average = 0.644761
GrpLevelPara = 1.658150 

BW Util details:
bwutil = 0.162083 
total_CMD = 768842 
util_bw = 124616 
Wasted_Col = 85957 
Wasted_Row = 20285 
Idle = 537984 

BW Util Bottlenecks: 
RCDc_limit = 9287 
RCDWRc_limit = 24081 
WTRc_limit = 18814 
RTWc_limit = 36262 
CCDLc_limit = 55190 
rwq = 0 
CCDLc_limit_alone = 50432 
WTRc_limit_alone = 16454 
RTWc_limit_alone = 33864 

Commands details: 
total_CMD = 768842 
n_nop = 637484 
Read = 41664 
Write = 82720 
L2_Alloc = 0 
L2_WB = 232 
n_act = 5927 
n_pre = 5911 
n_ref = 0 
n_req = 124442 
total_req = 124616 

Dual Bus Interface Util: 
issued_total_row = 11838 
issued_total_col = 124616 
Row_Bus_Util =  0.015397 
CoL_Bus_Util = 0.162083 
Either_Row_CoL_Bus_Util = 0.170852 
Issued_on_Two_Bus_Simul_Util = 0.006628 
issued_two_Eff = 0.038795 
queue_avg = 3.208480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20848
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637282 n_act=6041 n_pre=6025 n_ref_event=0 n_req=124414 n_rd=41665 n_rd_L2_A=0 n_write=82688 n_wr_bk=241 bw_util=0.1621
n_activity=262123 dram_eff=0.4753
bk0: 2560a 746621i bk1: 2560a 745922i bk2: 2560a 746558i bk3: 2560a 747657i bk4: 2560a 746654i bk5: 2560a 746614i bk6: 2560a 747225i bk7: 2560a 747036i bk8: 2608a 747625i bk9: 2608a 748358i bk10: 2688a 747072i bk11: 2688a 745374i bk12: 2672a 745023i bk13: 2672a 744050i bk14: 2625a 742090i bk15: 2624a 741976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951444
Row_Buffer_Locality_read = 0.964359
Row_Buffer_Locality_write = 0.944942
Bank_Level_Parallism = 2.099344
Bank_Level_Parallism_Col = 1.837992
Bank_Level_Parallism_Ready = 1.256529
write_to_read_ratio_blp_rw_average = 0.638528
GrpLevelPara = 1.660643 

BW Util details:
bwutil = 0.162054 
total_CMD = 768842 
util_bw = 124594 
Wasted_Col = 88005 
Wasted_Row = 20822 
Idle = 535421 

BW Util Bottlenecks: 
RCDc_limit = 9643 
RCDWRc_limit = 24423 
WTRc_limit = 19592 
RTWc_limit = 37102 
CCDLc_limit = 56354 
rwq = 0 
CCDLc_limit_alone = 51649 
WTRc_limit_alone = 17176 
RTWc_limit_alone = 34813 

Commands details: 
total_CMD = 768842 
n_nop = 637282 
Read = 41665 
Write = 82688 
L2_Alloc = 0 
L2_WB = 241 
n_act = 6041 
n_pre = 6025 
n_ref = 0 
n_req = 124414 
total_req = 124594 

Dual Bus Interface Util: 
issued_total_row = 12066 
issued_total_col = 124594 
Row_Bus_Util =  0.015694 
CoL_Bus_Util = 0.162054 
Either_Row_CoL_Bus_Util = 0.171114 
Issued_on_Two_Bus_Simul_Util = 0.006633 
issued_two_Eff = 0.038766 
queue_avg = 3.274859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27486
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637433 n_act=6017 n_pre=6001 n_ref_event=0 n_req=124307 n_rd=41664 n_rd_L2_A=0 n_write=82576 n_wr_bk=268 bw_util=0.1619
n_activity=260950 dram_eff=0.4771
bk0: 2560a 746082i bk1: 2560a 746358i bk2: 2560a 747713i bk3: 2560a 747052i bk4: 2560a 746418i bk5: 2560a 748323i bk6: 2560a 747679i bk7: 2560a 746360i bk8: 2608a 746868i bk9: 2608a 747980i bk10: 2688a 747461i bk11: 2688a 745591i bk12: 2672a 745485i bk13: 2672a 744589i bk14: 2624a 743501i bk15: 2624a 742453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951596
Row_Buffer_Locality_read = 0.965510
Row_Buffer_Locality_write = 0.944581
Bank_Level_Parallism = 2.086193
Bank_Level_Parallism_Col = 1.823703
Bank_Level_Parallism_Ready = 1.243783
write_to_read_ratio_blp_rw_average = 0.640930
GrpLevelPara = 1.655324 

BW Util details:
bwutil = 0.161942 
total_CMD = 768842 
util_bw = 124508 
Wasted_Col = 88027 
Wasted_Row = 20361 
Idle = 535946 

BW Util Bottlenecks: 
RCDc_limit = 9429 
RCDWRc_limit = 24706 
WTRc_limit = 19591 
RTWc_limit = 36912 
CCDLc_limit = 55692 
rwq = 0 
CCDLc_limit_alone = 51259 
WTRc_limit_alone = 17354 
RTWc_limit_alone = 34716 

Commands details: 
total_CMD = 768842 
n_nop = 637433 
Read = 41664 
Write = 82576 
L2_Alloc = 0 
L2_WB = 268 
n_act = 6017 
n_pre = 6001 
n_ref = 0 
n_req = 124307 
total_req = 124508 

Dual Bus Interface Util: 
issued_total_row = 12018 
issued_total_col = 124508 
Row_Bus_Util =  0.015631 
CoL_Bus_Util = 0.161942 
Either_Row_CoL_Bus_Util = 0.170918 
Issued_on_Two_Bus_Simul_Util = 0.006655 
issued_two_Eff = 0.038939 
queue_avg = 3.259979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25998
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637492 n_act=6000 n_pre=5984 n_ref_event=0 n_req=124307 n_rd=41664 n_rd_L2_A=0 n_write=82576 n_wr_bk=268 bw_util=0.1619
n_activity=262106 dram_eff=0.475
bk0: 2560a 745446i bk1: 2560a 746710i bk2: 2560a 747121i bk3: 2560a 747433i bk4: 2560a 745702i bk5: 2560a 747570i bk6: 2560a 747288i bk7: 2560a 746509i bk8: 2608a 747972i bk9: 2608a 746892i bk10: 2688a 746780i bk11: 2688a 745162i bk12: 2672a 744160i bk13: 2672a 744962i bk14: 2624a 743910i bk15: 2624a 742693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951732
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = 0.944883
Bank_Level_Parallism = 2.107183
Bank_Level_Parallism_Col = 1.845105
Bank_Level_Parallism_Ready = 1.267364
write_to_read_ratio_blp_rw_average = 0.636192
GrpLevelPara = 1.667301 

BW Util details:
bwutil = 0.161942 
total_CMD = 768842 
util_bw = 124508 
Wasted_Col = 87417 
Wasted_Row = 20361 
Idle = 536556 

BW Util Bottlenecks: 
RCDc_limit = 9592 
RCDWRc_limit = 24394 
WTRc_limit = 19375 
RTWc_limit = 37281 
CCDLc_limit = 55830 
rwq = 0 
CCDLc_limit_alone = 51552 
WTRc_limit_alone = 17190 
RTWc_limit_alone = 35188 

Commands details: 
total_CMD = 768842 
n_nop = 637492 
Read = 41664 
Write = 82576 
L2_Alloc = 0 
L2_WB = 268 
n_act = 6000 
n_pre = 5984 
n_ref = 0 
n_req = 124307 
total_req = 124508 

Dual Bus Interface Util: 
issued_total_row = 11984 
issued_total_col = 124508 
Row_Bus_Util =  0.015587 
CoL_Bus_Util = 0.161942 
Either_Row_CoL_Bus_Util = 0.170841 
Issued_on_Two_Bus_Simul_Util = 0.006688 
issued_two_Eff = 0.039147 
queue_avg = 3.229099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2291
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637508 n_act=6001 n_pre=5985 n_ref_event=0 n_req=124264 n_rd=41665 n_rd_L2_A=0 n_write=82528 n_wr_bk=281 bw_util=0.1619
n_activity=261920 dram_eff=0.4752
bk0: 2560a 746474i bk1: 2560a 746133i bk2: 2560a 747972i bk3: 2560a 747266i bk4: 2560a 747004i bk5: 2560a 748165i bk6: 2560a 748084i bk7: 2560a 747422i bk8: 2608a 746906i bk9: 2608a 748277i bk10: 2688a 746448i bk11: 2688a 745144i bk12: 2673a 744675i bk13: 2672a 744207i bk14: 2624a 743847i bk15: 2624a 742418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951708
Row_Buffer_Locality_read = 0.965367
Row_Buffer_Locality_write = 0.944818
Bank_Level_Parallism = 2.090091
Bank_Level_Parallism_Col = 1.832785
Bank_Level_Parallism_Ready = 1.253394
write_to_read_ratio_blp_rw_average = 0.640097
GrpLevelPara = 1.655115 

BW Util details:
bwutil = 0.161898 
total_CMD = 768842 
util_bw = 124474 
Wasted_Col = 87304 
Wasted_Row = 20410 
Idle = 536654 

BW Util Bottlenecks: 
RCDc_limit = 9545 
RCDWRc_limit = 24419 
WTRc_limit = 19563 
RTWc_limit = 37339 
CCDLc_limit = 55653 
rwq = 0 
CCDLc_limit_alone = 51078 
WTRc_limit_alone = 17215 
RTWc_limit_alone = 35112 

Commands details: 
total_CMD = 768842 
n_nop = 637508 
Read = 41665 
Write = 82528 
L2_Alloc = 0 
L2_WB = 281 
n_act = 6001 
n_pre = 5985 
n_ref = 0 
n_req = 124264 
total_req = 124474 

Dual Bus Interface Util: 
issued_total_row = 11986 
issued_total_col = 124474 
Row_Bus_Util =  0.015590 
CoL_Bus_Util = 0.161898 
Either_Row_CoL_Bus_Util = 0.170821 
Issued_on_Two_Bus_Simul_Util = 0.006667 
issued_two_Eff = 0.039030 
queue_avg = 3.149219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14922
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637090 n_act=6227 n_pre=6211 n_ref_event=0 n_req=124307 n_rd=41664 n_rd_L2_A=0 n_write=82576 n_wr_bk=268 bw_util=0.1619
n_activity=264351 dram_eff=0.471
bk0: 2560a 745230i bk1: 2560a 745476i bk2: 2560a 746857i bk3: 2560a 747016i bk4: 2560a 747802i bk5: 2560a 747352i bk6: 2560a 746871i bk7: 2560a 748103i bk8: 2608a 746946i bk9: 2608a 746846i bk10: 2688a 745623i bk11: 2688a 745057i bk12: 2672a 744016i bk13: 2672a 743914i bk14: 2624a 743297i bk15: 2624a 741672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949906
Row_Buffer_Locality_read = 0.961454
Row_Buffer_Locality_write = 0.944085
Bank_Level_Parallism = 2.109293
Bank_Level_Parallism_Col = 1.849494
Bank_Level_Parallism_Ready = 1.270143
write_to_read_ratio_blp_rw_average = 0.644271
GrpLevelPara = 1.663467 

BW Util details:
bwutil = 0.161942 
total_CMD = 768842 
util_bw = 124508 
Wasted_Col = 87618 
Wasted_Row = 21934 
Idle = 534782 

BW Util Bottlenecks: 
RCDc_limit = 10990 
RCDWRc_limit = 25242 
WTRc_limit = 18111 
RTWc_limit = 37765 
CCDLc_limit = 54569 
rwq = 0 
CCDLc_limit_alone = 49898 
WTRc_limit_alone = 15849 
RTWc_limit_alone = 35356 

Commands details: 
total_CMD = 768842 
n_nop = 637090 
Read = 41664 
Write = 82576 
L2_Alloc = 0 
L2_WB = 268 
n_act = 6227 
n_pre = 6211 
n_ref = 0 
n_req = 124307 
total_req = 124508 

Dual Bus Interface Util: 
issued_total_row = 12438 
issued_total_col = 124508 
Row_Bus_Util =  0.016178 
CoL_Bus_Util = 0.161942 
Either_Row_CoL_Bus_Util = 0.171364 
Issued_on_Two_Bus_Simul_Util = 0.006756 
issued_two_Eff = 0.039423 
queue_avg = 3.343029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34303
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636425 n_act=6626 n_pre=6610 n_ref_event=0 n_req=124399 n_rd=41665 n_rd_L2_A=0 n_write=82672 n_wr_bk=245 bw_util=0.162
n_activity=270591 dram_eff=0.4604
bk0: 2560a 744657i bk1: 2560a 746483i bk2: 2560a 746139i bk3: 2560a 746755i bk4: 2560a 745627i bk5: 2560a 748019i bk6: 2560a 745761i bk7: 2560a 747108i bk8: 2608a 745325i bk9: 2608a 746186i bk10: 2688a 746016i bk11: 2688a 745764i bk12: 2672a 743231i bk13: 2672a 742660i bk14: 2624a 741873i bk15: 2625a 741685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946736
Row_Buffer_Locality_read = 0.953486
Row_Buffer_Locality_write = 0.943336
Bank_Level_Parallism = 2.072341
Bank_Level_Parallism_Col = 1.822174
Bank_Level_Parallism_Ready = 1.260166
write_to_read_ratio_blp_rw_average = 0.629093
GrpLevelPara = 1.637950 

BW Util details:
bwutil = 0.162038 
total_CMD = 768842 
util_bw = 124582 
Wasted_Col = 92699 
Wasted_Row = 25238 
Idle = 526323 

BW Util Bottlenecks: 
RCDc_limit = 14707 
RCDWRc_limit = 25393 
WTRc_limit = 18856 
RTWc_limit = 35811 
CCDLc_limit = 56077 
rwq = 0 
CCDLc_limit_alone = 51382 
WTRc_limit_alone = 16303 
RTWc_limit_alone = 33669 

Commands details: 
total_CMD = 768842 
n_nop = 636425 
Read = 41665 
Write = 82672 
L2_Alloc = 0 
L2_WB = 245 
n_act = 6626 
n_pre = 6610 
n_ref = 0 
n_req = 124399 
total_req = 124582 

Dual Bus Interface Util: 
issued_total_row = 13236 
issued_total_col = 124582 
Row_Bus_Util =  0.017216 
CoL_Bus_Util = 0.162038 
Either_Row_CoL_Bus_Util = 0.172229 
Issued_on_Two_Bus_Simul_Util = 0.007025 
issued_two_Eff = 0.040788 
queue_avg = 3.372624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37262
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636599 n_act=6534 n_pre=6518 n_ref_event=0 n_req=124397 n_rd=41664 n_rd_L2_A=0 n_write=82672 n_wr_bk=244 bw_util=0.162
n_activity=268119 dram_eff=0.4646
bk0: 2560a 744287i bk1: 2560a 746495i bk2: 2560a 746238i bk3: 2560a 747615i bk4: 2560a 744929i bk5: 2560a 747409i bk6: 2560a 746618i bk7: 2560a 746041i bk8: 2608a 744773i bk9: 2608a 746086i bk10: 2688a 745986i bk11: 2688a 745180i bk12: 2672a 741520i bk13: 2672a 744152i bk14: 2624a 741572i bk15: 2624a 742307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947475
Row_Buffer_Locality_read = 0.954421
Row_Buffer_Locality_write = 0.943976
Bank_Level_Parallism = 2.086316
Bank_Level_Parallism_Col = 1.838957
Bank_Level_Parallism_Ready = 1.257890
write_to_read_ratio_blp_rw_average = 0.630306
GrpLevelPara = 1.655196 

BW Util details:
bwutil = 0.162036 
total_CMD = 768842 
util_bw = 124580 
Wasted_Col = 92500 
Wasted_Row = 24811 
Idle = 526951 

BW Util Bottlenecks: 
RCDc_limit = 14460 
RCDWRc_limit = 24701 
WTRc_limit = 19368 
RTWc_limit = 36888 
CCDLc_limit = 56664 
rwq = 0 
CCDLc_limit_alone = 51907 
WTRc_limit_alone = 16964 
RTWc_limit_alone = 34535 

Commands details: 
total_CMD = 768842 
n_nop = 636599 
Read = 41664 
Write = 82672 
L2_Alloc = 0 
L2_WB = 244 
n_act = 6534 
n_pre = 6518 
n_ref = 0 
n_req = 124397 
total_req = 124580 

Dual Bus Interface Util: 
issued_total_row = 13052 
issued_total_col = 124580 
Row_Bus_Util =  0.016976 
CoL_Bus_Util = 0.162036 
Either_Row_CoL_Bus_Util = 0.172003 
Issued_on_Two_Bus_Simul_Util = 0.007009 
issued_two_Eff = 0.040751 
queue_avg = 3.485707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48571
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636879 n_act=6244 n_pre=6228 n_ref_event=0 n_req=124534 n_rd=41665 n_rd_L2_A=0 n_write=82816 n_wr_bk=209 bw_util=0.1622
n_activity=265511 dram_eff=0.4696
bk0: 2560a 745166i bk1: 2560a 745637i bk2: 2560a 747191i bk3: 2560a 746294i bk4: 2560a 746077i bk5: 2560a 744904i bk6: 2560a 746579i bk7: 2560a 746138i bk8: 2608a 747088i bk9: 2608a 747631i bk10: 2688a 746265i bk11: 2688a 745753i bk12: 2672a 743704i bk13: 2672a 744333i bk14: 2625a 744161i bk15: 2624a 742754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949861
Row_Buffer_Locality_read = 0.960734
Row_Buffer_Locality_write = 0.944394
Bank_Level_Parallism = 2.086871
Bank_Level_Parallism_Col = 1.830182
Bank_Level_Parallism_Ready = 1.245938
write_to_read_ratio_blp_rw_average = 0.631347
GrpLevelPara = 1.644025 

BW Util details:
bwutil = 0.162179 
total_CMD = 768842 
util_bw = 124690 
Wasted_Col = 90934 
Wasted_Row = 22211 
Idle = 531007 

BW Util Bottlenecks: 
RCDc_limit = 11766 
RCDWRc_limit = 24774 
WTRc_limit = 19924 
RTWc_limit = 37147 
CCDLc_limit = 57966 
rwq = 0 
CCDLc_limit_alone = 52999 
WTRc_limit_alone = 17233 
RTWc_limit_alone = 34871 

Commands details: 
total_CMD = 768842 
n_nop = 636879 
Read = 41665 
Write = 82816 
L2_Alloc = 0 
L2_WB = 209 
n_act = 6244 
n_pre = 6228 
n_ref = 0 
n_req = 124534 
total_req = 124690 

Dual Bus Interface Util: 
issued_total_row = 12472 
issued_total_col = 124690 
Row_Bus_Util =  0.016222 
CoL_Bus_Util = 0.162179 
Either_Row_CoL_Bus_Util = 0.171639 
Issued_on_Two_Bus_Simul_Util = 0.006762 
issued_two_Eff = 0.039397 
queue_avg = 3.350532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35053
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637089 n_act=6156 n_pre=6140 n_ref_event=0 n_req=124472 n_rd=41664 n_rd_L2_A=0 n_write=82752 n_wr_bk=224 bw_util=0.1621
n_activity=262321 dram_eff=0.4751
bk0: 2560a 747281i bk1: 2560a 744480i bk2: 2560a 746161i bk3: 2560a 746600i bk4: 2560a 746724i bk5: 2560a 746331i bk6: 2560a 747447i bk7: 2560a 747967i bk8: 2608a 747456i bk9: 2608a 746521i bk10: 2688a 746223i bk11: 2688a 744882i bk12: 2672a 744665i bk13: 2672a 744250i bk14: 2624a 743751i bk15: 2624a 744254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950543
Row_Buffer_Locality_read = 0.964478
Row_Buffer_Locality_write = 0.943532
Bank_Level_Parallism = 2.091931
Bank_Level_Parallism_Col = 1.823776
Bank_Level_Parallism_Ready = 1.247023
write_to_read_ratio_blp_rw_average = 0.640479
GrpLevelPara = 1.646405 

BW Util details:
bwutil = 0.162114 
total_CMD = 768842 
util_bw = 124640 
Wasted_Col = 88764 
Wasted_Row = 21284 
Idle = 534154 

BW Util Bottlenecks: 
RCDc_limit = 9974 
RCDWRc_limit = 25061 
WTRc_limit = 18330 
RTWc_limit = 37359 
CCDLc_limit = 56948 
rwq = 0 
CCDLc_limit_alone = 52243 
WTRc_limit_alone = 16014 
RTWc_limit_alone = 34970 

Commands details: 
total_CMD = 768842 
n_nop = 637089 
Read = 41664 
Write = 82752 
L2_Alloc = 0 
L2_WB = 224 
n_act = 6156 
n_pre = 6140 
n_ref = 0 
n_req = 124472 
total_req = 124640 

Dual Bus Interface Util: 
issued_total_row = 12296 
issued_total_col = 124640 
Row_Bus_Util =  0.015993 
CoL_Bus_Util = 0.162114 
Either_Row_CoL_Bus_Util = 0.171366 
Issued_on_Two_Bus_Simul_Util = 0.006741 
issued_two_Eff = 0.039339 
queue_avg = 3.298441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29844
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637295 n_act=6000 n_pre=5984 n_ref_event=0 n_req=124519 n_rd=41665 n_rd_L2_A=0 n_write=82800 n_wr_bk=213 bw_util=0.1622
n_activity=261999 dram_eff=0.4759
bk0: 2560a 748343i bk1: 2560a 745831i bk2: 2560a 747975i bk3: 2560a 746881i bk4: 2560a 747156i bk5: 2560a 745265i bk6: 2560a 748083i bk7: 2560a 746744i bk8: 2608a 748276i bk9: 2608a 746943i bk10: 2688a 746766i bk11: 2688a 744919i bk12: 2672a 745205i bk13: 2672a 744417i bk14: 2624a 743031i bk15: 2625a 743999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951815
Row_Buffer_Locality_read = 0.966783
Row_Buffer_Locality_write = 0.944288
Bank_Level_Parallism = 2.086547
Bank_Level_Parallism_Col = 1.829812
Bank_Level_Parallism_Ready = 1.257383
write_to_read_ratio_blp_rw_average = 0.646536
GrpLevelPara = 1.647250 

BW Util details:
bwutil = 0.162163 
total_CMD = 768842 
util_bw = 124678 
Wasted_Col = 86997 
Wasted_Row = 21321 
Idle = 535846 

BW Util Bottlenecks: 
RCDc_limit = 8974 
RCDWRc_limit = 24885 
WTRc_limit = 18330 
RTWc_limit = 35884 
CCDLc_limit = 55846 
rwq = 0 
CCDLc_limit_alone = 51325 
WTRc_limit_alone = 16122 
RTWc_limit_alone = 33571 

Commands details: 
total_CMD = 768842 
n_nop = 637295 
Read = 41665 
Write = 82800 
L2_Alloc = 0 
L2_WB = 213 
n_act = 6000 
n_pre = 5984 
n_ref = 0 
n_req = 124519 
total_req = 124678 

Dual Bus Interface Util: 
issued_total_row = 11984 
issued_total_col = 124678 
Row_Bus_Util =  0.015587 
CoL_Bus_Util = 0.162163 
Either_Row_CoL_Bus_Util = 0.171098 
Issued_on_Two_Bus_Simul_Util = 0.006653 
issued_two_Eff = 0.038883 
queue_avg = 3.267729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26773
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637557 n_act=5898 n_pre=5882 n_ref_event=0 n_req=124442 n_rd=41664 n_rd_L2_A=0 n_write=82720 n_wr_bk=232 bw_util=0.1621
n_activity=262529 dram_eff=0.4747
bk0: 2560a 747965i bk1: 2560a 745903i bk2: 2560a 747410i bk3: 2560a 747523i bk4: 2560a 746674i bk5: 2560a 746883i bk6: 2560a 747660i bk7: 2560a 746622i bk8: 2608a 748397i bk9: 2608a 748179i bk10: 2688a 746775i bk11: 2688a 744484i bk12: 2672a 745023i bk13: 2672a 744500i bk14: 2624a 744277i bk15: 2624a 742801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952604
Row_Buffer_Locality_read = 0.966278
Row_Buffer_Locality_write = 0.945722
Bank_Level_Parallism = 2.079395
Bank_Level_Parallism_Col = 1.828033
Bank_Level_Parallism_Ready = 1.267125
write_to_read_ratio_blp_rw_average = 0.640361
GrpLevelPara = 1.642766 

BW Util details:
bwutil = 0.162083 
total_CMD = 768842 
util_bw = 124616 
Wasted_Col = 87894 
Wasted_Row = 20653 
Idle = 535679 

BW Util Bottlenecks: 
RCDc_limit = 9244 
RCDWRc_limit = 24424 
WTRc_limit = 18783 
RTWc_limit = 35935 
CCDLc_limit = 57500 
rwq = 0 
CCDLc_limit_alone = 52891 
WTRc_limit_alone = 16510 
RTWc_limit_alone = 33599 

Commands details: 
total_CMD = 768842 
n_nop = 637557 
Read = 41664 
Write = 82720 
L2_Alloc = 0 
L2_WB = 232 
n_act = 5898 
n_pre = 5882 
n_ref = 0 
n_req = 124442 
total_req = 124616 

Dual Bus Interface Util: 
issued_total_row = 11780 
issued_total_col = 124616 
Row_Bus_Util =  0.015322 
CoL_Bus_Util = 0.162083 
Either_Row_CoL_Bus_Util = 0.170757 
Issued_on_Two_Bus_Simul_Util = 0.006648 
issued_two_Eff = 0.038931 
queue_avg = 3.250525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25052
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637202 n_act=6040 n_pre=6024 n_ref_event=0 n_req=124504 n_rd=41665 n_rd_L2_A=0 n_write=82784 n_wr_bk=217 bw_util=0.1621
n_activity=262261 dram_eff=0.4754
bk0: 2560a 747406i bk1: 2560a 745355i bk2: 2560a 747110i bk3: 2560a 746584i bk4: 2560a 746632i bk5: 2560a 746508i bk6: 2560a 747350i bk7: 2560a 746490i bk8: 2608a 746994i bk9: 2608a 746952i bk10: 2688a 746333i bk11: 2688a 745114i bk12: 2672a 745479i bk13: 2673a 743313i bk14: 2624a 743501i bk15: 2624a 743650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951487
Row_Buffer_Locality_read = 0.966231
Row_Buffer_Locality_write = 0.944072
Bank_Level_Parallism = 2.100226
Bank_Level_Parallism_Col = 1.843873
Bank_Level_Parallism_Ready = 1.258451
write_to_read_ratio_blp_rw_average = 0.640456
GrpLevelPara = 1.654880 

BW Util details:
bwutil = 0.162148 
total_CMD = 768842 
util_bw = 124666 
Wasted_Col = 87903 
Wasted_Row = 21313 
Idle = 534960 

BW Util Bottlenecks: 
RCDc_limit = 9177 
RCDWRc_limit = 25021 
WTRc_limit = 18925 
RTWc_limit = 37049 
CCDLc_limit = 56812 
rwq = 0 
CCDLc_limit_alone = 52335 
WTRc_limit_alone = 16660 
RTWc_limit_alone = 34837 

Commands details: 
total_CMD = 768842 
n_nop = 637202 
Read = 41665 
Write = 82784 
L2_Alloc = 0 
L2_WB = 217 
n_act = 6040 
n_pre = 6024 
n_ref = 0 
n_req = 124504 
total_req = 124666 

Dual Bus Interface Util: 
issued_total_row = 12064 
issued_total_col = 124666 
Row_Bus_Util =  0.015691 
CoL_Bus_Util = 0.162148 
Either_Row_CoL_Bus_Util = 0.171219 
Issued_on_Two_Bus_Simul_Util = 0.006620 
issued_two_Eff = 0.038666 
queue_avg = 3.300158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30016
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637115 n_act=6144 n_pre=6128 n_ref_event=0 n_req=124547 n_rd=41664 n_rd_L2_A=0 n_write=82832 n_wr_bk=204 bw_util=0.1622
n_activity=260279 dram_eff=0.4791
bk0: 2560a 746381i bk1: 2560a 744454i bk2: 2560a 747424i bk3: 2560a 746053i bk4: 2560a 747202i bk5: 2560a 745351i bk6: 2560a 746989i bk7: 2560a 746510i bk8: 2608a 748051i bk9: 2608a 745699i bk10: 2688a 746084i bk11: 2688a 744220i bk12: 2672a 744434i bk13: 2672a 743850i bk14: 2624a 742499i bk15: 2624a 741471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950669
Row_Buffer_Locality_read = 0.966998
Row_Buffer_Locality_write = 0.942461
Bank_Level_Parallism = 2.142449
Bank_Level_Parallism_Col = 1.874707
Bank_Level_Parallism_Ready = 1.278107
write_to_read_ratio_blp_rw_average = 0.645449
GrpLevelPara = 1.675708 

BW Util details:
bwutil = 0.162192 
total_CMD = 768842 
util_bw = 124700 
Wasted_Col = 87824 
Wasted_Row = 20549 
Idle = 535769 

BW Util Bottlenecks: 
RCDc_limit = 8866 
RCDWRc_limit = 25796 
WTRc_limit = 18858 
RTWc_limit = 38479 
CCDLc_limit = 57115 
rwq = 0 
CCDLc_limit_alone = 52395 
WTRc_limit_alone = 16617 
RTWc_limit_alone = 36000 

Commands details: 
total_CMD = 768842 
n_nop = 637115 
Read = 41664 
Write = 82832 
L2_Alloc = 0 
L2_WB = 204 
n_act = 6144 
n_pre = 6128 
n_ref = 0 
n_req = 124547 
total_req = 124700 

Dual Bus Interface Util: 
issued_total_row = 12272 
issued_total_col = 124700 
Row_Bus_Util =  0.015962 
CoL_Bus_Util = 0.162192 
Either_Row_CoL_Bus_Util = 0.171332 
Issued_on_Two_Bus_Simul_Util = 0.006822 
issued_two_Eff = 0.039817 
queue_avg = 3.317529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31753
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636861 n_act=6291 n_pre=6275 n_ref_event=0 n_req=124519 n_rd=41665 n_rd_L2_A=0 n_write=82800 n_wr_bk=213 bw_util=0.1622
n_activity=263733 dram_eff=0.4727
bk0: 2560a 746674i bk1: 2560a 745148i bk2: 2560a 746791i bk3: 2560a 745109i bk4: 2560a 747926i bk5: 2560a 746006i bk6: 2560a 748080i bk7: 2560a 746013i bk8: 2608a 747388i bk9: 2608a 746312i bk10: 2688a 745387i bk11: 2688a 743459i bk12: 2672a 746378i bk13: 2672a 744173i bk14: 2625a 741695i bk15: 2624a 742768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949478
Row_Buffer_Locality_read = 0.963183
Row_Buffer_Locality_write = 0.942586
Bank_Level_Parallism = 2.095377
Bank_Level_Parallism_Col = 1.833056
Bank_Level_Parallism_Ready = 1.247678
write_to_read_ratio_blp_rw_average = 0.640484
GrpLevelPara = 1.645340 

BW Util details:
bwutil = 0.162163 
total_CMD = 768842 
util_bw = 124678 
Wasted_Col = 90105 
Wasted_Row = 22255 
Idle = 531804 

BW Util Bottlenecks: 
RCDc_limit = 10967 
RCDWRc_limit = 25609 
WTRc_limit = 19175 
RTWc_limit = 36257 
CCDLc_limit = 58192 
rwq = 0 
CCDLc_limit_alone = 53369 
WTRc_limit_alone = 16488 
RTWc_limit_alone = 34121 

Commands details: 
total_CMD = 768842 
n_nop = 636861 
Read = 41665 
Write = 82800 
L2_Alloc = 0 
L2_WB = 213 
n_act = 6291 
n_pre = 6275 
n_ref = 0 
n_req = 124519 
total_req = 124678 

Dual Bus Interface Util: 
issued_total_row = 12566 
issued_total_col = 124678 
Row_Bus_Util =  0.016344 
CoL_Bus_Util = 0.162163 
Either_Row_CoL_Bus_Util = 0.171662 
Issued_on_Two_Bus_Simul_Util = 0.006845 
issued_two_Eff = 0.039877 
queue_avg = 3.299495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29949
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636651 n_act=6490 n_pre=6474 n_ref_event=0 n_req=124517 n_rd=41664 n_rd_L2_A=0 n_write=82800 n_wr_bk=212 bw_util=0.1622
n_activity=266096 dram_eff=0.4685
bk0: 2560a 745517i bk1: 2560a 744767i bk2: 2560a 747064i bk3: 2560a 745577i bk4: 2560a 746546i bk5: 2560a 746077i bk6: 2560a 747520i bk7: 2560a 746201i bk8: 2608a 746345i bk9: 2608a 745777i bk10: 2688a 745900i bk11: 2688a 744526i bk12: 2672a 744896i bk13: 2672a 744000i bk14: 2624a 742417i bk15: 2624a 742046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947879
Row_Buffer_Locality_read = 0.957493
Row_Buffer_Locality_write = 0.943044
Bank_Level_Parallism = 2.086303
Bank_Level_Parallism_Col = 1.825711
Bank_Level_Parallism_Ready = 1.249743
write_to_read_ratio_blp_rw_average = 0.634774
GrpLevelPara = 1.646132 

BW Util details:
bwutil = 0.162161 
total_CMD = 768842 
util_bw = 124676 
Wasted_Col = 91755 
Wasted_Row = 23617 
Idle = 528794 

BW Util Bottlenecks: 
RCDc_limit = 13182 
RCDWRc_limit = 25346 
WTRc_limit = 18693 
RTWc_limit = 38306 
CCDLc_limit = 56929 
rwq = 0 
CCDLc_limit_alone = 52219 
WTRc_limit_alone = 16338 
RTWc_limit_alone = 35951 

Commands details: 
total_CMD = 768842 
n_nop = 636651 
Read = 41664 
Write = 82800 
L2_Alloc = 0 
L2_WB = 212 
n_act = 6490 
n_pre = 6474 
n_ref = 0 
n_req = 124517 
total_req = 124676 

Dual Bus Interface Util: 
issued_total_row = 12964 
issued_total_col = 124676 
Row_Bus_Util =  0.016862 
CoL_Bus_Util = 0.162161 
Either_Row_CoL_Bus_Util = 0.171935 
Issued_on_Two_Bus_Simul_Util = 0.007087 
issued_two_Eff = 0.041221 
queue_avg = 3.407196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4072
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636991 n_act=6356 n_pre=6340 n_ref_event=0 n_req=124459 n_rd=41665 n_rd_L2_A=0 n_write=82736 n_wr_bk=229 bw_util=0.1621
n_activity=258565 dram_eff=0.482
bk0: 2560a 746491i bk1: 2560a 744993i bk2: 2560a 747733i bk3: 2560a 747512i bk4: 2560a 746570i bk5: 2560a 744938i bk6: 2560a 747116i bk7: 2560a 746354i bk8: 2608a 747125i bk9: 2608a 744963i bk10: 2688a 746089i bk11: 2688a 743986i bk12: 2672a 745270i bk13: 2672a 743230i bk14: 2624a 742623i bk15: 2625a 740513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948931
Row_Buffer_Locality_read = 0.963519
Row_Buffer_Locality_write = 0.941590
Bank_Level_Parallism = 2.142671
Bank_Level_Parallism_Col = 1.853760
Bank_Level_Parallism_Ready = 1.243737
write_to_read_ratio_blp_rw_average = 0.644650
GrpLevelPara = 1.659426 

BW Util details:
bwutil = 0.162101 
total_CMD = 768842 
util_bw = 124630 
Wasted_Col = 88306 
Wasted_Row = 20616 
Idle = 535290 

BW Util Bottlenecks: 
RCDc_limit = 9492 
RCDWRc_limit = 26102 
WTRc_limit = 19588 
RTWc_limit = 37488 
CCDLc_limit = 57313 
rwq = 0 
CCDLc_limit_alone = 52591 
WTRc_limit_alone = 17293 
RTWc_limit_alone = 35061 

Commands details: 
total_CMD = 768842 
n_nop = 636991 
Read = 41665 
Write = 82736 
L2_Alloc = 0 
L2_WB = 229 
n_act = 6356 
n_pre = 6340 
n_ref = 0 
n_req = 124459 
total_req = 124630 

Dual Bus Interface Util: 
issued_total_row = 12696 
issued_total_col = 124630 
Row_Bus_Util =  0.016513 
CoL_Bus_Util = 0.162101 
Either_Row_CoL_Bus_Util = 0.171493 
Issued_on_Two_Bus_Simul_Util = 0.007121 
issued_two_Eff = 0.041524 
queue_avg = 3.417753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41775
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636813 n_act=6587 n_pre=6571 n_ref_event=0 n_req=124442 n_rd=41664 n_rd_L2_A=0 n_write=82720 n_wr_bk=232 bw_util=0.1621
n_activity=261306 dram_eff=0.4769
bk0: 2560a 746459i bk1: 2560a 743848i bk2: 2560a 747141i bk3: 2560a 744593i bk4: 2560a 747370i bk5: 2560a 742341i bk6: 2560a 747462i bk7: 2560a 744747i bk8: 2608a 746209i bk9: 2608a 745539i bk10: 2688a 745519i bk11: 2688a 742981i bk12: 2672a 744427i bk13: 2672a 741383i bk14: 2624a 743059i bk15: 2624a 739263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947068
Row_Buffer_Locality_read = 0.962246
Row_Buffer_Locality_write = 0.939428
Bank_Level_Parallism = 2.190114
Bank_Level_Parallism_Col = 1.875234
Bank_Level_Parallism_Ready = 1.268176
write_to_read_ratio_blp_rw_average = 0.641769
GrpLevelPara = 1.661698 

BW Util details:
bwutil = 0.162083 
total_CMD = 768842 
util_bw = 124616 
Wasted_Col = 89449 
Wasted_Row = 20431 
Idle = 534346 

BW Util Bottlenecks: 
RCDc_limit = 9596 
RCDWRc_limit = 27221 
WTRc_limit = 19320 
RTWc_limit = 38557 
CCDLc_limit = 58189 
rwq = 0 
CCDLc_limit_alone = 53439 
WTRc_limit_alone = 16922 
RTWc_limit_alone = 36205 

Commands details: 
total_CMD = 768842 
n_nop = 636813 
Read = 41664 
Write = 82720 
L2_Alloc = 0 
L2_WB = 232 
n_act = 6587 
n_pre = 6571 
n_ref = 0 
n_req = 124442 
total_req = 124616 

Dual Bus Interface Util: 
issued_total_row = 13158 
issued_total_col = 124616 
Row_Bus_Util =  0.017114 
CoL_Bus_Util = 0.162083 
Either_Row_CoL_Bus_Util = 0.171724 
Issued_on_Two_Bus_Simul_Util = 0.007472 
issued_two_Eff = 0.043513 
queue_avg = 3.465663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.46566
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637175 n_act=6218 n_pre=6202 n_ref_event=0 n_req=124381 n_rd=41659 n_rd_L2_A=0 n_write=82660 n_wr_bk=245 bw_util=0.162
n_activity=259219 dram_eff=0.4805
bk0: 2560a 746065i bk1: 2560a 744013i bk2: 2560a 748091i bk3: 2560a 745392i bk4: 2560a 747319i bk5: 2560a 744659i bk6: 2560a 748095i bk7: 2560a 746423i bk8: 2608a 747771i bk9: 2608a 745330i bk10: 2688a 744521i bk11: 2688a 744731i bk12: 2672a 746397i bk13: 2666a 743073i bk14: 2625a 742527i bk15: 2624a 742523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950008
Row_Buffer_Locality_read = 0.966322
Row_Buffer_Locality_write = 0.941793
Bank_Level_Parallism = 2.141429
Bank_Level_Parallism_Col = 1.858593
Bank_Level_Parallism_Ready = 1.254207
write_to_read_ratio_blp_rw_average = 0.643057
GrpLevelPara = 1.657567 

BW Util details:
bwutil = 0.162015 
total_CMD = 768842 
util_bw = 124564 
Wasted_Col = 88382 
Wasted_Row = 20040 
Idle = 535856 

BW Util Bottlenecks: 
RCDc_limit = 9102 
RCDWRc_limit = 25824 
WTRc_limit = 19605 
RTWc_limit = 37075 
CCDLc_limit = 57925 
rwq = 0 
CCDLc_limit_alone = 53225 
WTRc_limit_alone = 17268 
RTWc_limit_alone = 34712 

Commands details: 
total_CMD = 768842 
n_nop = 637175 
Read = 41659 
Write = 82660 
L2_Alloc = 0 
L2_WB = 245 
n_act = 6218 
n_pre = 6202 
n_ref = 0 
n_req = 124381 
total_req = 124564 

Dual Bus Interface Util: 
issued_total_row = 12420 
issued_total_col = 124564 
Row_Bus_Util =  0.016154 
CoL_Bus_Util = 0.162015 
Either_Row_CoL_Bus_Util = 0.171254 
Issued_on_Two_Bus_Simul_Util = 0.006916 
issued_two_Eff = 0.040382 
queue_avg = 3.307162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30716
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637301 n_act=6103 n_pre=6087 n_ref_event=0 n_req=124404 n_rd=41656 n_rd_L2_A=0 n_write=82688 n_wr_bk=240 bw_util=0.162
n_activity=261916 dram_eff=0.4757
bk0: 2560a 745519i bk1: 2560a 745571i bk2: 2560a 747720i bk3: 2560a 746993i bk4: 2560a 747676i bk5: 2560a 745769i bk6: 2560a 748902i bk7: 2560a 746720i bk8: 2608a 746434i bk9: 2608a 745651i bk10: 2688a 745935i bk11: 2688a 744738i bk12: 2672a 744793i bk13: 2664a 743220i bk14: 2624a 742816i bk15: 2624a 742212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950942
Row_Buffer_Locality_read = 0.966487
Row_Buffer_Locality_write = 0.943116
Bank_Level_Parallism = 2.108358
Bank_Level_Parallism_Col = 1.838790
Bank_Level_Parallism_Ready = 1.250851
write_to_read_ratio_blp_rw_average = 0.638556
GrpLevelPara = 1.640419 

BW Util details:
bwutil = 0.162041 
total_CMD = 768842 
util_bw = 124584 
Wasted_Col = 89884 
Wasted_Row = 20410 
Idle = 533964 

BW Util Bottlenecks: 
RCDc_limit = 9293 
RCDWRc_limit = 25518 
WTRc_limit = 19675 
RTWc_limit = 36159 
CCDLc_limit = 59270 
rwq = 0 
CCDLc_limit_alone = 54604 
WTRc_limit_alone = 17103 
RTWc_limit_alone = 34065 

Commands details: 
total_CMD = 768842 
n_nop = 637301 
Read = 41656 
Write = 82688 
L2_Alloc = 0 
L2_WB = 240 
n_act = 6103 
n_pre = 6087 
n_ref = 0 
n_req = 124404 
total_req = 124584 

Dual Bus Interface Util: 
issued_total_row = 12190 
issued_total_col = 124584 
Row_Bus_Util =  0.015855 
CoL_Bus_Util = 0.162041 
Either_Row_CoL_Bus_Util = 0.171090 
Issued_on_Two_Bus_Simul_Util = 0.006806 
issued_two_Eff = 0.039782 
queue_avg = 3.362995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.363
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637289 n_act=6117 n_pre=6101 n_ref_event=0 n_req=124389 n_rd=41656 n_rd_L2_A=0 n_write=82672 n_wr_bk=244 bw_util=0.162
n_activity=261915 dram_eff=0.4756
bk0: 2560a 746934i bk1: 2560a 745276i bk2: 2560a 748247i bk3: 2560a 748409i bk4: 2560a 747260i bk5: 2560a 746817i bk6: 2560a 747649i bk7: 2560a 746617i bk8: 2608a 746740i bk9: 2608a 746690i bk10: 2688a 746063i bk11: 2688a 745087i bk12: 2672a 744157i bk13: 2664a 743049i bk14: 2624a 744208i bk15: 2624a 741109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950824
Row_Buffer_Locality_read = 0.966343
Row_Buffer_Locality_write = 0.943009
Bank_Level_Parallism = 2.100251
Bank_Level_Parallism_Col = 1.830282
Bank_Level_Parallism_Ready = 1.253018
write_to_read_ratio_blp_rw_average = 0.640398
GrpLevelPara = 1.636837 

BW Util details:
bwutil = 0.162025 
total_CMD = 768842 
util_bw = 124572 
Wasted_Col = 88748 
Wasted_Row = 20723 
Idle = 534799 

BW Util Bottlenecks: 
RCDc_limit = 9105 
RCDWRc_limit = 25399 
WTRc_limit = 18855 
RTWc_limit = 36419 
CCDLc_limit = 58593 
rwq = 0 
CCDLc_limit_alone = 53768 
WTRc_limit_alone = 16432 
RTWc_limit_alone = 34017 

Commands details: 
total_CMD = 768842 
n_nop = 637289 
Read = 41656 
Write = 82672 
L2_Alloc = 0 
L2_WB = 244 
n_act = 6117 
n_pre = 6101 
n_ref = 0 
n_req = 124389 
total_req = 124572 

Dual Bus Interface Util: 
issued_total_row = 12218 
issued_total_col = 124572 
Row_Bus_Util =  0.015891 
CoL_Bus_Util = 0.162025 
Either_Row_CoL_Bus_Util = 0.171105 
Issued_on_Two_Bus_Simul_Util = 0.006812 
issued_two_Eff = 0.039809 
queue_avg = 3.348023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34802
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637045 n_act=6271 n_pre=6255 n_ref_event=0 n_req=124375 n_rd=41656 n_rd_L2_A=0 n_write=82656 n_wr_bk=248 bw_util=0.162
n_activity=262167 dram_eff=0.4751
bk0: 2560a 747169i bk1: 2560a 744895i bk2: 2560a 746874i bk3: 2560a 745319i bk4: 2560a 746802i bk5: 2560a 744515i bk6: 2560a 745864i bk7: 2560a 745813i bk8: 2608a 746028i bk9: 2608a 744888i bk10: 2688a 745069i bk11: 2688a 743900i bk12: 2672a 744454i bk13: 2664a 743596i bk14: 2624a 744246i bk15: 2624a 742166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949580
Row_Buffer_Locality_read = 0.963775
Row_Buffer_Locality_write = 0.942432
Bank_Level_Parallism = 2.143396
Bank_Level_Parallism_Col = 1.866918
Bank_Level_Parallism_Ready = 1.266490
write_to_read_ratio_blp_rw_average = 0.637020
GrpLevelPara = 1.658361 

BW Util details:
bwutil = 0.162010 
total_CMD = 768842 
util_bw = 124560 
Wasted_Col = 89615 
Wasted_Row = 21082 
Idle = 533585 

BW Util Bottlenecks: 
RCDc_limit = 10115 
RCDWRc_limit = 25515 
WTRc_limit = 20037 
RTWc_limit = 36622 
CCDLc_limit = 58616 
rwq = 0 
CCDLc_limit_alone = 53768 
WTRc_limit_alone = 17514 
RTWc_limit_alone = 34297 

Commands details: 
total_CMD = 768842 
n_nop = 637045 
Read = 41656 
Write = 82656 
L2_Alloc = 0 
L2_WB = 248 
n_act = 6271 
n_pre = 6255 
n_ref = 0 
n_req = 124375 
total_req = 124560 

Dual Bus Interface Util: 
issued_total_row = 12526 
issued_total_col = 124560 
Row_Bus_Util =  0.016292 
CoL_Bus_Util = 0.162010 
Either_Row_CoL_Bus_Util = 0.171423 
Issued_on_Two_Bus_Simul_Util = 0.006879 
issued_two_Eff = 0.040130 
queue_avg = 3.471219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.47122
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636365 n_act=6747 n_pre=6731 n_ref_event=0 n_req=124359 n_rd=41656 n_rd_L2_A=0 n_write=82640 n_wr_bk=252 bw_util=0.162
n_activity=270482 dram_eff=0.4605
bk0: 2560a 745709i bk1: 2560a 744804i bk2: 2560a 745911i bk3: 2560a 744682i bk4: 2560a 746364i bk5: 2560a 742426i bk6: 2560a 746889i bk7: 2560a 745969i bk8: 2608a 746091i bk9: 2608a 743633i bk10: 2688a 744919i bk11: 2688a 744792i bk12: 2672a 744358i bk13: 2664a 743481i bk14: 2624a 741819i bk15: 2624a 740684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945746
Row_Buffer_Locality_read = 0.953356
Row_Buffer_Locality_write = 0.941913
Bank_Level_Parallism = 2.103732
Bank_Level_Parallism_Col = 1.844841
Bank_Level_Parallism_Ready = 1.268764
write_to_read_ratio_blp_rw_average = 0.627286
GrpLevelPara = 1.641886 

BW Util details:
bwutil = 0.161994 
total_CMD = 768842 
util_bw = 124548 
Wasted_Col = 94078 
Wasted_Row = 25369 
Idle = 524847 

BW Util Bottlenecks: 
RCDc_limit = 14731 
RCDWRc_limit = 25801 
WTRc_limit = 19269 
RTWc_limit = 36926 
CCDLc_limit = 58975 
rwq = 0 
CCDLc_limit_alone = 54076 
WTRc_limit_alone = 16778 
RTWc_limit_alone = 34518 

Commands details: 
total_CMD = 768842 
n_nop = 636365 
Read = 41656 
Write = 82640 
L2_Alloc = 0 
L2_WB = 252 
n_act = 6747 
n_pre = 6731 
n_ref = 0 
n_req = 124359 
total_req = 124548 

Dual Bus Interface Util: 
issued_total_row = 13478 
issued_total_col = 124548 
Row_Bus_Util =  0.017530 
CoL_Bus_Util = 0.161994 
Either_Row_CoL_Bus_Util = 0.172307 
Issued_on_Two_Bus_Simul_Util = 0.007217 
issued_two_Eff = 0.041887 
queue_avg = 3.545891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54589
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636541 n_act=6545 n_pre=6529 n_ref_event=0 n_req=124372 n_rd=41650 n_rd_L2_A=0 n_write=82660 n_wr_bk=244 bw_util=0.162
n_activity=269012 dram_eff=0.463
bk0: 2560a 745760i bk1: 2560a 744961i bk2: 2560a 745860i bk3: 2560a 745978i bk4: 2560a 746910i bk5: 2560a 744751i bk6: 2560a 746801i bk7: 2560a 746315i bk8: 2608a 745870i bk9: 2608a 744148i bk10: 2682a 745790i bk11: 2688a 745222i bk12: 2672a 744893i bk13: 2664a 743480i bk14: 2624a 744279i bk15: 2624a 741194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947376
Row_Buffer_Locality_read = 0.955390
Row_Buffer_Locality_write = 0.943340
Bank_Level_Parallism = 2.082932
Bank_Level_Parallism_Col = 1.830084
Bank_Level_Parallism_Ready = 1.260104
write_to_read_ratio_blp_rw_average = 0.632298
GrpLevelPara = 1.629201 

BW Util details:
bwutil = 0.162002 
total_CMD = 768842 
util_bw = 124554 
Wasted_Col = 92516 
Wasted_Row = 24720 
Idle = 527052 

BW Util Bottlenecks: 
RCDc_limit = 14073 
RCDWRc_limit = 25410 
WTRc_limit = 18643 
RTWc_limit = 34436 
CCDLc_limit = 58849 
rwq = 0 
CCDLc_limit_alone = 54091 
WTRc_limit_alone = 16166 
RTWc_limit_alone = 32155 

Commands details: 
total_CMD = 768842 
n_nop = 636541 
Read = 41650 
Write = 82660 
L2_Alloc = 0 
L2_WB = 244 
n_act = 6545 
n_pre = 6529 
n_ref = 0 
n_req = 124372 
total_req = 124554 

Dual Bus Interface Util: 
issued_total_row = 13074 
issued_total_col = 124554 
Row_Bus_Util =  0.017005 
CoL_Bus_Util = 0.162002 
Either_Row_CoL_Bus_Util = 0.172078 
Issued_on_Two_Bus_Simul_Util = 0.006929 
issued_two_Eff = 0.040264 
queue_avg = 3.533397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5334
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636813 n_act=6356 n_pre=6340 n_ref_event=0 n_req=124479 n_rd=41656 n_rd_L2_A=0 n_write=82768 n_wr_bk=220 bw_util=0.1621
n_activity=265349 dram_eff=0.4697
bk0: 2560a 746852i bk1: 2560a 744374i bk2: 2560a 747496i bk3: 2560a 745169i bk4: 2560a 747620i bk5: 2560a 745109i bk6: 2560a 747739i bk7: 2560a 747949i bk8: 2608a 746695i bk9: 2608a 747065i bk10: 2688a 745995i bk11: 2688a 745198i bk12: 2672a 744553i bk13: 2664a 742212i bk14: 2624a 743586i bk15: 2624a 741188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948939
Row_Buffer_Locality_read = 0.960534
Row_Buffer_Locality_write = 0.943108
Bank_Level_Parallism = 2.094793
Bank_Level_Parallism_Col = 1.827036
Bank_Level_Parallism_Ready = 1.250858
write_to_read_ratio_blp_rw_average = 0.635686
GrpLevelPara = 1.644573 

BW Util details:
bwutil = 0.162119 
total_CMD = 768842 
util_bw = 124644 
Wasted_Col = 90169 
Wasted_Row = 22514 
Idle = 531515 

BW Util Bottlenecks: 
RCDc_limit = 11608 
RCDWRc_limit = 25343 
WTRc_limit = 18893 
RTWc_limit = 36730 
CCDLc_limit = 56941 
rwq = 0 
CCDLc_limit_alone = 52177 
WTRc_limit_alone = 16526 
RTWc_limit_alone = 34333 

Commands details: 
total_CMD = 768842 
n_nop = 636813 
Read = 41656 
Write = 82768 
L2_Alloc = 0 
L2_WB = 220 
n_act = 6356 
n_pre = 6340 
n_ref = 0 
n_req = 124479 
total_req = 124644 

Dual Bus Interface Util: 
issued_total_row = 12696 
issued_total_col = 124644 
Row_Bus_Util =  0.016513 
CoL_Bus_Util = 0.162119 
Either_Row_CoL_Bus_Util = 0.171724 
Issued_on_Two_Bus_Simul_Util = 0.006908 
issued_two_Eff = 0.040226 
queue_avg = 3.272506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27251
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636845 n_act=6456 n_pre=6440 n_ref_event=0 n_req=124435 n_rd=41656 n_rd_L2_A=0 n_write=82720 n_wr_bk=232 bw_util=0.1621
n_activity=261308 dram_eff=0.4769
bk0: 2560a 746400i bk1: 2560a 743974i bk2: 2560a 747292i bk3: 2560a 745036i bk4: 2560a 747661i bk5: 2560a 745295i bk6: 2560a 746533i bk7: 2560a 746818i bk8: 2608a 747113i bk9: 2608a 747156i bk10: 2688a 744679i bk11: 2688a 744069i bk12: 2672a 745002i bk13: 2664a 742412i bk14: 2624a 742580i bk15: 2624a 739742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948117
Row_Buffer_Locality_read = 0.963511
Row_Buffer_Locality_write = 0.940371
Bank_Level_Parallism = 2.149808
Bank_Level_Parallism_Col = 1.854538
Bank_Level_Parallism_Ready = 1.271403
write_to_read_ratio_blp_rw_average = 0.642418
GrpLevelPara = 1.660182 

BW Util details:
bwutil = 0.162072 
total_CMD = 768842 
util_bw = 124608 
Wasted_Col = 88748 
Wasted_Row = 21151 
Idle = 534335 

BW Util Bottlenecks: 
RCDc_limit = 9985 
RCDWRc_limit = 26457 
WTRc_limit = 18225 
RTWc_limit = 37293 
CCDLc_limit = 57124 
rwq = 0 
CCDLc_limit_alone = 52617 
WTRc_limit_alone = 16068 
RTWc_limit_alone = 34943 

Commands details: 
total_CMD = 768842 
n_nop = 636845 
Read = 41656 
Write = 82720 
L2_Alloc = 0 
L2_WB = 232 
n_act = 6456 
n_pre = 6440 
n_ref = 0 
n_req = 124435 
total_req = 124608 

Dual Bus Interface Util: 
issued_total_row = 12896 
issued_total_col = 124608 
Row_Bus_Util =  0.016773 
CoL_Bus_Util = 0.162072 
Either_Row_CoL_Bus_Util = 0.171683 
Issued_on_Two_Bus_Simul_Util = 0.007163 
issued_two_Eff = 0.041721 
queue_avg = 3.394081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39408
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=637223 n_act=6303 n_pre=6287 n_ref_event=0 n_req=124344 n_rd=41656 n_rd_L2_A=0 n_write=82624 n_wr_bk=256 bw_util=0.162
n_activity=259952 dram_eff=0.4791
bk0: 2560a 745961i bk1: 2560a 743382i bk2: 2560a 747912i bk3: 2560a 745481i bk4: 2560a 747279i bk5: 2560a 744589i bk6: 2560a 746882i bk7: 2560a 746189i bk8: 2608a 746225i bk9: 2608a 746720i bk10: 2688a 745528i bk11: 2688a 744718i bk12: 2672a 745469i bk13: 2664a 742534i bk14: 2624a 743445i bk15: 2624a 741603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949310
Row_Buffer_Locality_read = 0.966848
Row_Buffer_Locality_write = 0.940475
Bank_Level_Parallism = 2.154563
Bank_Level_Parallism_Col = 1.861049
Bank_Level_Parallism_Ready = 1.270307
write_to_read_ratio_blp_rw_average = 0.641209
GrpLevelPara = 1.664517 

BW Util details:
bwutil = 0.161979 
total_CMD = 768842 
util_bw = 124536 
Wasted_Col = 88413 
Wasted_Row = 19998 
Idle = 535895 

BW Util Bottlenecks: 
RCDc_limit = 8923 
RCDWRc_limit = 26140 
WTRc_limit = 19649 
RTWc_limit = 38175 
CCDLc_limit = 57576 
rwq = 0 
CCDLc_limit_alone = 52673 
WTRc_limit_alone = 17105 
RTWc_limit_alone = 35816 

Commands details: 
total_CMD = 768842 
n_nop = 637223 
Read = 41656 
Write = 82624 
L2_Alloc = 0 
L2_WB = 256 
n_act = 6303 
n_pre = 6287 
n_ref = 0 
n_req = 124344 
total_req = 124536 

Dual Bus Interface Util: 
issued_total_row = 12590 
issued_total_col = 124536 
Row_Bus_Util =  0.016375 
CoL_Bus_Util = 0.161979 
Either_Row_CoL_Bus_Util = 0.171191 
Issued_on_Two_Bus_Simul_Util = 0.007163 
issued_two_Eff = 0.041840 
queue_avg = 3.349546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34955
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768842 n_nop=636903 n_act=6501 n_pre=6485 n_ref_event=0 n_req=124416 n_rd=41653 n_rd_L2_A=0 n_write=82704 n_wr_bk=233 bw_util=0.162
n_activity=261278 dram_eff=0.4768
bk0: 2560a 746036i bk1: 2560a 742377i bk2: 2560a 747330i bk3: 2560a 744596i bk4: 2560a 747296i bk5: 2560a 743826i bk6: 2560a 747573i bk7: 2560a 744688i bk8: 2608a 746095i bk9: 2608a 746170i bk10: 2688a 746039i bk11: 2688a 743599i bk12: 2673a 744976i bk13: 2664a 741243i bk14: 2624a 742459i bk15: 2620a 739978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947748
Row_Buffer_Locality_read = 0.966677
Row_Buffer_Locality_write = 0.938221
Bank_Level_Parallism = 2.188291
Bank_Level_Parallism_Col = 1.871738
Bank_Level_Parallism_Ready = 1.279878
write_to_read_ratio_blp_rw_average = 0.640813
GrpLevelPara = 1.664909 

BW Util details:
bwutil = 0.162049 
total_CMD = 768842 
util_bw = 124590 
Wasted_Col = 89146 
Wasted_Row = 20057 
Idle = 535049 

BW Util Bottlenecks: 
RCDc_limit = 8929 
RCDWRc_limit = 27290 
WTRc_limit = 19645 
RTWc_limit = 37929 
CCDLc_limit = 58053 
rwq = 0 
CCDLc_limit_alone = 53195 
WTRc_limit_alone = 17109 
RTWc_limit_alone = 35607 

Commands details: 
total_CMD = 768842 
n_nop = 636903 
Read = 41653 
Write = 82704 
L2_Alloc = 0 
L2_WB = 233 
n_act = 6501 
n_pre = 6485 
n_ref = 0 
n_req = 124416 
total_req = 124590 

Dual Bus Interface Util: 
issued_total_row = 12986 
issued_total_col = 124590 
Row_Bus_Util =  0.016890 
CoL_Bus_Util = 0.162049 
Either_Row_CoL_Bus_Util = 0.171607 
Issued_on_Two_Bus_Simul_Util = 0.007332 
issued_two_Eff = 0.042724 
queue_avg = 3.405862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133560, Miss = 91720, Miss_rate = 0.687, Pending_hits = 191, Reservation_fails = 8891
L2_cache_bank[1]: Access = 146544, Miss = 104544, Miss_rate = 0.713, Pending_hits = 170, Reservation_fails = 5082
L2_cache_bank[2]: Access = 146544, Miss = 104641, Miss_rate = 0.714, Pending_hits = 179, Reservation_fails = 4751
L2_cache_bank[3]: Access = 151400, Miss = 109528, Miss_rate = 0.723, Pending_hits = 169, Reservation_fails = 4655
L2_cache_bank[4]: Access = 151400, Miss = 109496, Miss_rate = 0.723, Pending_hits = 177, Reservation_fails = 6784
L2_cache_bank[5]: Access = 146544, Miss = 104640, Miss_rate = 0.714, Pending_hits = 176, Reservation_fails = 5387
L2_cache_bank[6]: Access = 146544, Miss = 104640, Miss_rate = 0.714, Pending_hits = 174, Reservation_fails = 7229
L2_cache_bank[7]: Access = 151400, Miss = 109513, Miss_rate = 0.723, Pending_hits = 184, Reservation_fails = 6895
L2_cache_bank[8]: Access = 151400, Miss = 109432, Miss_rate = 0.723, Pending_hits = 184, Reservation_fails = 5150
L2_cache_bank[9]: Access = 146544, Miss = 104672, Miss_rate = 0.714, Pending_hits = 185, Reservation_fails = 7797
L2_cache_bank[10]: Access = 146544, Miss = 104609, Miss_rate = 0.714, Pending_hits = 193, Reservation_fails = 5796
L2_cache_bank[11]: Access = 151392, Miss = 109520, Miss_rate = 0.723, Pending_hits = 168, Reservation_fails = 7976
L2_cache_bank[12]: Access = 151400, Miss = 109560, Miss_rate = 0.724, Pending_hits = 185, Reservation_fails = 6690
L2_cache_bank[13]: Access = 146512, Miss = 104656, Miss_rate = 0.714, Pending_hits = 176, Reservation_fails = 6533
L2_cache_bank[14]: Access = 146544, Miss = 104720, Miss_rate = 0.715, Pending_hits = 176, Reservation_fails = 6491
L2_cache_bank[15]: Access = 151366, Miss = 109494, Miss_rate = 0.723, Pending_hits = 172, Reservation_fails = 6261
L2_cache_bank[16]: Access = 151400, Miss = 109593, Miss_rate = 0.724, Pending_hits = 171, Reservation_fails = 4960
L2_cache_bank[17]: Access = 146512, Miss = 104672, Miss_rate = 0.714, Pending_hits = 174, Reservation_fails = 7362
L2_cache_bank[18]: Access = 146544, Miss = 104704, Miss_rate = 0.714, Pending_hits = 168, Reservation_fails = 6861
L2_cache_bank[19]: Access = 151366, Miss = 109510, Miss_rate = 0.723, Pending_hits = 172, Reservation_fails = 7849
L2_cache_bank[20]: Access = 151392, Miss = 109504, Miss_rate = 0.723, Pending_hits = 165, Reservation_fails = 4790
L2_cache_bank[21]: Access = 146512, Miss = 104609, Miss_rate = 0.714, Pending_hits = 169, Reservation_fails = 7009
L2_cache_bank[22]: Access = 146512, Miss = 104688, Miss_rate = 0.715, Pending_hits = 165, Reservation_fails = 8167
L2_cache_bank[23]: Access = 81324, Miss = 39356, Miss_rate = 0.484, Pending_hits = 181, Reservation_fails = 5859
L2_cache_bank[24]: Access = 151366, Miss = 109367, Miss_rate = 0.723, Pending_hits = 169, Reservation_fails = 5846
L2_cache_bank[25]: Access = 63536, Miss = 21600, Miss_rate = 0.340, Pending_hits = 166, Reservation_fails = 3789
L2_cache_bank[26]: Access = 146512, Miss = 104544, Miss_rate = 0.714, Pending_hits = 156, Reservation_fails = 6064
L2_cache_bank[27]: Access = 63536, Miss = 21632, Miss_rate = 0.340, Pending_hits = 158, Reservation_fails = 3400
L2_cache_bank[28]: Access = 151366, Miss = 109398, Miss_rate = 0.723, Pending_hits = 177, Reservation_fails = 6947
L2_cache_bank[29]: Access = 63536, Miss = 21585, Miss_rate = 0.340, Pending_hits = 172, Reservation_fails = 5795
L2_cache_bank[30]: Access = 146512, Miss = 104608, Miss_rate = 0.714, Pending_hits = 163, Reservation_fails = 7148
L2_cache_bank[31]: Access = 63536, Miss = 21600, Miss_rate = 0.340, Pending_hits = 184, Reservation_fails = 6134
L2_cache_bank[32]: Access = 81324, Miss = 39388, Miss_rate = 0.484, Pending_hits = 164, Reservation_fails = 6300
L2_cache_bank[33]: Access = 63536, Miss = 21569, Miss_rate = 0.339, Pending_hits = 170, Reservation_fails = 5965
L2_cache_bank[34]: Access = 63536, Miss = 21552, Miss_rate = 0.339, Pending_hits = 176, Reservation_fails = 7545
L2_cache_bank[35]: Access = 63536, Miss = 21568, Miss_rate = 0.339, Pending_hits = 154, Reservation_fails = 4746
L2_cache_bank[36]: Access = 63536, Miss = 21553, Miss_rate = 0.339, Pending_hits = 178, Reservation_fails = 5351
L2_cache_bank[37]: Access = 63536, Miss = 21600, Miss_rate = 0.340, Pending_hits = 167, Reservation_fails = 8132
L2_cache_bank[38]: Access = 63536, Miss = 21536, Miss_rate = 0.339, Pending_hits = 186, Reservation_fails = 4348
L2_cache_bank[39]: Access = 63536, Miss = 21616, Miss_rate = 0.340, Pending_hits = 175, Reservation_fails = 8923
L2_cache_bank[40]: Access = 63536, Miss = 21584, Miss_rate = 0.340, Pending_hits = 165, Reservation_fails = 6167
L2_cache_bank[41]: Access = 63536, Miss = 21633, Miss_rate = 0.340, Pending_hits = 183, Reservation_fails = 6213
L2_cache_bank[42]: Access = 63536, Miss = 21648, Miss_rate = 0.341, Pending_hits = 185, Reservation_fails = 6198
L2_cache_bank[43]: Access = 63536, Miss = 21584, Miss_rate = 0.340, Pending_hits = 179, Reservation_fails = 6262
L2_cache_bank[44]: Access = 63536, Miss = 21649, Miss_rate = 0.341, Pending_hits = 174, Reservation_fails = 6493
L2_cache_bank[45]: Access = 63518, Miss = 21626, Miss_rate = 0.340, Pending_hits = 173, Reservation_fails = 5291
L2_cache_bank[46]: Access = 63536, Miss = 21600, Miss_rate = 0.340, Pending_hits = 186, Reservation_fails = 5033
L2_cache_bank[47]: Access = 63616, Miss = 21688, Miss_rate = 0.341, Pending_hits = 186, Reservation_fails = 7043
L2_cache_bank[48]: Access = 63536, Miss = 21616, Miss_rate = 0.340, Pending_hits = 189, Reservation_fails = 6606
L2_cache_bank[49]: Access = 63616, Miss = 21688, Miss_rate = 0.341, Pending_hits = 183, Reservation_fails = 6283
L2_cache_bank[50]: Access = 63536, Miss = 21632, Miss_rate = 0.340, Pending_hits = 169, Reservation_fails = 5630
L2_cache_bank[51]: Access = 63616, Miss = 21688, Miss_rate = 0.341, Pending_hits = 193, Reservation_fails = 7194
L2_cache_bank[52]: Access = 63536, Miss = 21696, Miss_rate = 0.341, Pending_hits = 173, Reservation_fails = 5141
L2_cache_bank[53]: Access = 63616, Miss = 21640, Miss_rate = 0.340, Pending_hits = 205, Reservation_fails = 8201
L2_cache_bank[54]: Access = 133590, Miss = 91746, Miss_rate = 0.687, Pending_hits = 175, Reservation_fails = 6637
L2_cache_bank[55]: Access = 63616, Miss = 21624, Miss_rate = 0.340, Pending_hits = 190, Reservation_fails = 6215
L2_cache_bank[56]: Access = 146544, Miss = 104528, Miss_rate = 0.713, Pending_hits = 181, Reservation_fails = 5088
L2_cache_bank[57]: Access = 63616, Miss = 21688, Miss_rate = 0.341, Pending_hits = 164, Reservation_fails = 4187
L2_cache_bank[58]: Access = 151400, Miss = 109400, Miss_rate = 0.723, Pending_hits = 177, Reservation_fails = 6632
L2_cache_bank[59]: Access = 63616, Miss = 21720, Miss_rate = 0.341, Pending_hits = 182, Reservation_fails = 6188
L2_cache_bank[60]: Access = 146544, Miss = 104576, Miss_rate = 0.714, Pending_hits = 175, Reservation_fails = 7236
L2_cache_bank[61]: Access = 63616, Miss = 21784, Miss_rate = 0.342, Pending_hits = 196, Reservation_fails = 4756
L2_cache_bank[62]: Access = 151400, Miss = 109417, Miss_rate = 0.723, Pending_hits = 178, Reservation_fails = 5385
L2_cache_bank[63]: Access = 63552, Miss = 21684, Miss_rate = 0.341, Pending_hits = 180, Reservation_fails = 4991
L2_total_cache_accesses = 6800476
L2_total_cache_misses = 4117876
L2_total_cache_miss_rate = 0.6055
L2_total_cache_pending_hits = 11280
L2_total_cache_reservation_fails = 396728
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 396728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2646296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2782741
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5431016
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 164231
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 232497
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6800476
icnt_total_pkts_simt_to_mem=6800476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6800476
Req_Network_cycles = 1023917
Req_Network_injected_packets_per_cycle =       6.6416 
Req_Network_conflicts_per_cycle =       5.6508
Req_Network_conflicts_per_cycle_util =       6.2758
Req_Bank_Level_Parallism =       7.3762
Req_Network_in_buffer_full_per_cycle =       1.2387
Req_Network_in_buffer_avg_util =      12.9640
Req_Network_out_buffer_full_per_cycle =       0.0976
Req_Network_out_buffer_avg_util =      11.6774

Reply_Network_injected_packets_num = 6800476
Reply_Network_cycles = 1023917
Reply_Network_injected_packets_per_cycle =        6.6416
Reply_Network_conflicts_per_cycle =        2.1199
Reply_Network_conflicts_per_cycle_util =       2.3570
Reply_Bank_Level_Parallism =       7.3844
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1227
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0830
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 26 min, 0 sec (12360 sec)
gpgpu_simulation_rate = 302569 (inst/sec)
gpgpu_simulation_rate = 82 (cycle/sec)
gpgpu_silicon_slowdown = 13804878x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
