; MinZ generated code
; Generated: 2025-08-01 21:44:42


; Code section
    ORG $8000

; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.zvdb_minimal.hamming8
.Users_alice_dev_minz_ts_examples_zvdb_minimal_hamming8:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
.Users_alice_dev_minz_ts_examples_zvdb_minimal_hamming8_param_a:
    LD HL, #0000   ; SMC parameter a (u8->u16)
    LD ($F008), HL    ; Virtual register 4 to memory
.Users_alice_dev_minz_ts_examples_zvdb_minimal_hamming8_param_b:
    LD DE, #0000   ; SMC parameter b (u8->u16)
    EX DE, HL      ; Move to HL for storage
    LD ($F00A), HL    ; Virtual register 5 to memory
    ; r6 = r4 ^ r5
    LD HL, ($F008)    ; Virtual register 4 from memory
    LD D, H
    LD E, L
    LD HL, ($F00A)    ; Virtual register 5 from memory
    LD A, L
    XOR E
    LD L, A
    LD A, H
    XOR D
    LD H, A
    LD ($F00C), HL    ; Virtual register 6 to memory
    ; store , r6
    LD HL, ($F00C)    ; Virtual register 6 from memory
    LD ($F006), HL
    ; r8 = load xor
    LD HL, ($F006)
    LD ($F010), HL    ; Virtual register 8 to memory
    ; store , r8
    LD HL, ($F010)    ; Virtual register 8 from memory
    LD ($F00E), HL
    ; r9 = load count
    LD HL, ($F00E)
    LD ($F012), HL    ; Virtual register 9 to memory
    ; r10 = 85
    LD A, 85
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; r11 = r9 & r10
    LD HL, ($F012)    ; Virtual register 9 from memory
    LD D, H
    LD E, L
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; r12 = load count
    LD HL, ($F00E)
    ; r13 = 1
    LD A, 1
    LD B, A         ; Store to physical register B
    ; r14 = r12 >> r13
    ; Shift right
    EXX               ; Switch to shadow registers
    LD A, E'         ; From shadow E'
    EXX               ; Switch back to main registers
    LD B, A       ; B = value to shift
    LD A, B
    LD C, A       ; C = shift count
    LD A, B       ; A = value
    OR A          ; Clear carry
    JR Z, .shr_done_0
    LD B, C       ; B = counter
.shr_loop_0:
    DEC B
    JP M, .shr_done_0
    SRL A         ; Shift right, 0 into bit 7
    JR .shr_loop_0
.shr_done_0:
    LD L, A
    LD H, 0
    ; r15 = 85
    LD A, 85
    LD B, A         ; Store to physical register B
    ; r16 = r14 & r15
    LD D, H
    LD E, L
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; r17 = r11 + r16
    LD D, H
    LD E, L
    ADD HL, DE
    LD ($F022), HL    ; Virtual register 17 to memory
    ; store count, r17
    LD HL, ($F022)    ; Virtual register 17 from memory
    LD ($F00E), HL
    ; r18 = load count
    LD HL, ($F00E)
    ; r19 = 51
    LD A, 51
    LD ($F026), A     ; Virtual register 19 to memory
    ; r20 = r18 & r19
    LD D, H
    LD E, L
    LD HL, ($F026)    ; Virtual register 19 from memory
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; r21 = load count
    LD HL, ($F00E)
    ; r22 = 2
    LD A, 2
    LD ($F02C), A     ; Virtual register 22 to memory
    ; r23 = r21 >> r22
    ; Shift right
    ; Register 21 already in A
    LD B, A       ; B = value to shift
    LD A, ($F02C)     ; Virtual register 22 from memory
    LD C, A       ; C = shift count
    LD A, B       ; A = value
    OR A          ; Clear carry
    JR Z, .shr_done_1
    LD B, C       ; B = counter
.shr_loop_1:
    DEC B
    JP M, .shr_done_1
    SRL A         ; Shift right, 0 into bit 7
    JR .shr_loop_1
.shr_done_1:
    LD L, A
    LD H, 0
    ; r24 = 51
    LD A, 51
    LD D, A         ; Store to physical register D
    ; r25 = r23 & r24
    LD D, H
    LD E, L
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; r26 = r20 + r25
    LD D, H
    LD E, L
    ADD HL, DE
    ; store count, r26
    LD ($F00E), HL
    ; r27 = load count
    LD HL, ($F00E)
    ; r28 = 15
    LD A, 15
    LD C, A         ; Store to physical register C
    ; r29 = r27 & r28
    LD D, H
    LD E, L
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; r30 = load count
    LD HL, ($F00E)
    LD ($F03C), HL    ; Virtual register 30 to memory
    ; r31 = 4
    LD A, 4
    ; Register 31 already in A
    ; r32 = r30 >> r31
    ; Shift right
    LD A, ($F03C)     ; Virtual register 30 from memory
    LD B, A       ; B = value to shift
    ; Register 31 already in A
    LD C, A       ; C = shift count
    LD A, B       ; A = value
    OR A          ; Clear carry
    JR Z, .shr_done_2
    LD B, C       ; B = counter
.shr_loop_2:
    DEC B
    JP M, .shr_done_2
    SRL A         ; Shift right, 0 into bit 7
    JR .shr_loop_2
.shr_done_2:
    LD L, A
    LD H, 0
    ; r33 = 15
    LD A, 15
    EXX               ; Switch to shadow registers
    LD B', A         ; Store to shadow B'
    EXX               ; Switch back to main registers
    ; r34 = r32 & r33
    LD D, H
    LD E, L
    LD A, L
    AND E
    LD L, A
    LD A, H
    AND D
    LD H, A
    ; r35 = r29 + r34
    LD D, H
    LD E, L
    ADD HL, DE
    ; store count, r35
    LD ($F00E), HL
    ; r36 = load count
    LD HL, ($F00E)
    ; return r36
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.zvdb_minimal.add_vector
.Users_alice_dev_minz_ts_examples_zvdb_minimal_add_vector:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
; TSMC reference parameter store
store_immOP:
    LD HL, 0000      ; TSMC ref address for store
store_imm0 EQU store_immOP+1
    LD ($F006), HL    ; Virtual register 3 to memory
    ; Load field count (offset 256)
    LD HL, ($F006)    ; Virtual register 3 from memory
    LD DE, 256
    ADD HL, DE
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; r5 = 255
    LD A, 255
    LD ($F00A), A     ; Virtual register 5 to memory
    ; r6 = r4 >= r5
    LD D, H
    LD E, L
    LD HL, ($F00A)    ; Virtual register 5 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP P, .L4
    JP Z, .L4
    LD HL, 0
    JP .L5
.L4:
    LD HL, 1
.L5:
    ; jump_if_not r6, else_1
    LD A, H
    OR A
    JP Z, else_1
    ; return
    RET
    ; jump end_if_2
    JP end_if_2
    ; else_1:
else_1:
    ; end_if_2:
end_if_2:
.Users_alice_dev_minz_ts_examples_zvdb_minimal_add_vector_param_vec:
    LD DE, #0000   ; SMC parameter vec (u8->u16)
    EX DE, HL      ; Move to HL for storage
    LD HL, (store_imm0) ; Reload TSMC ref address
    LD ($F010), HL    ; Virtual register 8 to memory
    ; Load field vectors (offset 0)
    LD HL, ($F010)    ; Virtual register 8 from memory
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    LD D, H
    LD E, L
    LD HL, (store_imm0) ; Reload TSMC ref address
    LD B, H
    LD C, L
    ; Load field count (offset 256)
    LD H, B
    LD L, C
    LD DE, 256
    ADD HL, DE
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; Register 11 already in HL
    ; Calculate array element address
    LD H, D
    LD L, E
    LD D, H
    LD E, L
    ; Register 11 already in HL
    ADD HL, DE
    LD ($F018), HL    ; Virtual register 12 to memory
    ; Store to array[index] (u8)
    LD HL, ($F018)    ; Virtual register 12 from memory
    PUSH HL
    LD A, L
    POP HL
    LD (HL), A
    LD HL, (store_imm0) ; Reload TSMC ref address
    PUSH HL           ; Save current HL
    EXX               ; Switch to shadow registers
    POP HL            ; Load into shadow HL
    EXX               ; Switch back to main registers
    ; Load field count (offset 256)
    EXX               ; Switch to shadow registers
    PUSH HL           ; Save shadow HL
    EXX               ; Switch back to main registers
    POP HL            ; Load shadow HL into main HL
    LD DE, 256
    ADD HL, DE
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; Register 14 already in HL
    ; r15 = 1
    LD A, 1
    LD H, A         ; Store to physical register H
    ; r16 = r14 + r15
    ; Register 14 already in HL
    LD D, H
    LD E, L
    ADD HL, DE
    LD HL, (store_imm0) ; Reload TSMC ref address
    ; Register 17 already in HL
    ; Store to field count (offset 256)
    ; Register 17 already in HL
    LD DE, 256
    ADD HL, DE
    PUSH HL
    POP DE
    LD (DE), L
    INC DE
    LD (DE), H
    ; return
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.zvdb_minimal.find_nearest
.Users_alice_dev_minz_ts_examples_zvdb_minimal_find_nearest:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r4 = 0
    LD A, 0
    LD ($F008), A     ; Virtual register 4 to memory
    ; store , r4
    LD A, ($F008)     ; Virtual register 4 from memory
    LD ($F006), A
    ; r6 = 255
    LD A, 255
    LD L, A         ; Store to physical register L
    ; store , r6
    LD A, L
    LD ($F00A), A
    ; r8 = 0
    LD A, 0
    LD H, A         ; Store to physical register H
    ; store , r8
    LD A, H
    LD ($F00E), A
    ; loop_3:
loop_3:
    ; r9 = load i
    LD A, ($F00E)
    LD L, A         ; Store to HL (low byte)
; TSMC reference parameter store
store_immOP:
    LD HL, 0000      ; TSMC ref address for store
store_imm0 EQU store_immOP+1
    ; Load field count (offset 256)
    LD DE, 256
    ADD HL, DE
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    LD ($F016), HL    ; Virtual register 11 to memory
    ; r12 = r9 < r11
    ; Register 9 already in HL
    LD D, H
    LD E, L
    LD HL, ($F016)    ; Virtual register 11 from memory
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L6
    LD HL, 0
    JP .L7
.L6:
    LD HL, 1
.L7:
    ; jump_if_not r12, end_loop_4
    LD A, L
    OR A
    JP Z, end_loop_4
.Users_alice_dev_minz_ts_examples_zvdb_minimal_find_nearest_param_query:
    LD DE, #0000   ; SMC parameter query (u8->u16)
    EX DE, HL      ; Move to HL for storage
    ; Register 14 already in HL
    LD HL, (store_imm0) ; Reload TSMC ref address
    LD ($F01E), HL    ; Virtual register 15 to memory
    ; Load field vectors (offset 0)
    LD HL, ($F01E)    ; Virtual register 15 from memory
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; Register 16 already in HL
    ; r17 = load i
    LD A, ($F00E)
    LD ($F022), A     ; Virtual register 17 to memory
    ; Load array element (u8)
    ; Register 16 already in HL
    PUSH HL
    LD A, ($F022)     ; Virtual register 17 from memory
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; r19 = call hamming8
    ; Call to hamming8 (args: 2)
    ; Stack-based parameter passing
    PUSH HL       ; Argument 1
    ; Register 14 already in HL
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=false
    CALL .Users_alice_dev_minz_ts_examples_zvdb_minimal_hamming8
    ; store , r19
    LD ($F01A), HL
    ; r20 = load dist
    LD HL, ($F01A)
    ; r21 = load best_dist
    LD A, ($F00A)
    LD L, A         ; Store to physical register L
    ; r22 = r20 < r21
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L8
    LD HL, 0
    JP .L9
.L8:
    LD HL, 1
.L9:
    LD ($F02C), HL    ; Virtual register 22 to memory
    ; jump_if_not r22, else_5
    LD A, ($F02C)     ; Virtual register 22 from memory
    OR A
    JP Z, else_5
    ; r23 = load dist
    LD HL, ($F01A)
    LD ($F02E), HL    ; Virtual register 23 to memory
    ; store best_dist, r23
    LD A, ($F02E)     ; Virtual register 23 from memory
    LD ($F00A), A
    ; r24 = load i
    LD A, ($F00E)
    LD L, A         ; Store to physical register L
    ; store best_idx, r24
    LD A, L
    LD ($F006), A
    ; jump end_if_6
    JP end_if_6
    ; else_5:
else_5:
    ; end_if_6:
end_if_6:
    ; r25 = load i
    LD A, ($F00E)
    LD ($F032), A     ; Virtual register 25 to memory
    ; r26 = 1
    LD A, 1
    LD H, A         ; Store to physical register H
    ; r27 = r25 + r26
    LD HL, ($F032)    ; Virtual register 25 from memory
    LD D, H
    LD E, L
    ADD HL, DE
    ; store i, r27
    LD A, L
    LD ($F00E), A
    ; jump loop_3
    JP loop_3
    ; end_loop_4:
end_loop_4:
    ; r28 = load best_idx
    LD A, ($F006)
    LD L, A         ; Store to HL (low byte)
    ; return r28
    ; Register 28 already in HL
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.zvdb_minimal.main
.Users_alice_dev_minz_ts_examples_zvdb_minimal_main:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r2 = 0
    LD A, 0
    LD H, A         ; Store to physical register H
    ; r3 = load store
    LD HL, ($F002)
    ; Store to field count (offset 256)
    LD DE, 256
    ADD HL, DE
    PUSH HL
    POP DE
    LD (DE), L
    INC DE
    LD (DE), H
    ; r4 = load store
    LD HL, ($F002)
    LD ($F008), HL    ; Virtual register 4 to memory
    ; r5 = &r4
    ; Address-of operation for register r4
    LD HL, $F008  ; Variable address
    ; r6 = 170
    LD A, 170
    LD L, A         ; Store to physical register L
    ; r7 = call add_vector
    ; Call to add_vector (args: 2)
    ; Stack-based parameter passing
    PUSH HL       ; Argument 1
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=false
    CALL .Users_alice_dev_minz_ts_examples_zvdb_minimal_add_vector
    LD ($F00E), HL    ; Virtual register 7 to memory
    ; r8 = load store
    LD HL, ($F002)
    ; r9 = &r8
    ; Address-of operation for register r8
    LD HL, $F010  ; Variable address
    ; r10 = 85
    LD A, 85
    LD ($F014), A     ; Virtual register 10 to memory
    ; r11 = call add_vector
    ; Call to add_vector (args: 2)
    ; Stack-based parameter passing
    LD HL, ($F014)    ; Virtual register 10 from memory
    PUSH HL       ; Argument 1
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=false
    CALL .Users_alice_dev_minz_ts_examples_zvdb_minimal_add_vector
    ; r12 = load store
    LD HL, ($F002)
    ; r13 = &r12
    ; Address-of operation for register r12
    LD HL, $F018  ; Variable address
    LD ($F01A), HL    ; Virtual register 13 to memory
    ; r14 = 240
    LD A, 240
    LD H, A         ; Store to physical register H
    ; r15 = call add_vector
    ; Call to add_vector (args: 2)
    ; Stack-based parameter passing
    PUSH HL       ; Argument 1
    LD HL, ($F01A)    ; Virtual register 13 from memory
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=false
    CALL .Users_alice_dev_minz_ts_examples_zvdb_minimal_add_vector
    ; r16 = load store
    LD HL, ($F002)
    LD ($F020), HL    ; Virtual register 16 to memory
    ; r17 = &r16
    ; Address-of operation for register r16
    LD HL, $F020  ; Variable address
    ; r18 = 15
    LD A, 15
    LD L, A         ; Store to physical register L
    ; r19 = call add_vector
    ; Call to add_vector (args: 2)
    ; Stack-based parameter passing
    PUSH HL       ; Argument 1
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=false
    CALL .Users_alice_dev_minz_ts_examples_zvdb_minimal_add_vector
    LD ($F026), HL    ; Virtual register 19 to memory
    ; r21 = 171
    LD A, 171
    LD H, A         ; Store to physical register H
    ; store , r21
    LD A, H
    LD ($F028), A
    ; r23 = load store
    LD HL, ($F002)
    LD ($F02E), HL    ; Virtual register 23 to memory
    ; r24 = &r23
    ; Address-of operation for register r23
    LD HL, $F02E  ; Variable address
    ; r25 = load query
    LD A, ($F028)
    LD L, A         ; Store to physical register L
    ; r26 = call find_nearest
    ; Call to find_nearest (args: 2)
    ; Stack-based parameter passing
    PUSH HL       ; Argument 1
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=false
    CALL .Users_alice_dev_minz_ts_examples_zvdb_minimal_find_nearest
    ; Register 26 already in HL
    ; store , r26
    ; Register 26 already in HL
    LD ($F02C), HL
    ; return
    RET

; Runtime print helper functions
print_string:
    LD A, (HL)
    OR A               ; Check for null terminator
    RET Z              ; Return if null
    RST 16             ; Print character
    INC HL             ; Next character
    JR print_string

print_u8_decimal:
    LD H, 0            ; HL = A (zero extend)
    LD L, A
    CALL print_u16_decimal
    RET

print_u16_decimal:
    LD BC, -10000
    LD DE, -1000
    CALL print_digit
    LD BC, -1000
    LD DE, -100
    CALL print_digit
    LD BC, -100
    LD DE, -10
    CALL print_digit
    LD BC, -10
    LD DE, -1
    CALL print_digit
    LD A, L
    ADD A, '0'         ; Convert to ASCII
    RST 16             ; Print last digit
    RET

print_digit:
    LD A, '0'-1
print_digit_loop:
    INC A
    ADD HL, BC         ; Subtract power of 10
    JR C, print_digit_loop
    ADD HL, DE         ; Add back one power of 10
    RST 16             ; Print digit
    RET

print_i8_decimal:
    BIT 7, A           ; Check sign bit
    JR Z, print_u8_decimal
    PUSH AF
    LD A, '-'          ; Print minus sign
    RST 16
    POP AF
    NEG                ; Make positive
    JR print_u8_decimal

print_i16_decimal:
    BIT 7, H           ; Check sign bit
    JR Z, print_u16_decimal
    PUSH HL
    LD A, '-'          ; Print minus sign
    RST 16
    POP HL
    LD A, H            ; Negate HL
    CPL
    LD H, A
    LD A, L
    CPL
    LD L, A
    INC HL
    JR print_u16_decimal

print_bool:
    OR A               ; Test if A is zero
    JR NZ, print_true
    LD HL, bool_false_str
    JR print_string
print_true:
    LD HL, bool_true_str
    JR print_string

bool_true_str:
    DB "true", 0
bool_false_str:
    DB "false", 0


    END main
