---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_sw]]
==== SW

*Syntax:* sw SrcD, [SrcL, SrcR<{.sw,.uw,.neg}><<2]

*Description:* -

*Encoding:*

image::../generated/encodings/enc_sw.svg[SW encoding,width=800]

*Uop-Class:* STA/BASE_REG

*Compression:* L32 (len=32)

*Uop-Class payload:* `{"addr_mode": "BASE_REG", "agu_kind": "STA", "note": "User confirmed all stores are AGU/STA + STD", "source": "group_rule", "split": ["AGU", "STD"], "uop_kind": "AGU"}`
