
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00001f20  00001fb4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f20  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ce  00800114  00800114  00001fc8  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001fc8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002694  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  00002720  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005321  00000000  00000000  00002960  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001129  00000000  00000000  00007c81  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000016cb  00000000  00000000  00008daa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008fc  00000000  00000000  0000a478  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d28  00000000  00000000  0000ad74  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001806  00000000  00000000  0000ba9c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <__vector_12>
      34:	0c 94 9d 0d 	jmp	0x1b3a	; 0x1b3a <__vector_13>
      38:	0c 94 ce 0d 	jmp	0x1b9c	; 0x1b9c <__vector_14>
      3c:	0c 94 92 0e 	jmp	0x1d24	; 0x1d24 <__vector_15>
      40:	0c 94 39 0d 	jmp	0x1a72	; 0x1a72 <__vector_16>
      44:	0c 94 43 0d 	jmp	0x1a86	; 0x1a86 <__vector_17>
      48:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 ff 0d 	jmp	0x1bfe	; 0x1bfe <__vector_28>
      74:	0c 94 30 0e 	jmp	0x1c60	; 0x1c60 <__vector_29>
      78:	0c 94 61 0e 	jmp	0x1cc2	; 0x1cc2 <__vector_30>
      7c:	0c 94 9c 0e 	jmp	0x1d38	; 0x1d38 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 e2       	ldi	r30, 0x20	; 32
      a8:	ff e1       	ldi	r31, 0x1F	; 31
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a2 3e       	cpi	r26, 0xE2	; 226
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 8e 0f 	jmp	0x1f1c	; 0x1f1c <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){
	
	led_dd[LED_ID_RECUP]|=((0x01)<<led_pins[LED_ID_RECUP]);
      d8:	81 e0       	ldi	r24, 0x01	; 1
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	00 90 69 01 	lds	r0, 0x0169
      e0:	02 c0       	rjmp	.+4      	; 0xe6 <main+0xe>
      e2:	88 0f       	add	r24, r24
      e4:	99 1f       	adc	r25, r25
      e6:	0a 94       	dec	r0
      e8:	e2 f7       	brpl	.-8      	; 0xe2 <main+0xa>
      ea:	90 91 81 01 	lds	r25, 0x0181
      ee:	89 2b       	or	r24, r25
      f0:	80 93 81 01 	sts	0x0181, r24
	

	main_init();
      f4:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <main_init>
	
	while(1){	
		//wdt_reset();
		EventHandleEvent();
      f8:	0e 94 8a 0b 	call	0x1714	; 0x1714 <EventHandleEvent>
      fc:	fd cf       	rjmp	.-6      	; 0xf8 <main+0x20>

000000fe <button_init>:
#include "../includes/Button.h"


void button_init( void )
{
	button_pressed=0x00;
      fe:	10 92 86 01 	sts	0x0186, r1
     102:	10 92 85 01 	sts	0x0185, r1
	/* ToDo: All pins on tri-state High impedance */
}
     106:	08 95       	ret

00000108 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     108:	08 9a       	sbi	0x01, 0	; 1
}
     10a:	08 95       	ret

0000010c <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     10c:	10 9a       	sbi	0x02, 0	; 2
}
     10e:	08 95       	ret

00000110 <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     110:	10 98       	cbi	0x02, 0	; 2
}
     112:	08 95       	ret

00000114 <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     114:	cf 93       	push	r28
     116:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     118:	0e 94 86 00 	call	0x10c	; 0x10c <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     11c:	8c 2f       	mov	r24, r28
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	44 e6       	ldi	r20, 0x64	; 100
     122:	50 e0       	ldi	r21, 0x00	; 0
     124:	84 9f       	mul	r24, r20
     126:	90 01       	movw	r18, r0
     128:	85 9f       	mul	r24, r21
     12a:	30 0d       	add	r19, r0
     12c:	94 9f       	mul	r25, r20
     12e:	30 0d       	add	r19, r0
     130:	11 24       	eor	r1, r1
     132:	12 16       	cp	r1, r18
     134:	13 06       	cpc	r1, r19
     136:	34 f4       	brge	.+12     	; 0x144 <buzzer_buzz+0x30>
     138:	80 e0       	ldi	r24, 0x00	; 0
     13a:	90 e0       	ldi	r25, 0x00	; 0
     13c:	01 96       	adiw	r24, 0x01	; 1
     13e:	82 17       	cp	r24, r18
     140:	93 07       	cpc	r25, r19
     142:	e1 f7       	brne	.-8      	; 0x13c <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     144:	0e 94 88 00 	call	0x110	; 0x110 <buzzer_off>
}
     148:	cf 91       	pop	r28
     14a:	08 95       	ret

0000014c <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     14c:	08 95       	ret

0000014e <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     14e:	1f 92       	push	r1
     150:	0f 92       	push	r0
     152:	0f b6       	in	r0, 0x3f	; 63
     154:	0f 92       	push	r0
     156:	0b b6       	in	r0, 0x3b	; 59
     158:	0f 92       	push	r0
     15a:	11 24       	eor	r1, r1
     15c:	2f 93       	push	r18
     15e:	3f 93       	push	r19
     160:	4f 93       	push	r20
     162:	5f 93       	push	r21
     164:	6f 93       	push	r22
     166:	7f 93       	push	r23
     168:	8f 93       	push	r24
     16a:	9f 93       	push	r25
     16c:	af 93       	push	r26
     16e:	bf 93       	push	r27
     170:	cf 93       	push	r28
     172:	ef 93       	push	r30
     174:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     176:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     17a:	c0 ff       	sbrs	r28, 0
     17c:	08 c0       	rjmp	.+16     	; 0x18e <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     17e:	89 e0       	ldi	r24, 0x09	; 9
     180:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     184:	ee ee       	ldi	r30, 0xEE	; 238
     186:	f0 e0       	ldi	r31, 0x00	; 0
     188:	80 81       	ld	r24, Z
     18a:	8e 7f       	andi	r24, 0xFE	; 254
     18c:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     18e:	c6 ff       	sbrs	r28, 6
     190:	08 c0       	rjmp	.+16     	; 0x1a2 <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     192:	8a e0       	ldi	r24, 0x0A	; 10
     194:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     198:	ee ee       	ldi	r30, 0xEE	; 238
     19a:	f0 e0       	ldi	r31, 0x00	; 0
     19c:	80 81       	ld	r24, Z
     19e:	8f 7b       	andi	r24, 0xBF	; 191
     1a0:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     1a2:	c5 ff       	sbrs	r28, 5
     1a4:	08 c0       	rjmp	.+16     	; 0x1b6 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     1a6:	8b e0       	ldi	r24, 0x0B	; 11
     1a8:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     1ac:	eb ed       	ldi	r30, 0xDB	; 219
     1ae:	f0 e0       	ldi	r31, 0x00	; 0
     1b0:	80 81       	ld	r24, Z
     1b2:	8f 77       	andi	r24, 0x7F	; 127
     1b4:	80 83       	st	Z, r24
	}
	return;
}
     1b6:	ff 91       	pop	r31
     1b8:	ef 91       	pop	r30
     1ba:	cf 91       	pop	r28
     1bc:	bf 91       	pop	r27
     1be:	af 91       	pop	r26
     1c0:	9f 91       	pop	r25
     1c2:	8f 91       	pop	r24
     1c4:	7f 91       	pop	r23
     1c6:	6f 91       	pop	r22
     1c8:	5f 91       	pop	r21
     1ca:	4f 91       	pop	r20
     1cc:	3f 91       	pop	r19
     1ce:	2f 91       	pop	r18
     1d0:	0f 90       	pop	r0
     1d2:	0b be       	out	0x3b, r0	; 59
     1d4:	0f 90       	pop	r0
     1d6:	0f be       	out	0x3f, r0	; 63
     1d8:	0f 90       	pop	r0
     1da:	1f 90       	pop	r1
     1dc:	18 95       	reti

000001de <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     1de:	85 e0       	ldi	r24, 0x05	; 5
     1e0:	0e 94 a6 04 	call	0x94c	; 0x94c <can_init>
	CANSTMOB=0;
     1e4:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     1e8:	eb ed       	ldi	r30, 0xDB	; 219
     1ea:	f0 e0       	ldi	r31, 0x00	; 0
     1ec:	80 81       	ld	r24, Z
     1ee:	88 6b       	ori	r24, 0xB8	; 184
     1f0:	80 83       	st	Z, r24
	CANIE1=0x7F;
     1f2:	8f e7       	ldi	r24, 0x7F	; 127
     1f4:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     1f8:	8f ef       	ldi	r24, 0xFF	; 255
     1fa:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     1fe:	10 92 92 01 	sts	0x0192, r1
	can_queue_tail=0;
     202:	10 92 94 01 	sts	0x0194, r1
	can_Status=CAN_Ready;
     206:	10 92 93 01 	sts	0x0193, r1
	can_rx=0;
     20a:	10 92 96 01 	sts	0x0196, r1
     20e:	10 92 95 01 	sts	0x0195, r1
}
     212:	08 95       	ret

00000214 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     214:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     216:	70 87       	std	Z+8, r23	; 0x08
     218:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     21a:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     21c:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     21e:	53 83       	std	Z+3, r21	; 0x03
     220:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     222:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     224:	8f ef       	ldi	r24, 0xFF	; 255
     226:	97 e0       	ldi	r25, 0x07	; 7
     228:	a0 e0       	ldi	r26, 0x00	; 0
     22a:	b0 e0       	ldi	r27, 0x00	; 0
     22c:	82 87       	std	Z+10, r24	; 0x0a
     22e:	93 87       	std	Z+11, r25	; 0x0b
     230:	a4 87       	std	Z+12, r26	; 0x0c
     232:	b5 87       	std	Z+13, r27	; 0x0d
}
     234:	08 95       	ret

00000236 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     236:	90 93 96 01 	sts	0x0196, r25
     23a:	80 93 95 01 	sts	0x0195, r24
	can_rx->cmd=CMD_RX_DATA;
     23e:	25 e0       	ldi	r18, 0x05	; 5
     240:	fc 01       	movw	r30, r24
     242:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     244:	80 91 95 01 	lds	r24, 0x0195
     248:	90 91 96 01 	lds	r25, 0x0196
     24c:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
}
     250:	08 95       	ret

00000252 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     252:	0e 94 95 0a 	call	0x152a	; 0x152a <can_get_status>
	CANGIE|=(1<<ENIT);
     256:	eb ed       	ldi	r30, 0xDB	; 219
     258:	f0 e0       	ldi	r31, 0x00	; 0
     25a:	80 81       	ld	r24, Z
     25c:	80 68       	ori	r24, 0x80	; 128
     25e:	80 83       	st	Z, r24
}
     260:	08 95       	ret

00000262 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     262:	90 91 92 01 	lds	r25, 0x0192
     266:	80 91 94 01 	lds	r24, 0x0194
     26a:	98 17       	cp	r25, r24
     26c:	41 f1       	breq	.+80     	; 0x2be <CANSendData+0x5c>
		if(can_rx!=0){
     26e:	e0 91 95 01 	lds	r30, 0x0195
     272:	f0 91 96 01 	lds	r31, 0x0196
     276:	30 97       	sbiw	r30, 0x00	; 0
     278:	41 f0       	breq	.+16     	; 0x28a <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     27a:	8c e0       	ldi	r24, 0x0C	; 12
     27c:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     27e:	80 91 95 01 	lds	r24, 0x0195
     282:	90 91 96 01 	lds	r25, 0x0196
     286:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     28a:	e0 91 94 01 	lds	r30, 0x0194
     28e:	f0 e0       	ldi	r31, 0x00	; 0
     290:	ee 0f       	add	r30, r30
     292:	ff 1f       	adc	r31, r31
     294:	e8 57       	subi	r30, 0x78	; 120
     296:	fe 4f       	sbci	r31, 0xFE	; 254
     298:	a0 81       	ld	r26, Z
     29a:	b1 81       	ldd	r27, Z+1	; 0x01
     29c:	82 e0       	ldi	r24, 0x02	; 2
     29e:	11 96       	adiw	r26, 0x01	; 1
     2a0:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     2a2:	80 81       	ld	r24, Z
     2a4:	91 81       	ldd	r25, Z+1	; 0x01
     2a6:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
     2aa:	88 23       	and	r24, r24
     2ac:	21 f0       	breq	.+8      	; 0x2b6 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	0e 94 4b 0b 	call	0x1696	; 0x1696 <AddError>
     2b4:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     2b6:	81 e0       	ldi	r24, 0x01	; 1
     2b8:	80 93 93 01 	sts	0x0193, r24
     2bc:	08 95       	ret
		}		
	}else if(can_rx!=0){
     2be:	e0 91 95 01 	lds	r30, 0x0195
     2c2:	f0 91 96 01 	lds	r31, 0x0196
     2c6:	30 97       	sbiw	r30, 0x00	; 0
     2c8:	41 f0       	breq	.+16     	; 0x2da <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     2ca:	85 e0       	ldi	r24, 0x05	; 5
     2cc:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     2ce:	80 91 95 01 	lds	r24, 0x0195
     2d2:	90 91 96 01 	lds	r25, 0x0196
     2d6:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
     2da:	08 95       	ret

000002dc <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     2dc:	cf 93       	push	r28
     2de:	df 93       	push	r29
     2e0:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     2e2:	e0 91 92 01 	lds	r30, 0x0192
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	cf 01       	movw	r24, r30
     2ea:	01 96       	adiw	r24, 0x01	; 1
     2ec:	65 e0       	ldi	r22, 0x05	; 5
     2ee:	70 e0       	ldi	r23, 0x00	; 0
     2f0:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__divmodhi4>
     2f4:	20 91 94 01 	lds	r18, 0x0194
     2f8:	30 e0       	ldi	r19, 0x00	; 0
     2fa:	82 17       	cp	r24, r18
     2fc:	93 07       	cpc	r25, r19
     2fe:	49 f0       	breq	.+18     	; 0x312 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     300:	ee 0f       	add	r30, r30
     302:	ff 1f       	adc	r31, r31
     304:	e8 57       	subi	r30, 0x78	; 120
     306:	fe 4f       	sbci	r31, 0xFE	; 254
     308:	d1 83       	std	Z+1, r29	; 0x01
     30a:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     30c:	80 93 92 01 	sts	0x0192, r24
     310:	03 c0       	rjmp	.+6      	; 0x318 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     312:	84 e0       	ldi	r24, 0x04	; 4
     314:	0e 94 4b 0b 	call	0x1696	; 0x1696 <AddError>
	}
	if(can_Status==CAN_Ready){
     318:	80 91 93 01 	lds	r24, 0x0193
     31c:	88 23       	and	r24, r24
     31e:	11 f4       	brne	.+4      	; 0x324 <CANAddSendData+0x48>
		CANSendData();
     320:	0e 94 31 01 	call	0x262	; 0x262 <CANSendData>
	}
}
     324:	df 91       	pop	r29
     326:	cf 91       	pop	r28
     328:	08 95       	ret

0000032a <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     32a:	e0 91 94 01 	lds	r30, 0x0194
     32e:	f0 e0       	ldi	r31, 0x00	; 0
     330:	ee 0f       	add	r30, r30
     332:	ff 1f       	adc	r31, r31
     334:	e8 57       	subi	r30, 0x78	; 120
     336:	fe 4f       	sbci	r31, 0xFE	; 254
}
     338:	80 81       	ld	r24, Z
     33a:	91 81       	ldd	r25, Z+1	; 0x01
     33c:	08 95       	ret

0000033e <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     33e:	e0 91 94 01 	lds	r30, 0x0194
     342:	f0 e0       	ldi	r31, 0x00	; 0
     344:	ee 0f       	add	r30, r30
     346:	ff 1f       	adc	r31, r31
     348:	e8 57       	subi	r30, 0x78	; 120
     34a:	fe 4f       	sbci	r31, 0xFE	; 254
     34c:	a0 81       	ld	r26, Z
     34e:	b1 81       	ldd	r27, Z+1	; 0x01
     350:	8c e0       	ldi	r24, 0x0C	; 12
     352:	11 96       	adiw	r26, 0x01	; 1
     354:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     356:	80 81       	ld	r24, Z
     358:	91 81       	ldd	r25, Z+1	; 0x01
     35a:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
	can_Status=CAN_Ready;
     35e:	10 92 93 01 	sts	0x0193, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     362:	80 91 94 01 	lds	r24, 0x0194
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	01 96       	adiw	r24, 0x01	; 1
     36a:	65 e0       	ldi	r22, 0x05	; 5
     36c:	70 e0       	ldi	r23, 0x00	; 0
     36e:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__divmodhi4>
     372:	80 93 94 01 	sts	0x0194, r24
	CANSendData();
     376:	0e 94 31 01 	call	0x262	; 0x262 <CANSendData>
}
     37a:	08 95       	ret

0000037c <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     37c:	80 91 93 01 	lds	r24, 0x0193
     380:	81 30       	cpi	r24, 0x01	; 1
     382:	f9 f4       	brne	.+62     	; 0x3c2 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     384:	e0 91 94 01 	lds	r30, 0x0194
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	e8 57       	subi	r30, 0x78	; 120
     390:	fe 4f       	sbci	r31, 0xFE	; 254
     392:	a0 81       	ld	r26, Z
     394:	b1 81       	ldd	r27, Z+1	; 0x01
     396:	8c e0       	ldi	r24, 0x0C	; 12
     398:	11 96       	adiw	r26, 0x01	; 1
     39a:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     39c:	80 81       	ld	r24, Z
     39e:	91 81       	ldd	r25, Z+1	; 0x01
     3a0:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
		AddError(ERROR_CAN_SEND);
     3a4:	82 e0       	ldi	r24, 0x02	; 2
     3a6:	0e 94 4b 0b 	call	0x1696	; 0x1696 <AddError>
		can_Status=CAN_Ready;
     3aa:	10 92 93 01 	sts	0x0193, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     3ae:	80 91 94 01 	lds	r24, 0x0194
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	01 96       	adiw	r24, 0x01	; 1
     3b6:	65 e0       	ldi	r22, 0x05	; 5
     3b8:	70 e0       	ldi	r23, 0x00	; 0
     3ba:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__divmodhi4>
     3be:	80 93 94 01 	sts	0x0194, r24
     3c2:	08 95       	ret

000003c4 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     3c4:	cf 93       	push	r28
     3c6:	df 93       	push	r29
     3c8:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     3ca:	8c e0       	ldi	r24, 0x0C	; 12
     3cc:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     3ce:	ce 01       	movw	r24, r28
     3d0:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     3d4:	ce 01       	movw	r24, r28
     3d6:	0e 94 95 0a 	call	0x152a	; 0x152a <can_get_status>
     3da:	81 30       	cpi	r24, 0x01	; 1
     3dc:	d9 f3       	breq	.-10     	; 0x3d4 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     3de:	85 e0       	ldi	r24, 0x05	; 5
     3e0:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     3e2:	ce 01       	movw	r24, r28
     3e4:	0e 94 bb 04 	call	0x976	; 0x976 <can_cmd>
}
     3e8:	df 91       	pop	r29
     3ea:	cf 91       	pop	r28
     3ec:	08 95       	ret

000003ee <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3ee:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3f0:	ad ee       	ldi	r26, 0xED	; 237
     3f2:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     3f4:	8e ee       	ldi	r24, 0xEE	; 238
     3f6:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3f8:	32 2f       	mov	r19, r18
     3fa:	32 95       	swap	r19
     3fc:	30 7f       	andi	r19, 0xF0	; 240
     3fe:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     400:	fc 01       	movw	r30, r24
     402:	11 92       	st	Z+, r1
     404:	e8 3f       	cpi	r30, 0xF8	; 248
     406:	f1 05       	cpc	r31, r1
     408:	e1 f7       	brne	.-8      	; 0x402 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     40a:	2f 5f       	subi	r18, 0xFF	; 255
     40c:	2f 30       	cpi	r18, 0x0F	; 15
     40e:	a1 f7       	brne	.-24     	; 0x3f8 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     410:	08 95       	ret

00000412 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     412:	ed ee       	ldi	r30, 0xED	; 237
     414:	f0 e0       	ldi	r31, 0x00	; 0
     416:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     418:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     41a:	80 91 ef 00 	lds	r24, 0x00EF
     41e:	80 7c       	andi	r24, 0xC0	; 192
     420:	69 f0       	breq	.+26     	; 0x43c <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     422:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     424:	ad ee       	ldi	r26, 0xED	; 237
     426:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     428:	ef ee       	ldi	r30, 0xEF	; 239
     42a:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     42c:	98 2f       	mov	r25, r24
     42e:	92 95       	swap	r25
     430:	90 7f       	andi	r25, 0xF0	; 240
     432:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     434:	90 81       	ld	r25, Z
     436:	90 7c       	andi	r25, 0xC0	; 192
     438:	29 f4       	brne	.+10     	; 0x444 <can_get_mob_free+0x32>
     43a:	01 c0       	rjmp	.+2      	; 0x43e <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     43c:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     43e:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     442:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     444:	8f 5f       	subi	r24, 0xFF	; 255
     446:	8f 30       	cpi	r24, 0x0F	; 15
     448:	89 f7       	brne	.-30     	; 0x42c <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     44a:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     44e:	8f ef       	ldi	r24, 0xFF	; 255
}
     450:	08 95       	ret

00000452 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     452:	80 91 ef 00 	lds	r24, 0x00EF
     456:	80 7c       	andi	r24, 0xC0	; 192
     458:	69 f0       	breq	.+26     	; 0x474 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     45a:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     45e:	89 2f       	mov	r24, r25
     460:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     462:	80 32       	cpi	r24, 0x20	; 32
     464:	41 f0       	breq	.+16     	; 0x476 <can_get_mob_status+0x24>
     466:	80 34       	cpi	r24, 0x40	; 64
     468:	31 f0       	breq	.+12     	; 0x476 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     46a:	80 3a       	cpi	r24, 0xA0	; 160
     46c:	21 f0       	breq	.+8      	; 0x476 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     46e:	89 2f       	mov	r24, r25
     470:	8f 71       	andi	r24, 0x1F	; 31
     472:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     474:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     476:	08 95       	ret

00000478 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     478:	cf 93       	push	r28
     47a:	df 93       	push	r29
     47c:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     47e:	80 91 ef 00 	lds	r24, 0x00EF
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	8f 70       	andi	r24, 0x0F	; 15
     486:	90 70       	andi	r25, 0x00	; 0
     488:	18 16       	cp	r1, r24
     48a:	19 06       	cpc	r1, r25
     48c:	a4 f4       	brge	.+40     	; 0x4b6 <can_get_data+0x3e>
     48e:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     490:	ea ef       	ldi	r30, 0xFA	; 250
     492:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     494:	cf ee       	ldi	r28, 0xEF	; 239
     496:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     498:	80 81       	ld	r24, Z
     49a:	da 01       	movw	r26, r20
     49c:	a6 0f       	add	r26, r22
     49e:	b1 1d       	adc	r27, r1
     4a0:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     4a2:	6f 5f       	subi	r22, 0xFF	; 255
     4a4:	88 81       	ld	r24, Y
     4a6:	26 2f       	mov	r18, r22
     4a8:	30 e0       	ldi	r19, 0x00	; 0
     4aa:	90 e0       	ldi	r25, 0x00	; 0
     4ac:	8f 70       	andi	r24, 0x0F	; 15
     4ae:	90 70       	andi	r25, 0x00	; 0
     4b0:	28 17       	cp	r18, r24
     4b2:	39 07       	cpc	r19, r25
     4b4:	8c f3       	brlt	.-30     	; 0x498 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     4b6:	df 91       	pop	r29
     4b8:	cf 91       	pop	r28
     4ba:	08 95       	ret

000004bc <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     4bc:	2f 92       	push	r2
     4be:	3f 92       	push	r3
     4c0:	4f 92       	push	r4
     4c2:	5f 92       	push	r5
     4c4:	6f 92       	push	r6
     4c6:	7f 92       	push	r7
     4c8:	8f 92       	push	r8
     4ca:	9f 92       	push	r9
     4cc:	af 92       	push	r10
     4ce:	bf 92       	push	r11
     4d0:	cf 92       	push	r12
     4d2:	df 92       	push	r13
     4d4:	ef 92       	push	r14
     4d6:	ff 92       	push	r15
     4d8:	0f 93       	push	r16
     4da:	1f 93       	push	r17
     4dc:	cf 93       	push	r28
     4de:	df 93       	push	r29
     4e0:	00 d0       	rcall	.+0      	; 0x4e2 <can_auto_baudrate+0x26>
     4e2:	00 d0       	rcall	.+0      	; 0x4e4 <can_auto_baudrate+0x28>
     4e4:	00 d0       	rcall	.+0      	; 0x4e6 <can_auto_baudrate+0x2a>
     4e6:	cd b7       	in	r28, 0x3d	; 61
     4e8:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     4ea:	88 23       	and	r24, r24
     4ec:	09 f4       	brne	.+2      	; 0x4f0 <can_auto_baudrate+0x34>
     4ee:	7c c0       	rjmp	.+248    	; 0x5e8 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     4f0:	80 91 e2 00 	lds	r24, 0x00E2
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	8e 77       	andi	r24, 0x7E	; 126
     4f8:	90 70       	andi	r25, 0x00	; 0
     4fa:	95 95       	asr	r25
     4fc:	87 95       	ror	r24
     4fe:	01 96       	adiw	r24, 0x01	; 1
     500:	82 30       	cpi	r24, 0x02	; 2
     502:	91 05       	cpc	r25, r1
     504:	5c f0       	brlt	.+22     	; 0x51c <can_auto_baudrate+0x60>
     506:	80 91 e2 00 	lds	r24, 0x00E2
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	8e 77       	andi	r24, 0x7E	; 126
     50e:	90 70       	andi	r25, 0x00	; 0
     510:	95 95       	asr	r25
     512:	87 95       	ror	r24
     514:	28 2f       	mov	r18, r24
     516:	2f 5f       	subi	r18, 0xFF	; 255
     518:	29 83       	std	Y+1, r18	; 0x01
     51a:	02 c0       	rjmp	.+4      	; 0x520 <can_auto_baudrate+0x64>
     51c:	81 e0       	ldi	r24, 0x01	; 1
     51e:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     520:	80 91 e3 00 	lds	r24, 0x00E3
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	8e 70       	andi	r24, 0x0E	; 14
     528:	90 70       	andi	r25, 0x00	; 0
     52a:	95 95       	asr	r25
     52c:	87 95       	ror	r24
     52e:	01 96       	adiw	r24, 0x01	; 1
     530:	82 30       	cpi	r24, 0x02	; 2
     532:	91 05       	cpc	r25, r1
     534:	54 f0       	brlt	.+20     	; 0x54a <can_auto_baudrate+0x8e>
     536:	80 91 e3 00 	lds	r24, 0x00E3
     53a:	90 e0       	ldi	r25, 0x00	; 0
     53c:	8e 70       	andi	r24, 0x0E	; 14
     53e:	90 70       	andi	r25, 0x00	; 0
     540:	95 95       	asr	r25
     542:	87 95       	ror	r24
     544:	38 2e       	mov	r3, r24
     546:	33 94       	inc	r3
     548:	02 c0       	rjmp	.+4      	; 0x54e <can_auto_baudrate+0x92>
     54a:	33 24       	eor	r3, r3
     54c:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     54e:	80 91 e4 00 	lds	r24, 0x00E4
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	8e 70       	andi	r24, 0x0E	; 14
     556:	90 70       	andi	r25, 0x00	; 0
     558:	95 95       	asr	r25
     55a:	87 95       	ror	r24
     55c:	01 96       	adiw	r24, 0x01	; 1
     55e:	83 30       	cpi	r24, 0x03	; 3
     560:	91 05       	cpc	r25, r1
     562:	54 f0       	brlt	.+20     	; 0x578 <can_auto_baudrate+0xbc>
     564:	80 91 e4 00 	lds	r24, 0x00E4
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	8e 70       	andi	r24, 0x0E	; 14
     56c:	90 70       	andi	r25, 0x00	; 0
     56e:	95 95       	asr	r25
     570:	87 95       	ror	r24
     572:	78 2e       	mov	r7, r24
     574:	73 94       	inc	r7
     576:	03 c0       	rjmp	.+6      	; 0x57e <can_auto_baudrate+0xc2>
     578:	77 24       	eor	r7, r7
     57a:	68 94       	set
     57c:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     57e:	80 91 e4 00 	lds	r24, 0x00E4
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	80 77       	andi	r24, 0x70	; 112
     586:	90 70       	andi	r25, 0x00	; 0
     588:	95 95       	asr	r25
     58a:	87 95       	ror	r24
     58c:	95 95       	asr	r25
     58e:	87 95       	ror	r24
     590:	95 95       	asr	r25
     592:	87 95       	ror	r24
     594:	95 95       	asr	r25
     596:	87 95       	ror	r24
     598:	01 96       	adiw	r24, 0x01	; 1
     59a:	83 30       	cpi	r24, 0x03	; 3
     59c:	91 05       	cpc	r25, r1
     59e:	84 f0       	brlt	.+32     	; 0x5c0 <can_auto_baudrate+0x104>
     5a0:	80 91 e4 00 	lds	r24, 0x00E4
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	80 77       	andi	r24, 0x70	; 112
     5a8:	90 70       	andi	r25, 0x00	; 0
     5aa:	95 95       	asr	r25
     5ac:	87 95       	ror	r24
     5ae:	95 95       	asr	r25
     5b0:	87 95       	ror	r24
     5b2:	95 95       	asr	r25
     5b4:	87 95       	ror	r24
     5b6:	95 95       	asr	r25
     5b8:	87 95       	ror	r24
     5ba:	68 2e       	mov	r6, r24
     5bc:	63 94       	inc	r6
     5be:	03 c0       	rjmp	.+6      	; 0x5c6 <can_auto_baudrate+0x10a>
     5c0:	66 24       	eor	r6, r6
     5c2:	68 94       	set
     5c4:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     5c6:	87 2d       	mov	r24, r7
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	83 0d       	add	r24, r3
     5cc:	91 1d       	adc	r25, r1
     5ce:	86 0d       	add	r24, r6
     5d0:	91 1d       	adc	r25, r1
     5d2:	01 96       	adiw	r24, 0x01	; 1
     5d4:	88 30       	cpi	r24, 0x08	; 8
     5d6:	91 05       	cpc	r25, r1
     5d8:	14 f4       	brge	.+4      	; 0x5de <can_auto_baudrate+0x122>
     5da:	88 e0       	ldi	r24, 0x08	; 8
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     5e0:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     5e2:	22 24       	eor	r2, r2
     5e4:	23 94       	inc	r2
     5e6:	10 c0       	rjmp	.+32     	; 0x608 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     5e8:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     5ea:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     5ec:	66 24       	eor	r6, r6
     5ee:	68 94       	set
     5f0:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     5f2:	77 24       	eor	r7, r7
     5f4:	68 94       	set
     5f6:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     5f8:	98 e0       	ldi	r25, 0x08	; 8
     5fa:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     5fc:	0f 2e       	mov	r0, r31
     5fe:	f3 e0       	ldi	r31, 0x03	; 3
     600:	3f 2e       	mov	r3, r31
     602:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     604:	a1 e0       	ldi	r26, 0x01	; 1
     606:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     608:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     60a:	ad ee       	ldi	r26, 0xED	; 237
     60c:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     60e:	8e ee       	ldi	r24, 0xEE	; 238
     610:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     612:	32 2f       	mov	r19, r18
     614:	32 95       	swap	r19
     616:	30 7f       	andi	r19, 0xF0	; 240
     618:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     61a:	fc 01       	movw	r30, r24
     61c:	11 92       	st	Z+, r1
     61e:	e8 3f       	cpi	r30, 0xF8	; 248
     620:	f1 05       	cpc	r31, r1
     622:	e1 f7       	brne	.-8      	; 0x61c <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     624:	2f 5f       	subi	r18, 0xFF	; 255
     626:	2f 30       	cpi	r18, 0x0F	; 15
     628:	a1 f7       	brne	.-24     	; 0x612 <can_auto_baudrate+0x156>
     62a:	a4 2e       	mov	r10, r20
     62c:	62 2d       	mov	r22, r2
     62e:	dd 24       	eor	r13, r13
     630:	88 24       	eor	r8, r8
     632:	99 24       	eor	r9, r9
     634:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     636:	0f 2e       	mov	r0, r31
     638:	f8 ed       	ldi	r31, 0xD8	; 216
     63a:	ef 2e       	mov	r14, r31
     63c:	ff 24       	eor	r15, r15
     63e:	f0 2d       	mov	r31, r0
     640:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     642:	e9 ed       	ldi	r30, 0xD9	; 217
     644:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     646:	0a ed       	ldi	r16, 0xDA	; 218
     648:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     64a:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     64c:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     64e:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     650:	b2 e0       	ldi	r27, 0x02	; 2
     652:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     654:	88 e0       	ldi	r24, 0x08	; 8
     656:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     658:	91 e0       	ldi	r25, 0x01	; 1
     65a:	a9 16       	cp	r10, r25
     65c:	09 f0       	breq	.+2      	; 0x660 <can_auto_baudrate+0x1a4>
     65e:	57 c0       	rjmp	.+174    	; 0x70e <can_auto_baudrate+0x252>
        {
            Can_reset();
     660:	d7 01       	movw	r26, r14
     662:	5c 93       	st	X, r21
            conf_index++;
     664:	08 94       	sec
     666:	81 1c       	adc	r8, r1
     668:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     66a:	89 81       	ldd	r24, Y+1	; 0x01
     66c:	81 50       	subi	r24, 0x01	; 1
     66e:	88 0f       	add	r24, r24
     670:	a2 ee       	ldi	r26, 0xE2	; 226
     672:	b0 e0       	ldi	r27, 0x00	; 0
     674:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     676:	86 2d       	mov	r24, r6
     678:	86 95       	lsr	r24
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	01 97       	sbiw	r24, 0x01	; 1
     67e:	2c 01       	movw	r4, r24
     680:	44 0c       	add	r4, r4
     682:	55 1c       	adc	r5, r5
     684:	44 0c       	add	r4, r4
     686:	55 1c       	adc	r5, r5
     688:	44 0c       	add	r4, r4
     68a:	55 1c       	adc	r5, r5
     68c:	44 0c       	add	r4, r4
     68e:	55 1c       	adc	r5, r5
     690:	44 0c       	add	r4, r4
     692:	55 1c       	adc	r5, r5
     694:	83 2d       	mov	r24, r3
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	01 97       	sbiw	r24, 0x01	; 1
     69a:	88 0f       	add	r24, r24
     69c:	99 1f       	adc	r25, r25
     69e:	84 29       	or	r24, r4
     6a0:	a3 ee       	ldi	r26, 0xE3	; 227
     6a2:	b0 e0       	ldi	r27, 0x00	; 0
     6a4:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     6a6:	86 2d       	mov	r24, r6
     6a8:	90 e0       	ldi	r25, 0x00	; 0
     6aa:	01 97       	sbiw	r24, 0x01	; 1
     6ac:	2c 01       	movw	r4, r24
     6ae:	44 0c       	add	r4, r4
     6b0:	55 1c       	adc	r5, r5
     6b2:	44 0c       	add	r4, r4
     6b4:	55 1c       	adc	r5, r5
     6b6:	44 0c       	add	r4, r4
     6b8:	55 1c       	adc	r5, r5
     6ba:	44 0c       	add	r4, r4
     6bc:	55 1c       	adc	r5, r5
     6be:	87 2d       	mov	r24, r7
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	01 97       	sbiw	r24, 0x01	; 1
     6c4:	88 0f       	add	r24, r24
     6c6:	99 1f       	adc	r25, r25
     6c8:	84 29       	or	r24, r4
     6ca:	81 60       	ori	r24, 0x01	; 1
     6cc:	a4 ee       	ldi	r26, 0xE4	; 228
     6ce:	b0 e0       	ldi	r27, 0x00	; 0
     6d0:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     6d2:	c4 01       	movw	r24, r8
     6d4:	96 95       	lsr	r25
     6d6:	87 95       	ror	r24
     6d8:	96 95       	lsr	r25
     6da:	87 95       	ror	r24
     6dc:	96 95       	lsr	r25
     6de:	87 95       	ror	r24
     6e0:	a5 ee       	ldi	r26, 0xE5	; 229
     6e2:	b0 e0       	ldi	r27, 0x00	; 0
     6e4:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     6e6:	ad ee       	ldi	r26, 0xED	; 237
     6e8:	b0 e0       	ldi	r27, 0x00	; 0
     6ea:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     6ec:	ae ee       	ldi	r26, 0xEE	; 238
     6ee:	b0 e0       	ldi	r27, 0x00	; 0
     6f0:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     6f2:	80 e8       	ldi	r24, 0x80	; 128
     6f4:	af ee       	ldi	r26, 0xEF	; 239
     6f6:	b0 e0       	ldi	r27, 0x00	; 0
     6f8:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     6fa:	8a e0       	ldi	r24, 0x0A	; 10
     6fc:	d7 01       	movw	r26, r14
     6fe:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     700:	80 81       	ld	r24, Z
     702:	82 ff       	sbrs	r24, 2
     704:	fd cf       	rjmp	.-6      	; 0x700 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     706:	8f ef       	ldi	r24, 0xFF	; 255
     708:	d8 01       	movw	r26, r16
     70a:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     70c:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     70e:	41 30       	cpi	r20, 0x01	; 1
     710:	b1 f5       	brne	.+108    	; 0x77e <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     712:	ae ee       	ldi	r26, 0xEE	; 238
     714:	b0 e0       	ldi	r27, 0x00	; 0
     716:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	85 ff       	sbrs	r24, 5
     71c:	0e c0       	rjmp	.+28     	; 0x73a <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     71e:	af ee       	ldi	r26, 0xEF	; 239
     720:	b0 e0       	ldi	r27, 0x00	; 0
     722:	8c 91       	ld	r24, X
     724:	8f 73       	andi	r24, 0x3F	; 63
     726:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     728:	d7 01       	movw	r26, r14
     72a:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     72c:	80 81       	ld	r24, Z
     72e:	82 fd       	sbrc	r24, 2
     730:	fd cf       	rjmp	.-6      	; 0x72c <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     732:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     734:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     736:	32 2f       	mov	r19, r18
     738:	be c0       	rjmp	.+380    	; 0x8b6 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     73a:	8f 71       	andi	r24, 0x1F	; 31
     73c:	90 70       	andi	r25, 0x00	; 0
     73e:	00 97       	sbiw	r24, 0x00	; 0
     740:	11 f0       	breq	.+4      	; 0x746 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     742:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     744:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     746:	d8 01       	movw	r26, r16
     748:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     74a:	55 24       	eor	r5, r5
     74c:	45 fe       	sbrs	r4, 5
     74e:	0d c0       	rjmp	.+26     	; 0x76a <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     750:	77 23       	and	r23, r23
     752:	29 f4       	brne	.+10     	; 0x75e <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     754:	8c 91       	ld	r24, X
     756:	80 62       	ori	r24, 0x20	; 32
     758:	8c 93       	st	X, r24
                        ovrtim_flag++;
     75a:	7c 2d       	mov	r23, r12
     75c:	06 c0       	rjmp	.+12     	; 0x76a <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     75e:	d8 01       	movw	r26, r16
     760:	8c 91       	ld	r24, X
     762:	80 62       	ori	r24, 0x20	; 32
     764:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     766:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     768:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     76a:	c2 01       	movw	r24, r4
     76c:	8f 70       	andi	r24, 0x0F	; 15
     76e:	90 70       	andi	r25, 0x00	; 0
     770:	00 97       	sbiw	r24, 0x00	; 0
     772:	09 f0       	breq	.+2      	; 0x776 <can_auto_baudrate+0x2ba>
     774:	9d c0       	rjmp	.+314    	; 0x8b0 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     776:	41 30       	cpi	r20, 0x01	; 1
     778:	61 f2       	breq	.-104    	; 0x712 <can_auto_baudrate+0x256>
     77a:	35 2f       	mov	r19, r21
     77c:	01 c0       	rjmp	.+2      	; 0x780 <can_auto_baudrate+0x2c4>
     77e:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     780:	61 30       	cpi	r22, 0x01	; 1
     782:	09 f0       	breq	.+2      	; 0x786 <can_auto_baudrate+0x2ca>
     784:	78 c0       	rjmp	.+240    	; 0x876 <can_auto_baudrate+0x3ba>
     786:	83 2f       	mov	r24, r19
     788:	37 2d       	mov	r19, r7
     78a:	7a 2c       	mov	r7, r10
     78c:	ad 2c       	mov	r10, r13
     78e:	d7 2e       	mov	r13, r23
     790:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     792:	21 10       	cpse	r2, r1
     794:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     796:	39 30       	cpi	r19, 0x09	; 9
     798:	78 f1       	brcs	.+94     	; 0x7f8 <can_auto_baudrate+0x33c>
     79a:	b7 e0       	ldi	r27, 0x07	; 7
     79c:	b6 15       	cp	r27, r6
     79e:	60 f5       	brcc	.+88     	; 0x7f8 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     7a0:	8a 81       	ldd	r24, Y+2	; 0x02
     7a2:	89 31       	cpi	r24, 0x19	; 25
     7a4:	31 f0       	breq	.+12     	; 0x7b2 <can_auto_baudrate+0x2f6>
     7a6:	8f 5f       	subi	r24, 0xFF	; 255
     7a8:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7aa:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7ac:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7ae:	36 2d       	mov	r19, r6
     7b0:	59 c0       	rjmp	.+178    	; 0x864 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     7b2:	99 81       	ldd	r25, Y+1	; 0x01
     7b4:	90 34       	cpi	r25, 0x40	; 64
     7b6:	41 f0       	breq	.+16     	; 0x7c8 <can_auto_baudrate+0x30c>
     7b8:	9f 5f       	subi	r25, 0xFF	; 255
     7ba:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7bc:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7be:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7c0:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7c2:	ae 81       	ldd	r26, Y+6	; 0x06
     7c4:	aa 83       	std	Y+2, r26	; 0x02
     7c6:	4e c0       	rjmp	.+156    	; 0x864 <can_auto_baudrate+0x3a8>
     7c8:	a7 2c       	mov	r10, r7
     7ca:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     7cc:	af ee       	ldi	r26, 0xEF	; 239
     7ce:	b0 e0       	ldi	r27, 0x00	; 0
     7d0:	8c 91       	ld	r24, X
     7d2:	8f 73       	andi	r24, 0x3F	; 63
     7d4:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7d6:	d7 01       	movw	r26, r14
     7d8:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7da:	80 81       	ld	r24, Z
     7dc:	82 fd       	sbrc	r24, 2
     7de:	fd cf       	rjmp	.-6      	; 0x7da <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     7e0:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7e2:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7e4:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7e6:	66 24       	eor	r6, r6
     7e8:	68 94       	set
     7ea:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7ec:	77 24       	eor	r7, r7
     7ee:	68 94       	set
     7f0:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7f2:	b8 e0       	ldi	r27, 0x08	; 8
     7f4:	ba 83       	std	Y+2, r27	; 0x02
     7f6:	69 c0       	rjmp	.+210    	; 0x8ca <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     7f8:	36 30       	cpi	r19, 0x06	; 6
     7fa:	58 f0       	brcs	.+22     	; 0x812 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     7fc:	43 2e       	mov	r4, r19
     7fe:	55 24       	eor	r5, r5
     800:	86 2d       	mov	r24, r6
     802:	90 e0       	ldi	r25, 0x00	; 0
     804:	01 96       	adiw	r24, 0x01	; 1
     806:	84 15       	cp	r24, r4
     808:	95 05       	cpc	r25, r5
     80a:	24 f4       	brge	.+8      	; 0x814 <can_auto_baudrate+0x358>
     80c:	63 94       	inc	r6
     80e:	36 2d       	mov	r19, r6
     810:	01 c0       	rjmp	.+2      	; 0x814 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     812:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     814:	36 2c       	mov	r3, r6
     816:	33 0e       	add	r3, r19
     818:	30 94       	com	r3
     81a:	8a 81       	ldd	r24, Y+2	; 0x02
     81c:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     81e:	83 2d       	mov	r24, r3
     820:	81 50       	subi	r24, 0x01	; 1
     822:	88 30       	cpi	r24, 0x08	; 8
     824:	e0 f4       	brcc	.+56     	; 0x85e <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     826:	46 2c       	mov	r4, r6
     828:	55 24       	eor	r5, r5
     82a:	83 2d       	mov	r24, r3
     82c:	90 e0       	ldi	r25, 0x00	; 0
     82e:	dc 01       	movw	r26, r24
     830:	11 96       	adiw	r26, 0x01	; 1
     832:	a3 0f       	add	r26, r19
     834:	b1 1d       	adc	r27, r1
     836:	bd 83       	std	Y+5, r27	; 0x05
     838:	ac 83       	std	Y+4, r26	; 0x04
     83a:	c2 01       	movw	r24, r4
     83c:	88 0f       	add	r24, r24
     83e:	99 1f       	adc	r25, r25
     840:	88 0f       	add	r24, r24
     842:	99 1f       	adc	r25, r25
     844:	8a 17       	cp	r24, r26
     846:	9b 07       	cpc	r25, r27
     848:	64 f0       	brlt	.+24     	; 0x862 <can_auto_baudrate+0x3a6>
     84a:	c2 01       	movw	r24, r4
     84c:	88 0f       	add	r24, r24
     84e:	99 1f       	adc	r25, r25
     850:	84 0d       	add	r24, r4
     852:	95 1d       	adc	r25, r5
     854:	a8 17       	cp	r26, r24
     856:	b9 07       	cpc	r27, r25
     858:	84 f5       	brge	.+96     	; 0x8ba <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     85a:	2c 2c       	mov	r2, r12
     85c:	03 c0       	rjmp	.+6      	; 0x864 <can_auto_baudrate+0x3a8>
     85e:	2c 2c       	mov	r2, r12
     860:	01 c0       	rjmp	.+2      	; 0x864 <can_auto_baudrate+0x3a8>
     862:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     864:	61 30       	cpi	r22, 0x01	; 1
     866:	09 f4       	brne	.+2      	; 0x86a <can_auto_baudrate+0x3ae>
     868:	94 cf       	rjmp	.-216    	; 0x792 <can_auto_baudrate+0x2d6>
     86a:	87 2f       	mov	r24, r23
     86c:	7d 2d       	mov	r23, r13
     86e:	da 2c       	mov	r13, r10
     870:	a7 2c       	mov	r10, r7
     872:	73 2e       	mov	r7, r19
     874:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     876:	31 30       	cpi	r19, 0x01	; 1
     878:	09 f4       	brne	.+2      	; 0x87c <can_auto_baudrate+0x3c0>
     87a:	ee ce       	rjmp	.-548    	; 0x658 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     87c:	8d 2d       	mov	r24, r13
     87e:	26 96       	adiw	r28, 0x06	; 6
     880:	0f b6       	in	r0, 0x3f	; 63
     882:	f8 94       	cli
     884:	de bf       	out	0x3e, r29	; 62
     886:	0f be       	out	0x3f, r0	; 63
     888:	cd bf       	out	0x3d, r28	; 61
     88a:	df 91       	pop	r29
     88c:	cf 91       	pop	r28
     88e:	1f 91       	pop	r17
     890:	0f 91       	pop	r16
     892:	ff 90       	pop	r15
     894:	ef 90       	pop	r14
     896:	df 90       	pop	r13
     898:	cf 90       	pop	r12
     89a:	bf 90       	pop	r11
     89c:	af 90       	pop	r10
     89e:	9f 90       	pop	r9
     8a0:	8f 90       	pop	r8
     8a2:	7f 90       	pop	r7
     8a4:	6f 90       	pop	r6
     8a6:	5f 90       	pop	r5
     8a8:	4f 90       	pop	r4
     8aa:	3f 90       	pop	r3
     8ac:	2f 90       	pop	r2
     8ae:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     8b0:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     8b2:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     8b4:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     8b6:	42 2f       	mov	r20, r18
     8b8:	63 cf       	rjmp	.-314    	; 0x780 <can_auto_baudrate+0x2c4>
     8ba:	87 2f       	mov	r24, r23
     8bc:	7d 2d       	mov	r23, r13
     8be:	da 2c       	mov	r13, r10
     8c0:	a7 2c       	mov	r10, r7
     8c2:	73 2e       	mov	r7, r19
     8c4:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     8c6:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     8c8:	25 2e       	mov	r2, r21
     8ca:	62 2f       	mov	r22, r18
     8cc:	d4 cf       	rjmp	.-88     	; 0x876 <can_auto_baudrate+0x3ba>

000008ce <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     8ce:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     8d2:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     8d6:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	08 95       	ret

000008de <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     8e4:	85 30       	cpi	r24, 0x05	; 5
     8e6:	31 f4       	brne	.+12     	; 0x8f4 <can_fixed_baudrate+0x16>
     8e8:	82 e0       	ldi	r24, 0x02	; 2
     8ea:	68 e0       	ldi	r22, 0x08	; 8
     8ec:	45 e2       	ldi	r20, 0x25	; 37
     8ee:	0e 94 67 04 	call	0x8ce	; 0x8ce <Can_conf_bt_flex>
     8f2:	06 c0       	rjmp	.+12     	; 0x900 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     8f4:	10 92 e2 00 	sts	0x00E2, r1
     8f8:	10 92 e3 00 	sts	0x00E3, r1
     8fc:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	08 95       	ret

00000904 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     904:	0f 93       	push	r16
     906:	1f 93       	push	r17
     908:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     90a:	87 85       	ldd	r24, Z+15	; 0x0f
     90c:	88 23       	and	r24, r24
     90e:	91 f4       	brne	.+36     	; 0x934 <get_idmask+0x30>
		mask = cmd->id_mask;
     910:	02 85       	ldd	r16, Z+10	; 0x0a
     912:	13 85       	ldd	r17, Z+11	; 0x0b
     914:	24 85       	ldd	r18, Z+12	; 0x0c
     916:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     918:	0f 2e       	mov	r0, r31
     91a:	f2 e1       	ldi	r31, 0x12	; 18
     91c:	00 0f       	add	r16, r16
     91e:	11 1f       	adc	r17, r17
     920:	22 1f       	adc	r18, r18
     922:	33 1f       	adc	r19, r19
     924:	fa 95       	dec	r31
     926:	d1 f7       	brne	.-12     	; 0x91c <get_idmask+0x18>
     928:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     92a:	0f 6f       	ori	r16, 0xFF	; 255
     92c:	1f 6f       	ori	r17, 0xFF	; 255
     92e:	23 60       	ori	r18, 0x03	; 3
     930:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     932:	05 c0       	rjmp	.+10     	; 0x93e <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     934:	02 85       	ldd	r16, Z+10	; 0x0a
     936:	13 85       	ldd	r17, Z+11	; 0x0b
     938:	24 85       	ldd	r18, Z+12	; 0x0c
     93a:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     93c:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     93e:	60 2f       	mov	r22, r16
     940:	71 2f       	mov	r23, r17
     942:	82 2f       	mov	r24, r18
     944:	93 2f       	mov	r25, r19
     946:	1f 91       	pop	r17
     948:	0f 91       	pop	r16
     94a:	08 95       	ret

0000094c <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     94c:	0e 94 6f 04 	call	0x8de	; 0x8de <can_fixed_baudrate>
     950:	88 23       	and	r24, r24
     952:	49 f0       	breq	.+18     	; 0x966 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     954:	0e 94 f7 01 	call	0x3ee	; 0x3ee <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     958:	e8 ed       	ldi	r30, 0xD8	; 216
     95a:	f0 e0       	ldi	r31, 0x00	; 0
     95c:	80 81       	ld	r24, Z
     95e:	82 60       	ori	r24, 0x02	; 2
     960:	80 83       	st	Z, r24
    return (1);
     962:	81 e0       	ldi	r24, 0x01	; 1
     964:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     966:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     968:	08 95       	ret

0000096a <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     96a:	e8 ed       	ldi	r30, 0xD8	; 216
     96c:	f0 e0       	ldi	r31, 0x00	; 0
     96e:	80 81       	ld	r24, Z
     970:	8d 7f       	andi	r24, 0xFD	; 253
     972:	80 83       	st	Z, r24
}
     974:	08 95       	ret

00000976 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     976:	0f 93       	push	r16
     978:	1f 93       	push	r17
     97a:	cf 93       	push	r28
     97c:	df 93       	push	r29
     97e:	00 d0       	rcall	.+0      	; 0x980 <can_cmd+0xa>
     980:	00 d0       	rcall	.+0      	; 0x982 <can_cmd+0xc>
     982:	cd b7       	in	r28, 0x3d	; 61
     984:	de b7       	in	r29, 0x3e	; 62
     986:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     988:	dc 01       	movw	r26, r24
     98a:	11 96       	adiw	r26, 0x01	; 1
     98c:	8c 91       	ld	r24, X
     98e:	11 97       	sbiw	r26, 0x01	; 1
     990:	8c 30       	cpi	r24, 0x0C	; 12
     992:	b1 f4       	brne	.+44     	; 0x9c0 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     994:	19 96       	adiw	r26, 0x09	; 9
     996:	8c 91       	ld	r24, X
     998:	19 97       	sbiw	r26, 0x09	; 9
     99a:	80 36       	cpi	r24, 0x60	; 96
     99c:	69 f4       	brne	.+26     	; 0x9b8 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     99e:	8c 91       	ld	r24, X
     9a0:	82 95       	swap	r24
     9a2:	80 7f       	andi	r24, 0xF0	; 240
     9a4:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     9a8:	ef ee       	ldi	r30, 0xEF	; 239
     9aa:	f0 e0       	ldi	r31, 0x00	; 0
     9ac:	80 81       	ld	r24, Z
     9ae:	8f 73       	andi	r24, 0x3F	; 63
     9b0:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     9b2:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     9b6:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     9b8:	f8 01       	movw	r30, r16
     9ba:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     9bc:	80 e0       	ldi	r24, 0x00	; 0
     9be:	ac c5       	rjmp	.+2904   	; 0x1518 <__stack+0x419>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     9c0:	0e 94 09 02 	call	0x412	; 0x412 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     9c4:	8f 3f       	cpi	r24, 0xFF	; 255
     9c6:	09 f4       	brne	.+2      	; 0x9ca <can_cmd+0x54>
     9c8:	a1 c5       	rjmp	.+2882   	; 0x150c <__stack+0x40d>
    {
      cmd->status = MOB_PENDING; 
     9ca:	90 e6       	ldi	r25, 0x60	; 96
     9cc:	d8 01       	movw	r26, r16
     9ce:	19 96       	adiw	r26, 0x09	; 9
     9d0:	9c 93       	st	X, r25
     9d2:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     9d4:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     9d6:	82 95       	swap	r24
     9d8:	80 7f       	andi	r24, 0xF0	; 240
     9da:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     9de:	ee ee       	ldi	r30, 0xEE	; 238
     9e0:	f0 e0       	ldi	r31, 0x00	; 0
     9e2:	11 92       	st	Z+, r1
     9e4:	e8 3f       	cpi	r30, 0xF8	; 248
     9e6:	f1 05       	cpc	r31, r1
     9e8:	e1 f7       	brne	.-8      	; 0x9e2 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     9ea:	f8 01       	movw	r30, r16
     9ec:	81 81       	ldd	r24, Z+1	; 0x01
     9ee:	86 30       	cpi	r24, 0x06	; 6
     9f0:	09 f4       	brne	.+2      	; 0x9f4 <can_cmd+0x7e>
     9f2:	56 c2       	rjmp	.+1196   	; 0xea0 <can_cmd+0x52a>
     9f4:	87 30       	cpi	r24, 0x07	; 7
     9f6:	90 f4       	brcc	.+36     	; 0xa1c <can_cmd+0xa6>
     9f8:	83 30       	cpi	r24, 0x03	; 3
     9fa:	09 f4       	brne	.+2      	; 0x9fe <can_cmd+0x88>
     9fc:	12 c1       	rjmp	.+548    	; 0xc22 <can_cmd+0x2ac>
     9fe:	84 30       	cpi	r24, 0x04	; 4
     a00:	30 f4       	brcc	.+12     	; 0xa0e <can_cmd+0x98>
     a02:	81 30       	cpi	r24, 0x01	; 1
     a04:	11 f1       	breq	.+68     	; 0xa4a <can_cmd+0xd4>
     a06:	82 30       	cpi	r24, 0x02	; 2
     a08:	09 f0       	breq	.+2      	; 0xa0c <can_cmd+0x96>
     a0a:	7c c5       	rjmp	.+2808   	; 0x1504 <__stack+0x405>
     a0c:	98 c0       	rjmp	.+304    	; 0xb3e <can_cmd+0x1c8>
     a0e:	84 30       	cpi	r24, 0x04	; 4
     a10:	09 f4       	brne	.+2      	; 0xa14 <can_cmd+0x9e>
     a12:	67 c1       	rjmp	.+718    	; 0xce2 <can_cmd+0x36c>
     a14:	85 30       	cpi	r24, 0x05	; 5
     a16:	09 f0       	breq	.+2      	; 0xa1a <can_cmd+0xa4>
     a18:	75 c5       	rjmp	.+2794   	; 0x1504 <__stack+0x405>
     a1a:	aa c1       	rjmp	.+852    	; 0xd70 <can_cmd+0x3fa>
     a1c:	89 30       	cpi	r24, 0x09	; 9
     a1e:	09 f4       	brne	.+2      	; 0xa22 <can_cmd+0xac>
     a20:	be c3       	rjmp	.+1916   	; 0x119e <__stack+0x9f>
     a22:	8a 30       	cpi	r24, 0x0A	; 10
     a24:	38 f4       	brcc	.+14     	; 0xa34 <can_cmd+0xbe>
     a26:	87 30       	cpi	r24, 0x07	; 7
     a28:	09 f4       	brne	.+2      	; 0xa2c <can_cmd+0xb6>
     a2a:	8f c2       	rjmp	.+1310   	; 0xf4a <can_cmd+0x5d4>
     a2c:	88 30       	cpi	r24, 0x08	; 8
     a2e:	09 f0       	breq	.+2      	; 0xa32 <can_cmd+0xbc>
     a30:	69 c5       	rjmp	.+2770   	; 0x1504 <__stack+0x405>
     a32:	1b c3       	rjmp	.+1590   	; 0x106a <can_cmd+0x6f4>
     a34:	8a 30       	cpi	r24, 0x0A	; 10
     a36:	21 f0       	breq	.+8      	; 0xa40 <can_cmd+0xca>
     a38:	8b 30       	cpi	r24, 0x0B	; 11
     a3a:	09 f0       	breq	.+2      	; 0xa3e <can_cmd+0xc8>
     a3c:	63 c5       	rjmp	.+2758   	; 0x1504 <__stack+0x405>
     a3e:	b1 c4       	rjmp	.+2402   	; 0x13a2 <__stack+0x2a3>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     a40:	86 81       	ldd	r24, Z+6	; 0x06
     a42:	88 23       	and	r24, r24
     a44:	09 f0       	breq	.+2      	; 0xa48 <can_cmd+0xd2>
     a46:	49 c4       	rjmp	.+2194   	; 0x12da <__stack+0x1db>
     a48:	57 c4       	rjmp	.+2222   	; 0x12f8 <__stack+0x1f9>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     a4a:	f8 01       	movw	r30, r16
     a4c:	87 85       	ldd	r24, Z+15	; 0x0f
     a4e:	88 23       	and	r24, r24
     a50:	69 f1       	breq	.+90     	; 0xaac <can_cmd+0x136>
     a52:	94 81       	ldd	r25, Z+4	; 0x04
     a54:	92 95       	swap	r25
     a56:	96 95       	lsr	r25
     a58:	97 70       	andi	r25, 0x07	; 7
     a5a:	85 81       	ldd	r24, Z+5	; 0x05
     a5c:	88 0f       	add	r24, r24
     a5e:	88 0f       	add	r24, r24
     a60:	88 0f       	add	r24, r24
     a62:	89 0f       	add	r24, r25
     a64:	80 93 f3 00 	sts	0x00F3, r24
     a68:	93 81       	ldd	r25, Z+3	; 0x03
     a6a:	92 95       	swap	r25
     a6c:	96 95       	lsr	r25
     a6e:	97 70       	andi	r25, 0x07	; 7
     a70:	84 81       	ldd	r24, Z+4	; 0x04
     a72:	88 0f       	add	r24, r24
     a74:	88 0f       	add	r24, r24
     a76:	88 0f       	add	r24, r24
     a78:	89 0f       	add	r24, r25
     a7a:	80 93 f2 00 	sts	0x00F2, r24
     a7e:	92 81       	ldd	r25, Z+2	; 0x02
     a80:	92 95       	swap	r25
     a82:	96 95       	lsr	r25
     a84:	97 70       	andi	r25, 0x07	; 7
     a86:	83 81       	ldd	r24, Z+3	; 0x03
     a88:	88 0f       	add	r24, r24
     a8a:	88 0f       	add	r24, r24
     a8c:	88 0f       	add	r24, r24
     a8e:	89 0f       	add	r24, r25
     a90:	80 93 f1 00 	sts	0x00F1, r24
     a94:	82 81       	ldd	r24, Z+2	; 0x02
     a96:	88 0f       	add	r24, r24
     a98:	88 0f       	add	r24, r24
     a9a:	88 0f       	add	r24, r24
     a9c:	80 93 f0 00 	sts	0x00F0, r24
     aa0:	ef ee       	ldi	r30, 0xEF	; 239
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	80 81       	ld	r24, Z
     aa6:	80 61       	ori	r24, 0x10	; 16
     aa8:	80 83       	st	Z, r24
     aaa:	16 c0       	rjmp	.+44     	; 0xad8 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     aac:	92 81       	ldd	r25, Z+2	; 0x02
     aae:	96 95       	lsr	r25
     ab0:	96 95       	lsr	r25
     ab2:	96 95       	lsr	r25
     ab4:	83 81       	ldd	r24, Z+3	; 0x03
     ab6:	82 95       	swap	r24
     ab8:	88 0f       	add	r24, r24
     aba:	80 7e       	andi	r24, 0xE0	; 224
     abc:	89 0f       	add	r24, r25
     abe:	80 93 f3 00 	sts	0x00F3, r24
     ac2:	82 81       	ldd	r24, Z+2	; 0x02
     ac4:	82 95       	swap	r24
     ac6:	88 0f       	add	r24, r24
     ac8:	80 7e       	andi	r24, 0xE0	; 224
     aca:	80 93 f2 00 	sts	0x00F2, r24
     ace:	ef ee       	ldi	r30, 0xEF	; 239
     ad0:	f0 e0       	ldi	r31, 0x00	; 0
     ad2:	80 81       	ld	r24, Z
     ad4:	8f 7e       	andi	r24, 0xEF	; 239
     ad6:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     ad8:	f8 01       	movw	r30, r16
     ada:	86 81       	ldd	r24, Z+6	; 0x06
     adc:	88 23       	and	r24, r24
     ade:	79 f0       	breq	.+30     	; 0xafe <can_cmd+0x188>
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	2a ef       	ldi	r18, 0xFA	; 250
     ae4:	30 e0       	ldi	r19, 0x00	; 0
     ae6:	f8 01       	movw	r30, r16
     ae8:	a7 81       	ldd	r26, Z+7	; 0x07
     aea:	b0 85       	ldd	r27, Z+8	; 0x08
     aec:	a8 0f       	add	r26, r24
     aee:	b1 1d       	adc	r27, r1
     af0:	9c 91       	ld	r25, X
     af2:	d9 01       	movw	r26, r18
     af4:	9c 93       	st	X, r25
     af6:	8f 5f       	subi	r24, 0xFF	; 255
     af8:	96 81       	ldd	r25, Z+6	; 0x06
     afa:	89 17       	cp	r24, r25
     afc:	a0 f3       	brcs	.-24     	; 0xae6 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     afe:	f8 01       	movw	r30, r16
     b00:	86 85       	ldd	r24, Z+14	; 0x0e
     b02:	88 23       	and	r24, r24
     b04:	31 f0       	breq	.+12     	; 0xb12 <can_cmd+0x19c>
     b06:	e0 ef       	ldi	r30, 0xF0	; 240
     b08:	f0 e0       	ldi	r31, 0x00	; 0
     b0a:	80 81       	ld	r24, Z
     b0c:	84 60       	ori	r24, 0x04	; 4
     b0e:	80 83       	st	Z, r24
     b10:	05 c0       	rjmp	.+10     	; 0xb1c <can_cmd+0x1a6>
            else Can_clear_rtr();    
     b12:	e0 ef       	ldi	r30, 0xF0	; 240
     b14:	f0 e0       	ldi	r31, 0x00	; 0
     b16:	80 81       	ld	r24, Z
     b18:	8b 7f       	andi	r24, 0xFB	; 251
     b1a:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     b1c:	ef ee       	ldi	r30, 0xEF	; 239
     b1e:	f0 e0       	ldi	r31, 0x00	; 0
     b20:	90 81       	ld	r25, Z
     b22:	d8 01       	movw	r26, r16
     b24:	16 96       	adiw	r26, 0x06	; 6
     b26:	8c 91       	ld	r24, X
     b28:	16 97       	sbiw	r26, 0x06	; 6
     b2a:	89 2b       	or	r24, r25
     b2c:	80 83       	st	Z, r24
          Can_config_tx();
     b2e:	80 81       	ld	r24, Z
     b30:	8f 73       	andi	r24, 0x3F	; 63
     b32:	80 83       	st	Z, r24
     b34:	80 81       	ld	r24, Z
     b36:	80 64       	ori	r24, 0x40	; 64
     b38:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     b3a:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     b3c:	ed c4       	rjmp	.+2522   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b3e:	f8 01       	movw	r30, r16
     b40:	87 85       	ldd	r24, Z+15	; 0x0f
     b42:	88 23       	and	r24, r24
     b44:	69 f1       	breq	.+90     	; 0xba0 <can_cmd+0x22a>
     b46:	94 81       	ldd	r25, Z+4	; 0x04
     b48:	92 95       	swap	r25
     b4a:	96 95       	lsr	r25
     b4c:	97 70       	andi	r25, 0x07	; 7
     b4e:	85 81       	ldd	r24, Z+5	; 0x05
     b50:	88 0f       	add	r24, r24
     b52:	88 0f       	add	r24, r24
     b54:	88 0f       	add	r24, r24
     b56:	89 0f       	add	r24, r25
     b58:	80 93 f3 00 	sts	0x00F3, r24
     b5c:	93 81       	ldd	r25, Z+3	; 0x03
     b5e:	92 95       	swap	r25
     b60:	96 95       	lsr	r25
     b62:	97 70       	andi	r25, 0x07	; 7
     b64:	84 81       	ldd	r24, Z+4	; 0x04
     b66:	88 0f       	add	r24, r24
     b68:	88 0f       	add	r24, r24
     b6a:	88 0f       	add	r24, r24
     b6c:	89 0f       	add	r24, r25
     b6e:	80 93 f2 00 	sts	0x00F2, r24
     b72:	92 81       	ldd	r25, Z+2	; 0x02
     b74:	92 95       	swap	r25
     b76:	96 95       	lsr	r25
     b78:	97 70       	andi	r25, 0x07	; 7
     b7a:	83 81       	ldd	r24, Z+3	; 0x03
     b7c:	88 0f       	add	r24, r24
     b7e:	88 0f       	add	r24, r24
     b80:	88 0f       	add	r24, r24
     b82:	89 0f       	add	r24, r25
     b84:	80 93 f1 00 	sts	0x00F1, r24
     b88:	82 81       	ldd	r24, Z+2	; 0x02
     b8a:	88 0f       	add	r24, r24
     b8c:	88 0f       	add	r24, r24
     b8e:	88 0f       	add	r24, r24
     b90:	80 93 f0 00 	sts	0x00F0, r24
     b94:	ef ee       	ldi	r30, 0xEF	; 239
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	80 81       	ld	r24, Z
     b9a:	80 61       	ori	r24, 0x10	; 16
     b9c:	80 83       	st	Z, r24
     b9e:	16 c0       	rjmp	.+44     	; 0xbcc <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     ba0:	92 81       	ldd	r25, Z+2	; 0x02
     ba2:	96 95       	lsr	r25
     ba4:	96 95       	lsr	r25
     ba6:	96 95       	lsr	r25
     ba8:	83 81       	ldd	r24, Z+3	; 0x03
     baa:	82 95       	swap	r24
     bac:	88 0f       	add	r24, r24
     bae:	80 7e       	andi	r24, 0xE0	; 224
     bb0:	89 0f       	add	r24, r25
     bb2:	80 93 f3 00 	sts	0x00F3, r24
     bb6:	82 81       	ldd	r24, Z+2	; 0x02
     bb8:	82 95       	swap	r24
     bba:	88 0f       	add	r24, r24
     bbc:	80 7e       	andi	r24, 0xE0	; 224
     bbe:	80 93 f2 00 	sts	0x00F2, r24
     bc2:	ef ee       	ldi	r30, 0xEF	; 239
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	8f 7e       	andi	r24, 0xEF	; 239
     bca:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bcc:	f8 01       	movw	r30, r16
     bce:	86 81       	ldd	r24, Z+6	; 0x06
     bd0:	88 23       	and	r24, r24
     bd2:	79 f0       	breq	.+30     	; 0xbf2 <can_cmd+0x27c>
     bd4:	80 e0       	ldi	r24, 0x00	; 0
     bd6:	2a ef       	ldi	r18, 0xFA	; 250
     bd8:	30 e0       	ldi	r19, 0x00	; 0
     bda:	f8 01       	movw	r30, r16
     bdc:	a7 81       	ldd	r26, Z+7	; 0x07
     bde:	b0 85       	ldd	r27, Z+8	; 0x08
     be0:	a8 0f       	add	r26, r24
     be2:	b1 1d       	adc	r27, r1
     be4:	9c 91       	ld	r25, X
     be6:	d9 01       	movw	r26, r18
     be8:	9c 93       	st	X, r25
     bea:	8f 5f       	subi	r24, 0xFF	; 255
     bec:	96 81       	ldd	r25, Z+6	; 0x06
     bee:	89 17       	cp	r24, r25
     bf0:	a0 f3       	brcs	.-24     	; 0xbda <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     bf2:	f8 01       	movw	r30, r16
     bf4:	16 86       	std	Z+14, r1	; 0x0e
     bf6:	e0 ef       	ldi	r30, 0xF0	; 240
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	8b 7f       	andi	r24, 0xFB	; 251
     bfe:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c00:	ef ee       	ldi	r30, 0xEF	; 239
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	90 81       	ld	r25, Z
     c06:	d8 01       	movw	r26, r16
     c08:	16 96       	adiw	r26, 0x06	; 6
     c0a:	8c 91       	ld	r24, X
     c0c:	16 97       	sbiw	r26, 0x06	; 6
     c0e:	89 2b       	or	r24, r25
     c10:	80 83       	st	Z, r24
          Can_config_tx();
     c12:	80 81       	ld	r24, Z
     c14:	8f 73       	andi	r24, 0x3F	; 63
     c16:	80 83       	st	Z, r24
     c18:	80 81       	ld	r24, Z
     c1a:	80 64       	ori	r24, 0x40	; 64
     c1c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c1e:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c20:	7b c4       	rjmp	.+2294   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c22:	f8 01       	movw	r30, r16
     c24:	87 85       	ldd	r24, Z+15	; 0x0f
     c26:	88 23       	and	r24, r24
     c28:	69 f1       	breq	.+90     	; 0xc84 <can_cmd+0x30e>
     c2a:	94 81       	ldd	r25, Z+4	; 0x04
     c2c:	92 95       	swap	r25
     c2e:	96 95       	lsr	r25
     c30:	97 70       	andi	r25, 0x07	; 7
     c32:	85 81       	ldd	r24, Z+5	; 0x05
     c34:	88 0f       	add	r24, r24
     c36:	88 0f       	add	r24, r24
     c38:	88 0f       	add	r24, r24
     c3a:	89 0f       	add	r24, r25
     c3c:	80 93 f3 00 	sts	0x00F3, r24
     c40:	93 81       	ldd	r25, Z+3	; 0x03
     c42:	92 95       	swap	r25
     c44:	96 95       	lsr	r25
     c46:	97 70       	andi	r25, 0x07	; 7
     c48:	84 81       	ldd	r24, Z+4	; 0x04
     c4a:	88 0f       	add	r24, r24
     c4c:	88 0f       	add	r24, r24
     c4e:	88 0f       	add	r24, r24
     c50:	89 0f       	add	r24, r25
     c52:	80 93 f2 00 	sts	0x00F2, r24
     c56:	92 81       	ldd	r25, Z+2	; 0x02
     c58:	92 95       	swap	r25
     c5a:	96 95       	lsr	r25
     c5c:	97 70       	andi	r25, 0x07	; 7
     c5e:	83 81       	ldd	r24, Z+3	; 0x03
     c60:	88 0f       	add	r24, r24
     c62:	88 0f       	add	r24, r24
     c64:	88 0f       	add	r24, r24
     c66:	89 0f       	add	r24, r25
     c68:	80 93 f1 00 	sts	0x00F1, r24
     c6c:	82 81       	ldd	r24, Z+2	; 0x02
     c6e:	88 0f       	add	r24, r24
     c70:	88 0f       	add	r24, r24
     c72:	88 0f       	add	r24, r24
     c74:	80 93 f0 00 	sts	0x00F0, r24
     c78:	ef ee       	ldi	r30, 0xEF	; 239
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	80 81       	ld	r24, Z
     c7e:	80 61       	ori	r24, 0x10	; 16
     c80:	80 83       	st	Z, r24
     c82:	16 c0       	rjmp	.+44     	; 0xcb0 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     c84:	92 81       	ldd	r25, Z+2	; 0x02
     c86:	96 95       	lsr	r25
     c88:	96 95       	lsr	r25
     c8a:	96 95       	lsr	r25
     c8c:	83 81       	ldd	r24, Z+3	; 0x03
     c8e:	82 95       	swap	r24
     c90:	88 0f       	add	r24, r24
     c92:	80 7e       	andi	r24, 0xE0	; 224
     c94:	89 0f       	add	r24, r25
     c96:	80 93 f3 00 	sts	0x00F3, r24
     c9a:	82 81       	ldd	r24, Z+2	; 0x02
     c9c:	82 95       	swap	r24
     c9e:	88 0f       	add	r24, r24
     ca0:	80 7e       	andi	r24, 0xE0	; 224
     ca2:	80 93 f2 00 	sts	0x00F2, r24
     ca6:	ef ee       	ldi	r30, 0xEF	; 239
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	80 81       	ld	r24, Z
     cac:	8f 7e       	andi	r24, 0xEF	; 239
     cae:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	f8 01       	movw	r30, r16
     cb4:	86 87       	std	Z+14, r24	; 0x0e
     cb6:	e0 ef       	ldi	r30, 0xF0	; 240
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	84 60       	ori	r24, 0x04	; 4
     cbe:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cc0:	ef ee       	ldi	r30, 0xEF	; 239
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	90 81       	ld	r25, Z
     cc6:	d8 01       	movw	r26, r16
     cc8:	16 96       	adiw	r26, 0x06	; 6
     cca:	8c 91       	ld	r24, X
     ccc:	16 97       	sbiw	r26, 0x06	; 6
     cce:	89 2b       	or	r24, r25
     cd0:	80 83       	st	Z, r24
          Can_config_tx();
     cd2:	80 81       	ld	r24, Z
     cd4:	8f 73       	andi	r24, 0x3F	; 63
     cd6:	80 83       	st	Z, r24
     cd8:	80 81       	ld	r24, Z
     cda:	80 64       	ori	r24, 0x40	; 64
     cdc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     cde:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     ce0:	1b c4       	rjmp	.+2102   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     ce2:	8f ef       	ldi	r24, 0xFF	; 255
     ce4:	9f ef       	ldi	r25, 0xFF	; 255
     ce6:	dc 01       	movw	r26, r24
     ce8:	89 83       	std	Y+1, r24	; 0x01
     cea:	9a 83       	std	Y+2, r25	; 0x02
     cec:	ab 83       	std	Y+3, r26	; 0x03
     cee:	bc 83       	std	Y+4, r27	; 0x04
     cf0:	9b 81       	ldd	r25, Y+3	; 0x03
     cf2:	92 95       	swap	r25
     cf4:	96 95       	lsr	r25
     cf6:	97 70       	andi	r25, 0x07	; 7
     cf8:	8c 81       	ldd	r24, Y+4	; 0x04
     cfa:	88 0f       	add	r24, r24
     cfc:	88 0f       	add	r24, r24
     cfe:	88 0f       	add	r24, r24
     d00:	89 0f       	add	r24, r25
     d02:	80 93 f7 00 	sts	0x00F7, r24
     d06:	9a 81       	ldd	r25, Y+2	; 0x02
     d08:	92 95       	swap	r25
     d0a:	96 95       	lsr	r25
     d0c:	97 70       	andi	r25, 0x07	; 7
     d0e:	8b 81       	ldd	r24, Y+3	; 0x03
     d10:	88 0f       	add	r24, r24
     d12:	88 0f       	add	r24, r24
     d14:	88 0f       	add	r24, r24
     d16:	89 0f       	add	r24, r25
     d18:	80 93 f6 00 	sts	0x00F6, r24
     d1c:	99 81       	ldd	r25, Y+1	; 0x01
     d1e:	92 95       	swap	r25
     d20:	96 95       	lsr	r25
     d22:	97 70       	andi	r25, 0x07	; 7
     d24:	8a 81       	ldd	r24, Y+2	; 0x02
     d26:	88 0f       	add	r24, r24
     d28:	88 0f       	add	r24, r24
     d2a:	88 0f       	add	r24, r24
     d2c:	89 0f       	add	r24, r25
     d2e:	80 93 f5 00 	sts	0x00F5, r24
     d32:	89 81       	ldd	r24, Y+1	; 0x01
     d34:	88 0f       	add	r24, r24
     d36:	88 0f       	add	r24, r24
     d38:	88 0f       	add	r24, r24
     d3a:	24 ef       	ldi	r18, 0xF4	; 244
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	f9 01       	movw	r30, r18
     d40:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     d42:	ef ee       	ldi	r30, 0xEF	; 239
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	90 81       	ld	r25, Z
     d48:	d8 01       	movw	r26, r16
     d4a:	16 96       	adiw	r26, 0x06	; 6
     d4c:	8c 91       	ld	r24, X
     d4e:	89 2b       	or	r24, r25
     d50:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     d52:	d9 01       	movw	r26, r18
     d54:	8c 91       	ld	r24, X
     d56:	8b 7f       	andi	r24, 0xFB	; 251
     d58:	8c 93       	st	X, r24
          Can_clear_idemsk();
     d5a:	8c 91       	ld	r24, X
     d5c:	8e 7f       	andi	r24, 0xFE	; 254
     d5e:	8c 93       	st	X, r24
          Can_config_rx();       
     d60:	80 81       	ld	r24, Z
     d62:	8f 73       	andi	r24, 0x3F	; 63
     d64:	80 83       	st	Z, r24
     d66:	80 81       	ld	r24, Z
     d68:	80 68       	ori	r24, 0x80	; 128
     d6a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d6c:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     d6e:	d4 c3       	rjmp	.+1960   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d70:	f8 01       	movw	r30, r16
     d72:	87 85       	ldd	r24, Z+15	; 0x0f
     d74:	88 23       	and	r24, r24
     d76:	69 f1       	breq	.+90     	; 0xdd2 <can_cmd+0x45c>
     d78:	94 81       	ldd	r25, Z+4	; 0x04
     d7a:	92 95       	swap	r25
     d7c:	96 95       	lsr	r25
     d7e:	97 70       	andi	r25, 0x07	; 7
     d80:	85 81       	ldd	r24, Z+5	; 0x05
     d82:	88 0f       	add	r24, r24
     d84:	88 0f       	add	r24, r24
     d86:	88 0f       	add	r24, r24
     d88:	89 0f       	add	r24, r25
     d8a:	80 93 f3 00 	sts	0x00F3, r24
     d8e:	93 81       	ldd	r25, Z+3	; 0x03
     d90:	92 95       	swap	r25
     d92:	96 95       	lsr	r25
     d94:	97 70       	andi	r25, 0x07	; 7
     d96:	84 81       	ldd	r24, Z+4	; 0x04
     d98:	88 0f       	add	r24, r24
     d9a:	88 0f       	add	r24, r24
     d9c:	88 0f       	add	r24, r24
     d9e:	89 0f       	add	r24, r25
     da0:	80 93 f2 00 	sts	0x00F2, r24
     da4:	92 81       	ldd	r25, Z+2	; 0x02
     da6:	92 95       	swap	r25
     da8:	96 95       	lsr	r25
     daa:	97 70       	andi	r25, 0x07	; 7
     dac:	83 81       	ldd	r24, Z+3	; 0x03
     dae:	88 0f       	add	r24, r24
     db0:	88 0f       	add	r24, r24
     db2:	88 0f       	add	r24, r24
     db4:	89 0f       	add	r24, r25
     db6:	80 93 f1 00 	sts	0x00F1, r24
     dba:	82 81       	ldd	r24, Z+2	; 0x02
     dbc:	88 0f       	add	r24, r24
     dbe:	88 0f       	add	r24, r24
     dc0:	88 0f       	add	r24, r24
     dc2:	80 93 f0 00 	sts	0x00F0, r24
     dc6:	ef ee       	ldi	r30, 0xEF	; 239
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	80 61       	ori	r24, 0x10	; 16
     dce:	80 83       	st	Z, r24
     dd0:	16 c0       	rjmp	.+44     	; 0xdfe <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     dd2:	92 81       	ldd	r25, Z+2	; 0x02
     dd4:	96 95       	lsr	r25
     dd6:	96 95       	lsr	r25
     dd8:	96 95       	lsr	r25
     dda:	83 81       	ldd	r24, Z+3	; 0x03
     ddc:	82 95       	swap	r24
     dde:	88 0f       	add	r24, r24
     de0:	80 7e       	andi	r24, 0xE0	; 224
     de2:	89 0f       	add	r24, r25
     de4:	80 93 f3 00 	sts	0x00F3, r24
     de8:	82 81       	ldd	r24, Z+2	; 0x02
     dea:	82 95       	swap	r24
     dec:	88 0f       	add	r24, r24
     dee:	80 7e       	andi	r24, 0xE0	; 224
     df0:	80 93 f2 00 	sts	0x00F2, r24
     df4:	ef ee       	ldi	r30, 0xEF	; 239
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	8f 7e       	andi	r24, 0xEF	; 239
     dfc:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     dfe:	8f ef       	ldi	r24, 0xFF	; 255
     e00:	9f ef       	ldi	r25, 0xFF	; 255
     e02:	dc 01       	movw	r26, r24
     e04:	89 83       	std	Y+1, r24	; 0x01
     e06:	9a 83       	std	Y+2, r25	; 0x02
     e08:	ab 83       	std	Y+3, r26	; 0x03
     e0a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     e0c:	9b 81       	ldd	r25, Y+3	; 0x03
     e0e:	92 95       	swap	r25
     e10:	96 95       	lsr	r25
     e12:	97 70       	andi	r25, 0x07	; 7
     e14:	8c 81       	ldd	r24, Y+4	; 0x04
     e16:	88 0f       	add	r24, r24
     e18:	88 0f       	add	r24, r24
     e1a:	88 0f       	add	r24, r24
     e1c:	89 0f       	add	r24, r25
     e1e:	80 93 f7 00 	sts	0x00F7, r24
     e22:	9a 81       	ldd	r25, Y+2	; 0x02
     e24:	92 95       	swap	r25
     e26:	96 95       	lsr	r25
     e28:	97 70       	andi	r25, 0x07	; 7
     e2a:	8b 81       	ldd	r24, Y+3	; 0x03
     e2c:	88 0f       	add	r24, r24
     e2e:	88 0f       	add	r24, r24
     e30:	88 0f       	add	r24, r24
     e32:	89 0f       	add	r24, r25
     e34:	80 93 f6 00 	sts	0x00F6, r24
     e38:	99 81       	ldd	r25, Y+1	; 0x01
     e3a:	92 95       	swap	r25
     e3c:	96 95       	lsr	r25
     e3e:	97 70       	andi	r25, 0x07	; 7
     e40:	8a 81       	ldd	r24, Y+2	; 0x02
     e42:	88 0f       	add	r24, r24
     e44:	88 0f       	add	r24, r24
     e46:	88 0f       	add	r24, r24
     e48:	89 0f       	add	r24, r25
     e4a:	80 93 f5 00 	sts	0x00F5, r24
     e4e:	89 81       	ldd	r24, Y+1	; 0x01
     e50:	88 0f       	add	r24, r24
     e52:	88 0f       	add	r24, r24
     e54:	88 0f       	add	r24, r24
     e56:	44 ef       	ldi	r20, 0xF4	; 244
     e58:	50 e0       	ldi	r21, 0x00	; 0
     e5a:	fa 01       	movw	r30, r20
     e5c:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     e5e:	ef ee       	ldi	r30, 0xEF	; 239
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	90 81       	ld	r25, Z
     e64:	d8 01       	movw	r26, r16
     e66:	16 96       	adiw	r26, 0x06	; 6
     e68:	8c 91       	ld	r24, X
     e6a:	16 97       	sbiw	r26, 0x06	; 6
     e6c:	89 2b       	or	r24, r25
     e6e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     e70:	1e 96       	adiw	r26, 0x0e	; 14
     e72:	1c 92       	st	X, r1
     e74:	da 01       	movw	r26, r20
     e76:	8c 91       	ld	r24, X
     e78:	84 60       	ori	r24, 0x04	; 4
     e7a:	8c 93       	st	X, r24
     e7c:	80 ef       	ldi	r24, 0xF0	; 240
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	dc 01       	movw	r26, r24
     e82:	2c 91       	ld	r18, X
     e84:	2b 7f       	andi	r18, 0xFB	; 251
     e86:	2c 93       	st	X, r18
          Can_set_idemsk();
     e88:	da 01       	movw	r26, r20
     e8a:	8c 91       	ld	r24, X
     e8c:	81 60       	ori	r24, 0x01	; 1
     e8e:	8c 93       	st	X, r24
          Can_config_rx()    
     e90:	80 81       	ld	r24, Z
     e92:	8f 73       	andi	r24, 0x3F	; 63
     e94:	80 83       	st	Z, r24
     e96:	80 81       	ld	r24, Z
     e98:	80 68       	ori	r24, 0x80	; 128
     e9a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e9c:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     e9e:	3c c3       	rjmp	.+1656   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     ea0:	8f ef       	ldi	r24, 0xFF	; 255
     ea2:	9f ef       	ldi	r25, 0xFF	; 255
     ea4:	dc 01       	movw	r26, r24
     ea6:	89 83       	std	Y+1, r24	; 0x01
     ea8:	9a 83       	std	Y+2, r25	; 0x02
     eaa:	ab 83       	std	Y+3, r26	; 0x03
     eac:	bc 83       	std	Y+4, r27	; 0x04
     eae:	9b 81       	ldd	r25, Y+3	; 0x03
     eb0:	92 95       	swap	r25
     eb2:	96 95       	lsr	r25
     eb4:	97 70       	andi	r25, 0x07	; 7
     eb6:	8c 81       	ldd	r24, Y+4	; 0x04
     eb8:	88 0f       	add	r24, r24
     eba:	88 0f       	add	r24, r24
     ebc:	88 0f       	add	r24, r24
     ebe:	89 0f       	add	r24, r25
     ec0:	80 93 f7 00 	sts	0x00F7, r24
     ec4:	9a 81       	ldd	r25, Y+2	; 0x02
     ec6:	92 95       	swap	r25
     ec8:	96 95       	lsr	r25
     eca:	97 70       	andi	r25, 0x07	; 7
     ecc:	8b 81       	ldd	r24, Y+3	; 0x03
     ece:	88 0f       	add	r24, r24
     ed0:	88 0f       	add	r24, r24
     ed2:	88 0f       	add	r24, r24
     ed4:	89 0f       	add	r24, r25
     ed6:	80 93 f6 00 	sts	0x00F6, r24
     eda:	99 81       	ldd	r25, Y+1	; 0x01
     edc:	92 95       	swap	r25
     ede:	96 95       	lsr	r25
     ee0:	97 70       	andi	r25, 0x07	; 7
     ee2:	8a 81       	ldd	r24, Y+2	; 0x02
     ee4:	88 0f       	add	r24, r24
     ee6:	88 0f       	add	r24, r24
     ee8:	88 0f       	add	r24, r24
     eea:	89 0f       	add	r24, r25
     eec:	80 93 f5 00 	sts	0x00F5, r24
     ef0:	89 81       	ldd	r24, Y+1	; 0x01
     ef2:	88 0f       	add	r24, r24
     ef4:	88 0f       	add	r24, r24
     ef6:	88 0f       	add	r24, r24
     ef8:	44 ef       	ldi	r20, 0xF4	; 244
     efa:	50 e0       	ldi	r21, 0x00	; 0
     efc:	fa 01       	movw	r30, r20
     efe:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     f00:	ef ee       	ldi	r30, 0xEF	; 239
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	90 81       	ld	r25, Z
     f06:	d8 01       	movw	r26, r16
     f08:	16 96       	adiw	r26, 0x06	; 6
     f0a:	8c 91       	ld	r24, X
     f0c:	16 97       	sbiw	r26, 0x06	; 6
     f0e:	89 2b       	or	r24, r25
     f10:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	1e 96       	adiw	r26, 0x0e	; 14
     f16:	8c 93       	st	X, r24
     f18:	da 01       	movw	r26, r20
     f1a:	8c 91       	ld	r24, X
     f1c:	84 60       	ori	r24, 0x04	; 4
     f1e:	8c 93       	st	X, r24
     f20:	80 ef       	ldi	r24, 0xF0	; 240
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	dc 01       	movw	r26, r24
     f26:	2c 91       	ld	r18, X
     f28:	24 60       	ori	r18, 0x04	; 4
     f2a:	2c 93       	st	X, r18
          Can_clear_rplv();
     f2c:	80 81       	ld	r24, Z
     f2e:	8f 7d       	andi	r24, 0xDF	; 223
     f30:	80 83       	st	Z, r24
          Can_clear_idemsk();
     f32:	da 01       	movw	r26, r20
     f34:	8c 91       	ld	r24, X
     f36:	8e 7f       	andi	r24, 0xFE	; 254
     f38:	8c 93       	st	X, r24
          Can_config_rx();       
     f3a:	80 81       	ld	r24, Z
     f3c:	8f 73       	andi	r24, 0x3F	; 63
     f3e:	80 83       	st	Z, r24
     f40:	80 81       	ld	r24, Z
     f42:	80 68       	ori	r24, 0x80	; 128
     f44:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f46:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     f48:	e7 c2       	rjmp	.+1486   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f4a:	f8 01       	movw	r30, r16
     f4c:	87 85       	ldd	r24, Z+15	; 0x0f
     f4e:	88 23       	and	r24, r24
     f50:	69 f1       	breq	.+90     	; 0xfac <can_cmd+0x636>
     f52:	94 81       	ldd	r25, Z+4	; 0x04
     f54:	92 95       	swap	r25
     f56:	96 95       	lsr	r25
     f58:	97 70       	andi	r25, 0x07	; 7
     f5a:	85 81       	ldd	r24, Z+5	; 0x05
     f5c:	88 0f       	add	r24, r24
     f5e:	88 0f       	add	r24, r24
     f60:	88 0f       	add	r24, r24
     f62:	89 0f       	add	r24, r25
     f64:	80 93 f3 00 	sts	0x00F3, r24
     f68:	93 81       	ldd	r25, Z+3	; 0x03
     f6a:	92 95       	swap	r25
     f6c:	96 95       	lsr	r25
     f6e:	97 70       	andi	r25, 0x07	; 7
     f70:	84 81       	ldd	r24, Z+4	; 0x04
     f72:	88 0f       	add	r24, r24
     f74:	88 0f       	add	r24, r24
     f76:	88 0f       	add	r24, r24
     f78:	89 0f       	add	r24, r25
     f7a:	80 93 f2 00 	sts	0x00F2, r24
     f7e:	92 81       	ldd	r25, Z+2	; 0x02
     f80:	92 95       	swap	r25
     f82:	96 95       	lsr	r25
     f84:	97 70       	andi	r25, 0x07	; 7
     f86:	83 81       	ldd	r24, Z+3	; 0x03
     f88:	88 0f       	add	r24, r24
     f8a:	88 0f       	add	r24, r24
     f8c:	88 0f       	add	r24, r24
     f8e:	89 0f       	add	r24, r25
     f90:	80 93 f1 00 	sts	0x00F1, r24
     f94:	82 81       	ldd	r24, Z+2	; 0x02
     f96:	88 0f       	add	r24, r24
     f98:	88 0f       	add	r24, r24
     f9a:	88 0f       	add	r24, r24
     f9c:	80 93 f0 00 	sts	0x00F0, r24
     fa0:	ef ee       	ldi	r30, 0xEF	; 239
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	80 61       	ori	r24, 0x10	; 16
     fa8:	80 83       	st	Z, r24
     faa:	16 c0       	rjmp	.+44     	; 0xfd8 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
     fac:	92 81       	ldd	r25, Z+2	; 0x02
     fae:	96 95       	lsr	r25
     fb0:	96 95       	lsr	r25
     fb2:	96 95       	lsr	r25
     fb4:	83 81       	ldd	r24, Z+3	; 0x03
     fb6:	82 95       	swap	r24
     fb8:	88 0f       	add	r24, r24
     fba:	80 7e       	andi	r24, 0xE0	; 224
     fbc:	89 0f       	add	r24, r25
     fbe:	80 93 f3 00 	sts	0x00F3, r24
     fc2:	82 81       	ldd	r24, Z+2	; 0x02
     fc4:	82 95       	swap	r24
     fc6:	88 0f       	add	r24, r24
     fc8:	80 7e       	andi	r24, 0xE0	; 224
     fca:	80 93 f2 00 	sts	0x00F2, r24
     fce:	ef ee       	ldi	r30, 0xEF	; 239
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	8f 7e       	andi	r24, 0xEF	; 239
     fd6:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
     fd8:	c8 01       	movw	r24, r16
     fda:	0e 94 82 04 	call	0x904	; 0x904 <get_idmask>
     fde:	dc 01       	movw	r26, r24
     fe0:	cb 01       	movw	r24, r22
     fe2:	89 83       	std	Y+1, r24	; 0x01
     fe4:	9a 83       	std	Y+2, r25	; 0x02
     fe6:	ab 83       	std	Y+3, r26	; 0x03
     fe8:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
     fea:	9b 81       	ldd	r25, Y+3	; 0x03
     fec:	92 95       	swap	r25
     fee:	96 95       	lsr	r25
     ff0:	97 70       	andi	r25, 0x07	; 7
     ff2:	8c 81       	ldd	r24, Y+4	; 0x04
     ff4:	88 0f       	add	r24, r24
     ff6:	88 0f       	add	r24, r24
     ff8:	88 0f       	add	r24, r24
     ffa:	89 0f       	add	r24, r25
     ffc:	80 93 f7 00 	sts	0x00F7, r24
    1000:	9a 81       	ldd	r25, Y+2	; 0x02
    1002:	92 95       	swap	r25
    1004:	96 95       	lsr	r25
    1006:	97 70       	andi	r25, 0x07	; 7
    1008:	8b 81       	ldd	r24, Y+3	; 0x03
    100a:	88 0f       	add	r24, r24
    100c:	88 0f       	add	r24, r24
    100e:	88 0f       	add	r24, r24
    1010:	89 0f       	add	r24, r25
    1012:	80 93 f6 00 	sts	0x00F6, r24
    1016:	99 81       	ldd	r25, Y+1	; 0x01
    1018:	92 95       	swap	r25
    101a:	96 95       	lsr	r25
    101c:	97 70       	andi	r25, 0x07	; 7
    101e:	8a 81       	ldd	r24, Y+2	; 0x02
    1020:	88 0f       	add	r24, r24
    1022:	88 0f       	add	r24, r24
    1024:	88 0f       	add	r24, r24
    1026:	89 0f       	add	r24, r25
    1028:	80 93 f5 00 	sts	0x00F5, r24
    102c:	89 81       	ldd	r24, Y+1	; 0x01
    102e:	88 0f       	add	r24, r24
    1030:	88 0f       	add	r24, r24
    1032:	88 0f       	add	r24, r24
    1034:	24 ef       	ldi	r18, 0xF4	; 244
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	f9 01       	movw	r30, r18
    103a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    103c:	ef ee       	ldi	r30, 0xEF	; 239
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	90 81       	ld	r25, Z
    1042:	d8 01       	movw	r26, r16
    1044:	16 96       	adiw	r26, 0x06	; 6
    1046:	8c 91       	ld	r24, X
    1048:	89 2b       	or	r24, r25
    104a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    104c:	d9 01       	movw	r26, r18
    104e:	8c 91       	ld	r24, X
    1050:	8b 7f       	andi	r24, 0xFB	; 251
    1052:	8c 93       	st	X, r24
          Can_set_idemsk();
    1054:	8c 91       	ld	r24, X
    1056:	81 60       	ori	r24, 0x01	; 1
    1058:	8c 93       	st	X, r24
          Can_config_rx();       
    105a:	80 81       	ld	r24, Z
    105c:	8f 73       	andi	r24, 0x3F	; 63
    105e:	80 83       	st	Z, r24
    1060:	80 81       	ld	r24, Z
    1062:	80 68       	ori	r24, 0x80	; 128
    1064:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1066:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1068:	57 c2       	rjmp	.+1198   	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    106a:	f8 01       	movw	r30, r16
    106c:	87 85       	ldd	r24, Z+15	; 0x0f
    106e:	88 23       	and	r24, r24
    1070:	69 f1       	breq	.+90     	; 0x10cc <can_cmd+0x756>
    1072:	94 81       	ldd	r25, Z+4	; 0x04
    1074:	92 95       	swap	r25
    1076:	96 95       	lsr	r25
    1078:	97 70       	andi	r25, 0x07	; 7
    107a:	85 81       	ldd	r24, Z+5	; 0x05
    107c:	88 0f       	add	r24, r24
    107e:	88 0f       	add	r24, r24
    1080:	88 0f       	add	r24, r24
    1082:	89 0f       	add	r24, r25
    1084:	80 93 f3 00 	sts	0x00F3, r24
    1088:	93 81       	ldd	r25, Z+3	; 0x03
    108a:	92 95       	swap	r25
    108c:	96 95       	lsr	r25
    108e:	97 70       	andi	r25, 0x07	; 7
    1090:	84 81       	ldd	r24, Z+4	; 0x04
    1092:	88 0f       	add	r24, r24
    1094:	88 0f       	add	r24, r24
    1096:	88 0f       	add	r24, r24
    1098:	89 0f       	add	r24, r25
    109a:	80 93 f2 00 	sts	0x00F2, r24
    109e:	92 81       	ldd	r25, Z+2	; 0x02
    10a0:	92 95       	swap	r25
    10a2:	96 95       	lsr	r25
    10a4:	97 70       	andi	r25, 0x07	; 7
    10a6:	83 81       	ldd	r24, Z+3	; 0x03
    10a8:	88 0f       	add	r24, r24
    10aa:	88 0f       	add	r24, r24
    10ac:	88 0f       	add	r24, r24
    10ae:	89 0f       	add	r24, r25
    10b0:	80 93 f1 00 	sts	0x00F1, r24
    10b4:	82 81       	ldd	r24, Z+2	; 0x02
    10b6:	88 0f       	add	r24, r24
    10b8:	88 0f       	add	r24, r24
    10ba:	88 0f       	add	r24, r24
    10bc:	80 93 f0 00 	sts	0x00F0, r24
    10c0:	ef ee       	ldi	r30, 0xEF	; 239
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	80 61       	ori	r24, 0x10	; 16
    10c8:	80 83       	st	Z, r24
    10ca:	16 c0       	rjmp	.+44     	; 0x10f8 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    10cc:	92 81       	ldd	r25, Z+2	; 0x02
    10ce:	96 95       	lsr	r25
    10d0:	96 95       	lsr	r25
    10d2:	96 95       	lsr	r25
    10d4:	83 81       	ldd	r24, Z+3	; 0x03
    10d6:	82 95       	swap	r24
    10d8:	88 0f       	add	r24, r24
    10da:	80 7e       	andi	r24, 0xE0	; 224
    10dc:	89 0f       	add	r24, r25
    10de:	80 93 f3 00 	sts	0x00F3, r24
    10e2:	82 81       	ldd	r24, Z+2	; 0x02
    10e4:	82 95       	swap	r24
    10e6:	88 0f       	add	r24, r24
    10e8:	80 7e       	andi	r24, 0xE0	; 224
    10ea:	80 93 f2 00 	sts	0x00F2, r24
    10ee:	ef ee       	ldi	r30, 0xEF	; 239
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	8f 7e       	andi	r24, 0xEF	; 239
    10f6:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10f8:	c8 01       	movw	r24, r16
    10fa:	0e 94 82 04 	call	0x904	; 0x904 <get_idmask>
    10fe:	dc 01       	movw	r26, r24
    1100:	cb 01       	movw	r24, r22
    1102:	89 83       	std	Y+1, r24	; 0x01
    1104:	9a 83       	std	Y+2, r25	; 0x02
    1106:	ab 83       	std	Y+3, r26	; 0x03
    1108:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    110a:	9b 81       	ldd	r25, Y+3	; 0x03
    110c:	92 95       	swap	r25
    110e:	96 95       	lsr	r25
    1110:	97 70       	andi	r25, 0x07	; 7
    1112:	8c 81       	ldd	r24, Y+4	; 0x04
    1114:	88 0f       	add	r24, r24
    1116:	88 0f       	add	r24, r24
    1118:	88 0f       	add	r24, r24
    111a:	89 0f       	add	r24, r25
    111c:	80 93 f7 00 	sts	0x00F7, r24
    1120:	9a 81       	ldd	r25, Y+2	; 0x02
    1122:	92 95       	swap	r25
    1124:	96 95       	lsr	r25
    1126:	97 70       	andi	r25, 0x07	; 7
    1128:	8b 81       	ldd	r24, Y+3	; 0x03
    112a:	88 0f       	add	r24, r24
    112c:	88 0f       	add	r24, r24
    112e:	88 0f       	add	r24, r24
    1130:	89 0f       	add	r24, r25
    1132:	80 93 f6 00 	sts	0x00F6, r24
    1136:	99 81       	ldd	r25, Y+1	; 0x01
    1138:	92 95       	swap	r25
    113a:	96 95       	lsr	r25
    113c:	97 70       	andi	r25, 0x07	; 7
    113e:	8a 81       	ldd	r24, Y+2	; 0x02
    1140:	88 0f       	add	r24, r24
    1142:	88 0f       	add	r24, r24
    1144:	88 0f       	add	r24, r24
    1146:	89 0f       	add	r24, r25
    1148:	80 93 f5 00 	sts	0x00F5, r24
    114c:	89 81       	ldd	r24, Y+1	; 0x01
    114e:	88 0f       	add	r24, r24
    1150:	88 0f       	add	r24, r24
    1152:	88 0f       	add	r24, r24
    1154:	44 ef       	ldi	r20, 0xF4	; 244
    1156:	50 e0       	ldi	r21, 0x00	; 0
    1158:	fa 01       	movw	r30, r20
    115a:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    115c:	ef ee       	ldi	r30, 0xEF	; 239
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	90 81       	ld	r25, Z
    1162:	d8 01       	movw	r26, r16
    1164:	16 96       	adiw	r26, 0x06	; 6
    1166:	8c 91       	ld	r24, X
    1168:	16 97       	sbiw	r26, 0x06	; 6
    116a:	89 2b       	or	r24, r25
    116c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    116e:	1e 96       	adiw	r26, 0x0e	; 14
    1170:	1c 92       	st	X, r1
    1172:	da 01       	movw	r26, r20
    1174:	8c 91       	ld	r24, X
    1176:	84 60       	ori	r24, 0x04	; 4
    1178:	8c 93       	st	X, r24
    117a:	80 ef       	ldi	r24, 0xF0	; 240
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	dc 01       	movw	r26, r24
    1180:	2c 91       	ld	r18, X
    1182:	2b 7f       	andi	r18, 0xFB	; 251
    1184:	2c 93       	st	X, r18
          Can_set_idemsk();
    1186:	da 01       	movw	r26, r20
    1188:	8c 91       	ld	r24, X
    118a:	81 60       	ori	r24, 0x01	; 1
    118c:	8c 93       	st	X, r24
          Can_config_rx();       
    118e:	80 81       	ld	r24, Z
    1190:	8f 73       	andi	r24, 0x3F	; 63
    1192:	80 83       	st	Z, r24
    1194:	80 81       	ld	r24, Z
    1196:	80 68       	ori	r24, 0x80	; 128
    1198:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    119a:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    119c:	bd c1       	rjmp	.+890    	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    119e:	f8 01       	movw	r30, r16
    11a0:	87 85       	ldd	r24, Z+15	; 0x0f
    11a2:	88 23       	and	r24, r24
    11a4:	69 f1       	breq	.+90     	; 0x1200 <__stack+0x101>
    11a6:	94 81       	ldd	r25, Z+4	; 0x04
    11a8:	92 95       	swap	r25
    11aa:	96 95       	lsr	r25
    11ac:	97 70       	andi	r25, 0x07	; 7
    11ae:	85 81       	ldd	r24, Z+5	; 0x05
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	88 0f       	add	r24, r24
    11b6:	89 0f       	add	r24, r25
    11b8:	80 93 f3 00 	sts	0x00F3, r24
    11bc:	93 81       	ldd	r25, Z+3	; 0x03
    11be:	92 95       	swap	r25
    11c0:	96 95       	lsr	r25
    11c2:	97 70       	andi	r25, 0x07	; 7
    11c4:	84 81       	ldd	r24, Z+4	; 0x04
    11c6:	88 0f       	add	r24, r24
    11c8:	88 0f       	add	r24, r24
    11ca:	88 0f       	add	r24, r24
    11cc:	89 0f       	add	r24, r25
    11ce:	80 93 f2 00 	sts	0x00F2, r24
    11d2:	92 81       	ldd	r25, Z+2	; 0x02
    11d4:	92 95       	swap	r25
    11d6:	96 95       	lsr	r25
    11d8:	97 70       	andi	r25, 0x07	; 7
    11da:	83 81       	ldd	r24, Z+3	; 0x03
    11dc:	88 0f       	add	r24, r24
    11de:	88 0f       	add	r24, r24
    11e0:	88 0f       	add	r24, r24
    11e2:	89 0f       	add	r24, r25
    11e4:	80 93 f1 00 	sts	0x00F1, r24
    11e8:	82 81       	ldd	r24, Z+2	; 0x02
    11ea:	88 0f       	add	r24, r24
    11ec:	88 0f       	add	r24, r24
    11ee:	88 0f       	add	r24, r24
    11f0:	80 93 f0 00 	sts	0x00F0, r24
    11f4:	ef ee       	ldi	r30, 0xEF	; 239
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	80 61       	ori	r24, 0x10	; 16
    11fc:	80 83       	st	Z, r24
    11fe:	16 c0       	rjmp	.+44     	; 0x122c <__stack+0x12d>
          else              { Can_set_std_id(cmd->id.std);}
    1200:	92 81       	ldd	r25, Z+2	; 0x02
    1202:	96 95       	lsr	r25
    1204:	96 95       	lsr	r25
    1206:	96 95       	lsr	r25
    1208:	83 81       	ldd	r24, Z+3	; 0x03
    120a:	82 95       	swap	r24
    120c:	88 0f       	add	r24, r24
    120e:	80 7e       	andi	r24, 0xE0	; 224
    1210:	89 0f       	add	r24, r25
    1212:	80 93 f3 00 	sts	0x00F3, r24
    1216:	82 81       	ldd	r24, Z+2	; 0x02
    1218:	82 95       	swap	r24
    121a:	88 0f       	add	r24, r24
    121c:	80 7e       	andi	r24, 0xE0	; 224
    121e:	80 93 f2 00 	sts	0x00F2, r24
    1222:	ef ee       	ldi	r30, 0xEF	; 239
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	8f 7e       	andi	r24, 0xEF	; 239
    122a:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    122c:	c8 01       	movw	r24, r16
    122e:	0e 94 82 04 	call	0x904	; 0x904 <get_idmask>
    1232:	dc 01       	movw	r26, r24
    1234:	cb 01       	movw	r24, r22
    1236:	89 83       	std	Y+1, r24	; 0x01
    1238:	9a 83       	std	Y+2, r25	; 0x02
    123a:	ab 83       	std	Y+3, r26	; 0x03
    123c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    123e:	9b 81       	ldd	r25, Y+3	; 0x03
    1240:	92 95       	swap	r25
    1242:	96 95       	lsr	r25
    1244:	97 70       	andi	r25, 0x07	; 7
    1246:	8c 81       	ldd	r24, Y+4	; 0x04
    1248:	88 0f       	add	r24, r24
    124a:	88 0f       	add	r24, r24
    124c:	88 0f       	add	r24, r24
    124e:	89 0f       	add	r24, r25
    1250:	80 93 f7 00 	sts	0x00F7, r24
    1254:	9a 81       	ldd	r25, Y+2	; 0x02
    1256:	92 95       	swap	r25
    1258:	96 95       	lsr	r25
    125a:	97 70       	andi	r25, 0x07	; 7
    125c:	8b 81       	ldd	r24, Y+3	; 0x03
    125e:	88 0f       	add	r24, r24
    1260:	88 0f       	add	r24, r24
    1262:	88 0f       	add	r24, r24
    1264:	89 0f       	add	r24, r25
    1266:	80 93 f6 00 	sts	0x00F6, r24
    126a:	99 81       	ldd	r25, Y+1	; 0x01
    126c:	92 95       	swap	r25
    126e:	96 95       	lsr	r25
    1270:	97 70       	andi	r25, 0x07	; 7
    1272:	8a 81       	ldd	r24, Y+2	; 0x02
    1274:	88 0f       	add	r24, r24
    1276:	88 0f       	add	r24, r24
    1278:	88 0f       	add	r24, r24
    127a:	89 0f       	add	r24, r25
    127c:	80 93 f5 00 	sts	0x00F5, r24
    1280:	89 81       	ldd	r24, Y+1	; 0x01
    1282:	88 0f       	add	r24, r24
    1284:	88 0f       	add	r24, r24
    1286:	88 0f       	add	r24, r24
    1288:	44 ef       	ldi	r20, 0xF4	; 244
    128a:	50 e0       	ldi	r21, 0x00	; 0
    128c:	fa 01       	movw	r30, r20
    128e:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1290:	ef ee       	ldi	r30, 0xEF	; 239
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	90 81       	ld	r25, Z
    1296:	d8 01       	movw	r26, r16
    1298:	16 96       	adiw	r26, 0x06	; 6
    129a:	8c 91       	ld	r24, X
    129c:	16 97       	sbiw	r26, 0x06	; 6
    129e:	89 2b       	or	r24, r25
    12a0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	1e 96       	adiw	r26, 0x0e	; 14
    12a6:	8c 93       	st	X, r24
    12a8:	da 01       	movw	r26, r20
    12aa:	8c 91       	ld	r24, X
    12ac:	84 60       	ori	r24, 0x04	; 4
    12ae:	8c 93       	st	X, r24
    12b0:	80 ef       	ldi	r24, 0xF0	; 240
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	dc 01       	movw	r26, r24
    12b6:	2c 91       	ld	r18, X
    12b8:	24 60       	ori	r18, 0x04	; 4
    12ba:	2c 93       	st	X, r18
          Can_clear_rplv();
    12bc:	80 81       	ld	r24, Z
    12be:	8f 7d       	andi	r24, 0xDF	; 223
    12c0:	80 83       	st	Z, r24
          Can_set_idemsk();
    12c2:	da 01       	movw	r26, r20
    12c4:	8c 91       	ld	r24, X
    12c6:	81 60       	ori	r24, 0x01	; 1
    12c8:	8c 93       	st	X, r24
          Can_config_rx();       
    12ca:	80 81       	ld	r24, Z
    12cc:	8f 73       	andi	r24, 0x3F	; 63
    12ce:	80 83       	st	Z, r24
    12d0:	80 81       	ld	r24, Z
    12d2:	80 68       	ori	r24, 0x80	; 128
    12d4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12d6:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    12d8:	1f c1       	rjmp	.+574    	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    12da:	80 e0       	ldi	r24, 0x00	; 0
    12dc:	2a ef       	ldi	r18, 0xFA	; 250
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	f8 01       	movw	r30, r16
    12e2:	a7 81       	ldd	r26, Z+7	; 0x07
    12e4:	b0 85       	ldd	r27, Z+8	; 0x08
    12e6:	a8 0f       	add	r26, r24
    12e8:	b1 1d       	adc	r27, r1
    12ea:	9c 91       	ld	r25, X
    12ec:	d9 01       	movw	r26, r18
    12ee:	9c 93       	st	X, r25
    12f0:	8f 5f       	subi	r24, 0xFF	; 255
    12f2:	96 81       	ldd	r25, Z+6	; 0x06
    12f4:	89 17       	cp	r24, r25
    12f6:	a0 f3       	brcs	.-24     	; 0x12e0 <__stack+0x1e1>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    12f8:	8f ef       	ldi	r24, 0xFF	; 255
    12fa:	9f ef       	ldi	r25, 0xFF	; 255
    12fc:	dc 01       	movw	r26, r24
    12fe:	89 83       	std	Y+1, r24	; 0x01
    1300:	9a 83       	std	Y+2, r25	; 0x02
    1302:	ab 83       	std	Y+3, r26	; 0x03
    1304:	bc 83       	std	Y+4, r27	; 0x04
    1306:	9b 81       	ldd	r25, Y+3	; 0x03
    1308:	92 95       	swap	r25
    130a:	96 95       	lsr	r25
    130c:	97 70       	andi	r25, 0x07	; 7
    130e:	8c 81       	ldd	r24, Y+4	; 0x04
    1310:	88 0f       	add	r24, r24
    1312:	88 0f       	add	r24, r24
    1314:	88 0f       	add	r24, r24
    1316:	89 0f       	add	r24, r25
    1318:	80 93 f7 00 	sts	0x00F7, r24
    131c:	9a 81       	ldd	r25, Y+2	; 0x02
    131e:	92 95       	swap	r25
    1320:	96 95       	lsr	r25
    1322:	97 70       	andi	r25, 0x07	; 7
    1324:	8b 81       	ldd	r24, Y+3	; 0x03
    1326:	88 0f       	add	r24, r24
    1328:	88 0f       	add	r24, r24
    132a:	88 0f       	add	r24, r24
    132c:	89 0f       	add	r24, r25
    132e:	80 93 f6 00 	sts	0x00F6, r24
    1332:	99 81       	ldd	r25, Y+1	; 0x01
    1334:	92 95       	swap	r25
    1336:	96 95       	lsr	r25
    1338:	97 70       	andi	r25, 0x07	; 7
    133a:	8a 81       	ldd	r24, Y+2	; 0x02
    133c:	88 0f       	add	r24, r24
    133e:	88 0f       	add	r24, r24
    1340:	88 0f       	add	r24, r24
    1342:	89 0f       	add	r24, r25
    1344:	80 93 f5 00 	sts	0x00F5, r24
    1348:	89 81       	ldd	r24, Y+1	; 0x01
    134a:	88 0f       	add	r24, r24
    134c:	88 0f       	add	r24, r24
    134e:	88 0f       	add	r24, r24
    1350:	44 ef       	ldi	r20, 0xF4	; 244
    1352:	50 e0       	ldi	r21, 0x00	; 0
    1354:	fa 01       	movw	r30, r20
    1356:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1358:	ef ee       	ldi	r30, 0xEF	; 239
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	90 81       	ld	r25, Z
    135e:	d8 01       	movw	r26, r16
    1360:	16 96       	adiw	r26, 0x06	; 6
    1362:	8c 91       	ld	r24, X
    1364:	16 97       	sbiw	r26, 0x06	; 6
    1366:	89 2b       	or	r24, r25
    1368:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    136a:	81 e0       	ldi	r24, 0x01	; 1
    136c:	1e 96       	adiw	r26, 0x0e	; 14
    136e:	8c 93       	st	X, r24
    1370:	da 01       	movw	r26, r20
    1372:	8c 91       	ld	r24, X
    1374:	84 60       	ori	r24, 0x04	; 4
    1376:	8c 93       	st	X, r24
    1378:	80 ef       	ldi	r24, 0xF0	; 240
    137a:	90 e0       	ldi	r25, 0x00	; 0
    137c:	dc 01       	movw	r26, r24
    137e:	2c 91       	ld	r18, X
    1380:	24 60       	ori	r18, 0x04	; 4
    1382:	2c 93       	st	X, r18
          Can_set_rplv();
    1384:	80 81       	ld	r24, Z
    1386:	80 62       	ori	r24, 0x20	; 32
    1388:	80 83       	st	Z, r24
          Can_clear_idemsk();
    138a:	da 01       	movw	r26, r20
    138c:	8c 91       	ld	r24, X
    138e:	8e 7f       	andi	r24, 0xFE	; 254
    1390:	8c 93       	st	X, r24
          Can_config_rx();       
    1392:	80 81       	ld	r24, Z
    1394:	8f 73       	andi	r24, 0x3F	; 63
    1396:	80 83       	st	Z, r24
    1398:	80 81       	ld	r24, Z
    139a:	80 68       	ori	r24, 0x80	; 128
    139c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    139e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    13a0:	bb c0       	rjmp	.+374    	; 0x1518 <__stack+0x419>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13a2:	f8 01       	movw	r30, r16
    13a4:	87 85       	ldd	r24, Z+15	; 0x0f
    13a6:	88 23       	and	r24, r24
    13a8:	69 f1       	breq	.+90     	; 0x1404 <__stack+0x305>
    13aa:	94 81       	ldd	r25, Z+4	; 0x04
    13ac:	92 95       	swap	r25
    13ae:	96 95       	lsr	r25
    13b0:	97 70       	andi	r25, 0x07	; 7
    13b2:	85 81       	ldd	r24, Z+5	; 0x05
    13b4:	88 0f       	add	r24, r24
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	89 0f       	add	r24, r25
    13bc:	80 93 f3 00 	sts	0x00F3, r24
    13c0:	93 81       	ldd	r25, Z+3	; 0x03
    13c2:	92 95       	swap	r25
    13c4:	96 95       	lsr	r25
    13c6:	97 70       	andi	r25, 0x07	; 7
    13c8:	84 81       	ldd	r24, Z+4	; 0x04
    13ca:	88 0f       	add	r24, r24
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	89 0f       	add	r24, r25
    13d2:	80 93 f2 00 	sts	0x00F2, r24
    13d6:	92 81       	ldd	r25, Z+2	; 0x02
    13d8:	92 95       	swap	r25
    13da:	96 95       	lsr	r25
    13dc:	97 70       	andi	r25, 0x07	; 7
    13de:	83 81       	ldd	r24, Z+3	; 0x03
    13e0:	88 0f       	add	r24, r24
    13e2:	88 0f       	add	r24, r24
    13e4:	88 0f       	add	r24, r24
    13e6:	89 0f       	add	r24, r25
    13e8:	80 93 f1 00 	sts	0x00F1, r24
    13ec:	82 81       	ldd	r24, Z+2	; 0x02
    13ee:	88 0f       	add	r24, r24
    13f0:	88 0f       	add	r24, r24
    13f2:	88 0f       	add	r24, r24
    13f4:	80 93 f0 00 	sts	0x00F0, r24
    13f8:	ef ee       	ldi	r30, 0xEF	; 239
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	80 61       	ori	r24, 0x10	; 16
    1400:	80 83       	st	Z, r24
    1402:	16 c0       	rjmp	.+44     	; 0x1430 <__stack+0x331>
          else              { Can_set_std_id(cmd->id.std);}
    1404:	92 81       	ldd	r25, Z+2	; 0x02
    1406:	96 95       	lsr	r25
    1408:	96 95       	lsr	r25
    140a:	96 95       	lsr	r25
    140c:	83 81       	ldd	r24, Z+3	; 0x03
    140e:	82 95       	swap	r24
    1410:	88 0f       	add	r24, r24
    1412:	80 7e       	andi	r24, 0xE0	; 224
    1414:	89 0f       	add	r24, r25
    1416:	80 93 f3 00 	sts	0x00F3, r24
    141a:	82 81       	ldd	r24, Z+2	; 0x02
    141c:	82 95       	swap	r24
    141e:	88 0f       	add	r24, r24
    1420:	80 7e       	andi	r24, 0xE0	; 224
    1422:	80 93 f2 00 	sts	0x00F2, r24
    1426:	ef ee       	ldi	r30, 0xEF	; 239
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	80 81       	ld	r24, Z
    142c:	8f 7e       	andi	r24, 0xEF	; 239
    142e:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1430:	f8 01       	movw	r30, r16
    1432:	86 81       	ldd	r24, Z+6	; 0x06
    1434:	88 23       	and	r24, r24
    1436:	79 f0       	breq	.+30     	; 0x1456 <__stack+0x357>
    1438:	80 e0       	ldi	r24, 0x00	; 0
    143a:	2a ef       	ldi	r18, 0xFA	; 250
    143c:	30 e0       	ldi	r19, 0x00	; 0
    143e:	f8 01       	movw	r30, r16
    1440:	a7 81       	ldd	r26, Z+7	; 0x07
    1442:	b0 85       	ldd	r27, Z+8	; 0x08
    1444:	a8 0f       	add	r26, r24
    1446:	b1 1d       	adc	r27, r1
    1448:	9c 91       	ld	r25, X
    144a:	d9 01       	movw	r26, r18
    144c:	9c 93       	st	X, r25
    144e:	8f 5f       	subi	r24, 0xFF	; 255
    1450:	96 81       	ldd	r25, Z+6	; 0x06
    1452:	89 17       	cp	r24, r25
    1454:	a0 f3       	brcs	.-24     	; 0x143e <__stack+0x33f>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1456:	c8 01       	movw	r24, r16
    1458:	0e 94 82 04 	call	0x904	; 0x904 <get_idmask>
    145c:	dc 01       	movw	r26, r24
    145e:	cb 01       	movw	r24, r22
    1460:	89 83       	std	Y+1, r24	; 0x01
    1462:	9a 83       	std	Y+2, r25	; 0x02
    1464:	ab 83       	std	Y+3, r26	; 0x03
    1466:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1468:	9b 81       	ldd	r25, Y+3	; 0x03
    146a:	92 95       	swap	r25
    146c:	96 95       	lsr	r25
    146e:	97 70       	andi	r25, 0x07	; 7
    1470:	8c 81       	ldd	r24, Y+4	; 0x04
    1472:	88 0f       	add	r24, r24
    1474:	88 0f       	add	r24, r24
    1476:	88 0f       	add	r24, r24
    1478:	89 0f       	add	r24, r25
    147a:	80 93 f7 00 	sts	0x00F7, r24
    147e:	9a 81       	ldd	r25, Y+2	; 0x02
    1480:	92 95       	swap	r25
    1482:	96 95       	lsr	r25
    1484:	97 70       	andi	r25, 0x07	; 7
    1486:	8b 81       	ldd	r24, Y+3	; 0x03
    1488:	88 0f       	add	r24, r24
    148a:	88 0f       	add	r24, r24
    148c:	88 0f       	add	r24, r24
    148e:	89 0f       	add	r24, r25
    1490:	80 93 f6 00 	sts	0x00F6, r24
    1494:	99 81       	ldd	r25, Y+1	; 0x01
    1496:	92 95       	swap	r25
    1498:	96 95       	lsr	r25
    149a:	97 70       	andi	r25, 0x07	; 7
    149c:	8a 81       	ldd	r24, Y+2	; 0x02
    149e:	88 0f       	add	r24, r24
    14a0:	88 0f       	add	r24, r24
    14a2:	88 0f       	add	r24, r24
    14a4:	89 0f       	add	r24, r25
    14a6:	80 93 f5 00 	sts	0x00F5, r24
    14aa:	89 81       	ldd	r24, Y+1	; 0x01
    14ac:	88 0f       	add	r24, r24
    14ae:	88 0f       	add	r24, r24
    14b0:	88 0f       	add	r24, r24
    14b2:	44 ef       	ldi	r20, 0xF4	; 244
    14b4:	50 e0       	ldi	r21, 0x00	; 0
    14b6:	fa 01       	movw	r30, r20
    14b8:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    14ba:	ef ee       	ldi	r30, 0xEF	; 239
    14bc:	f0 e0       	ldi	r31, 0x00	; 0
    14be:	90 81       	ld	r25, Z
    14c0:	d8 01       	movw	r26, r16
    14c2:	16 96       	adiw	r26, 0x06	; 6
    14c4:	8c 91       	ld	r24, X
    14c6:	16 97       	sbiw	r26, 0x06	; 6
    14c8:	89 2b       	or	r24, r25
    14ca:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    14cc:	81 e0       	ldi	r24, 0x01	; 1
    14ce:	1e 96       	adiw	r26, 0x0e	; 14
    14d0:	8c 93       	st	X, r24
    14d2:	da 01       	movw	r26, r20
    14d4:	8c 91       	ld	r24, X
    14d6:	84 60       	ori	r24, 0x04	; 4
    14d8:	8c 93       	st	X, r24
    14da:	80 ef       	ldi	r24, 0xF0	; 240
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	dc 01       	movw	r26, r24
    14e0:	2c 91       	ld	r18, X
    14e2:	24 60       	ori	r18, 0x04	; 4
    14e4:	2c 93       	st	X, r18
          Can_set_rplv();
    14e6:	80 81       	ld	r24, Z
    14e8:	80 62       	ori	r24, 0x20	; 32
    14ea:	80 83       	st	Z, r24
          Can_set_idemsk();
    14ec:	da 01       	movw	r26, r20
    14ee:	8c 91       	ld	r24, X
    14f0:	81 60       	ori	r24, 0x01	; 1
    14f2:	8c 93       	st	X, r24
          Can_config_rx();       
    14f4:	80 81       	ld	r24, Z
    14f6:	8f 73       	andi	r24, 0x3F	; 63
    14f8:	80 83       	st	Z, r24
    14fa:	80 81       	ld	r24, Z
    14fc:	80 68       	ori	r24, 0x80	; 128
    14fe:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1500:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1502:	0a c0       	rjmp	.+20     	; 0x1518 <__stack+0x419>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1504:	f8 01       	movw	r30, r16
    1506:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1508:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    150a:	06 c0       	rjmp	.+12     	; 0x1518 <__stack+0x419>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    150c:	8f e1       	ldi	r24, 0x1F	; 31
    150e:	d8 01       	movw	r26, r16
    1510:	19 96       	adiw	r26, 0x09	; 9
    1512:	8c 93       	st	X, r24
    1514:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1516:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	0f 90       	pop	r0
    1520:	df 91       	pop	r29
    1522:	cf 91       	pop	r28
    1524:	1f 91       	pop	r17
    1526:	0f 91       	pop	r16
    1528:	08 95       	ret

0000152a <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    152a:	ef 92       	push	r14
    152c:	ff 92       	push	r15
    152e:	1f 93       	push	r17
    1530:	cf 93       	push	r28
    1532:	df 93       	push	r29
    1534:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1536:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1538:	88 23       	and	r24, r24
    153a:	09 f4       	brne	.+2      	; 0x153e <can_get_status+0x14>
    153c:	96 c0       	rjmp	.+300    	; 0x166a <can_get_status+0x140>
    153e:	8f 31       	cpi	r24, 0x1F	; 31
    1540:	09 f4       	brne	.+2      	; 0x1544 <can_get_status+0x1a>
    1542:	95 c0       	rjmp	.+298    	; 0x166e <can_get_status+0x144>
    1544:	8f 3f       	cpi	r24, 0xFF	; 255
    1546:	09 f4       	brne	.+2      	; 0x154a <can_get_status+0x20>
    1548:	94 c0       	rjmp	.+296    	; 0x1672 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    154a:	88 81       	ld	r24, Y
    154c:	82 95       	swap	r24
    154e:	80 7f       	andi	r24, 0xF0	; 240
    1550:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1554:	0e 94 29 02 	call	0x452	; 0x452 <can_get_mob_status>
    1558:	18 2f       	mov	r17, r24
    
    switch (a_status)
    155a:	80 32       	cpi	r24, 0x20	; 32
    155c:	61 f0       	breq	.+24     	; 0x1576 <can_get_status+0x4c>
    155e:	81 32       	cpi	r24, 0x21	; 33
    1560:	20 f4       	brcc	.+8      	; 0x156a <can_get_status+0x40>
    1562:	88 23       	and	r24, r24
    1564:	09 f4       	brne	.+2      	; 0x1568 <can_get_status+0x3e>
    1566:	87 c0       	rjmp	.+270    	; 0x1676 <can_get_status+0x14c>
    1568:	76 c0       	rjmp	.+236    	; 0x1656 <can_get_status+0x12c>
    156a:	80 34       	cpi	r24, 0x40	; 64
    156c:	09 f4       	brne	.+2      	; 0x1570 <can_get_status+0x46>
    156e:	68 c0       	rjmp	.+208    	; 0x1640 <can_get_status+0x116>
    1570:	80 3a       	cpi	r24, 0xA0	; 160
    1572:	09 f0       	breq	.+2      	; 0x1576 <can_get_status+0x4c>
    1574:	70 c0       	rjmp	.+224    	; 0x1656 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1576:	0f 2e       	mov	r0, r31
    1578:	ff ee       	ldi	r31, 0xEF	; 239
    157a:	ef 2e       	mov	r14, r31
    157c:	ff 24       	eor	r15, r15
    157e:	f0 2d       	mov	r31, r0
    1580:	f7 01       	movw	r30, r14
    1582:	80 81       	ld	r24, Z
    1584:	8f 70       	andi	r24, 0x0F	; 15
    1586:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1588:	8f 81       	ldd	r24, Y+7	; 0x07
    158a:	98 85       	ldd	r25, Y+8	; 0x08
    158c:	0e 94 3c 02 	call	0x478	; 0x478 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1590:	80 91 f0 00 	lds	r24, 0x00F0
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	84 70       	andi	r24, 0x04	; 4
    1598:	90 70       	andi	r25, 0x00	; 0
    159a:	95 95       	asr	r25
    159c:	87 95       	ror	r24
    159e:	95 95       	asr	r25
    15a0:	87 95       	ror	r24
    15a2:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    15a4:	f7 01       	movw	r30, r14
    15a6:	80 81       	ld	r24, Z
    15a8:	84 ff       	sbrs	r24, 4
    15aa:	2d c0       	rjmp	.+90     	; 0x1606 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    15b0:	e3 ef       	ldi	r30, 0xF3	; 243
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	86 95       	lsr	r24
    15b8:	86 95       	lsr	r24
    15ba:	86 95       	lsr	r24
    15bc:	8d 83       	std	Y+5, r24	; 0x05
    15be:	a2 ef       	ldi	r26, 0xF2	; 242
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	8c 91       	ld	r24, X
    15c4:	90 81       	ld	r25, Z
    15c6:	92 95       	swap	r25
    15c8:	99 0f       	add	r25, r25
    15ca:	90 7e       	andi	r25, 0xE0	; 224
    15cc:	86 95       	lsr	r24
    15ce:	86 95       	lsr	r24
    15d0:	86 95       	lsr	r24
    15d2:	89 0f       	add	r24, r25
    15d4:	8c 83       	std	Y+4, r24	; 0x04
    15d6:	e1 ef       	ldi	r30, 0xF1	; 241
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	9c 91       	ld	r25, X
    15de:	92 95       	swap	r25
    15e0:	99 0f       	add	r25, r25
    15e2:	90 7e       	andi	r25, 0xE0	; 224
    15e4:	86 95       	lsr	r24
    15e6:	86 95       	lsr	r24
    15e8:	86 95       	lsr	r24
    15ea:	89 0f       	add	r24, r25
    15ec:	8b 83       	std	Y+3, r24	; 0x03
    15ee:	80 91 f0 00 	lds	r24, 0x00F0
    15f2:	90 81       	ld	r25, Z
    15f4:	92 95       	swap	r25
    15f6:	99 0f       	add	r25, r25
    15f8:	90 7e       	andi	r25, 0xE0	; 224
    15fa:	86 95       	lsr	r24
    15fc:	86 95       	lsr	r24
    15fe:	86 95       	lsr	r24
    1600:	89 0f       	add	r24, r25
    1602:	8a 83       	std	Y+2, r24	; 0x02
    1604:	13 c0       	rjmp	.+38     	; 0x162c <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1606:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1608:	e3 ef       	ldi	r30, 0xF3	; 243
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	82 95       	swap	r24
    1610:	86 95       	lsr	r24
    1612:	87 70       	andi	r24, 0x07	; 7
    1614:	8b 83       	std	Y+3, r24	; 0x03
    1616:	80 91 f2 00 	lds	r24, 0x00F2
    161a:	90 81       	ld	r25, Z
    161c:	99 0f       	add	r25, r25
    161e:	99 0f       	add	r25, r25
    1620:	99 0f       	add	r25, r25
    1622:	82 95       	swap	r24
    1624:	86 95       	lsr	r24
    1626:	87 70       	andi	r24, 0x07	; 7
    1628:	89 0f       	add	r24, r25
    162a:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    162c:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    162e:	ef ee       	ldi	r30, 0xEF	; 239
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	80 81       	ld	r24, Z
    1634:	8f 73       	andi	r24, 0x3F	; 63
    1636:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1638:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    163c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    163e:	1c c0       	rjmp	.+56     	; 0x1678 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1640:	80 e4       	ldi	r24, 0x40	; 64
    1642:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1644:	ef ee       	ldi	r30, 0xEF	; 239
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	80 81       	ld	r24, Z
    164a:	8f 73       	andi	r24, 0x3F	; 63
    164c:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    164e:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1652:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1654:	11 c0       	rjmp	.+34     	; 0x1678 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1656:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1658:	ef ee       	ldi	r30, 0xEF	; 239
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	8f 73       	andi	r24, 0x3F	; 63
    1660:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1662:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1666:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1668:	07 c0       	rjmp	.+14     	; 0x1678 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    166a:	82 e0       	ldi	r24, 0x02	; 2
    166c:	05 c0       	rjmp	.+10     	; 0x1678 <can_get_status+0x14e>
    166e:	82 e0       	ldi	r24, 0x02	; 2
    1670:	03 c0       	rjmp	.+6      	; 0x1678 <can_get_status+0x14e>
    1672:	82 e0       	ldi	r24, 0x02	; 2
    1674:	01 c0       	rjmp	.+2      	; 0x1678 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1676:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	1f 91       	pop	r17
    167e:	ff 90       	pop	r15
    1680:	ef 90       	pop	r14
    1682:	08 95       	ret

00001684 <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    1684:	08 95       	ret

00001686 <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    1686:	08 95       	ret

00001688 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1688:	90 93 15 01 	sts	0x0115, r25
    168c:	80 93 14 01 	sts	0x0114, r24
	CheckWDT();
    1690:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <CheckWDT>
}
    1694:	08 95       	ret

00001696 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1696:	e0 91 14 01 	lds	r30, 0x0114
    169a:	f0 91 15 01 	lds	r31, 0x0115
    169e:	90 81       	ld	r25, Z
    16a0:	89 2b       	or	r24, r25
    16a2:	80 83       	st	Z, r24
}
    16a4:	08 95       	ret

000016a6 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    16a6:	e0 91 14 01 	lds	r30, 0x0114
    16aa:	f0 91 15 01 	lds	r31, 0x0115
    16ae:	10 82       	st	Z, r1
    16b0:	08 95       	ret

000016b2 <EventInit>:
#include "../includes/Led.h"
EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    16b2:	10 92 e0 01 	sts	0x01E0, r1
	event_queue_tail=0;
    16b6:	10 92 e1 01 	sts	0x01E1, r1
}
    16ba:	08 95       	ret

000016bc <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    16bc:	cf 93       	push	r28
    16be:	df 93       	push	r29
    16c0:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    16c2:	c0 91 e0 01 	lds	r28, 0x01E0
    16c6:	d0 e0       	ldi	r29, 0x00	; 0
    16c8:	ce 01       	movw	r24, r28
    16ca:	01 96       	adiw	r24, 0x01	; 1
    16cc:	60 e1       	ldi	r22, 0x10	; 16
    16ce:	70 e0       	ldi	r23, 0x00	; 0
    16d0:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__divmodhi4>
    16d4:	40 91 e1 01 	lds	r20, 0x01E1
    16d8:	50 e0       	ldi	r21, 0x00	; 0
    16da:	84 17       	cp	r24, r20
    16dc:	95 07       	cpc	r25, r21
    16de:	31 f0       	breq	.+12     	; 0x16ec <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    16e0:	c0 53       	subi	r28, 0x30	; 48
    16e2:	de 4f       	sbci	r29, 0xFE	; 254
    16e4:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    16e6:	80 93 e0 01 	sts	0x01E0, r24
    16ea:	03 c0       	rjmp	.+6      	; 0x16f2 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    16ec:	88 e0       	ldi	r24, 0x08	; 8
    16ee:	0e 94 4b 0b 	call	0x1696	; 0x1696 <AddError>
	}
}
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	08 95       	ret

000016f8 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    16f8:	80 91 e1 01 	lds	r24, 0x01E1
    16fc:	90 91 e0 01 	lds	r25, 0x01E0
    1700:	98 17       	cp	r25, r24
    1702:	31 f0       	breq	.+12     	; 0x1710 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    1704:	e0 ed       	ldi	r30, 0xD0	; 208
    1706:	f1 e0       	ldi	r31, 0x01	; 1
    1708:	e8 0f       	add	r30, r24
    170a:	f1 1d       	adc	r31, r1
    170c:	80 81       	ld	r24, Z
    170e:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1710:	8c e0       	ldi	r24, 0x0C	; 12
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1712:	08 95       	ret

00001714 <EventHandleEvent>:
		break;
	}
}


void EventHandleEvent(void){
    1714:	cf 93       	push	r28
    1716:	df 93       	push	r29
	if(event_queue_head!=event_queue_tail){
    1718:	80 91 e1 01 	lds	r24, 0x01E1
    171c:	90 91 e0 01 	lds	r25, 0x01E0
    1720:	98 17       	cp	r25, r24
    1722:	09 f4       	brne	.+2      	; 0x1726 <EventHandleEvent+0x12>
    1724:	7f c0       	rjmp	.+254    	; 0x1824 <EventHandleEvent+0x110>
	}
}
#endif

static void Dashboard(void){
	switch(event_queue[event_queue_tail]){
    1726:	e0 ed       	ldi	r30, 0xD0	; 208
    1728:	f1 e0       	ldi	r31, 0x01	; 1
    172a:	e8 0f       	add	r30, r24
    172c:	f1 1d       	adc	r31, r1
    172e:	80 81       	ld	r24, Z
    1730:	89 30       	cpi	r24, 0x09	; 9
    1732:	09 f4       	brne	.+2      	; 0x1736 <EventHandleEvent+0x22>
    1734:	5b c0       	rjmp	.+182    	; 0x17ec <EventHandleEvent+0xd8>
    1736:	8a 30       	cpi	r24, 0x0A	; 10
    1738:	40 f4       	brcc	.+16     	; 0x174a <EventHandleEvent+0x36>
    173a:	81 30       	cpi	r24, 0x01	; 1
    173c:	89 f1       	breq	.+98     	; 0x17a0 <EventHandleEvent+0x8c>
    173e:	81 30       	cpi	r24, 0x01	; 1
    1740:	70 f0       	brcs	.+28     	; 0x175e <EventHandleEvent+0x4a>
    1742:	83 30       	cpi	r24, 0x03	; 3
    1744:	09 f0       	breq	.+2      	; 0x1748 <EventHandleEvent+0x34>
    1746:	64 c0       	rjmp	.+200    	; 0x1810 <EventHandleEvent+0xfc>
    1748:	30 c0       	rjmp	.+96     	; 0x17aa <EventHandleEvent+0x96>
    174a:	8b 30       	cpi	r24, 0x0B	; 11
    174c:	09 f4       	brne	.+2      	; 0x1750 <EventHandleEvent+0x3c>
    174e:	5c c0       	rjmp	.+184    	; 0x1808 <EventHandleEvent+0xf4>
    1750:	8b 30       	cpi	r24, 0x0B	; 11
    1752:	08 f4       	brcc	.+2      	; 0x1756 <EventHandleEvent+0x42>
    1754:	4e c0       	rjmp	.+156    	; 0x17f2 <EventHandleEvent+0xde>
    1756:	8d 30       	cpi	r24, 0x0D	; 13
    1758:	09 f0       	breq	.+2      	; 0x175c <EventHandleEvent+0x48>
    175a:	5a c0       	rjmp	.+180    	; 0x1810 <EventHandleEvent+0xfc>
    175c:	47 c0       	rjmp	.+142    	; 0x17ec <EventHandleEvent+0xd8>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_50_tx,dashboard_50_data.dataBuf,CAN_TX_50_ID,CAN_TX_50_LEN);
    175e:	86 e1       	ldi	r24, 0x16	; 22
    1760:	91 e0       	ldi	r25, 0x01	; 1
    1762:	66 e2       	ldi	r22, 0x26	; 38
    1764:	71 e0       	ldi	r23, 0x01	; 1
    1766:	43 e0       	ldi	r20, 0x03	; 3
    1768:	55 e0       	ldi	r21, 0x05	; 5
    176a:	22 e0       	ldi	r18, 0x02	; 2
    176c:	0e 94 0a 01 	call	0x214	; 0x214 <CANGetStruct>
			/* Tx Frame 2 */
			CANGetStruct(&dashboard_200_tx,dashboard_200_data.dataBuf,CAN_TX_200_ID,CAN_TX_200_LEN);
    1770:	8e e2       	ldi	r24, 0x2E	; 46
    1772:	91 e0       	ldi	r25, 0x01	; 1
    1774:	6e e3       	ldi	r22, 0x3E	; 62
    1776:	71 e0       	ldi	r23, 0x01	; 1
    1778:	44 e0       	ldi	r20, 0x04	; 4
    177a:	55 e0       	ldi	r21, 0x05	; 5
    177c:	22 e0       	ldi	r18, 0x02	; 2
    177e:	0e 94 0a 01 	call	0x214	; 0x214 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    1782:	c6 e4       	ldi	r28, 0x46	; 70
    1784:	d1 e0       	ldi	r29, 0x01	; 1
    1786:	ce 01       	movw	r24, r28
    1788:	66 e5       	ldi	r22, 0x56	; 86
    178a:	71 e0       	ldi	r23, 0x01	; 1
    178c:	41 e0       	ldi	r20, 0x01	; 1
    178e:	55 e0       	ldi	r21, 0x05	; 5
    1790:	21 e0       	ldi	r18, 0x01	; 1
    1792:	0e 94 0a 01 	call	0x214	; 0x214 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    1796:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    1798:	ce 01       	movw	r24, r28
    179a:	0e 94 1b 01 	call	0x236	; 0x236 <CANStartRx>
    179e:	38 c0       	rjmp	.+112    	; 0x1810 <EventHandleEvent+0xfc>
		break;
		case EVENT_200HZ:
			/* Timer Stuff mit 200 Hz */
			
			/* 200 Hz CAN Tx, do your thing */
			CANAddSendData(&dashboard_200_tx);
    17a0:	8e e2       	ldi	r24, 0x2E	; 46
    17a2:	91 e0       	ldi	r25, 0x01	; 1
    17a4:	0e 94 6e 01 	call	0x2dc	; 0x2dc <CANAddSendData>
    17a8:	33 c0       	rjmp	.+102    	; 0x1810 <EventHandleEvent+0xfc>
		break;
		case EVENT_50HZ:
			/* Timer Stuff mit 50 Hz */

			/* turn on led */
			led_port[LED_ID_RECUP]|=((0x01)<<led_pins[LED_ID_RECUP]);
    17aa:	c1 e0       	ldi	r28, 0x01	; 1
    17ac:	d0 e0       	ldi	r29, 0x00	; 0
    17ae:	ce 01       	movw	r24, r28
    17b0:	00 90 69 01 	lds	r0, 0x0169
    17b4:	02 c0       	rjmp	.+4      	; 0x17ba <EventHandleEvent+0xa6>
    17b6:	88 0f       	add	r24, r24
    17b8:	99 1f       	adc	r25, r25
    17ba:	0a 94       	dec	r0
    17bc:	e2 f7       	brpl	.-8      	; 0x17b6 <EventHandleEvent+0xa2>
    17be:	90 91 76 01 	lds	r25, 0x0176
    17c2:	89 2b       	or	r24, r25
    17c4:	80 93 76 01 	sts	0x0176, r24
			CANAddSendData(&dashboard_50_tx);
    17c8:	86 e1       	ldi	r24, 0x16	; 22
    17ca:	91 e0       	ldi	r25, 0x01	; 1
    17cc:	0e 94 6e 01 	call	0x2dc	; 0x2dc <CANAddSendData>
			led_port[LED_ID_RECUP]&=~((0x01)<<led_pins[LED_ID_RECUP]);
    17d0:	00 90 69 01 	lds	r0, 0x0169
    17d4:	02 c0       	rjmp	.+4      	; 0x17da <EventHandleEvent+0xc6>
    17d6:	cc 0f       	add	r28, r28
    17d8:	dd 1f       	adc	r29, r29
    17da:	0a 94       	dec	r0
    17dc:	e2 f7       	brpl	.-8      	; 0x17d6 <EventHandleEvent+0xc2>
    17de:	c0 95       	com	r28
    17e0:	80 91 76 01 	lds	r24, 0x0176
    17e4:	c8 23       	and	r28, r24
    17e6:	c0 93 76 01 	sts	0x0176, r28
    17ea:	12 c0       	rjmp	.+36     	; 0x1810 <EventHandleEvent+0xfc>
		case EVENT_10KHZ:
			/* Multiplex */
			
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    17ec:	0e 94 be 01 	call	0x37c	; 0x37c <CANAbortCMD>
    17f0:	0f c0       	rjmp	.+30     	; 0x1810 <EventHandleEvent+0xfc>
		break;
		case EVENT_CANTX:
			if(CANGetCurrentTx()==&dashboard_200_tx){//ErrorCode gesendet
    17f2:	0e 94 95 01 	call	0x32a	; 0x32a <CANGetCurrentTx>
    17f6:	21 e0       	ldi	r18, 0x01	; 1
    17f8:	8e 32       	cpi	r24, 0x2E	; 46
    17fa:	92 07       	cpc	r25, r18
    17fc:	11 f4       	brne	.+4      	; 0x1802 <EventHandleEvent+0xee>
				ClearErrors();
    17fe:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <ClearErrors>
			}
			CANSendNext();
    1802:	0e 94 9f 01 	call	0x33e	; 0x33e <CANSendNext>
    1806:	04 c0       	rjmp	.+8      	; 0x1810 <EventHandleEvent+0xfc>
		break;
			case EVENT_CANRX:
			CANGetData(&dashboard_rx);
    1808:	86 e4       	ldi	r24, 0x46	; 70
    180a:	91 e0       	ldi	r25, 0x01	; 1
    180c:	0e 94 29 01 	call	0x252	; 0x252 <CANGetData>


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
		Dashboard();		
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1810:	80 91 e1 01 	lds	r24, 0x01E1
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	01 96       	adiw	r24, 0x01	; 1
    1818:	60 e1       	ldi	r22, 0x10	; 16
    181a:	70 e0       	ldi	r23, 0x00	; 0
    181c:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__divmodhi4>
    1820:	80 93 e1 01 	sts	0x01E1, r24
	}
}
    1824:	df 91       	pop	r29
    1826:	cf 91       	pop	r28
    1828:	08 95       	ret

0000182a <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    182a:	8c 30       	cpi	r24, 0x0C	; 12
    182c:	90 f4       	brcc	.+36     	; 0x1852 <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	fc 01       	movw	r30, r24
    1832:	e1 59       	subi	r30, 0x91	; 145
    1834:	fe 4f       	sbci	r31, 0xFE	; 254
    1836:	dc 01       	movw	r26, r24
    1838:	ae 59       	subi	r26, 0x9E	; 158
    183a:	be 4f       	sbci	r27, 0xFE	; 254
    183c:	81 e0       	ldi	r24, 0x01	; 1
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	0c 90       	ld	r0, X
    1842:	02 c0       	rjmp	.+4      	; 0x1848 <led_set+0x1e>
    1844:	88 0f       	add	r24, r24
    1846:	99 1f       	adc	r25, r25
    1848:	0a 94       	dec	r0
    184a:	e2 f7       	brpl	.-8      	; 0x1844 <led_set+0x1a>
    184c:	90 81       	ld	r25, Z
    184e:	89 2b       	or	r24, r25
    1850:	80 83       	st	Z, r24
    1852:	08 95       	ret

00001854 <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	fc 01       	movw	r30, r24
    1858:	e1 59       	subi	r30, 0x91	; 145
    185a:	fe 4f       	sbci	r31, 0xFE	; 254
    185c:	dc 01       	movw	r26, r24
    185e:	ae 59       	subi	r26, 0x9E	; 158
    1860:	be 4f       	sbci	r27, 0xFE	; 254
    1862:	81 e0       	ldi	r24, 0x01	; 1
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	0c 90       	ld	r0, X
    1868:	02 c0       	rjmp	.+4      	; 0x186e <led_clear+0x1a>
    186a:	88 0f       	add	r24, r24
    186c:	99 1f       	adc	r25, r25
    186e:	0a 94       	dec	r0
    1870:	e2 f7       	brpl	.-8      	; 0x186a <led_clear+0x16>
    1872:	80 95       	com	r24
    1874:	90 81       	ld	r25, Z
    1876:	89 23       	and	r24, r25
    1878:	80 83       	st	Z, r24
}
    187a:	08 95       	ret

0000187c <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    187c:	ef 92       	push	r14
    187e:	ff 92       	push	r15
    1880:	0f 93       	push	r16
    1882:	1f 93       	push	r17
    1884:	cf 93       	push	r28
    1886:	df 93       	push	r29
    1888:	7c 01       	movw	r14, r24
    188a:	c0 e0       	ldi	r28, 0x00	; 0
    188c:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    188e:	01 e0       	ldi	r16, 0x01	; 1
    1890:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    1892:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1894:	98 01       	movw	r18, r16
    1896:	0c 2e       	mov	r0, r28
    1898:	02 c0       	rjmp	.+4      	; 0x189e <led_state_set+0x22>
    189a:	22 0f       	add	r18, r18
    189c:	33 1f       	adc	r19, r19
    189e:	0a 94       	dec	r0
    18a0:	e2 f7       	brpl	.-8      	; 0x189a <led_state_set+0x1e>
    18a2:	2e 21       	and	r18, r14
    18a4:	3f 21       	and	r19, r15
    18a6:	21 15       	cp	r18, r1
    18a8:	31 05       	cpc	r19, r1
    18aa:	11 f0       	breq	.+4      	; 0x18b0 <led_state_set+0x34>
			led_set(i);
    18ac:	0e 94 15 0c 	call	0x182a	; 0x182a <led_set>
    18b0:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    18b2:	cb 30       	cpi	r28, 0x0B	; 11
    18b4:	d1 05       	cpc	r29, r1
    18b6:	69 f7       	brne	.-38     	; 0x1892 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    18b8:	df 91       	pop	r29
    18ba:	cf 91       	pop	r28
    18bc:	1f 91       	pop	r17
    18be:	0f 91       	pop	r16
    18c0:	ff 90       	pop	r15
    18c2:	ef 90       	pop	r14
    18c4:	08 95       	ret

000018c6 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    18c6:	cf 93       	push	r28
    18c8:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    18ca:	22 e6       	ldi	r18, 0x62	; 98
    18cc:	31 e0       	ldi	r19, 0x01	; 1
    18ce:	41 e0       	ldi	r20, 0x01	; 1
    18d0:	40 93 62 01 	sts	0x0162, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    18d4:	40 93 67 01 	sts	0x0167, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    18d8:	92 e0       	ldi	r25, 0x02	; 2
    18da:	90 93 68 01 	sts	0x0168, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    18de:	63 e0       	ldi	r22, 0x03	; 3
    18e0:	60 93 69 01 	sts	0x0169, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    18e4:	84 e0       	ldi	r24, 0x04	; 4
    18e6:	80 93 6a 01 	sts	0x016A, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    18ea:	90 93 6b 01 	sts	0x016B, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    18ee:	80 93 63 01 	sts	0x0163, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    18f2:	10 92 64 01 	sts	0x0164, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    18f6:	10 92 66 01 	sts	0x0166, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    18fa:	10 92 65 01 	sts	0x0165, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    18fe:	57 e0       	ldi	r21, 0x07	; 7
    1900:	50 93 6c 01 	sts	0x016C, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    1904:	40 93 7a 01 	sts	0x017A, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    1908:	40 93 7f 01 	sts	0x017F, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    190c:	90 93 80 01 	sts	0x0180, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    1910:	60 93 81 01 	sts	0x0181, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    1914:	80 93 82 01 	sts	0x0182, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    1918:	90 93 83 01 	sts	0x0183, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    191c:	80 93 7b 01 	sts	0x017B, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    1920:	10 92 7c 01 	sts	0x017C, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    1924:	10 92 7e 01 	sts	0x017E, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    1928:	10 92 7d 01 	sts	0x017D, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    192c:	50 93 84 01 	sts	0x0184, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    1930:	40 93 6f 01 	sts	0x016F, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    1934:	40 93 74 01 	sts	0x0174, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    1938:	90 93 75 01 	sts	0x0175, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    193c:	60 93 76 01 	sts	0x0176, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    1940:	80 93 77 01 	sts	0x0177, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    1944:	90 93 78 01 	sts	0x0178, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1948:	80 93 70 01 	sts	0x0170, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    194c:	10 92 71 01 	sts	0x0171, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    1950:	10 92 73 01 	sts	0x0173, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    1954:	10 92 72 01 	sts	0x0172, r1
	led_port[LED_ID_START]=LED_PIN_START;
    1958:	50 93 79 01 	sts	0x0179, r21
    195c:	f9 01       	movw	r30, r18
    195e:	aa e7       	ldi	r26, 0x7A	; 122
    1960:	b1 e0       	ldi	r27, 0x01	; 1
    1962:	cf e6       	ldi	r28, 0x6F	; 111
    1964:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1966:	25 5f       	subi	r18, 0xF5	; 245
    1968:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    196a:	41 e0       	ldi	r20, 0x01	; 1
    196c:	50 e0       	ldi	r21, 0x00	; 0
    196e:	ca 01       	movw	r24, r20
    1970:	01 90       	ld	r0, Z+
    1972:	02 c0       	rjmp	.+4      	; 0x1978 <led_init+0xb2>
    1974:	88 0f       	add	r24, r24
    1976:	99 1f       	adc	r25, r25
    1978:	0a 94       	dec	r0
    197a:	e2 f7       	brpl	.-8      	; 0x1974 <led_init+0xae>
    197c:	9c 91       	ld	r25, X
    197e:	98 2b       	or	r25, r24
    1980:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1982:	98 81       	ld	r25, Y
    1984:	89 2b       	or	r24, r25
    1986:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    1988:	e2 17       	cp	r30, r18
    198a:	f3 07       	cpc	r31, r19
    198c:	81 f7       	brne	.-32     	; 0x196e <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    198e:	8f ef       	ldi	r24, 0xFF	; 255
    1990:	9f ef       	ldi	r25, 0xFF	; 255
    1992:	90 93 6e 01 	sts	0x016E, r25
    1996:	80 93 6d 01 	sts	0x016D, r24
	led_state_set(led_state);
    199a:	0e 94 3e 0c 	call	0x187c	; 0x187c <led_state_set>
	
}
    199e:	df 91       	pop	r29
    19a0:	cf 91       	pop	r28
    19a2:	08 95       	ret

000019a4 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    19a4:	28 2f       	mov	r18, r24
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	f9 01       	movw	r30, r18
    19aa:	ee 59       	subi	r30, 0x9E	; 158
    19ac:	fe 4f       	sbci	r31, 0xFE	; 254
    19ae:	81 e0       	ldi	r24, 0x01	; 1
    19b0:	90 e0       	ldi	r25, 0x00	; 0
    19b2:	00 80       	ld	r0, Z
    19b4:	02 c0       	rjmp	.+4      	; 0x19ba <led_is_set+0x16>
    19b6:	88 0f       	add	r24, r24
    19b8:	99 1f       	adc	r25, r25
    19ba:	0a 94       	dec	r0
    19bc:	e2 f7       	brpl	.-8      	; 0x19b6 <led_is_set+0x12>
    19be:	21 59       	subi	r18, 0x91	; 145
    19c0:	3e 4f       	sbci	r19, 0xFE	; 254
    19c2:	f9 01       	movw	r30, r18
    19c4:	90 81       	ld	r25, Z
}
    19c6:	89 23       	and	r24, r25
    19c8:	08 95       	ret

000019ca <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    19ca:	0f 93       	push	r16
    19cc:	1f 93       	push	r17
    19ce:	cf 93       	push	r28
    19d0:	df 93       	push	r29
    19d2:	c0 e0       	ldi	r28, 0x00	; 0
    19d4:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    19d6:	8c 2f       	mov	r24, r28
    19d8:	0e 94 d2 0c 	call	0x19a4	; 0x19a4 <led_is_set>
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	0c 2e       	mov	r0, r28
    19e0:	02 c0       	rjmp	.+4      	; 0x19e6 <led_state_return+0x1c>
    19e2:	88 0f       	add	r24, r24
    19e4:	99 1f       	adc	r25, r25
    19e6:	0a 94       	dec	r0
    19e8:	e2 f7       	brpl	.-8      	; 0x19e2 <led_state_return+0x18>
    19ea:	08 2b       	or	r16, r24
    19ec:	19 2b       	or	r17, r25
    19ee:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    19f0:	cb 30       	cpi	r28, 0x0B	; 11
    19f2:	d1 05       	cpc	r29, r1
    19f4:	81 f7       	brne	.-32     	; 0x19d6 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    19f6:	80 2f       	mov	r24, r16
    19f8:	91 2f       	mov	r25, r17
    19fa:	df 91       	pop	r29
    19fc:	cf 91       	pop	r28
    19fe:	1f 91       	pop	r17
    1a00:	0f 91       	pop	r16
    1a02:	08 95       	ret

00001a04 <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    1a04:	cf 93       	push	r28
    1a06:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1a08:	0e 94 d2 0c 	call	0x19a4	; 0x19a4 <led_is_set>
    1a0c:	88 23       	and	r24, r24
    1a0e:	21 f0       	breq	.+8      	; 0x1a18 <led_toggle+0x14>
		led_clear(led_id);
    1a10:	8c 2f       	mov	r24, r28
    1a12:	0e 94 2a 0c 	call	0x1854	; 0x1854 <led_clear>
    1a16:	03 c0       	rjmp	.+6      	; 0x1a1e <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1a18:	8c 2f       	mov	r24, r28
    1a1a:	0e 94 15 0c 	call	0x182a	; 0x182a <led_set>
	}
	
}
    1a1e:	cf 91       	pop	r28
    1a20:	08 95       	ret

00001a22 <main_init>:



	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1a22:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1a24:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1a26:	87 b1       	in	r24, 0x07	; 7
    1a28:	80 76       	andi	r24, 0x60	; 96
    1a2a:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1a2c:	8f ef       	ldi	r24, 0xFF	; 255
    1a2e:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1a30:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1a32:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1a34:	93 b3       	in	r25, 0x13	; 19
    1a36:	90 7e       	andi	r25, 0xE0	; 224
    1a38:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1a3a:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1a3c:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1a3e:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1a40:	9b b1       	in	r25, 0x0b	; 11
    1a42:	9f 69       	ori	r25, 0x9F	; 159
    1a44:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1a46:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1a48:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1a4a:	84 b3       	in	r24, 0x14	; 20
    1a4c:	8f 61       	ori	r24, 0x1F	; 31
    1a4e:	84 bb       	out	0x14, r24	; 20
	
	CANInit();
    1a50:	0e 94 ef 00 	call	0x1de	; 0x1de <CANInit>

	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1a54:	82 e0       	ldi	r24, 0x02	; 2
    1a56:	60 e0       	ldi	r22, 0x00	; 0
    1a58:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <Timer1_init>
	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
	#endif

	#if HAS_200HZ
	TIMER_Timer1_OCR1A_on();
    1a5c:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <TIMER_Timer1_OCR1A_on>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
    1a60:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <TIMER_Timer1_OCR1C_on>
	#if HAS_LEDS
	led_init();
	#endif
	
	
	InitWDT();
    1a64:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1a68:	80 e0       	ldi	r24, 0x00	; 0
    1a6a:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	
		
}
    1a6e:	08 95       	ret

00001a70 <main_deinit>:

void main_deinit(){
	
}
    1a70:	08 95       	ret

00001a72 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    1a72:	1f 92       	push	r1
    1a74:	0f 92       	push	r0
    1a76:	0f b6       	in	r0, 0x3f	; 63
    1a78:	0f 92       	push	r0
    1a7a:	11 24       	eor	r1, r1
	return;
}
    1a7c:	0f 90       	pop	r0
    1a7e:	0f be       	out	0x3f, r0	; 63
    1a80:	0f 90       	pop	r0
    1a82:	1f 90       	pop	r1
    1a84:	18 95       	reti

00001a86 <__vector_17>:

ISR(TIMER0_OVF_vect){
    1a86:	1f 92       	push	r1
    1a88:	0f 92       	push	r0
    1a8a:	0f b6       	in	r0, 0x3f	; 63
    1a8c:	0f 92       	push	r0
    1a8e:	0b b6       	in	r0, 0x3b	; 59
    1a90:	0f 92       	push	r0
    1a92:	11 24       	eor	r1, r1
    1a94:	2f 93       	push	r18
    1a96:	3f 93       	push	r19
    1a98:	4f 93       	push	r20
    1a9a:	5f 93       	push	r21
    1a9c:	6f 93       	push	r22
    1a9e:	7f 93       	push	r23
    1aa0:	8f 93       	push	r24
    1aa2:	9f 93       	push	r25
    1aa4:	af 93       	push	r26
    1aa6:	bf 93       	push	r27
    1aa8:	ef 93       	push	r30
    1aaa:	ff 93       	push	r31
	EventAddEvent(EVENT_PWM);
    1aac:	87 e0       	ldi	r24, 0x07	; 7
    1aae:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1ab2:	ff 91       	pop	r31
    1ab4:	ef 91       	pop	r30
    1ab6:	bf 91       	pop	r27
    1ab8:	af 91       	pop	r26
    1aba:	9f 91       	pop	r25
    1abc:	8f 91       	pop	r24
    1abe:	7f 91       	pop	r23
    1ac0:	6f 91       	pop	r22
    1ac2:	5f 91       	pop	r21
    1ac4:	4f 91       	pop	r20
    1ac6:	3f 91       	pop	r19
    1ac8:	2f 91       	pop	r18
    1aca:	0f 90       	pop	r0
    1acc:	0b be       	out	0x3b, r0	; 59
    1ace:	0f 90       	pop	r0
    1ad0:	0f be       	out	0x3f, r0	; 63
    1ad2:	0f 90       	pop	r0
    1ad4:	1f 90       	pop	r1
    1ad6:	18 95       	reti

00001ad8 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1ad8:	1f 92       	push	r1
    1ada:	0f 92       	push	r0
    1adc:	0f b6       	in	r0, 0x3f	; 63
    1ade:	0f 92       	push	r0
    1ae0:	0b b6       	in	r0, 0x3b	; 59
    1ae2:	0f 92       	push	r0
    1ae4:	11 24       	eor	r1, r1
    1ae6:	2f 93       	push	r18
    1ae8:	3f 93       	push	r19
    1aea:	4f 93       	push	r20
    1aec:	5f 93       	push	r21
    1aee:	6f 93       	push	r22
    1af0:	7f 93       	push	r23
    1af2:	8f 93       	push	r24
    1af4:	9f 93       	push	r25
    1af6:	af 93       	push	r26
    1af8:	bf 93       	push	r27
    1afa:	ef 93       	push	r30
    1afc:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1afe:	e8 e8       	ldi	r30, 0x88	; 136
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	91 81       	ldd	r25, Z+1	; 0x01
    1b06:	84 5b       	subi	r24, 0xB4	; 180
    1b08:	92 4e       	sbci	r25, 0xE2	; 226
    1b0a:	91 83       	std	Z+1, r25	; 0x01
    1b0c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1b0e:	81 e0       	ldi	r24, 0x01	; 1
    1b10:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1b14:	ff 91       	pop	r31
    1b16:	ef 91       	pop	r30
    1b18:	bf 91       	pop	r27
    1b1a:	af 91       	pop	r26
    1b1c:	9f 91       	pop	r25
    1b1e:	8f 91       	pop	r24
    1b20:	7f 91       	pop	r23
    1b22:	6f 91       	pop	r22
    1b24:	5f 91       	pop	r21
    1b26:	4f 91       	pop	r20
    1b28:	3f 91       	pop	r19
    1b2a:	2f 91       	pop	r18
    1b2c:	0f 90       	pop	r0
    1b2e:	0b be       	out	0x3b, r0	; 59
    1b30:	0f 90       	pop	r0
    1b32:	0f be       	out	0x3f, r0	; 63
    1b34:	0f 90       	pop	r0
    1b36:	1f 90       	pop	r1
    1b38:	18 95       	reti

00001b3a <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1b3a:	1f 92       	push	r1
    1b3c:	0f 92       	push	r0
    1b3e:	0f b6       	in	r0, 0x3f	; 63
    1b40:	0f 92       	push	r0
    1b42:	0b b6       	in	r0, 0x3b	; 59
    1b44:	0f 92       	push	r0
    1b46:	11 24       	eor	r1, r1
    1b48:	2f 93       	push	r18
    1b4a:	3f 93       	push	r19
    1b4c:	4f 93       	push	r20
    1b4e:	5f 93       	push	r21
    1b50:	6f 93       	push	r22
    1b52:	7f 93       	push	r23
    1b54:	8f 93       	push	r24
    1b56:	9f 93       	push	r25
    1b58:	af 93       	push	r26
    1b5a:	bf 93       	push	r27
    1b5c:	ef 93       	push	r30
    1b5e:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1b60:	ea e8       	ldi	r30, 0x8A	; 138
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	80 81       	ld	r24, Z
    1b66:	91 81       	ldd	r25, Z+1	; 0x01
    1b68:	88 56       	subi	r24, 0x68	; 104
    1b6a:	95 4c       	sbci	r25, 0xC5	; 197
    1b6c:	91 83       	std	Z+1, r25	; 0x01
    1b6e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1b70:	82 e0       	ldi	r24, 0x02	; 2
    1b72:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1b76:	ff 91       	pop	r31
    1b78:	ef 91       	pop	r30
    1b7a:	bf 91       	pop	r27
    1b7c:	af 91       	pop	r26
    1b7e:	9f 91       	pop	r25
    1b80:	8f 91       	pop	r24
    1b82:	7f 91       	pop	r23
    1b84:	6f 91       	pop	r22
    1b86:	5f 91       	pop	r21
    1b88:	4f 91       	pop	r20
    1b8a:	3f 91       	pop	r19
    1b8c:	2f 91       	pop	r18
    1b8e:	0f 90       	pop	r0
    1b90:	0b be       	out	0x3b, r0	; 59
    1b92:	0f 90       	pop	r0
    1b94:	0f be       	out	0x3f, r0	; 63
    1b96:	0f 90       	pop	r0
    1b98:	1f 90       	pop	r1
    1b9a:	18 95       	reti

00001b9c <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1b9c:	1f 92       	push	r1
    1b9e:	0f 92       	push	r0
    1ba0:	0f b6       	in	r0, 0x3f	; 63
    1ba2:	0f 92       	push	r0
    1ba4:	0b b6       	in	r0, 0x3b	; 59
    1ba6:	0f 92       	push	r0
    1ba8:	11 24       	eor	r1, r1
    1baa:	2f 93       	push	r18
    1bac:	3f 93       	push	r19
    1bae:	4f 93       	push	r20
    1bb0:	5f 93       	push	r21
    1bb2:	6f 93       	push	r22
    1bb4:	7f 93       	push	r23
    1bb6:	8f 93       	push	r24
    1bb8:	9f 93       	push	r25
    1bba:	af 93       	push	r26
    1bbc:	bf 93       	push	r27
    1bbe:	ef 93       	push	r30
    1bc0:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1bc2:	ec e8       	ldi	r30, 0x8C	; 140
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	80 81       	ld	r24, Z
    1bc8:	91 81       	ldd	r25, Z+1	; 0x01
    1bca:	80 5d       	subi	r24, 0xD0	; 208
    1bcc:	9a 48       	sbci	r25, 0x8A	; 138
    1bce:	91 83       	std	Z+1, r25	; 0x01
    1bd0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1bd2:	83 e0       	ldi	r24, 0x03	; 3
    1bd4:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1bd8:	ff 91       	pop	r31
    1bda:	ef 91       	pop	r30
    1bdc:	bf 91       	pop	r27
    1bde:	af 91       	pop	r26
    1be0:	9f 91       	pop	r25
    1be2:	8f 91       	pop	r24
    1be4:	7f 91       	pop	r23
    1be6:	6f 91       	pop	r22
    1be8:	5f 91       	pop	r21
    1bea:	4f 91       	pop	r20
    1bec:	3f 91       	pop	r19
    1bee:	2f 91       	pop	r18
    1bf0:	0f 90       	pop	r0
    1bf2:	0b be       	out	0x3b, r0	; 59
    1bf4:	0f 90       	pop	r0
    1bf6:	0f be       	out	0x3f, r0	; 63
    1bf8:	0f 90       	pop	r0
    1bfa:	1f 90       	pop	r1
    1bfc:	18 95       	reti

00001bfe <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1bfe:	1f 92       	push	r1
    1c00:	0f 92       	push	r0
    1c02:	0f b6       	in	r0, 0x3f	; 63
    1c04:	0f 92       	push	r0
    1c06:	0b b6       	in	r0, 0x3b	; 59
    1c08:	0f 92       	push	r0
    1c0a:	11 24       	eor	r1, r1
    1c0c:	2f 93       	push	r18
    1c0e:	3f 93       	push	r19
    1c10:	4f 93       	push	r20
    1c12:	5f 93       	push	r21
    1c14:	6f 93       	push	r22
    1c16:	7f 93       	push	r23
    1c18:	8f 93       	push	r24
    1c1a:	9f 93       	push	r25
    1c1c:	af 93       	push	r26
    1c1e:	bf 93       	push	r27
    1c20:	ef 93       	push	r30
    1c22:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1c24:	e8 e9       	ldi	r30, 0x98	; 152
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	80 81       	ld	r24, Z
    1c2a:	91 81       	ldd	r25, Z+1	; 0x01
    1c2c:	82 5c       	subi	r24, 0xC2	; 194
    1c2e:	96 4b       	sbci	r25, 0xB6	; 182
    1c30:	91 83       	std	Z+1, r25	; 0x01
    1c32:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1c34:	84 e0       	ldi	r24, 0x04	; 4
    1c36:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1c3a:	ff 91       	pop	r31
    1c3c:	ef 91       	pop	r30
    1c3e:	bf 91       	pop	r27
    1c40:	af 91       	pop	r26
    1c42:	9f 91       	pop	r25
    1c44:	8f 91       	pop	r24
    1c46:	7f 91       	pop	r23
    1c48:	6f 91       	pop	r22
    1c4a:	5f 91       	pop	r21
    1c4c:	4f 91       	pop	r20
    1c4e:	3f 91       	pop	r19
    1c50:	2f 91       	pop	r18
    1c52:	0f 90       	pop	r0
    1c54:	0b be       	out	0x3b, r0	; 59
    1c56:	0f 90       	pop	r0
    1c58:	0f be       	out	0x3f, r0	; 63
    1c5a:	0f 90       	pop	r0
    1c5c:	1f 90       	pop	r1
    1c5e:	18 95       	reti

00001c60 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1c60:	1f 92       	push	r1
    1c62:	0f 92       	push	r0
    1c64:	0f b6       	in	r0, 0x3f	; 63
    1c66:	0f 92       	push	r0
    1c68:	0b b6       	in	r0, 0x3b	; 59
    1c6a:	0f 92       	push	r0
    1c6c:	11 24       	eor	r1, r1
    1c6e:	2f 93       	push	r18
    1c70:	3f 93       	push	r19
    1c72:	4f 93       	push	r20
    1c74:	5f 93       	push	r21
    1c76:	6f 93       	push	r22
    1c78:	7f 93       	push	r23
    1c7a:	8f 93       	push	r24
    1c7c:	9f 93       	push	r25
    1c7e:	af 93       	push	r26
    1c80:	bf 93       	push	r27
    1c82:	ef 93       	push	r30
    1c84:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1c86:	ea e9       	ldi	r30, 0x9A	; 154
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	80 81       	ld	r24, Z
    1c8c:	91 81       	ldd	r25, Z+1	; 0x01
    1c8e:	84 58       	subi	r24, 0x84	; 132
    1c90:	9d 46       	sbci	r25, 0x6D	; 109
    1c92:	91 83       	std	Z+1, r25	; 0x01
    1c94:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1c96:	85 e0       	ldi	r24, 0x05	; 5
    1c98:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1c9c:	ff 91       	pop	r31
    1c9e:	ef 91       	pop	r30
    1ca0:	bf 91       	pop	r27
    1ca2:	af 91       	pop	r26
    1ca4:	9f 91       	pop	r25
    1ca6:	8f 91       	pop	r24
    1ca8:	7f 91       	pop	r23
    1caa:	6f 91       	pop	r22
    1cac:	5f 91       	pop	r21
    1cae:	4f 91       	pop	r20
    1cb0:	3f 91       	pop	r19
    1cb2:	2f 91       	pop	r18
    1cb4:	0f 90       	pop	r0
    1cb6:	0b be       	out	0x3b, r0	; 59
    1cb8:	0f 90       	pop	r0
    1cba:	0f be       	out	0x3f, r0	; 63
    1cbc:	0f 90       	pop	r0
    1cbe:	1f 90       	pop	r1
    1cc0:	18 95       	reti

00001cc2 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1cc2:	1f 92       	push	r1
    1cc4:	0f 92       	push	r0
    1cc6:	0f b6       	in	r0, 0x3f	; 63
    1cc8:	0f 92       	push	r0
    1cca:	0b b6       	in	r0, 0x3b	; 59
    1ccc:	0f 92       	push	r0
    1cce:	11 24       	eor	r1, r1
    1cd0:	2f 93       	push	r18
    1cd2:	3f 93       	push	r19
    1cd4:	4f 93       	push	r20
    1cd6:	5f 93       	push	r21
    1cd8:	6f 93       	push	r22
    1cda:	7f 93       	push	r23
    1cdc:	8f 93       	push	r24
    1cde:	9f 93       	push	r25
    1ce0:	af 93       	push	r26
    1ce2:	bf 93       	push	r27
    1ce4:	ef 93       	push	r30
    1ce6:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1ce8:	ec e9       	ldi	r30, 0x9C	; 156
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	80 81       	ld	r24, Z
    1cee:	91 81       	ldd	r25, Z+1	; 0x01
    1cf0:	80 5e       	subi	r24, 0xE0	; 224
    1cf2:	98 44       	sbci	r25, 0x48	; 72
    1cf4:	91 83       	std	Z+1, r25	; 0x01
    1cf6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1cf8:	86 e0       	ldi	r24, 0x06	; 6
    1cfa:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <EventAddEvent>
	return;
}
    1cfe:	ff 91       	pop	r31
    1d00:	ef 91       	pop	r30
    1d02:	bf 91       	pop	r27
    1d04:	af 91       	pop	r26
    1d06:	9f 91       	pop	r25
    1d08:	8f 91       	pop	r24
    1d0a:	7f 91       	pop	r23
    1d0c:	6f 91       	pop	r22
    1d0e:	5f 91       	pop	r21
    1d10:	4f 91       	pop	r20
    1d12:	3f 91       	pop	r19
    1d14:	2f 91       	pop	r18
    1d16:	0f 90       	pop	r0
    1d18:	0b be       	out	0x3b, r0	; 59
    1d1a:	0f 90       	pop	r0
    1d1c:	0f be       	out	0x3f, r0	; 63
    1d1e:	0f 90       	pop	r0
    1d20:	1f 90       	pop	r1
    1d22:	18 95       	reti

00001d24 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1d24:	1f 92       	push	r1
    1d26:	0f 92       	push	r0
    1d28:	0f b6       	in	r0, 0x3f	; 63
    1d2a:	0f 92       	push	r0
    1d2c:	11 24       	eor	r1, r1
    1d2e:	0f 90       	pop	r0
    1d30:	0f be       	out	0x3f, r0	; 63
    1d32:	0f 90       	pop	r0
    1d34:	1f 90       	pop	r1
    1d36:	18 95       	reti

00001d38 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1d38:	1f 92       	push	r1
    1d3a:	0f 92       	push	r0
    1d3c:	0f b6       	in	r0, 0x3f	; 63
    1d3e:	0f 92       	push	r0
    1d40:	11 24       	eor	r1, r1
    1d42:	0f 90       	pop	r0
    1d44:	0f be       	out	0x3f, r0	; 63
    1d46:	0f 90       	pop	r0
    1d48:	1f 90       	pop	r1
    1d4a:	18 95       	reti

00001d4c <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1d4c:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1d50:	60 93 6f 00 	sts	0x006F, r22
}
    1d54:	08 95       	ret

00001d56 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1d56:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow<<TOIE3);
    1d5a:	60 93 71 00 	sts	0x0071, r22
}
    1d5e:	08 95       	ret

00001d60 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1d60:	80 91 84 00 	lds	r24, 0x0084
    1d64:	90 91 85 00 	lds	r25, 0x0085
    1d68:	84 5b       	subi	r24, 0xB4	; 180
    1d6a:	92 4e       	sbci	r25, 0xE2	; 226
    1d6c:	90 93 89 00 	sts	0x0089, r25
    1d70:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1d74:	ef e6       	ldi	r30, 0x6F	; 111
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	80 81       	ld	r24, Z
    1d7a:	82 60       	ori	r24, 0x02	; 2
    1d7c:	80 83       	st	Z, r24
}
    1d7e:	08 95       	ret

00001d80 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1d80:	80 91 84 00 	lds	r24, 0x0084
    1d84:	90 91 85 00 	lds	r25, 0x0085
    1d88:	88 56       	subi	r24, 0x68	; 104
    1d8a:	95 4c       	sbci	r25, 0xC5	; 197
    1d8c:	90 93 8b 00 	sts	0x008B, r25
    1d90:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1d94:	ef e6       	ldi	r30, 0x6F	; 111
    1d96:	f0 e0       	ldi	r31, 0x00	; 0
    1d98:	80 81       	ld	r24, Z
    1d9a:	84 60       	ori	r24, 0x04	; 4
    1d9c:	80 83       	st	Z, r24
}
    1d9e:	08 95       	ret

00001da0 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1da0:	80 91 84 00 	lds	r24, 0x0084
    1da4:	90 91 85 00 	lds	r25, 0x0085
    1da8:	80 5d       	subi	r24, 0xD0	; 208
    1daa:	9a 48       	sbci	r25, 0x8A	; 138
    1dac:	90 93 8d 00 	sts	0x008D, r25
    1db0:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1db4:	ef e6       	ldi	r30, 0x6F	; 111
    1db6:	f0 e0       	ldi	r31, 0x00	; 0
    1db8:	80 81       	ld	r24, Z
    1dba:	88 60       	ori	r24, 0x08	; 8
    1dbc:	80 83       	st	Z, r24
}
    1dbe:	08 95       	ret

00001dc0 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1dc0:	80 91 94 00 	lds	r24, 0x0094
    1dc4:	90 91 95 00 	lds	r25, 0x0095
    1dc8:	82 5c       	subi	r24, 0xC2	; 194
    1dca:	96 4b       	sbci	r25, 0xB6	; 182
    1dcc:	90 93 99 00 	sts	0x0099, r25
    1dd0:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1dd4:	e1 e7       	ldi	r30, 0x71	; 113
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	82 60       	ori	r24, 0x02	; 2
    1ddc:	80 83       	st	Z, r24
}
    1dde:	08 95       	ret

00001de0 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1de0:	80 91 94 00 	lds	r24, 0x0094
    1de4:	90 91 95 00 	lds	r25, 0x0095
    1de8:	84 58       	subi	r24, 0x84	; 132
    1dea:	9d 46       	sbci	r25, 0x6D	; 109
    1dec:	90 93 9b 00 	sts	0x009B, r25
    1df0:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1df4:	e1 e7       	ldi	r30, 0x71	; 113
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	80 81       	ld	r24, Z
    1dfa:	84 60       	ori	r24, 0x04	; 4
    1dfc:	80 83       	st	Z, r24
}
    1dfe:	08 95       	ret

00001e00 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1e00:	80 91 94 00 	lds	r24, 0x0094
    1e04:	90 91 95 00 	lds	r25, 0x0095
    1e08:	80 5e       	subi	r24, 0xE0	; 224
    1e0a:	98 44       	sbci	r25, 0x48	; 72
    1e0c:	90 93 9d 00 	sts	0x009D, r25
    1e10:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1e14:	e1 e7       	ldi	r30, 0x71	; 113
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	88 60       	ori	r24, 0x08	; 8
    1e1c:	80 83       	st	Z, r24
}
    1e1e:	08 95       	ret

00001e20 <PWM_init>:

void PWM_init(void){
	pwmVal=0xFF;
    1e20:	8f ef       	ldi	r24, 0xFF	; 255
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	90 93 5f 01 	sts	0x015F, r25
    1e28:	80 93 5e 01 	sts	0x015E, r24
	OCR0A=0xFF;
    1e2c:	8f ef       	ldi	r24, 0xFF	; 255
    1e2e:	87 bd       	out	0x27, r24	; 39
	TCCR0A=0b01111010;
    1e30:	8a e7       	ldi	r24, 0x7A	; 122
    1e32:	84 bd       	out	0x24, r24	; 36
	TIMSK0|=(0<<OCIE0A)|(1<<TOIE0);
    1e34:	ee e6       	ldi	r30, 0x6E	; 110
    1e36:	f0 e0       	ldi	r31, 0x00	; 0
    1e38:	80 81       	ld	r24, Z
    1e3a:	81 60       	ori	r24, 0x01	; 1
    1e3c:	80 83       	st	Z, r24
}
    1e3e:	08 95       	ret

00001e40 <TIMER_SetPWMVal>:

void TIMER_SetPWMVal(U8 pwm){
	delta=((S16)pwm-pwmVal);
    1e40:	68 2f       	mov	r22, r24
    1e42:	70 e0       	ldi	r23, 0x00	; 0
    1e44:	40 91 5e 01 	lds	r20, 0x015E
    1e48:	50 91 5f 01 	lds	r21, 0x015F
    1e4c:	cb 01       	movw	r24, r22
    1e4e:	84 1b       	sub	r24, r20
    1e50:	95 0b       	sbc	r25, r21
	pwmVal=pwmVal+delta/4;
    1e52:	9c 01       	movw	r18, r24
    1e54:	12 f4       	brpl	.+4      	; 0x1e5a <TIMER_SetPWMVal+0x1a>
    1e56:	2d 5f       	subi	r18, 0xFD	; 253
    1e58:	3f 4f       	sbci	r19, 0xFF	; 255
    1e5a:	35 95       	asr	r19
    1e5c:	27 95       	ror	r18
    1e5e:	35 95       	asr	r19
    1e60:	27 95       	ror	r18
    1e62:	24 0f       	add	r18, r20
    1e64:	35 1f       	adc	r19, r21
    1e66:	30 93 5f 01 	sts	0x015F, r19
    1e6a:	20 93 5e 01 	sts	0x015E, r18
	delta=(S16)pwm+delta/2;
    1e6e:	9c 01       	movw	r18, r24
    1e70:	99 23       	and	r25, r25
    1e72:	14 f4       	brge	.+4      	; 0x1e78 <TIMER_SetPWMVal+0x38>
    1e74:	2f 5f       	subi	r18, 0xFF	; 255
    1e76:	3f 4f       	sbci	r19, 0xFF	; 255
    1e78:	35 95       	asr	r19
    1e7a:	27 95       	ror	r18
    1e7c:	62 0f       	add	r22, r18
    1e7e:	73 1f       	adc	r23, r19
    1e80:	70 93 61 01 	sts	0x0161, r23
    1e84:	60 93 60 01 	sts	0x0160, r22
	if(delta>255){
    1e88:	6f 3f       	cpi	r22, 0xFF	; 255
    1e8a:	71 05       	cpc	r23, r1
    1e8c:	21 f0       	breq	.+8      	; 0x1e96 <TIMER_SetPWMVal+0x56>
    1e8e:	1c f0       	brlt	.+6      	; 0x1e96 <TIMER_SetPWMVal+0x56>
		OCR0A=255;
    1e90:	8f ef       	ldi	r24, 0xFF	; 255
    1e92:	87 bd       	out	0x27, r24	; 39
    1e94:	08 95       	ret
	}else if(delta<0){
    1e96:	77 23       	and	r23, r23
    1e98:	14 f4       	brge	.+4      	; 0x1e9e <TIMER_SetPWMVal+0x5e>
		OCR0A=0;
    1e9a:	17 bc       	out	0x27, r1	; 39
    1e9c:	08 95       	ret
	}else{
		OCR0A=delta;
    1e9e:	67 bd       	out	0x27, r22	; 39
    1ea0:	08 95       	ret

00001ea2 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1ea2:	2b e0       	ldi	r18, 0x0B	; 11
    1ea4:	88 e1       	ldi	r24, 0x18	; 24
    1ea6:	90 e0       	ldi	r25, 0x00	; 0
    1ea8:	0f b6       	in	r0, 0x3f	; 63
    1eaa:	f8 94       	cli
    1eac:	a8 95       	wdr
    1eae:	80 93 60 00 	sts	0x0060, r24
    1eb2:	0f be       	out	0x3f, r0	; 63
    1eb4:	20 93 60 00 	sts	0x0060, r18
}
    1eb8:	08 95       	ret

00001eba <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1eba:	04 b6       	in	r0, 0x34	; 52
    1ebc:	03 fe       	sbrs	r0, 3
    1ebe:	06 c0       	rjmp	.+12     	; 0x1ecc <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1ec0:	84 b7       	in	r24, 0x34	; 52
    1ec2:	87 7f       	andi	r24, 0xF7	; 247
    1ec4:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1ec6:	80 e1       	ldi	r24, 0x10	; 16
    1ec8:	0e 94 4b 0b 	call	0x1696	; 0x1696 <AddError>
	}
}
    1ecc:	08 95       	ret

00001ece <__divmodhi4>:
    1ece:	97 fb       	bst	r25, 7
    1ed0:	09 2e       	mov	r0, r25
    1ed2:	07 26       	eor	r0, r23
    1ed4:	0a d0       	rcall	.+20     	; 0x1eea <__divmodhi4_neg1>
    1ed6:	77 fd       	sbrc	r23, 7
    1ed8:	04 d0       	rcall	.+8      	; 0x1ee2 <__divmodhi4_neg2>
    1eda:	0c d0       	rcall	.+24     	; 0x1ef4 <__udivmodhi4>
    1edc:	06 d0       	rcall	.+12     	; 0x1eea <__divmodhi4_neg1>
    1ede:	00 20       	and	r0, r0
    1ee0:	1a f4       	brpl	.+6      	; 0x1ee8 <__divmodhi4_exit>

00001ee2 <__divmodhi4_neg2>:
    1ee2:	70 95       	com	r23
    1ee4:	61 95       	neg	r22
    1ee6:	7f 4f       	sbci	r23, 0xFF	; 255

00001ee8 <__divmodhi4_exit>:
    1ee8:	08 95       	ret

00001eea <__divmodhi4_neg1>:
    1eea:	f6 f7       	brtc	.-4      	; 0x1ee8 <__divmodhi4_exit>
    1eec:	90 95       	com	r25
    1eee:	81 95       	neg	r24
    1ef0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ef2:	08 95       	ret

00001ef4 <__udivmodhi4>:
    1ef4:	aa 1b       	sub	r26, r26
    1ef6:	bb 1b       	sub	r27, r27
    1ef8:	51 e1       	ldi	r21, 0x11	; 17
    1efa:	07 c0       	rjmp	.+14     	; 0x1f0a <__udivmodhi4_ep>

00001efc <__udivmodhi4_loop>:
    1efc:	aa 1f       	adc	r26, r26
    1efe:	bb 1f       	adc	r27, r27
    1f00:	a6 17       	cp	r26, r22
    1f02:	b7 07       	cpc	r27, r23
    1f04:	10 f0       	brcs	.+4      	; 0x1f0a <__udivmodhi4_ep>
    1f06:	a6 1b       	sub	r26, r22
    1f08:	b7 0b       	sbc	r27, r23

00001f0a <__udivmodhi4_ep>:
    1f0a:	88 1f       	adc	r24, r24
    1f0c:	99 1f       	adc	r25, r25
    1f0e:	5a 95       	dec	r21
    1f10:	a9 f7       	brne	.-22     	; 0x1efc <__udivmodhi4_loop>
    1f12:	80 95       	com	r24
    1f14:	90 95       	com	r25
    1f16:	bc 01       	movw	r22, r24
    1f18:	cd 01       	movw	r24, r26
    1f1a:	08 95       	ret

00001f1c <_exit>:
    1f1c:	f8 94       	cli

00001f1e <__stop_program>:
    1f1e:	ff cf       	rjmp	.-2      	; 0x1f1e <__stop_program>
