{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 1078.9,
        "simulation_time(ms)": 1000.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 220,
        "latch": 1706,
        "Adder": 758,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 220,
        "Total Node": 2685
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 1422.7,
        "simulation_time(ms)": 1375.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 1397.8,
        "simulation_time(ms)": 1346.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 1395.7,
        "simulation_time(ms)": 1352.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 310.1,
        "simulation_time(ms)": 273.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 89,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 89,
        "Total Node": 922
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 412.6,
        "simulation_time(ms)": 395.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 431.3,
        "simulation_time(ms)": 405.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 419.4,
        "simulation_time(ms)": 403.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 21.3,
        "exec_time(ms)": 2946.5,
        "simulation_time(ms)": 2773.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 391,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 6582
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 3738.3,
        "simulation_time(ms)": 3629.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 3713.1,
        "simulation_time(ms)": 3604.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 3641.3,
        "simulation_time(ms)": 3536.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 1747.4,
        "simulation_time(ms)": 1638.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 327,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 327,
        "Total Node": 4230
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 2315.8,
        "simulation_time(ms)": 2252.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 2318,
        "simulation_time(ms)": 2248,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 2267.7,
        "simulation_time(ms)": 2208,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 2934.8,
        "simulation_time(ms)": 2783,
        "test_coverage(%)": 99.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 364,
        "latch": 4400,
        "Adder": 1585,
        "generic logic size": 4,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 364,
        "Total Node": 6350
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 3618.9,
        "simulation_time(ms)": 3525.8,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 3603.9,
        "simulation_time(ms)": 3505.4,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 3633,
        "simulation_time(ms)": 3536.9,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 450.5,
        "simulation_time(ms)": 406.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 103,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 103,
        "Total Node": 1326
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 720.5,
        "simulation_time(ms)": 695.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 730.4,
        "simulation_time(ms)": 696.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 729.1,
        "simulation_time(ms)": 705.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 9058.5,
        "simulation_time(ms)": 8533.7,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 915,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 915,
        "Total Node": 17762
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 10822.1,
        "simulation_time(ms)": 10519.3,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 10755.1,
        "simulation_time(ms)": 10443.1,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 10800.1,
        "simulation_time(ms)": 10496.6,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 4948.8,
        "simulation_time(ms)": 4675.9,
        "test_coverage(%)": 99.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 573,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 573,
        "Total Node": 9798
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 5918.8,
        "simulation_time(ms)": 5744.3,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 5959.5,
        "simulation_time(ms)": 5790.4,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 5808.8,
        "simulation_time(ms)": 5651.6,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 615.4,
        "simulation_time(ms)": 557.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 143,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 143,
        "Total Node": 1620
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 968.8,
        "simulation_time(ms)": 923.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 884.7,
        "simulation_time(ms)": 847.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 933.2,
        "simulation_time(ms)": 896.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 14479.4,
        "simulation_time(ms)": 13553.9,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1430,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 1430,
        "Total Node": 33049
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 68.8,
        "exec_time(ms)": 16982.7,
        "simulation_time(ms)": 16457.9,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 16845.4,
        "simulation_time(ms)": 16218.6,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 68.1,
        "exec_time(ms)": 16637.4,
        "simulation_time(ms)": 16043.2,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 9331.1,
        "simulation_time(ms)": 8702.2,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1262,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 1262,
        "Total Node": 22471
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 48.6,
        "exec_time(ms)": 10053.2,
        "simulation_time(ms)": 9682.9,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 11796.5,
        "simulation_time(ms)": 11401.1,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 9377.7,
        "simulation_time(ms)": 9016.3,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
