module AND {
public:
	input a,b;
	output y = a & b;
};

testbench AND_tb {
	reg a,b;
	wire y;
	AND gate(a,b,y);

	AND_tb() {
		$monitor(a,b,y);
		$dumpfile("ex.vcd");
		$dumpvars(0, AND_tb);

		a = 0;
		b = 0;

		#100
		a = 1;

		#100
		a = 0;
		b = 1;

		#100
		a = 1;
		b = 1;
	}
};
