// Seed: 3939591752
module module_0 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1
);
  generate
    assign id_3 = id_0;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.type_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  assign module_0.type_0 = 0;
  always @(id_4 == 1 - 1) begin : LABEL_0
    id_4 <= id_4;
  end
endmodule
