/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [10:0] _04_;
  wire celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire celloutsig_0_30z;
  wire [22:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [2:0] celloutsig_0_40z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [31:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  reg [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  reg [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_6z[2]);
  assign celloutsig_1_17z = ~celloutsig_1_9z[6];
  assign celloutsig_1_1z = ~((in_data[182] | in_data[155]) & in_data[186]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | _00_) & celloutsig_1_2z[4]);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_2z[2]) & celloutsig_1_15z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | in_data[11]) & _01_);
  assign celloutsig_0_16z = ~((_02_ | celloutsig_0_0z) & celloutsig_0_15z[4]);
  reg [10:0] _12_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 11'h000;
    else _12_ <= in_data[120:110];
  assign { _04_[10:2], _00_, _04_[0] } = _12_;
  reg [9:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 10'h000;
    else _13_ <= in_data[25:16];
  assign { _03_[9:7], _01_, _02_, _03_[4:0] } = _13_;
  assign celloutsig_0_32z = { _03_[8], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_16z } & { celloutsig_0_10z[19:2], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_35z = { in_data[65:50], celloutsig_0_30z } & { celloutsig_0_32z[22:7], celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[120:112] & { _04_[10:8], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_6z, _03_[9:7], _01_, _02_, _03_[4:0], celloutsig_0_5z, celloutsig_0_7z, _03_[9:7], _01_, _02_, _03_[4:0], celloutsig_0_0z } & { in_data[55:33], celloutsig_0_8z };
  assign celloutsig_0_11z = { _03_[9:7], _01_, _02_, _03_[4:2], celloutsig_0_5z } & { celloutsig_0_4z[15:9], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_10z[17:9], celloutsig_0_0z } & celloutsig_0_15z[15:6];
  assign celloutsig_0_4z = { in_data[77:63], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z, celloutsig_0_0z, _03_[9:7], _01_, _02_, _03_[4:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z[4:1], celloutsig_0_0z } / { 1'h1, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_17z[9:5], celloutsig_0_12z } / { 1'h1, _03_[8:7], _01_, _02_, _03_[4:0] };
  assign celloutsig_1_15z = celloutsig_1_8z[12:9] === { celloutsig_1_8z[7:5], celloutsig_1_3z };
  assign celloutsig_0_30z = { celloutsig_0_10z[17], celloutsig_0_6z, celloutsig_0_14z } === celloutsig_0_11z[7:5];
  assign celloutsig_0_34z = in_data[63:56] <= celloutsig_0_4z[10:3];
  assign celloutsig_0_20z = { celloutsig_0_11z[6:4], celloutsig_0_13z, celloutsig_0_13z } <= { celloutsig_0_10z[10:7], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z[14:6], celloutsig_0_3z } || { _03_[9:7], _01_, _02_, _03_[4:1], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } < in_data[64:41];
  assign celloutsig_1_18z = { celloutsig_1_13z[14:8], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_17z } < { celloutsig_1_12z[29:15], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, _04_[10:2], _00_, _04_[0], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[22] & ~(in_data[15]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[14]);
  assign celloutsig_0_13z = celloutsig_0_6z & ~(celloutsig_0_11z[4]);
  assign celloutsig_0_18z = celloutsig_0_7z & ~(celloutsig_0_16z);
  assign celloutsig_1_13z = { _04_[3:2], _00_, celloutsig_1_9z } * { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_4z = _04_[6:3] !== celloutsig_1_2z[3:0];
  assign celloutsig_0_38z = | celloutsig_0_35z[15:9];
  assign celloutsig_0_6z = | { celloutsig_0_4z[9:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = | { _03_[3:0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_3z = _03_[4] & celloutsig_0_1z;
  assign celloutsig_0_39z = celloutsig_0_38z & celloutsig_0_21z[3];
  assign celloutsig_1_3z = in_data[172] & in_data[158];
  assign celloutsig_1_16z = celloutsig_1_13z[6] & celloutsig_1_9z[3];
  assign celloutsig_0_24z = celloutsig_0_4z[11] & celloutsig_0_17z[4];
  assign celloutsig_1_2z = in_data[138:134] >> in_data[126:122];
  assign celloutsig_1_11z = celloutsig_1_8z[11:0] >> { in_data[106:96], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z } >> { celloutsig_0_10z[12:6], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_1z, _04_[10:2], _00_, _04_[0], celloutsig_1_7z } >>> { _04_[9:2], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_8z[11:2], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z } >>> { celloutsig_1_11z[8:3], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_9z = ~((celloutsig_0_4z[12] & celloutsig_0_7z) | celloutsig_0_4z[12]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_40z = 3'h0;
    else if (!clkin_data[96]) celloutsig_0_40z = { celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 13'h0000;
    else if (!clkin_data[128]) celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 12'h000;
    else if (!clkin_data[128]) celloutsig_1_9z = { in_data[184], _04_[10:2], _00_, _04_[0] };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_25z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_25z = celloutsig_0_17z[7:3];
  assign _03_[6:5] = { _01_, _02_ };
  assign _04_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
