-- VHDL for IBM SMS ALD page 13.12.07.1
-- Title: OP MODIFIER DECODE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/20/2020 4:34:11 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_12_07_1_OP_MODIFIER_DECODE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_1_BIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_2_BIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_4_BIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_2_BIT:	 in STD_LOGIC;
		PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD:	 out STD_LOGIC;
		PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD:	 out STD_LOGIC;
		PS_NOT_4_DOT_2_DOT_1_OP_MOD:	 out STD_LOGIC;
		PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD:	 out STD_LOGIC);
end ALD_13_12_07_1_OP_MODIFIER_DECODE;

architecture behavioral of ALD_13_12_07_1_OP_MODIFIER_DECODE is 

	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_3F_H: STD_LOGIC;
	signal OUT_2F_A: STD_LOGIC;
	signal OUT_3H_NoPin: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;

begin

	OUT_3B_NoPin <= NOT(PS_OP_MOD_REG_NOT_1_BIT AND PS_OP_MOD_REG_NOT_2_BIT AND PS_OP_MOD_REG_NOT_4_BIT );
	OUT_2B_D <= NOT OUT_3B_NoPin;
	OUT_3D_NoPin <= NOT(PS_OP_MOD_REG_NOT_4_BIT AND PS_OP_MOD_REG_NOT_2_BIT AND PS_OP_MOD_REG_1_BIT );
	OUT_2D_D <= NOT OUT_3D_NoPin;
	OUT_3F_H <= NOT(PS_OP_MOD_REG_1_BIT AND PS_OP_MOD_REG_NOT_4_BIT AND PS_OP_MOD_REG_2_BIT );
	OUT_2F_A <= NOT OUT_3F_H;
	OUT_3H_NoPin <= NOT(PS_OP_MOD_REG_NOT_4_BIT AND PS_OP_MOD_REG_NOT_1_BIT AND PS_OP_MOD_REG_2_BIT );
	OUT_2H_R <= NOT OUT_3H_NoPin;

	PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD <= OUT_2B_D;
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD <= OUT_2D_D;
	PS_NOT_4_DOT_2_DOT_1_OP_MOD <= OUT_2F_A;
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD <= OUT_2H_R;


end;
