Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 31 11:03:50 2022
| Host         : StoneXu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divider_with_cache_top_timing_summary_routed.rpt -pb divider_with_cache_top_timing_summary_routed.pb -rpx divider_with_cache_top_timing_summary_routed.rpx -warn_on_violation
| Design       : divider_with_cache_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.128        0.000                      0                 1252        0.036        0.000                      0                 1252        3.750        0.000                       0                   518  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             2.128        0.000                      0                 1252        0.036        0.000                      0                 1252        3.750        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        2.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/rem_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.721ns (34.706%)  route 5.119ns (65.295%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.201    11.952    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_1_1/A1
    SLICE_X6Y58          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.283    12.235 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.806    13.041    divider_with_cache_1/data_out[1]
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.165 r  divider_with_cache_1/rem_int[1]_i_1/O
                         net (fo=1, routed)           0.000    13.165    divider_with_cache_1/rem_int[1]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.601    15.024    divider_with_cache_1/BCLK
    SLICE_X5Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[1]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.029    15.293    divider_with_cache_1/rem_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/q_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 2.864ns (36.855%)  route 4.906ns (63.145%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.201    11.952    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_15_15/A1
    SLICE_X6Y58          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.426    12.377 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_15_15/SP/O
                         net (fo=1, routed)           0.593    12.971    divider_with_cache_1/cache_inst/spram_inst/data_out[15]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124    13.095 r  divider_with_cache_1/cache_inst/spram_inst/q_int[7]_i_2/O
                         net (fo=1, routed)           0.000    13.095    divider_with_cache_1/cache_inst_n_23
    SLICE_X6Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.603    15.026    divider_with_cache_1/BCLK
    SLICE_X6Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[7]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    15.347    divider_with_cache_1/q_int_reg[7]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/q_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.872ns (37.091%)  route 4.870ns (62.909%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.201    11.952    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_14_14/A1
    SLICE_X6Y58          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.434    12.385 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_14_14/SP/O
                         net (fo=1, routed)           0.557    12.943    divider_with_cache_1/cache_inst/spram_inst/data_out[14]
    SLICE_X6Y56          LUT5 (Prop_lut5_I1_O)        0.124    13.067 r  divider_with_cache_1/cache_inst/spram_inst/q_int[6]_i_1/O
                         net (fo=1, routed)           0.000    13.067    divider_with_cache_1/cache_inst_n_22
    SLICE_X6Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.603    15.026    divider_with_cache_1/BCLK
    SLICE_X6Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    15.343    divider_with_cache_1/q_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/rem_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 2.735ns (35.596%)  route 4.949ns (64.404%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.066    11.816    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_0_0/A1
    SLICE_X6Y57          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.297    12.113 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.771    12.884    divider_with_cache_1/data_out[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124    13.008 r  divider_with_cache_1/rem_int[0]_i_1/O
                         net (fo=1, routed)           0.000    13.008    divider_with_cache_1/rem_int[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.601    15.024    divider_with_cache_1/BCLK
    SLICE_X5Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[0]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.032    15.296    divider_with_cache_1/rem_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/rem_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 2.870ns (37.551%)  route 4.773ns (62.449%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.021    11.771    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_4_4/A1
    SLICE_X2Y59          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.432    12.203 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_4_4/SP/O
                         net (fo=1, routed)           0.640    12.843    divider_with_cache_1/data_out[4]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124    12.967 r  divider_with_cache_1/rem_int[4]_i_1/O
                         net (fo=1, routed)           0.000    12.967    divider_with_cache_1/rem_int[4]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.603    15.026    divider_with_cache_1/BCLK
    SLICE_X3Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.031    15.280    divider_with_cache_1/rem_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 2.855ns (37.536%)  route 4.751ns (62.464%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.066    11.816    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_11_11/A1
    SLICE_X6Y57          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.417    12.233 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_11_11/SP/O
                         net (fo=1, routed)           0.574    12.807    divider_with_cache_1/cache_inst/spram_inst/data_out[11]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.124    12.931 r  divider_with_cache_1/cache_inst/spram_inst/q_int[3]_i_1/O
                         net (fo=1, routed)           0.000    12.931    divider_with_cache_1/cache_inst_n_19
    SLICE_X7Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.603    15.026    divider_with_cache_1/BCLK
    SLICE_X7Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.029    15.295    divider_with_cache_1/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.735ns (35.990%)  route 4.864ns (64.010%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.201    11.952    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_13_13/A1
    SLICE_X6Y58          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.297    12.249 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_13_13/SP/O
                         net (fo=1, routed)           0.551    12.800    divider_with_cache_1/cache_inst/spram_inst/data_out[13]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.124    12.924 r  divider_with_cache_1/cache_inst/spram_inst/q_int[5]_i_1/O
                         net (fo=1, routed)           0.000    12.924    divider_with_cache_1/cache_inst_n_21
    SLICE_X7Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.603    15.026    divider_with_cache_1/BCLK
    SLICE_X7Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    15.297    divider_with_cache_1/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -12.924    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 2.721ns (36.052%)  route 4.826ns (63.948%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.066    11.816    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_12_12/A1
    SLICE_X6Y57          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.283    12.099 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_12_12/SP/O
                         net (fo=1, routed)           0.649    12.748    divider_with_cache_1/cache_inst/spram_inst/data_out[12]
    SLICE_X8Y57          LUT4 (Prop_lut4_I1_O)        0.124    12.872 r  divider_with_cache_1/cache_inst/spram_inst/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000    12.872    divider_with_cache_1/cache_inst_n_20
    SLICE_X8Y57          FDRE                                         r  divider_with_cache_1/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.523    14.946    divider_with_cache_1/BCLK
    SLICE_X8Y57          FDRE                                         r  divider_with_cache_1/q_int_reg[4]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.077    15.246    divider_with_cache_1/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/q_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 2.850ns (37.410%)  route 4.769ns (62.590%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.066    11.816    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_8_8/A1
    SLICE_X6Y59          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.412    12.228 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_8_8/SP/O
                         net (fo=1, routed)           0.591    12.820    divider_with_cache_1/cache_inst/spram_inst/data_out[8]
    SLICE_X6Y56          LUT4 (Prop_lut4_I1_O)        0.124    12.944 r  divider_with_cache_1/cache_inst/spram_inst/q_int[0]_i_1/O
                         net (fo=1, routed)           0.000    12.944    divider_with_cache_1/cache_inst_n_16
    SLICE_X6Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.603    15.026    divider_with_cache_1/BCLK
    SLICE_X6Y56          FDRE                                         r  divider_with_cache_1/q_int_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.079    15.345    divider_with_cache_1/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 divider_with_cache_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_with_cache_1/rem_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 2.735ns (36.188%)  route 4.823ns (63.812%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.722     5.325    divider_with_cache_1/BCLK
    SLICE_X5Y60          FDRE                                         r  divider_with_cache_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  divider_with_cache_1/y_reg[5]/Q
                         net (fo=21, routed)          1.125     6.869    divider_with_cache_1/cache_inst/cam_inst/tag_in[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.296     7.165 r  divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     7.165    divider_with_cache_1/cache_inst/cam_inst/i__carry_i_3__4_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  divider_with_cache_1/cache_inst/cam_inst/eqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=6, routed)           1.250     9.122    divider_with_cache_1/cache_inst/cam_inst/eqOp4_out
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.357     9.479 r  divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2/O
                         net (fo=2, routed)           0.737    10.216    divider_with_cache_1/cache_inst/cam_inst/sloc_reg[6][4]_srl7_i_2_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.326    10.542 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.542    divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    10.751 r  divider_with_cache_1/cache_inst/cam_inst/mem_reg_0_7_0_0_i_2/O
                         net (fo=16, routed)          1.066    11.816    divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_6_6/A1
    SLICE_X6Y59          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.297    12.113 r  divider_with_cache_1/cache_inst/spram_inst/mem_reg_0_7_6_6/SP/O
                         net (fo=1, routed)           0.645    12.758    divider_with_cache_1/data_out[6]
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124    12.882 r  divider_with_cache_1/rem_int[6]_i_1/O
                         net (fo=1, routed)           0.000    12.882    divider_with_cache_1/rem_int[6]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         1.601    15.024    divider_with_cache_1/BCLK
    SLICE_X5Y59          FDRE                                         r  divider_with_cache_1/rem_int_reg[6]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    15.295    divider_with_cache_1/rem_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  2.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA_D1/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB_D1/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMD32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC_D1/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMS32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMS32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.596     1.515    IOExpansion_1/uart_rx_i0/data_fifo_i0/BCLK
    SLICE_X7Y68          FDRE                                         r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IOExpansion_1/uart_rx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.218     1.875    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/ADDRD0
    SLICE_X6Y68          RAMS32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.865     2.030    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/WCLK
    SLICE_X6Y68          RAMS32                                       r  IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD_D1/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.838    IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_6_6/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_tx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.575     1.494    IOExpansion_1/uart_tx_i0/data_fifo_i0/BCLK
    SLICE_X11Y55         FDRE                                         r  IOExpansion_1/uart_tx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  IOExpansion_1/uart_tx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.229     1.865    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/ADDRD0
    SLICE_X10Y55         RAMD32                                       r  IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.846     2.011    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 IOExpansion_1/uart_tx_i0/data_fifo_i0/wr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.575     1.494    IOExpansion_1/uart_tx_i0/data_fifo_i0/BCLK
    SLICE_X11Y55         FDRE                                         r  IOExpansion_1/uart_tx_i0/data_fifo_i0/wr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  IOExpansion_1/uart_tx_i0/data_fifo_i0/wr_pt_reg[0]/Q
                         net (fo=22, routed)          0.229     1.865    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/ADDRD0
    SLICE_X10Y55         RAMD32                                       r  IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUF_GP_1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUF_GP_1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUF_GP_1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUF_GP_1/BUFG/O
                         net (fo=517, routed)         0.846     2.011    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUF_GP_1/BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y54     BtnU_debouncer/FSM_sequential_debounce_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y53     BtnU_debouncer/FSM_sequential_debounce_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y53     BtnU_debouncer/FSM_sequential_debounce_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y58     IOExpansion_1/dwInTemp_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y57     IOExpansion_1/dwInTemp_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y57     IOExpansion_1/dwInTemp_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y58    IOExpansion_1/dwInTemp_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y58    IOExpansion_1/dwInTemp_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y58     IOExpansion_1/dwInTemp_reg[0][6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     IOExpansion_1/uart_rx_i0/data_fifo_i0/data_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y54    IOExpansion_1/uart_tx_i0/data_fifo_i0/data_reg_0_7_6_7/RAMB/CLK



