# Multiplation-by-repeated-addtiion-Multipath-and-Datapath-
This Verilog code implements a simple multiplication circuit using a datapath and a controller. The system multiplies two 16-bit numbers using an iterative addition process.


SOFTWARE USED : IVERILOG AND GTKWAVE

Process:

1--> Write codes for the MULTIPLICATION module which contains both DATAPATH and CONTROLPATH , and a TESTBENCH .

2--> Both the TESTBENCH and MULTICATION should be in same folder.

3--> Run the TERMINAL from that FOLDER.

4--> Instantiate iverilog by command ----  iverilog -o    FOLDER NAME    MULTIPLICATION MODULE NAME   TESTBENCH MODULE NAME

5--> Then use the command for output ----  vvp FOLDER NAME

6--> Then use the command for wave output --- gtkwave    VCD FILE NAME.vcd




![785aa401-2ef5-4397-aa09-b63f320cb252-0](https://github.com/user-attachments/assets/b8b1da5d-9459-47e1-8ef9-4a45e7572460)
![785aa401-2ef5-4397-aa09-b63f320cb252-1](https://github.com/user-attachments/assets/8baa2c0d-2f5c-4fb5-ba51-4496859e94b0)
![785aa401-2ef5-4397-aa09-b63f320cb252-2](https://github.com/user-attachments/assets/e1137bb9-b5b6-4594-9e50-3527df8a8f1f)
![785aa401-2ef5-4397-aa09-b63f320cb252-3](https://github.com/user-attachments/assets/a4eac59b-ce11-4511-abfc-857651c548e9)




