// Seed: 2243552659
module module_0 #(
    parameter id_1 = 32'd5,
    parameter id_2 = 32'd21
) ();
  generate
    defparam id_1.id_2 = 1;
  endgenerate
  wire id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input wire id_0
);
  genvar id_2;
  assign id_2 = id_0;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(posedge id_1 or posedge 1) id_1)
  else;
  wire id_5;
  assign id_4 = 1 >= 1;
endmodule
