{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "2a18229d-090c-4ef2-9abd-cdc5ddbc8e7e",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext pytest_notebook.ipy_magic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "2b8c2905-f313-436b-acea-90c7b4383080",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.10.0, pytest-8.1.1, pluggy-1.4.0 -- /usr/local/bin/python\n",
      "cachedir: .pytest_cache\n",
      "rootdir: /tmp/tmp1wwr7nbv\n",
      "configfile: pytest.ini\n",
      "plugins: pytest_notebook-0.10.0, anyio-4.3.0\n",
      "\u001b[1mcollecting ... \u001b[0mcollected 32 items\n",
      "\n",
      "test_ipycell.py::test_howto[arrays.ipynb] \u001b[32mPASSED\u001b[0m\u001b[32m                         [  3%]\u001b[0m\n",
      "test_ipycell.py::test_howto[basics.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                         [  6%]\u001b[0m\n",
      "test_ipycell.py::test_howto[blinky.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                         [  9%]\u001b[0m\n",
      "test_ipycell.py::test_howto[co-verification.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                [ 12%]\u001b[0m\n",
      "test_ipycell.py::test_howto[cyrite_memories.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                [ 15%]\u001b[0m\n",
      "test_ipycell.py::test_howto[extensions.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                     [ 18%]\u001b[0m\n",
      "test_ipycell.py::test_howto[fsm_counter.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                    [ 21%]\u001b[0m\n",
      "test_ipycell.py::test_howto[generators.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                     [ 25%]\u001b[0m\n",
      "test_ipycell.py::test_howto[library.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                        [ 28%]\u001b[0m\n",
      "test_ipycell.py::test_howto[methods.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                        [ 31%]\u001b[0m\n",
      "test_ipycell.py::test_howto[operations.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                     [ 34%]\u001b[0m\n",
      "test_ipycell.py::test_howto[ports.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                          [ 37%]\u001b[0m\n",
      "test_ipycell.py::test_howto[rtlil.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                          [ 40%]\u001b[0m\n",
      "test_ipycell.py::test_howto[sim_intro.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                      [ 43%]\u001b[0m\n",
      "test_ipycell.py::test_howto[signals_interfaces.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m             [ 46%]\u001b[0m\n",
      "test_ipycell.py::test_howto[simulation.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m                     [ 50%]\u001b[0m\n",
      "test_ipycell.py::test_howto[stdlogic.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                       [ 53%]\u001b[0m\n",
      "test_ipycell.py::test_howto[xclkdomain.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m                     [ 56%]\u001b[0m\n",
      "test_ipycell.py::test_examples[example_fsm_hysteresis.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m      [ 59%]\u001b[0m\n",
      "test_ipycell.py::test_examples[fun_stuff.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                   [ 62%]\u001b[0m\n",
      "test_ipycell.py::test_examples[generator_functions.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m         [ 65%]\u001b[0m\n",
      "test_ipycell.py::test_examples[gray_counter.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                [ 68%]\u001b[0m\n",
      "test_ipycell.py::test_examples[advanced_generators.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m         [ 71%]\u001b[0m\n",
      "test_ipycell.py::test_examples[conditional_pitfalls.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m        [ 75%]\u001b[0m\n",
      "test_ipycell.py::test_examples[pipeline_generators.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m         [ 78%]\u001b[0m\n",
      "test_ipycell.py::test_examples[class_factories.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m             [ 81%]\u001b[0m\n",
      "test_ipycell.py::test_examples[codec10b8b.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                  [ 84%]\u001b[0m\n",
      "test_ipycell.py::test_examples[soc_auxiliaries.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m             [ 87%]\u001b[0m\n",
      "test_ipycell.py::test_examples[crc.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                         [ 90%]\u001b[0m\n",
      "test_ipycell.py::test_examples[tdpram.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                      [ 93%]\u001b[0m\n",
      "test_ipycell.py::test_examples[example_barrelshifter.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m       [ 96%]\u001b[0m\n",
      "test_ipycell.py::test_examples[composite_classes.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m           [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m_____________________ test_howto[signals_interfaces.ipynb] _____________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/howto', exec_allow_errors=False, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'signals_interfaces.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, HOWTO)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_howto\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(howto, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-force-regen set, regenerating file at:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           - /home/cyrite/src/myhdl2/myhdl.v2we/howto/signals_interfaces.ipynb\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:64: NBRegressionError\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff before regeneration:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## modified /cells/14/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,41 +1,41 @@\u001b[m\n",
      "\u001b[31m--- File generated from source:\u001b[m\n",
      "\u001b[31m-IPYKERNEL\u001b[m\n",
      "\u001b[31m--- (c) 2016-2022 section5.ch\u001b[m\n",
      "\u001b[31m--- Modifications may be lost, edit the source file instead.\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library IEEE;\u001b[m\n",
      "\u001b[31m-use IEEE.std_logic_1164.all;\u001b[m\n",
      "\u001b[31m-use IEEE.numeric_std.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library work;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-use work.txt_util.all;\u001b[m\n",
      "\u001b[31m-use work.myirl_conversion.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-entity unit is\u001b[m\n",
      "\u001b[31m-    port (\u001b[m\n",
      "\u001b[31m-        a : in unsigned(6 downto 0);\u001b[m\n",
      "\u001b[31m-        en : in std_ulogic;\u001b[m\n",
      "\u001b[31m-        q : out unsigned(6 downto 0)\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-end entity unit;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-architecture cyriteHDL of unit is\u001b[m\n",
      "\u001b[31m-    -- Local type declarations\u001b[m\n",
      "\u001b[31m-    -- Signal declarations\u001b[m\n",
      "\u001b[31m-    signal b : unsigned(6 downto 0);\u001b[m\n",
      "\u001b[31m-begin\u001b[m\n",
      "\u001b[31m-    \u001b[m\n",
      "\u001b[31m-worker:\u001b[m\n",
      "\u001b[31m-    process(en)\u001b[m\n",
      "\u001b[31m-    begin\u001b[m\n",
      "\u001b[31m-        if (en = '1') then\u001b[m\n",
      "\u001b[31m-            q <= a;\u001b[m\n",
      "\u001b[31m-        else\u001b[m\n",
      "\u001b[31m-            q <= b;\u001b[m\n",
      "\u001b[31m-        end if;\u001b[m\n",
      "\u001b[31m-    end process;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-    b <= not a;\u001b[m\n",
      "\u001b[31m-end architecture cyriteHDL;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- File generated from source:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mIPYKERNEL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- (c) 2016-2022 section5.ch\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- Modifications may be lost, edit the source file instead.\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary IEEE;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.std_logic_1164.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.numeric_std.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary work;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.txt_util.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.myirl_conversion.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mentity unit is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    port (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        a : in unsigned(6 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        en : in std_ulogic;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        q : out unsigned(6 downto 0)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend entity unit;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32marchitecture cyriteHDL of unit is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal b : unsigned(6 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mbegin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32mworker:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    process(en)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        if (en = '1') then\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            q <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        else\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            q <= b;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        end if;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    end process;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    b <= not a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend architecture cyriteHDL;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/27/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,30 +1,30 @@\u001b[m\n",
      "\u001b[31m--- File generated from source:\u001b[m\n",
      "\u001b[31m-IPYKERNEL\u001b[m\n",
      "\u001b[31m--- (c) 2016-2022 section5.ch\u001b[m\n",
      "\u001b[31m--- Modifications may be lost, edit the source file instead.\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library IEEE;\u001b[m\n",
      "\u001b[31m-use IEEE.std_logic_1164.all;\u001b[m\n",
      "\u001b[31m-use IEEE.numeric_std.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library work;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-use work.txt_util.all;\u001b[m\n",
      "\u001b[31m-use work.myirl_conversion.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-entity unit0 is\u001b[m\n",
      "\u001b[31m-    generic (\u001b[m\n",
      "\u001b[31m-        ARGUMENT: string := \"dynamic\"\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-    port (\u001b[m\n",
      "\u001b[31m-        b : out std_ulogic\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-end entity unit0;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-architecture cyriteHDL of unit0 is\u001b[m\n",
      "\u001b[31m-    -- Local type declarations\u001b[m\n",
      "\u001b[31m-    -- Signal declarations\u001b[m\n",
      "\u001b[31m-begin\u001b[m\n",
      "\u001b[31m-    b <= '1';\u001b[m\n",
      "\u001b[31m-end architecture cyriteHDL;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- File generated from source:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mIPYKERNEL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- (c) 2016-2022 section5.ch\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- Modifications may be lost, edit the source file instead.\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary IEEE;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.std_logic_1164.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.numeric_std.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary work;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.txt_util.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.myirl_conversion.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mentity unit0 is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    generic (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        ARGUMENT: string := \"dynamic\"\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    port (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        b : out std_ulogic\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend entity unit0;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32marchitecture cyriteHDL of unit0 is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mbegin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    b <= '1';\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend architecture cyriteHDL;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/35/execution_count:\u001b[0m\n",
      "\u001b[31m-  21\n",
      "\u001b[32m+  18\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/37/execution_count:\u001b[0m\n",
      "\u001b[31m-  25\n",
      "\u001b[32m+  19\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## deleted /cells/37/outputs/1:\u001b[0m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/38/execution_count:\u001b[0m\n",
      "\u001b[31m-  26\n",
      "\u001b[32m+  20\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/38/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,2 +1,2 @@\u001b[m\n",
      " TMPDIR\u001b[m\n",
      "\u001b[31m-DEBUG Fallback wire for s_f773\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mDEBUG Fallback wire for s_fb97\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/39/execution_count:\u001b[0m\n",
      "\u001b[31m-  27\n",
      "\u001b[32m+  21\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/39/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,11 +1,11 @@\u001b[m\n",
      "\u001b[31m-16-    );\u001b[m\n",
      "\u001b[31m-17-    // Local type declarations\u001b[m\n",
      "\u001b[31m-18-    // Signal declarations\u001b[m\n",
      "\u001b[31m-19-    reg [4:0] b;\u001b[m\n",
      "\u001b[31m-20-    \u001b[m\n",
      "\u001b[31m-21:    always @ (posedge clk ) begin : WORKER\u001b[m\n",
      "\u001b[31m-22-        if (reset == 1'b1) begin\u001b[m\n",
      "\u001b[31m-23-            b <= 5'b11111; /* default */\u001b[m\n",
      "\u001b[31m-24-        end else begin\u001b[m\n",
      "\u001b[31m-25-            b <= a;\u001b[m\n",
      "\u001b[31m-26-        end\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m16-    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m17-    // Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m18-    // Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m19-    reg [4:0] b;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m20-\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32m21:    always @ (posedge clk ) begin : WORKER\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m22-        if (reset == 1'b1) begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m23-            b <= 5'b11111; /* default */\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m24-        end else begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m25-            b <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m26-        end\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced (type changed from NoneType to int) /cells/41/execution_count:\u001b[0m\n",
      "\u001b[31m-  None\n",
      "\u001b[32m+  22\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## inserted before /cells/41/outputs/0:\u001b[0m\n",
      "\u001b[32m+  output:\n",
      "\u001b[32m+    output_type: stream\n",
      "\u001b[32m+    name: stdout\n",
      "\u001b[32m+    text:\n",
      "\u001b[32m+      \u001b[32m Module reset_ff: Existing instance reset_ff, rename to reset_ff_1 \u001b[0m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced (type changed from NoneType to int) /cells/42/execution_count:\u001b[0m\n",
      "\u001b[31m-  None\n",
      "\u001b[32m+  23\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## inserted before /cells/42/outputs/0:\u001b[0m\n",
      "\u001b[32m+  output:\n",
      "\u001b[32m+    output_type: stream\n",
      "\u001b[32m+    name: stdout\n",
      "\u001b[32m+    text:\n",
      "\u001b[32m+      TMPDIR\n",
      "\u001b[32m+      26-    -- Signal declarations\n",
      "\u001b[32m+      27-    signal b : unsigned(4 downto 0);\n",
      "\u001b[32m+      28-begin\n",
      "\u001b[32m+      29-    \n",
      "\u001b[32m+      30-worker:\n",
      "\u001b[32m+      31:    process(clk, reset)\n",
      "\u001b[32m+      32-    begin\n",
      "\u001b[32m+      33-        if reset = '0' then\n",
      "\u001b[32m+      34-            b <= \"11111\";\n",
      "\u001b[32m+      35-        elsif rising_edge(clk) then\n",
      "\u001b[32m+      36-            b <= a;\n",
      "\u001b[32m+      37-        end if;\n",
      "\u001b[32m+      38:    end process;\n",
      "\u001b[32m+      39-    q <= a;\n",
      "\u001b[32m+      40-end architecture cyriteHDL;\n",
      "\u001b[32m+      41-\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[31m\u001b[1m_________________________ test_howto[simulation.ipynb] _________________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/howto', exec_allow_errors=False, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'simulation.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, HOWTO)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_howto\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(howto, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-force-regen set, regenerating file at:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           - /home/cyrite/src/myhdl2/myhdl.v2we/howto/simulation.ipynb\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:64: NBRegressionError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "\n",
      "-- Running command `tee -q hierarchy -top \\unit_3' --\n",
      "\n",
      "-- Running command `tee -q write_cxxrtl -namespace unit  -header /tmp/myirl_test_3le_4erl/unit_rtl.cpp' --\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff before regeneration:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## modified /cells/6/outputs/0/name:\u001b[0m\n",
      "\u001b[31m-  stderr\n",
      "\u001b[32m+  stdout\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/6/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,2 +1,3 @@\u001b[m\n",
      "\u001b[31m-HOMEDIRcomponents.py:118: UserWarning: Fallback: Pass through other argument for arg clkname (<class 'str'>)\u001b[m\n",
      "\u001b[31m-  base.warnings.warn(msg)\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Creating library file module_defs.vhdl\u001b[m\u001b[41m \u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/6/outputs/1/name:\u001b[0m\n",
      "\u001b[31m-  stdout\n",
      "\u001b[32m+  stderr\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/6/outputs/1/text:\u001b[0m\n",
      "\u001b[36m@@ -1,3 +1,2 @@\u001b[m\n",
      "\u001b[31m-TMPDIR\u001b[m\n",
      "\u001b[31m-TMPDIR\u001b[m\n",
      "\u001b[31m- Creating library file module_defs.vhdl \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mHOMEDIRcomponents.py:118: UserWarning: Fallback: Pass through other argument for arg clkname (<class 'str'>)\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m  base.warnings.warn(msg)\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/28/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,3 +1,13 @@\u001b[m\n",
      " \u001b[32m Module test: Existing instance unit, rename to unit_3 \u001b[0m\u001b[m\n",
      " \u001b[32m Adding module with name `unit_3` \u001b[0m\u001b[m\n",
      " \u001b[7;34m FINALIZE implementation `unit_3` of `unit` \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mrunning build_ext\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mbuilding 'runtime.unit' extension\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mcopying build/lib.linux-x86_64-3.10/runtime/unit.cpython-310-x86_64-linux-gnu.so -> runtime\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mOpen for writing: tb_unitx.vcd\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/28/outputs/1/text:\u001b[0m\n",
      "\u001b[36m@@ -1 +1,2 @@\u001b[m\n",
      " TMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[7;34mSTOP SIMULATION @117\u001b[0m\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## deleted /cells/28/outputs/4-5:\u001b[0m\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[31m\u001b[1m_________________________ test_howto[xclkdomain.ipynb] _________________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/howto', exec_allow_errors=False, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'xclkdomain.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, HOWTO)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_howto\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(howto, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-force-regen set, regenerating file at:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           - /home/cyrite/src/myhdl2/myhdl.v2we/howto/xclkdomain.ipynb\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:64: NBRegressionError\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff before regeneration:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## modified /cells/6/outputs/0/name:\u001b[0m\n",
      "\u001b[31m-  stderr\n",
      "\u001b[32m+  stdout\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/6/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,2 +1,13 @@\u001b[m\n",
      "\u001b[31m-HOMEDIRicarus.py:51: UserWarning: Ignoring wavetrace argument for Verilog simulator\u001b[m\n",
      "\u001b[31m-  warnings.warn(\"Ignoring wavetrace argument for Verilog simulator\")\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Writing 'flagx' to file /tmp/flagx.v\u001b[m\u001b[41m \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mDEBUG Fallback wire for reset\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mDEBUG Fallback wire for clka\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mDEBUG Fallback wire for clkb\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Writing 'unit_dc' to file /tmp/unit_dc.v\u001b[m\u001b[41m \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Writing 'tb_dc' to file /tmp/tb_dc.v\u001b[m\u001b[41m \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Note: Changing library path prefix to /tmp/\u001b[m\u001b[41m \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Creating library file /tmp/module_defs.v\u001b[m\u001b[41m \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mDEBUG FILES ['/tmp/flagx.v', '/tmp/unit_dc.v', '/tmp/tb_dc.v']\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m==== COSIM stdout ====\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mVCD info: dumpfile tb_dc.vcd opened for output.\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mStop Simulation\u001b[m\n",
      "\u001b[41m+\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/6/outputs/1/name:\u001b[0m\n",
      "\u001b[31m-  stdout\n",
      "\u001b[32m+  stderr\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/6/outputs/1/text:\u001b[0m\n",
      "\u001b[36m@@ -1,13 +1,2 @@\u001b[m\n",
      "\u001b[31m- Writing 'flagx' to file /tmp/flagx.v \u001b[m\n",
      "\u001b[31m-DEBUG Fallback wire for reset\u001b[m\n",
      "\u001b[31m-DEBUG Fallback wire for clka\u001b[m\n",
      "\u001b[31m-DEBUG Fallback wire for clkb\u001b[m\n",
      "\u001b[31m- Writing 'unit_dc' to file /tmp/unit_dc.v \u001b[m\n",
      "\u001b[31m- Writing 'tb_dc' to file /tmp/tb_dc.v \u001b[m\n",
      "\u001b[31m- Note: Changing library path prefix to /tmp/ \u001b[m\n",
      "\u001b[31m- Creating library file /tmp/module_defs.v \u001b[m\n",
      "\u001b[31m-DEBUG FILES ['/tmp/flagx.v', '/tmp/unit_dc.v', '/tmp/tb_dc.v']\u001b[m\n",
      "\u001b[31m-==== COSIM stdout ====\u001b[m\n",
      "\u001b[31m-VCD info: dumpfile tb_dc.vcd opened for output.\u001b[m\n",
      "\u001b[31m-Stop Simulation\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mHOMEDIRicarus.py:51: UserWarning: Ignoring wavetrace argument for Verilog simulator\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m  warnings.warn(\"Ignoring wavetrace argument for Verilog simulator\")\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/20/outputs/0/name:\u001b[0m\n",
      "\u001b[31m-  stderr\n",
      "\u001b[32m+  stdout\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/20/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,2 +1,7 @@\u001b[m\n",
      "\u001b[31m-HOMEDIRcomponents.py:118: UserWarning: Fallback: Pass through other argument for arg DERIVE (<class 'str'>)\u001b[m\n",
      "\u001b[31m-  base.warnings.warn(msg)\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module tb_xreg: Existing instance flagx, rename to flagx_1 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module tb_xreg: Existing instance flagx, rename to flagx_2 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m Creating library file module_defs.vhdl\u001b[m\u001b[41m \u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/20/outputs/1/name:\u001b[0m\n",
      "\u001b[31m-  stdout\n",
      "\u001b[32m+  stderr\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/20/outputs/1/text:\u001b[0m\n",
      "\u001b[36m@@ -1,7 +1,2 @@\u001b[m\n",
      "\u001b[31m-\u001b[32m Module tb_xreg: Existing instance flagx, rename to flagx_1 \u001b[0m\u001b[m\n",
      "\u001b[31m-\u001b[32m Module tb_xreg: Existing instance flagx, rename to flagx_2 \u001b[0m\u001b[m\n",
      "\u001b[31m-TMPDIR\u001b[m\n",
      "\u001b[31m-TMPDIR\u001b[m\n",
      "\u001b[31m-TMPDIR\u001b[m\n",
      "\u001b[31m-TMPDIR\u001b[m\n",
      "\u001b[31m- Creating library file module_defs.vhdl \u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mHOMEDIRcomponents.py:118: UserWarning: Fallback: Pass through other argument for arg DERIVE (<class 'str'>)\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m  base.warnings.warn(msg)\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/24/execution_count:\u001b[0m\n",
      "\u001b[31m-  14\n",
      "\u001b[32m+  13\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[31m\u001b[1m__________________ test_examples[example_barrelshifter.ipynb] __________________\u001b[0m\n",
      "\n",
      "self = <pytest_notebook.execution.CoverageNotebookClient object at 0x7f86db1bd0c0>\n",
      "msg_id = 'efe764de-d7b66974aae2de8deb581805_86372_8'\n",
      "cell = {'cell_type': 'code', 'execution_count': 6, 'metadata': {}, 'outputs': [{'output_type': 'stream', 'name': 'stdout', 't...n CXXRTL, GHDL:\\n    d = example_design(\"testbench\", sim)\\n    tb = d.tb_rtl()\\n    print(76 * \\'=\\')\\n    tb.run(60)'}\n",
      "timeout = 50\n",
      "task_poll_output_msg = <Task pending name='Task-1165' coro=<NotebookClient._async_poll_output_msg() running at /home/cyrite/.local/lib/python...ll.<locals>.cancel_poll() at /home/cyrite/.local/lib/python3.10/site-packages/zmq/_future.py:430, Task.task_wakeup()]>>\n",
      "task_poll_kernel_alive = <Task cancelled name='Task-1164' coro=<NotebookClient._async_poll_kernel_alive() done, defined at /home/cyrite/.local/lib/python3.10/site-packages/nbclient/client.py:770>>\n",
      "\n",
      "    \u001b[0m\u001b[94masync\u001b[39;49;00m \u001b[94mdef\u001b[39;49;00m \u001b[92m_async_poll_for_reply\u001b[39;49;00m(\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[96mself\u001b[39;49;00m,\u001b[90m\u001b[39;49;00m\n",
      "        msg_id: \u001b[96mstr\u001b[39;49;00m,\u001b[90m\u001b[39;49;00m\n",
      "        cell: NotebookNode,\u001b[90m\u001b[39;49;00m\n",
      "        timeout: t.Optional[\u001b[96mint\u001b[39;49;00m],\u001b[90m\u001b[39;49;00m\n",
      "        task_poll_output_msg: asyncio.Future,\u001b[90m\u001b[39;49;00m\n",
      "        task_poll_kernel_alive: asyncio.Future,\u001b[90m\u001b[39;49;00m\n",
      "    ) -> t.Dict:\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94massert\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.kc \u001b[95mis\u001b[39;49;00m \u001b[95mnot\u001b[39;49;00m \u001b[94mNone\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "        new_timeout: t.Optional[\u001b[96mfloat\u001b[39;49;00m] = \u001b[94mNone\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mif\u001b[39;49;00m timeout \u001b[95mis\u001b[39;49;00m \u001b[95mnot\u001b[39;49;00m \u001b[94mNone\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      "            deadline = monotonic() + timeout\u001b[90m\u001b[39;49;00m\n",
      "            new_timeout = \u001b[96mfloat\u001b[39;49;00m(timeout)\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwhile\u001b[39;49;00m \u001b[94mTrue\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      "            \u001b[94mtry\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      ">               msg = \u001b[94mawait\u001b[39;49;00m ensure_async(\u001b[96mself\u001b[39;49;00m.kc.shell_channel.get_msg(timeout=new_timeout))\u001b[90m\u001b[39;49;00m\n",
      "\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/client.py\u001b[0m:730: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/util.py\u001b[0m:96: in ensure_async\n",
      "    \u001b[0mresult = \u001b[94mawait\u001b[39;49;00m obj\u001b[90m\u001b[39;49;00m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <jupyter_client.channels.AsyncZMQSocketChannel object at 0x7f86db227580>\n",
      "timeout = 50000.0\n",
      "\n",
      "    \u001b[0m\u001b[94masync\u001b[39;49;00m \u001b[94mdef\u001b[39;49;00m \u001b[92mget_msg\u001b[39;49;00m(  \u001b[90m# type:ignore[override]\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[96mself\u001b[39;49;00m, timeout: t.Optional[\u001b[96mfloat\u001b[39;49;00m] = \u001b[94mNone\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    ) -> t.Dict[\u001b[96mstr\u001b[39;49;00m, t.Any]:\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m    \u001b[39;49;00m\u001b[33m\"\"\"Gets a message if there is one that is ready.\"\"\"\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94massert\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.socket \u001b[95mis\u001b[39;49;00m \u001b[95mnot\u001b[39;49;00m \u001b[94mNone\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mif\u001b[39;49;00m timeout \u001b[95mis\u001b[39;49;00m \u001b[95mnot\u001b[39;49;00m \u001b[94mNone\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      "            timeout *= \u001b[94m1000\u001b[39;49;00m  \u001b[90m# seconds to ms\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "        ready = \u001b[94mawait\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.socket.poll(timeout)\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mif\u001b[39;49;00m ready:\u001b[90m\u001b[39;49;00m\n",
      "            res = \u001b[94mawait\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m._recv()\u001b[90m\u001b[39;49;00m\n",
      "            \u001b[94mreturn\u001b[39;49;00m res\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94melse\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      ">           \u001b[94mraise\u001b[39;49;00m Empty\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           _queue.Empty\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/jupyter_client/channels.py\u001b[0m:315: Empty\n",
      "\n",
      "\u001b[33mDuring handling of the above exception, another exception occurred:\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/examples', exec_allow_errors=Fals... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'example_barrelshifter.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, EXAMPLES)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_examples\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(examples, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:71: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/pytest_notebook/execution.py\u001b[0m:279: in execute_notebook\n",
      "    \u001b[0mclient.execute()\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/util.py\u001b[0m:84: in wrapped\n",
      "    \u001b[0m\u001b[94mreturn\u001b[39;49;00m just_run(coro(*args, **kwargs))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/util.py\u001b[0m:62: in just_run\n",
      "    \u001b[0m\u001b[94mreturn\u001b[39;49;00m loop.run_until_complete(coro)\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31m/usr/local/lib/python3.10/asyncio/base_events.py\u001b[0m:641: in run_until_complete\n",
      "    \u001b[0m\u001b[94mreturn\u001b[39;49;00m future.result()\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/pytest_notebook/execution.py\u001b[0m:113: in async_execute\n",
      "    \u001b[0m\u001b[94mawait\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.async_execute_cell(\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/client.py\u001b[0m:949: in async_execute_cell\n",
      "    \u001b[0mexec_reply = \u001b[94mawait\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.task_poll_for_reply\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/client.py\u001b[0m:754: in _async_poll_for_reply\n",
      "    \u001b[0m\u001b[94mawait\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m._async_handle_timeout(timeout, cell)\u001b[90m\u001b[39;49;00m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <pytest_notebook.execution.CoverageNotebookClient object at 0x7f86db1bd0c0>\n",
      "timeout = 50\n",
      "cell = {'cell_type': 'code', 'execution_count': 6, 'metadata': {}, 'outputs': [{'output_type': 'stream', 'name': 'stdout', 't...n CXXRTL, GHDL:\\n    d = example_design(\"testbench\", sim)\\n    tb = d.tb_rtl()\\n    print(76 * \\'=\\')\\n    tb.run(60)'}\n",
      "\n",
      "    \u001b[0m\u001b[94masync\u001b[39;49;00m \u001b[94mdef\u001b[39;49;00m \u001b[92m_async_handle_timeout\u001b[39;49;00m(\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[96mself\u001b[39;49;00m, timeout: \u001b[96mint\u001b[39;49;00m, cell: t.Optional[NotebookNode] = \u001b[94mNone\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    ) -> \u001b[94mNone\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[96mself\u001b[39;49;00m.log.error(\u001b[33m\"\u001b[39;49;00m\u001b[33mTimeout waiting for execute reply (\u001b[39;49;00m\u001b[33m%i\u001b[39;49;00m\u001b[33ms).\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m % timeout)\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mif\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.interrupt_on_timeout:\u001b[90m\u001b[39;49;00m\n",
      "            \u001b[96mself\u001b[39;49;00m.log.error(\u001b[33m\"\u001b[39;49;00m\u001b[33mInterrupting kernel\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m)\u001b[90m\u001b[39;49;00m\n",
      "            \u001b[94massert\u001b[39;49;00m \u001b[96mself\u001b[39;49;00m.km \u001b[95mis\u001b[39;49;00m \u001b[95mnot\u001b[39;49;00m \u001b[94mNone\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "            \u001b[94mawait\u001b[39;49;00m ensure_async(\u001b[96mself\u001b[39;49;00m.km.interrupt_kernel())\u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94melse\u001b[39;49;00m:\u001b[90m\u001b[39;49;00m\n",
      ">           \u001b[94mraise\u001b[39;49;00m CellTimeoutError.error_from_timeout_and_cell(\u001b[90m\u001b[39;49;00m\n",
      "                \u001b[33m\"\u001b[39;49;00m\u001b[33mCell execution timed out\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, timeout, cell\u001b[90m\u001b[39;49;00m\n",
      "            )\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           nbclient.exceptions.CellTimeoutError: A cell timed out while it was being executed, after 50 seconds.\u001b[0m\n",
      "\u001b[1m\u001b[31mE           The message was: Cell execution timed out.\u001b[0m\n",
      "\u001b[1m\u001b[31mE           Here is a preview of the cell contents:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           -------------------\u001b[0m\n",
      "\u001b[1m\u001b[31mE           from myirl.test.ghdl import GHDL\u001b[0m\n",
      "\u001b[1m\u001b[31mE           \u001b[0m\n",
      "\u001b[1m\u001b[31mE           # XXX Note: we must carry out the simulation backend sequence in this order. Otherwise,\u001b[0m\n",
      "\u001b[1m\u001b[31mE           # a yet undetermined sticky effect will report a combinatorial loop error.\u001b[0m\n",
      "\u001b[1m\u001b[31mE           for sim in CXXRTL, GHDL:\u001b[0m\n",
      "\u001b[1m\u001b[31mE               d = example_design(\"testbench\", sim)\u001b[0m\n",
      "\u001b[1m\u001b[31mE               tb = d.tb_rtl()\u001b[0m\n",
      "\u001b[1m\u001b[31mE               print(76 * '=')\u001b[0m\n",
      "\u001b[1m\u001b[31mE               tb.run(60)\u001b[0m\n",
      "\u001b[1m\u001b[31mE           -------------------\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m/home/cyrite/.local/lib/python3.10/site-packages/nbclient/client.py\u001b[0m:801: CellTimeoutError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "\n",
      "-- Running command `tee -q hierarchy -top \\barrel_shifter' --\n",
      "\n",
      "-- Running command `write_rtlil test.il' --\n",
      "\n",
      "2. Executing RTLIL backend.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff up to exception:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## modified /cells/10/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -15,9 +15,3 @@\u001b[m \u001b[mStage 3\u001b[m\n",
      " \u001b[32m Adding module with name `shifter_stage` \u001b[0m\u001b[m\n",
      " \u001b[32m Adding module with name `barrel_shifter` \u001b[0m\u001b[m\n",
      " \u001b[7;34m FINALIZE implementation `barrel_shifter` of `barrel_shifter` \u001b[0m\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m--- Running command `tee -q hierarchy -top \\barrel_shifter' --\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m--- Running command `write_rtlil test.il' --\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-2. Executing RTLIL backend.\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/11/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -19,3 +19,31 @@\u001b[m \u001b[mStage 3\u001b[m\n",
      " \u001b[32m Adding module with name `shifter_stage_4` \u001b[0m\u001b[m\n",
      " \u001b[32m Adding module with name `barrel_shifter_1` \u001b[0m\u001b[m\n",
      " \u001b[7;34m FINALIZE implementation `barrel_shifter_1` of `barrel_shifter` \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mrunning build_ext\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mbuilding 'runtime.barrel_shifter' extension\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mTMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mcopying build/lib.linux-x86_64-3.10/runtime/barrel_shifter.cpython-310-x86_64-linux-gnu.so -> runtime\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mOpen for writing: tb_rtl.vcd\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[7;35m CXXRTL context: SKIP INTERFACE ITEM `shifter` \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[7;35m CXXRTL context: SKIP INTERFACE ITEM `rotate` \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[7;35m CXXRTL context: SKIP INTERFACE ITEM `W_POWER` \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m<result> : 0xad00 <class 'cyrite.simulation.signals.Signal'>\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m<result> : 0x8000 <class 'cyrite.simulation.signals.Signal'>\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[7;35m Declare obj 'tb_rtl' in context '(example_design 'testbench')'(<class '__main__.example_design'>) \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance barrel_shifter, rename to barrel_shifter_2 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mDATA WIDTH 16 ROTATE False\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mStage 0\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_8 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance cshift, rename to cshift_4 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance cshift, rename to cshift_5 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mStage 1\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_9 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mStage 2\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_10 \u001b[0m\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32mStage 3\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_11 \u001b[0m\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/11/outputs/1/text:\u001b[0m\n",
      "\u001b[36m@@ -1 +1,2 @@\u001b[m\n",
      " TMPDIR\u001b[m\n",
      "\u001b[32m+\u001b[m\u001b[32m\u001b[7;34mSTOP SIMULATION @22\u001b[0m\u001b[m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## deleted /cells/11/outputs/5-7:\u001b[0m\n",
      "\n",
      "\u001b[0m\n",
      "------------------------------ Captured log call -------------------------------\n",
      "\u001b[1m\u001b[31mERROR   \u001b[0m pytest_notebook.execution:client.py:795 Timeout waiting for execute reply (50s).\n",
      "\u001b[36m\u001b[1m=========================== short test summary info ============================\u001b[0m\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_howto[signals_interfaces.ipynb]\u001b[0m - pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-forc...\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_howto[simulation.ipynb]\u001b[0m - pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-forc...\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_howto[xclkdomain.ipynb]\u001b[0m - pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-forc...\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_examples[example_barrelshifter.ipynb]\u001b[0m - nbclient.exceptions.CellTimeoutError: A cell timed out while it was being e...\n",
      "\u001b[31m============ \u001b[31m\u001b[1m4 failed\u001b[0m, \u001b[32m28 passed\u001b[0m, \u001b[33m32 warnings\u001b[0m\u001b[31m in 283.92s (0:04:43)\u001b[0m\u001b[31m =============\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "%%pytest -v  --color=yes --disable-warnings --nb-exec-timeout 50\n",
    "\n",
    "---\n",
    "[pytest]\n",
    "nb_test_files = True\n",
    "nb_diff_ignore = \n",
    "    /cells/*/outputs/*/data/image/svg+xml\n",
    "nb_diff_replace =\n",
    "    /cells/*/outputs/*/data/text .*graphviz\\.files\\.Source.* \"GRAPH-FILE\"\n",
    "    /cells/*/outputs/*/data/text .*graphviz\\.dot\\..* \"DOTGRAPH\"\n",
    "    /cells/*/outputs/*/data/text .*myhdl._block.* \"BLOCK\"\n",
    "    /cells/*/outputs/*/data/text \\-\\-.Date:.* \"DATE\"\n",
    "    /cells/*/outputs/*/text \\-\\-.Date:.* \"DATE\"\n",
    "    /cells/*/outputs/*/data/text .*/tmp/myirl.* \"TMPFILE\"  \n",
    "    /cells/*/outputs/*/data/text/html .*svg_container.* \"SVG\"  \n",
    "    /cells/*/outputs/*/text .*-rw\\-r\\-\\-r\\-\\-.* \"FILE\"\n",
    "    /cells/*/outputs/*/text .*Finished.(.*).in.*secs \"ELAB_TIME\"\n",
    "    /cells/*/outputs/*/text .*.at.0x.* \"PYOBJ\"\n",
    "    /cells/*/outputs/*/data/text .*.at.0x.* \"PYOBJ\"\n",
    "    /cells/*/outputs/*/text .*<ipython-input-.*>.* \"IPYTHON\"    \n",
    "    /cells/*/outputs/*/text .*ipykernel_.*\\.py \"IPYKERNEL\"\n",
    "    /cells/*/outputs/*/text .*/tmp/myirl.* \"TMPDIR\"\n",
    "    /cells/*/outputs/*/data/text .*/home/.*/ \"HOMEDIR\"    \n",
    "    /cells/*/outputs/*/text .*/home/.*/ \"HOMEDIR\"    \n",
    "\n",
    "---\n",
    "\n",
    "import sys\n",
    "import importlib_resources\n",
    "\n",
    "sys.path.insert(0, \"/home/cyrite\")\n",
    "sys.path.insert(0, \"/home/cyrite/src/myhdl2/myhdl.v2we\")\n",
    "\n",
    "\n",
    "import pytest\n",
    "import examples\n",
    "import howto\n",
    "\n",
    "HOWTO = [\"arrays.ipynb\",\n",
    "         \"basics.ipynb\",\n",
    "         \"blinky.ipynb\",\n",
    "         \"co-verification.ipynb\",\n",
    "         \"cyrite_memories.ipynb\",\n",
    "         \"extensions.ipynb\",\n",
    "         \"fsm_counter.ipynb\",\n",
    "         \"generators.ipynb\",\n",
    "         \"library.ipynb\",\n",
    "         \"methods.ipynb\",\n",
    "         \"operations.ipynb\",\n",
    "         \"ports.ipynb\",\n",
    "         \"rtlil.ipynb\",\n",
    "         \"sim_intro.ipynb\",\n",
    "         \"signals_interfaces.ipynb\",\n",
    "         \"simulation.ipynb\",\n",
    "         \"stdlogic.ipynb\",\n",
    "         \"xclkdomain.ipynb\"\n",
    "]\n",
    "\n",
    "EXAMPLES  = [\n",
    "    \"example_fsm_hysteresis.ipynb\",\n",
    "    \"fun_stuff.ipynb\",\n",
    "    \"generator_functions.ipynb\",\n",
    "    \"gray_counter.ipynb\",\n",
    "    \"advanced_generators.ipynb\",\n",
    "    \"conditional_pitfalls.ipynb\",\n",
    "    \"pipeline_generators.ipynb\",\n",
    "    # REMOVED: \"class_factories.ipynb\",\n",
    "    \"codec10b8b.ipynb\",  \"soc_auxiliaries.ipynb\",\n",
    "    \"crc.ipynb\",    \"tdpram.ipynb\",\n",
    "    \"example_barrelshifter.ipynb\", \n",
    "    \"composite_classes.ipynb\",\n",
    "    #\"target_rtlil.ipynb\",\n",
    "    # \"test_pipe.ipynb\",\n",
    "    # \"wavelet.ipynb\"\n",
    "\n",
    "]\n",
    "\n",
    "# No longer tested. Requires myhdl installation.\n",
    "MYHDL_LEGACY_UNTESTED = [\n",
    "    \"arith_pitfalls.ipynb\",  \"myhdl_concat.ipynb\",\n",
    "    \"bool_pitfalls.ipynb\", \n",
    "]\n",
    "\n",
    "@pytest.mark.parametrize(\"uut\", HOWTO)\n",
    "def test_howto(nb_regression, uut):\n",
    "    nb_regression.force_regen = True\n",
    "\n",
    "    with importlib_resources.path(howto, uut) as path:\n",
    "        nb_regression.check(str(path))\n",
    "\n",
    "@pytest.mark.parametrize(\"uut\", EXAMPLES)\n",
    "def test_examples(nb_regression, uut):\n",
    "    nb_regression.force_regen = True\n",
    "\n",
    "    with importlib_resources.path(examples, uut) as path:\n",
    "        nb_regression.check(str(path))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0a2fd9a3-74c0-4843-a099-cb5505ad06fb",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
