#ifndef __KERNEL_REG_DPHY_DIG_CSI2__
#define __KERNEL_REG_DPHY_DIG_CSI2__

#include "cpu_mem_map.hc"

typedef struct DPHYdig_s {
	// h0000, bit: 14
	/* */
	unsigned int :16;

	// h0000
	unsigned int /* padding 16 bit */:16;

	// h0001, bit: 14
	/* */
	unsigned int :16;

	// h0001
	unsigned int /* padding 16 bit */:16;

	// h0002, bit: 14
	/* */
	unsigned int :16;

	// h0002
	unsigned int /* padding 16 bit */:16;

	// h0003, bit: 14
	/* */
	unsigned int :16;

	// h0003
	unsigned int /* padding 16 bit */:16;

	// h0004, bit: 14
	/* */
	unsigned int :16;

	// h0004
	unsigned int /* padding 16 bit */:16;

	// h0005, bit: 14
	/* */
	unsigned int :16;

	// h0005
	unsigned int /* padding 16 bit */:16;

	// h0006, bit: 14
	/* */
	unsigned int :16;

	// h0006
	unsigned int /* padding 16 bit */:16;

	// h0007, bit: 14
	/* */
	unsigned int :16;

	// h0007
	unsigned int /* padding 16 bit */:16;

	// h0008, bit: 14
	/* */
	unsigned int :16;

	// h0008
	unsigned int /* padding 16 bit */:16;

	// h0009, bit: 14
	/* */
	unsigned int :16;

	// h0009
	unsigned int /* padding 16 bit */:16;

	// h000a, bit: 14
	/* */
	unsigned int :16;

	// h000a
	unsigned int /* padding 16 bit */:16;

	// h000b, bit: 14
	/* */
	unsigned int :16;

	// h000b
	unsigned int /* padding 16 bit */:16;

	// h000c, bit: 14
	/* */
	unsigned int :16;

	// h000c
	unsigned int /* padding 16 bit */:16;

	// h000d, bit: 14
	/* */
	unsigned int :16;

	// h000d
	unsigned int /* padding 16 bit */:16;

	// h000e, bit: 14
	/* */
	unsigned int :16;

	// h000e
	unsigned int /* padding 16 bit */:16;

	// h000f, bit: 14
	/* */
	unsigned int :16;

	// h000f
	unsigned int /* padding 16 bit */:16;

	// h0010, bit: 14
	/* */
	unsigned int :16;

	// h0010
	unsigned int /* padding 16 bit */:16;

	// h0011, bit: 14
	/* */
	unsigned int :16;

	// h0011
	unsigned int /* padding 16 bit */:16;

	// h0012, bit: 14
	/* */
	unsigned int :16;

	// h0012
	unsigned int /* padding 16 bit */:16;

	// h0013, bit: 14
	/* */
	unsigned int :16;

	// h0013
	unsigned int /* padding 16 bit */:16;

	// h0014, bit: 14
	/* */
	unsigned int :16;

	// h0014
	unsigned int /* padding 16 bit */:16;

	// h0015, bit: 14
	/* */
	unsigned int :16;

	// h0015
	unsigned int /* padding 16 bit */:16;

	// h0016, bit: 14
	/* */
	unsigned int :16;

	// h0016
	unsigned int /* padding 16 bit */:16;

	// h0017, bit: 14
	/* */
	unsigned int :16;

	// h0017
	unsigned int /* padding 16 bit */:16;

	// h0018, bit: 14
	/* */
	unsigned int :16;

	// h0018
	unsigned int /* padding 16 bit */:16;

	// h0019, bit: 14
	/* */
	unsigned int :16;

	// h0019
	unsigned int /* padding 16 bit */:16;

	// h001a, bit: 14
	/* */
	unsigned int :16;

	// h001a
	unsigned int /* padding 16 bit */:16;

	// h001b, bit: 14
	/* */
	unsigned int :16;

	// h001b
	unsigned int /* padding 16 bit */:16;

	// h001c, bit: 14
	/* */
	unsigned int :16;

	// h001c
	unsigned int /* padding 16 bit */:16;

	// h001d, bit: 14
	/* */
	unsigned int :16;

	// h001d
	unsigned int /* padding 16 bit */:16;

	// h001e, bit: 14
	/* */
	unsigned int :16;

	// h001e
	unsigned int /* padding 16 bit */:16;

	// h001f, bit: 14
	/* */
	unsigned int :16;

	// h001f
	unsigned int /* padding 16 bit */:16;

	// h0020, bit: 14
	/* */
	unsigned int :16;

	// h0020
	unsigned int /* padding 16 bit */:16;

	// h0021, bit: 14
	/* */
	unsigned int :16;

	// h0021
	unsigned int /* padding 16 bit */:16;

	// h0022, bit: 14
	/* */
	unsigned int :16;

	// h0022
	unsigned int /* padding 16 bit */:16;

	// h0023, bit: 14
	/* */
	unsigned int :16;

	// h0023
	unsigned int /* padding 16 bit */:16;

	// h0024, bit: 14
	/* */
	unsigned int :16;

	// h0024
	unsigned int /* padding 16 bit */:16;

	// h0025, bit: 14
	/* */
	unsigned int :16;

	// h0025
	unsigned int /* padding 16 bit */:16;

	// h0026, bit: 14
	/* */
	unsigned int :16;

	// h0026
	unsigned int /* padding 16 bit */:16;

	// h0027, bit: 14
	/* */
	unsigned int :16;

	// h0027
	unsigned int /* padding 16 bit */:16;

	// h0028, bit: 14
	/* */
	unsigned int :16;

	// h0028
	unsigned int /* padding 16 bit */:16;

	// h0029, bit: 14
	/* */
	unsigned int :16;

	// h0029
	unsigned int /* padding 16 bit */:16;

	// h002a, bit: 14
	/* */
	unsigned int :16;

	// h002a
	unsigned int /* padding 16 bit */:16;

	// h002b, bit: 14
	/* */
	unsigned int :16;

	// h002b
	unsigned int /* padding 16 bit */:16;

	// h002c, bit: 14
	/* */
	unsigned int :16;

	// h002c
	unsigned int /* padding 16 bit */:16;

	// h002d, bit: 14
	/* */
	unsigned int :16;

	// h002d
	unsigned int /* padding 16 bit */:16;

	// h002e, bit: 14
	/* */
	unsigned int :16;

	// h002e
	unsigned int /* padding 16 bit */:16;

	// h002f, bit: 14
	/* */
	unsigned int :16;

	// h002f
	unsigned int /* padding 16 bit */:16;

	// h0030, bit: 14
	/* */
	unsigned int :16;

	// h0030
	unsigned int /* padding 16 bit */:16;

	// h0031, bit: 14
	/* */
	unsigned int :16;

	// h0031
	unsigned int /* padding 16 bit */:16;

	// h0032, bit: 14
	/* */
	unsigned int :16;

	// h0032
	unsigned int /* padding 16 bit */:16;

	// h0033, bit: 14
	/* */
	unsigned int :16;

	// h0033
	unsigned int /* padding 16 bit */:16;

	// h0034, bit: 14
	/* */
	unsigned int :16;

	// h0034
	unsigned int /* padding 16 bit */:16;

	// h0035, bit: 14
	/* */
	unsigned int :16;

	// h0035
	unsigned int /* padding 16 bit */:16;

	// h0036, bit: 14
	/* */
	unsigned int :16;

	// h0036
	unsigned int /* padding 16 bit */:16;

	// h0037, bit: 14
	/* */
	unsigned int :16;

	// h0037
	unsigned int /* padding 16 bit */:16;

	// h0038, bit: 14
	/* */
	unsigned int :16;

	// h0038
	unsigned int /* padding 16 bit */:16;

	// h0039, bit: 14
	/* */
	unsigned int :16;

	// h0039
	unsigned int /* padding 16 bit */:16;

	// h003a, bit: 14
	/* */
	unsigned int :16;

	// h003a
	unsigned int /* padding 16 bit */:16;

	// h003b, bit: 14
	/* */
	unsigned int :16;

	// h003b
	unsigned int /* padding 16 bit */:16;

	// h003c, bit: 14
	/* */
	unsigned int :16;

	// h003c
	unsigned int /* padding 16 bit */:16;

	// h003d, bit: 14
	/* */
	unsigned int :16;

	// h003d
	unsigned int /* padding 16 bit */:16;

	// h003e, bit: 14
	/* */
	unsigned int :16;

	// h003e
	unsigned int /* padding 16 bit */:16;

	// h003f, bit: 14
	/* */
	unsigned int :16;

	// h003f
	unsigned int /* padding 16 bit */:16;

	// h0040, bit: 0
	/* software reset, active low*/
	#define offset_of_dphy_dig_reg_sw_rstz (128)
	#define mask_of_dphy_dig_reg_sw_rstz (0x1)
	unsigned int reg_sw_rstz:1;

	// h0040, bit: 1
	/* enable 8b9b decode*/
	#define offset_of_dphy_dig_reg_en_8b9b_decode (128)
	#define mask_of_dphy_dig_reg_en_8b9b_decode (0x2)
	unsigned int reg_en_8b9b_decode:1;

	// h0040, bit: 2
	/* hs data parallel to serial Msb/Lsb swap*/
	#define offset_of_dphy_dig_reg_hs_ml_swap (128)
	#define mask_of_dphy_dig_reg_hs_ml_swap (0x4)
	unsigned int reg_hs_ml_swap:1;

	// h0040, bit: 3
	/* */
	unsigned int :1;

	// h0040, bit: 5
	/* csi hs rx delay for retiming issue*/
	#define offset_of_dphy_dig_reg_csi_hs_rx_dly (128)
	#define mask_of_dphy_dig_reg_csi_hs_rx_dly (0x30)
	unsigned int reg_csi_hs_rx_dly:2;

	// h0040, bit: 6
	/* data lane sync skew */
	#define offset_of_dphy_dig_reg_sync_skew (128)
	#define mask_of_dphy_dig_reg_sync_skew (0x40)
	unsigned int reg_sync_skew:1;

	// h0040, bit: 7
	/* clear data lane sync skew*/
	#define offset_of_dphy_dig_reg_clr_sync_skew (128)
	#define mask_of_dphy_dig_reg_clr_sync_skew (0x80)
	unsigned int reg_clr_sync_skew:1;

	// h0040, bit: 8
	/* enable sync pattern with 1-bit error*/
	#define offset_of_dphy_dig_reg_en_err_sot_hs (128)
	#define mask_of_dphy_dig_reg_en_err_sot_hs (0x100)
	unsigned int reg_en_err_sot_hs:1;

	// h0040, bit: 10
	/* csi lp rx delay for retiming issue*/
	#define offset_of_dphy_dig_reg_csi_lp_rx_dly (128)
	#define mask_of_dphy_dig_reg_csi_lp_rx_dly (0x600)
	unsigned int reg_csi_lp_rx_dly:2;

	// h0040, bit: 11
	/* enable escape mode*/
	#define offset_of_dphy_dig_reg_esc_en (128)
	#define mask_of_dphy_dig_reg_esc_en (0x800)
	unsigned int reg_esc_en:1;

	// h0040, bit: 14
	/* */
	unsigned int :4;

	// h0040
	unsigned int /* padding 16 bit */:16;

	// h0041, bit: 10
	/* hs rx clock period count*/
	#define offset_of_dphy_dig_reg_clk_hs_num (130)
	#define mask_of_dphy_dig_reg_clk_hs_num (0x7ff)
	unsigned int reg_clk_hs_num:11;

	// h0041, bit: 14
	/* */
	unsigned int :4;

	// h0041, bit: 15
	/* rising edge trigger detection*/
	#define offset_of_dphy_dig_reg_csi_hs_clk_det_en (130)
	#define mask_of_dphy_dig_reg_csi_hs_clk_det_en (0x8000)
	unsigned int reg_csi_hs_clk_det_en:1;

	// h0041
	unsigned int /* padding 16 bit */:16;

	// h0042, bit: 10
	/* hs rx clock cnt number*/
	#define offset_of_dphy_dig_reg_clk_hs_cnt (132)
	#define mask_of_dphy_dig_reg_clk_hs_cnt (0x7ff)
	unsigned int reg_clk_hs_cnt:11;

	// h0042, bit: 14
	/* */
	unsigned int :5;

	// h0042
	unsigned int /* padding 16 bit */:16;

	// h0043, bit: 14
	/* hs rx clock period in clk_ns (192Mhz)*/
	#define offset_of_dphy_dig_reg_clk_hs_prd (134)
	#define mask_of_dphy_dig_reg_clk_hs_prd (0xffff)
	unsigned int reg_clk_hs_prd:16;

	// h0043
	unsigned int /* padding 16 bit */:16;

	// h0044, bit: 2
	/* clock lane FSM state*/
	#define offset_of_dphy_dig_reg_clk_state (136)
	#define mask_of_dphy_dig_reg_clk_state (0x7)
	unsigned int reg_clk_state:3;

	// h0044, bit: 3
	/* reset clock lane FSM state*/
	#define offset_of_dphy_dig_reg_clk_fsm_rst (136)
	#define mask_of_dphy_dig_reg_clk_fsm_rst (0x8)
	unsigned int reg_clk_fsm_rst:1;

	// h0044, bit: 4
	/* auto reset clock lane FSM state*/
	#define offset_of_dphy_dig_reg_clk_fsm_auto_rst_en (136)
	#define mask_of_dphy_dig_reg_clk_fsm_auto_rst_en (0x10)
	unsigned int reg_clk_fsm_auto_rst_en:1;

	// h0044, bit: 5
	/* pause clock lane FSM state*/
	#define offset_of_dphy_dig_reg_clk_fsm_pause (136)
	#define mask_of_dphy_dig_reg_clk_fsm_pause (0x20)
	unsigned int reg_clk_fsm_pause:1;

	// h0044, bit: 14
	/* */
	unsigned int :10;

	// h0044
	unsigned int /* padding 16 bit */:16;

	// h0045, bit: 6
	/* data lane 0 FSM state*/
	#define offset_of_dphy_dig_reg_d0_state (138)
	#define mask_of_dphy_dig_reg_d0_state (0x7f)
	unsigned int reg_d0_state:7;

	// h0045, bit: 7
	/* reset data lane 0 FSM state*/
	#define offset_of_dphy_dig_reg_d0_fsm_rst (138)
	#define mask_of_dphy_dig_reg_d0_fsm_rst (0x80)
	unsigned int reg_d0_fsm_rst:1;

	// h0045, bit: 8
	/* auto reset data lane 0 FSM state*/
	#define offset_of_dphy_dig_reg_d0_fsm_auto_rst_en (138)
	#define mask_of_dphy_dig_reg_d0_fsm_auto_rst_en (0x100)
	unsigned int reg_d0_fsm_auto_rst_en:1;

	// h0045, bit: 9
	/* pause data lane 0 FSM state*/
	#define offset_of_dphy_dig_reg_d0_fsm_pause (138)
	#define mask_of_dphy_dig_reg_d0_fsm_pause (0x200)
	unsigned int reg_d0_fsm_pause:1;

	// h0045, bit: 14
	/* */
	unsigned int :6;

	// h0045
	unsigned int /* padding 16 bit */:16;

	// h0046, bit: 1
	/* data-lane0 delay index for de-skew */
	#define offset_of_dphy_dig_reg_d0_skew (140)
	#define mask_of_dphy_dig_reg_d0_skew (0x3)
	unsigned int reg_d0_skew:2;

	// h0046, bit: 3
	/* data-lane1 delay index for de-skew*/
	#define offset_of_dphy_dig_reg_d1_skew (140)
	#define mask_of_dphy_dig_reg_d1_skew (0xc)
	unsigned int reg_d1_skew:2;

	// h0046, bit: 10
	/* */
	unsigned int :7;

	// h0046, bit: 11
	/* skew over 15-bit flag*/
	#define offset_of_dphy_dig_reg_dly_over (140)
	#define mask_of_dphy_dig_reg_dly_over (0x800)
	unsigned int reg_dly_over:1;

	// h0046, bit: 12
	/* write 1 to clear skew over flag */
	#define offset_of_dphy_dig_reg_clr_dly_over (140)
	#define mask_of_dphy_dig_reg_clr_dly_over (0x1000)
	unsigned int reg_clr_dly_over:1;

	// h0046, bit: 13
	/* write 1 to sample skew index once,
	this bit active when
	reg_en_deskew = 1 and
	reg_en_runtime_skew = 0*/
	#define offset_of_dphy_dig_reg_sample_skew (140)
	#define mask_of_dphy_dig_reg_sample_skew (0x2000)
	unsigned int reg_sample_skew:1;

	// h0046, bit: 14
	/* enable report run time skew index,
	this bit is active when reg_en_deskw = 1*/
	#define offset_of_dphy_dig_reg_en_runtime_skew (140)
	#define mask_of_dphy_dig_reg_en_runtime_skew (0x4000)
	unsigned int reg_en_runtime_skew:1;

	// h0046, bit: 15
	/* enable data channel deskew (15-bit skew)*/
	#define offset_of_dphy_dig_reg_en_deskew (140)
	#define mask_of_dphy_dig_reg_en_deskew (0x8000)
	unsigned int reg_en_deskew:1;

	// h0046
	unsigned int /* padding 16 bit */:16;

	// h0047, bit: 6
	/* data lane 1 FSM state*/
	#define offset_of_dphy_dig_reg_d1_state (142)
	#define mask_of_dphy_dig_reg_d1_state (0x7f)
	unsigned int reg_d1_state:7;

	// h0047, bit: 7
	/* reset data lane 1 FSM state*/
	#define offset_of_dphy_dig_reg_d1_fsm_rst (142)
	#define mask_of_dphy_dig_reg_d1_fsm_rst (0x80)
	unsigned int reg_d1_fsm_rst:1;

	// h0047, bit: 8
	/* auto reset data lane 1 FSM state*/
	#define offset_of_dphy_dig_reg_d1_fsm_auto_rst_en (142)
	#define mask_of_dphy_dig_reg_d1_fsm_auto_rst_en (0x100)
	unsigned int reg_d1_fsm_auto_rst_en:1;

	// h0047, bit: 9
	/* pause data lane 1 FSM state*/
	#define offset_of_dphy_dig_reg_d1_fsm_pause (142)
	#define mask_of_dphy_dig_reg_d1_fsm_pause (0x200)
	unsigned int reg_d1_fsm_pause:1;

	// h0047, bit: 14
	/* */
	unsigned int :6;

	// h0047
	unsigned int /* padding 16 bit */:16;

	// h0048, bit: 14
	/* */
	unsigned int :16;

	// h0048
	unsigned int /* padding 16 bit */:16;

	// h0049, bit: 14
	/* */
	unsigned int :16;

	// h0049
	unsigned int /* padding 16 bit */:16;

	// h004a, bit: 14
	/* */
	unsigned int :16;

	// h004a
	unsigned int /* padding 16 bit */:16;

	// h004b, bit: 14
	/* */
	unsigned int :16;

	// h004b
	unsigned int /* padding 16 bit */:16;

	// h004c, bit: 14
	/* */
	unsigned int :16;

	// h004c
	unsigned int /* padding 16 bit */:16;

	// h004d, bit: 14
	/* */
	unsigned int :16;

	// h004d
	unsigned int /* padding 16 bit */:16;

	// h004e, bit: 14
	/* */
	unsigned int :16;

	// h004e
	unsigned int /* padding 16 bit */:16;

	// h004f, bit: 14
	/* */
	unsigned int :16;

	// h004f
	unsigned int /* padding 16 bit */:16;

	// h0050, bit: 14
	/* dummy register 0*/
	#define offset_of_dphy_dig_reg_dummy_0 (160)
	#define mask_of_dphy_dig_reg_dummy_0 (0xffff)
	unsigned int reg_dummy_0:16;

	// h0050
	unsigned int /* padding 16 bit */:16;

	// h0051, bit: 14
	/* dummy register 1*/
	#define offset_of_dphy_dig_reg_dummy_1 (162)
	#define mask_of_dphy_dig_reg_dummy_1 (0xffff)
	unsigned int reg_dummy_1:16;

	// h0051
	unsigned int /* padding 16 bit */:16;

	// h0052, bit: 0
	/* dynamic gate clk_ns enable*/
	#define offset_of_dphy_dig_reg_dyn_gate_clk_ns (164)
	#define mask_of_dphy_dig_reg_dyn_gate_clk_ns (0x1)
	unsigned int reg_dyn_gate_clk_ns:1;

	// h0052, bit: 3
	/* */
	unsigned int :3;

	// h0052, bit: 7
	/* debug bus selection*/
	#define offset_of_dphy_dig_reg_debug_bus_sel (164)
	#define mask_of_dphy_dig_reg_debug_bus_sel (0xf0)
	unsigned int reg_debug_bus_sel:4;

	// h0052, bit: 14
	/* */
	unsigned int :8;

	// h0052
	unsigned int /* padding 16 bit */:16;

	// h0053, bit: 8
	/* data lane 0 byte sync flag*/
	#define offset_of_dphy_dig_reg_sel_p_flag0 (166)
	#define mask_of_dphy_dig_reg_sel_p_flag0 (0x1ff)
	unsigned int reg_sel_p_flag0:9;

	// h0053, bit: 14
	/* */
	unsigned int :7;

	// h0053
	unsigned int /* padding 16 bit */:16;

	// h0054, bit: 8
	/* data lane 1 byte sync flag*/
	#define offset_of_dphy_dig_reg_sel_p_flag1 (168)
	#define mask_of_dphy_dig_reg_sel_p_flag1 (0x1ff)
	unsigned int reg_sel_p_flag1:9;

	// h0054, bit: 14
	/* */
	unsigned int :7;

	// h0054
	unsigned int /* padding 16 bit */:16;

	// h0055, bit: 7
	/* lp01, lp10 multi-cycle low thresh*/
	#define offset_of_dphy_dig_reg_err_2_l_th (170)
	#define mask_of_dphy_dig_reg_err_2_l_th (0xff)
	unsigned int reg_err_2_l_th:8;

	// h0055, bit: 14
	/* lp01, lp10 multi-cycle high thresh*/
	#define offset_of_dphy_dig_reg_err_2_h_th (170)
	#define mask_of_dphy_dig_reg_err_2_h_th (0xff00)
	unsigned int reg_err_2_h_th:8;

	// h0055
	unsigned int /* padding 16 bit */:16;

	// h0056, bit: 0
	/* enable detect line state error
	lp00 -> lp11 (not in HSRX)
	lp11 -> lp00*/
	#define offset_of_dphy_dig_reg_en_det_err_1 (172)
	#define mask_of_dphy_dig_reg_en_det_err_1 (0x1)
	unsigned int reg_en_det_err_1:1;

	// h0056, bit: 1
	/* enable detect line state errorfor lp10 or lp11 multicycle*/
	#define offset_of_dphy_dig_reg_en_det_err_2 (172)
	#define mask_of_dphy_dig_reg_en_det_err_2 (0x2)
	unsigned int reg_en_det_err_2:1;

	// h0056, bit: 14
	/* */
	unsigned int :14;

	// h0056
	unsigned int /* padding 16 bit */:16;

	// h0057, bit: 14
	/* */
	unsigned int :16;

	// h0057
	unsigned int /* padding 16 bit */:16;

	// h0058, bit: 14
	/* */
	unsigned int :16;

	// h0058
	unsigned int /* padding 16 bit */:16;

	// h0059, bit: 14
	/* */
	unsigned int :16;

	// h0059
	unsigned int /* padding 16 bit */:16;

	// h005a, bit: 14
	/* */
	unsigned int :16;

	// h005a
	unsigned int /* padding 16 bit */:16;

	// h005b, bit: 14
	/* */
	unsigned int :16;

	// h005b
	unsigned int /* padding 16 bit */:16;

	// h005c, bit: 14
	/* */
	unsigned int :16;

	// h005c
	unsigned int /* padding 16 bit */:16;

	// h005d, bit: 14
	/* */
	unsigned int :16;

	// h005d
	unsigned int /* padding 16 bit */:16;

	// h005e, bit: 14
	/* */
	unsigned int :16;

	// h005e
	unsigned int /* padding 16 bit */:16;

	// h005f, bit: 14
	/* */
	unsigned int :16;

	// h005f
	unsigned int /* padding 16 bit */:16;

	// h0060, bit: 14
	/* */
	unsigned int :16;

	// h0060
	unsigned int /* padding 16 bit */:16;

	// h0061, bit: 14
	/* */
	unsigned int :16;

	// h0061
	unsigned int /* padding 16 bit */:16;

	// h0062, bit: 14
	/* */
	unsigned int :16;

	// h0062
	unsigned int /* padding 16 bit */:16;

	// h0063, bit: 14
	/* */
	unsigned int :16;

	// h0063
	unsigned int /* padding 16 bit */:16;

	// h0064, bit: 14
	/* */
	unsigned int :16;

	// h0064
	unsigned int /* padding 16 bit */:16;

	// h0065, bit: 14
	/* */
	unsigned int :16;

	// h0065
	unsigned int /* padding 16 bit */:16;

	// h0066, bit: 14
	/* */
	unsigned int :16;

	// h0066
	unsigned int /* padding 16 bit */:16;

	// h0067, bit: 14
	/* */
	unsigned int :16;

	// h0067
	unsigned int /* padding 16 bit */:16;

	// h0068, bit: 14
	/* */
	unsigned int :16;

	// h0068
	unsigned int /* padding 16 bit */:16;

	// h0069, bit: 14
	/* */
	unsigned int :16;

	// h0069
	unsigned int /* padding 16 bit */:16;

	// h006a, bit: 14
	/* */
	unsigned int :16;

	// h006a
	unsigned int /* padding 16 bit */:16;

	// h006b, bit: 14
	/* */
	unsigned int :16;

	// h006b
	unsigned int /* padding 16 bit */:16;

	// h006c, bit: 14
	/* */
	unsigned int :16;

	// h006c
	unsigned int /* padding 16 bit */:16;

	// h006d, bit: 14
	/* */
	unsigned int :16;

	// h006d
	unsigned int /* padding 16 bit */:16;

	// h006e, bit: 14
	/* */
	unsigned int :16;

	// h006e
	unsigned int /* padding 16 bit */:16;

	// h006f, bit: 14
	/* */
	unsigned int :16;

	// h006f
	unsigned int /* padding 16 bit */:16;

	// h0070, bit: 14
	/* */
	unsigned int :16;

	// h0070
	unsigned int /* padding 16 bit */:16;

	// h0071, bit: 14
	/* */
	unsigned int :16;

	// h0071
	unsigned int /* padding 16 bit */:16;

	// h0072, bit: 14
	/* */
	unsigned int :16;

	// h0072
	unsigned int /* padding 16 bit */:16;

	// h0073, bit: 14
	/* */
	unsigned int :16;

	// h0073
	unsigned int /* padding 16 bit */:16;

	// h0074, bit: 14
	/* */
	unsigned int :16;

	// h0074
	unsigned int /* padding 16 bit */:16;

	// h0075, bit: 14
	/* */
	unsigned int :16;

	// h0075
	unsigned int /* padding 16 bit */:16;

	// h0076, bit: 14
	/* */
	unsigned int :16;

	// h0076
	unsigned int /* padding 16 bit */:16;

	// h0077, bit: 14
	/* */
	unsigned int :16;

	// h0077
	unsigned int /* padding 16 bit */:16;

	// h0078, bit: 14
	/* */
	unsigned int :16;

	// h0078
	unsigned int /* padding 16 bit */:16;

	// h0079, bit: 14
	/* */
	unsigned int :16;

	// h0079
	unsigned int /* padding 16 bit */:16;

	// h007a, bit: 14
	/* */
	unsigned int :16;

	// h007a
	unsigned int /* padding 16 bit */:16;

	// h007b, bit: 14
	/* */
	unsigned int :16;

	// h007b
	unsigned int /* padding 16 bit */:16;

	// h007c, bit: 14
	/* */
	unsigned int :16;

	// h007c
	unsigned int /* padding 16 bit */:16;

	// h007d, bit: 14
	/* */
	unsigned int :16;

	// h007d
	unsigned int /* padding 16 bit */:16;

	// h007e, bit: 14
	/* */
	unsigned int :16;

	// h007e
	unsigned int /* padding 16 bit */:16;

	// h007f, bit: 14
	/* */
	unsigned int :16;

	// h007f
	unsigned int /* padding 16 bit */:16;

}  __attribute__((packed, aligned(1))) DPHYdig_t;

extern volatile DPHYdig_t * const g_ptDPHYdig;

#endif
