// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convolution_filter,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=41.666668,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=22.639563,HLS_SYN_LAT=310598,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=2086,HLS_SYN_LUT=5537}" *)

module convolution_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_img_V_TDATA,
        in_img_V_TVALID,
        in_img_V_TREADY,
        out_img_V_TDATA,
        out_img_V_TVALID,
        out_img_V_TREADY,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st31_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv64_31 = 64'b110001;
parameter    ap_const_lv64_32 = 64'b110010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv19_4BD29 = 19'b1001011110100101001;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv19_283 = 19'b1010000011;
parameter    ap_const_lv10_283 = 10'b1010000011;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv19_31 = 19'b110001;
parameter    ap_const_lv19_32 = 19'b110010;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_2 = 32'b10;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_img_V_TDATA;
input   in_img_V_TVALID;
output   in_img_V_TREADY;
output  [7:0] out_img_V_TDATA;
output   out_img_V_TVALID;
input   out_img_V_TREADY;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_img_V_TREADY;
reg out_img_V_TVALID;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
reg   [5:0] kernel_config_V_address0;
reg    kernel_config_V_ce0;
wire   [7:0] kernel_config_V_q0;
reg   [7:0] window_V_0_6;
reg   [7:0] window_V_1_6;
reg   [7:0] window_V_2_6;
reg   [7:0] window_V_3_6;
reg   [7:0] window_V_4_6;
reg   [7:0] window_V_5_6;
reg   [7:0] window_V_6_6;
reg  signed [7:0] kernel_sum_V;
reg   [7:0] kernel_off_V;
reg   [7:0] window_V_0_1;
reg   [7:0] window_V_0_2;
reg   [7:0] window_V_0_3;
reg   [7:0] window_V_0_4;
reg   [7:0] window_V_0_5;
reg   [7:0] window_V_1_1;
reg   [7:0] window_V_1_2;
reg   [7:0] window_V_1_3;
reg   [7:0] window_V_1_4;
reg   [7:0] window_V_1_5;
reg   [7:0] window_V_2_1;
reg   [7:0] window_V_2_2;
reg   [7:0] window_V_2_3;
reg   [7:0] window_V_2_4;
reg   [7:0] window_V_2_5;
reg   [7:0] window_V_3_1;
reg   [7:0] window_V_3_2;
reg   [7:0] window_V_3_3;
reg   [7:0] window_V_3_4;
reg   [7:0] window_V_3_5;
reg   [7:0] window_V_4_1;
reg   [7:0] window_V_4_2;
reg   [7:0] window_V_4_3;
reg   [7:0] window_V_4_4;
reg   [7:0] window_V_4_5;
reg   [7:0] window_V_5_1;
reg   [7:0] window_V_5_2;
reg   [7:0] window_V_5_3;
reg   [7:0] window_V_5_4;
reg   [7:0] window_V_5_5;
reg   [7:0] window_V_6_1;
reg   [7:0] window_V_6_2;
reg   [7:0] window_V_6_3;
reg   [7:0] window_V_6_4;
reg   [7:0] window_V_6_5;
wire   [9:0] line_buffer_V_0_address0;
reg    line_buffer_V_0_ce0;
wire   [7:0] line_buffer_V_0_q0;
reg    line_buffer_V_0_ce1;
reg    line_buffer_V_0_we1;
wire   [9:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
wire   [7:0] line_buffer_V_1_q0;
reg    line_buffer_V_1_ce1;
reg    line_buffer_V_1_we1;
wire   [9:0] line_buffer_V_2_address0;
reg    line_buffer_V_2_ce0;
wire   [7:0] line_buffer_V_2_q0;
reg    line_buffer_V_2_ce1;
reg    line_buffer_V_2_we1;
wire   [9:0] line_buffer_V_3_address0;
reg    line_buffer_V_3_ce0;
wire   [7:0] line_buffer_V_3_q0;
reg    line_buffer_V_3_ce1;
reg    line_buffer_V_3_we1;
wire   [9:0] line_buffer_V_4_address0;
reg    line_buffer_V_4_ce0;
wire   [7:0] line_buffer_V_4_q0;
reg    line_buffer_V_4_ce1;
reg    line_buffer_V_4_we1;
wire   [9:0] line_buffer_V_5_address0;
reg    line_buffer_V_5_ce0;
wire   [7:0] line_buffer_V_5_q0;
wire   [9:0] line_buffer_V_5_address1;
reg    line_buffer_V_5_ce1;
reg    line_buffer_V_5_we1;
reg  signed [7:0] kernel_V_0_0;
reg  signed [7:0] kernel_V_0_1;
reg  signed [7:0] kernel_V_0_2;
reg  signed [7:0] kernel_V_0_3;
reg  signed [7:0] kernel_V_0_4;
reg  signed [7:0] kernel_V_0_5;
reg  signed [7:0] kernel_V_0_6;
reg  signed [7:0] kernel_V_1_0;
reg  signed [7:0] kernel_V_1_1;
reg  signed [7:0] kernel_V_1_2;
reg  signed [7:0] kernel_V_1_3;
reg  signed [7:0] kernel_V_1_4;
reg  signed [7:0] kernel_V_1_5;
reg  signed [7:0] kernel_V_1_6;
reg  signed [7:0] kernel_V_2_0;
reg  signed [7:0] kernel_V_2_1;
reg  signed [7:0] kernel_V_2_2;
reg  signed [7:0] kernel_V_2_3;
reg  signed [7:0] kernel_V_2_4;
reg  signed [7:0] kernel_V_2_5;
reg  signed [7:0] kernel_V_2_6;
reg  signed [7:0] kernel_V_3_0;
reg  signed [7:0] kernel_V_3_1;
reg  signed [7:0] kernel_V_3_2;
reg  signed [7:0] kernel_V_3_3;
reg  signed [7:0] kernel_V_3_4;
reg  signed [7:0] kernel_V_3_5;
reg  signed [7:0] kernel_V_3_6;
reg  signed [7:0] kernel_V_4_0;
reg  signed [7:0] kernel_V_4_1;
reg  signed [7:0] kernel_V_4_2;
reg  signed [7:0] kernel_V_4_3;
reg  signed [7:0] kernel_V_4_4;
reg  signed [7:0] kernel_V_4_5;
reg  signed [7:0] kernel_V_4_6;
reg  signed [7:0] kernel_V_5_0;
reg  signed [7:0] kernel_V_5_1;
reg  signed [7:0] kernel_V_5_2;
reg  signed [7:0] kernel_V_5_3;
reg  signed [7:0] kernel_V_5_4;
reg  signed [7:0] kernel_V_5_5;
reg  signed [7:0] kernel_V_5_6;
reg  signed [7:0] kernel_V_6_0;
reg  signed [7:0] kernel_V_6_1;
reg  signed [7:0] kernel_V_6_2;
reg  signed [7:0] kernel_V_6_3;
reg  signed [7:0] kernel_V_6_4;
reg  signed [7:0] kernel_V_6_5;
reg  signed [7:0] kernel_V_6_6;
reg    in_img_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_206;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it23;
reg    ap_reg_ppiten_pp0_it24;
reg    ap_reg_ppiten_pp0_it25;
reg    ap_reg_ppiten_pp0_it26;
reg    ap_reg_ppiten_pp0_it27;
reg    ap_reg_ppiten_pp0_it28;
wire   [0:0] exitcond_flatten_fu_612_p2;
wire   [0:0] or_cond_fu_811_p2;
reg    out_img_V_TDATA_blk_n;
reg   [0:0] or_cond1_reg_3369;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27;
reg   [18:0] indvar_flatten_reg_484;
reg   [18:0] convolution_mulfilter_ap_int_ap_reg_495;
reg   [8:0] row_reg_506;
reg   [18:0] convolution_filter_ap_int_ap_3_reg_517;
reg   [9:0] col_reg_528;
reg   [0:0] exitcond_flatten_reg_3271;
reg    ap_sig_336;
reg    ap_sig_ioackin_out_img_V_TREADY;
wire   [18:0] indvar_flatten_next_fu_618_p2;
wire   [9:0] col_mid2_fu_644_p3;
reg   [9:0] col_mid2_reg_3280;
wire   [18:0] convolution_filter_ap_int_ap_7_fu_698_p3;
wire   [8:0] row_mid2_fu_706_p3;
wire   [0:0] tmp_4_fu_714_p2;
reg   [0:0] tmp_4_reg_3295;
wire   [0:0] tmp_6_fu_720_p2;
reg   [0:0] tmp_6_reg_3299;
wire   [0:0] tmp_8_fu_726_p2;
reg   [0:0] tmp_8_reg_3303;
wire   [2:0] tmp_64_fu_771_p1;
reg   [2:0] tmp_64_reg_3312;
wire   [2:0] tmp_65_fu_775_p1;
reg   [2:0] tmp_65_reg_3316;
wire   [0:0] tmp_10_fu_795_p2;
reg   [0:0] tmp_10_reg_3320;
reg   [9:0] line_buffer_V_0_addr_reg_3324;
reg   [9:0] line_buffer_V_1_addr_reg_3330;
reg   [9:0] line_buffer_V_2_addr_reg_3336;
reg   [9:0] line_buffer_V_3_addr_reg_3342;
reg   [9:0] line_buffer_V_4_addr_reg_3348;
reg   [0:0] or_cond_reg_3359;
reg   [7:0] in_temp_V_reg_3363;
wire   [0:0] or_cond1_fu_829_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter11;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter12;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter13;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter14;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter15;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter16;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter17;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter18;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter19;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter20;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter21;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter22;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter23;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter24;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter25;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3369_pp0_iter26;
wire   [18:0] tmp_32_fu_835_p2;
wire   [9:0] col_1_fu_841_p2;
reg   [7:0] in_temp_V_1_load_reg_3383;
reg   [7:0] window_V_5_6_loc_1_load_reg_3389;
reg   [7:0] window_V_4_6_loc_1_load_reg_3395;
reg   [7:0] window_V_3_6_loc_1_load_reg_3401;
reg   [7:0] window_V_2_6_loc_1_load_reg_3407;
reg   [7:0] window_V_1_6_loc_1_load_reg_3413;
reg   [7:0] window_V_0_6_loc_1_load_reg_3419;
reg   [7:0] kernel_off_V_load_reg_3425;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter3;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter4;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter5;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter6;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter7;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter8;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter9;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter10;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter11;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter12;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter13;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter14;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter15;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter16;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter17;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter18;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter19;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter20;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter21;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter22;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter23;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter24;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter25;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter26;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter27;
wire   [63:0] tmp_s_fu_766_p1;
wire   [63:0] tmp_11_fu_801_p1;
wire   [63:0] tmp_12_fu_1240_p1;
reg   [31:0] convolution_filter_ap_int_ap_2_fu_304;
wire   [31:0] tmp_3_fu_779_p2;
reg   [31:0] convolution_filter_ap_int_ap_1_fu_308;
wire   [31:0] sel_SEBB_fu_750_p3;
reg   [7:0] in_temp_V_1_fu_312;
reg   [7:0] window_V_5_6_loc_1_fu_316;
reg   [7:0] window_V_4_6_loc_1_fu_320;
reg   [7:0] window_V_3_6_loc_1_fu_324;
reg   [7:0] window_V_2_6_loc_1_fu_328;
reg   [7:0] window_V_1_6_loc_1_fu_332;
reg   [7:0] window_V_0_6_loc_1_fu_336;
reg    ap_reg_ioackin_out_img_V_TREADY;
wire   [0:0] exitcond_fu_630_p2;
wire   [18:0] tmp_2_fu_624_p2;
wire   [8:0] row_s_fu_652_p2;
wire   [0:0] tmp_mid1_fu_658_p2;
wire   [0:0] tmp_fu_664_p2;
wire   [0:0] tmp_2_mid1_fu_678_p2;
wire   [0:0] tmp_9_fu_684_p2;
wire   [18:0] convolution_filter_ap_int_ap_6_fu_636_p3;
wire   [0:0] tmp_5_fu_738_p2;
wire   [31:0] tmp_7_fu_744_p2;
wire   [31:0] sel_SEBB1_fu_758_p3;
wire   [0:0] tmp_mid2_fu_670_p3;
wire   [0:0] tmp_2_mid2_fu_690_p3;
wire   [0:0] tmp_13_fu_823_p2;
wire   [7:0] r_V_s_fu_1632_p1;
wire   [15:0] r_V_s_fu_1632_p2;
wire   [7:0] r_V_2_0_1_fu_1654_p1;
wire   [15:0] r_V_2_0_1_fu_1654_p2;
wire   [7:0] r_V_2_0_2_fu_1676_p1;
wire   [15:0] r_V_2_0_2_fu_1676_p2;
wire   [7:0] r_V_2_0_3_fu_1698_p1;
wire   [15:0] r_V_2_0_3_fu_1698_p2;
wire   [7:0] r_V_2_0_4_fu_1720_p1;
wire   [15:0] r_V_2_0_4_fu_1720_p2;
wire   [7:0] r_V_2_0_5_fu_1741_p1;
wire   [15:0] r_V_2_0_5_fu_1741_p2;
wire   [7:0] r_V_2_0_6_fu_1763_p1;
wire   [15:0] r_V_2_0_6_fu_1763_p2;
wire   [7:0] r_V_2_1_fu_1785_p1;
wire   [15:0] r_V_2_1_fu_1785_p2;
wire   [7:0] r_V_2_1_1_fu_1807_p1;
wire   [15:0] r_V_2_1_1_fu_1807_p2;
wire   [7:0] r_V_2_1_2_fu_1829_p1;
wire   [15:0] r_V_2_1_2_fu_1829_p2;
wire   [7:0] r_V_2_1_3_fu_1851_p1;
wire   [15:0] r_V_2_1_3_fu_1851_p2;
wire   [7:0] r_V_2_1_4_fu_1873_p1;
wire   [15:0] r_V_2_1_4_fu_1873_p2;
wire   [7:0] r_V_2_1_5_fu_1894_p1;
wire   [15:0] r_V_2_1_5_fu_1894_p2;
wire   [7:0] r_V_2_1_6_fu_1916_p1;
wire   [15:0] r_V_2_1_6_fu_1916_p2;
wire   [7:0] r_V_2_2_fu_1938_p1;
wire   [15:0] r_V_2_2_fu_1938_p2;
wire   [7:0] r_V_2_2_1_fu_1960_p1;
wire   [15:0] r_V_2_2_1_fu_1960_p2;
wire   [7:0] r_V_2_2_2_fu_1982_p1;
wire   [15:0] r_V_2_2_2_fu_1982_p2;
wire   [7:0] r_V_2_2_3_fu_2004_p1;
wire   [15:0] r_V_2_2_3_fu_2004_p2;
wire   [7:0] r_V_2_2_4_fu_2026_p1;
wire   [15:0] r_V_2_2_4_fu_2026_p2;
wire   [7:0] r_V_2_2_5_fu_2047_p1;
wire   [15:0] r_V_2_2_5_fu_2047_p2;
wire   [7:0] r_V_2_2_6_fu_2069_p1;
wire   [15:0] r_V_2_2_6_fu_2069_p2;
wire   [7:0] r_V_2_3_fu_2091_p1;
wire   [15:0] r_V_2_3_fu_2091_p2;
wire   [7:0] r_V_2_3_1_fu_2113_p1;
wire   [15:0] r_V_2_3_1_fu_2113_p2;
wire   [7:0] r_V_2_3_2_fu_2135_p1;
wire   [15:0] r_V_2_3_2_fu_2135_p2;
wire   [7:0] r_V_2_3_3_fu_2157_p1;
wire   [15:0] r_V_2_3_3_fu_2157_p2;
wire   [7:0] r_V_2_3_4_fu_2179_p1;
wire   [15:0] r_V_2_3_4_fu_2179_p2;
wire   [7:0] r_V_2_3_5_fu_2200_p1;
wire   [15:0] r_V_2_3_5_fu_2200_p2;
wire   [7:0] r_V_2_3_6_fu_2222_p1;
wire   [15:0] r_V_2_3_6_fu_2222_p2;
wire   [7:0] r_V_2_4_fu_2244_p1;
wire   [15:0] r_V_2_4_fu_2244_p2;
wire   [7:0] r_V_2_4_1_fu_2266_p1;
wire   [15:0] r_V_2_4_1_fu_2266_p2;
wire   [7:0] r_V_2_4_2_fu_2288_p1;
wire   [15:0] r_V_2_4_2_fu_2288_p2;
wire   [7:0] r_V_2_4_3_fu_2310_p1;
wire   [15:0] r_V_2_4_3_fu_2310_p2;
wire   [7:0] r_V_2_4_4_fu_2332_p1;
wire   [15:0] r_V_2_4_4_fu_2332_p2;
wire   [7:0] r_V_2_4_5_fu_2353_p1;
wire   [15:0] r_V_2_4_5_fu_2353_p2;
wire   [7:0] r_V_2_4_6_fu_2375_p1;
wire   [15:0] r_V_2_4_6_fu_2375_p2;
wire   [7:0] r_V_2_5_fu_2397_p1;
wire   [15:0] r_V_2_5_fu_2397_p2;
wire   [7:0] r_V_2_5_1_fu_2419_p1;
wire   [15:0] r_V_2_5_1_fu_2419_p2;
wire   [7:0] r_V_2_5_2_fu_2441_p1;
wire   [15:0] r_V_2_5_2_fu_2441_p2;
wire   [7:0] r_V_2_5_3_fu_2463_p1;
wire   [15:0] r_V_2_5_3_fu_2463_p2;
wire   [7:0] r_V_2_5_4_fu_2485_p1;
wire   [15:0] r_V_2_5_4_fu_2485_p2;
wire   [7:0] r_V_2_5_5_fu_2506_p1;
wire   [15:0] r_V_2_5_5_fu_2506_p2;
wire   [7:0] r_V_2_5_6_fu_2528_p1;
wire   [15:0] r_V_2_5_6_fu_2528_p2;
wire   [7:0] r_V_2_6_fu_2550_p1;
wire   [15:0] r_V_2_6_fu_2550_p2;
wire   [7:0] r_V_2_6_1_fu_2572_p1;
wire   [15:0] r_V_2_6_1_fu_2572_p2;
wire   [7:0] r_V_2_6_2_fu_2594_p1;
wire   [15:0] r_V_2_6_2_fu_2594_p2;
wire   [7:0] r_V_2_6_3_fu_2616_p1;
wire   [15:0] r_V_2_6_3_fu_2616_p2;
wire   [7:0] r_V_2_6_4_fu_2638_p1;
wire   [15:0] r_V_2_6_4_fu_2638_p2;
wire   [7:0] r_V_2_6_5_fu_2659_p1;
wire   [15:0] r_V_2_6_5_fu_2659_p2;
wire   [7:0] r_V_2_6_6_fu_2681_p1;
wire   [15:0] r_V_2_6_6_fu_2681_p2;
wire  signed [16:0] tmp_34_0_2_cast_fu_1682_p1;
wire  signed [16:0] tmp_34_0_1_cast_fu_1660_p1;
wire   [16:0] tmp5_fu_2691_p2;
wire  signed [17:0] tmp_341_cast_fu_1638_p1;
wire  signed [17:0] tmp5_cast_fu_2697_p1;
wire   [17:0] tmp4_fu_2701_p2;
wire  signed [16:0] tmp_34_0_5_cast_fu_1747_p1;
wire  signed [16:0] tmp_34_0_4_cast_fu_1726_p1;
wire   [16:0] tmp7_fu_2711_p2;
wire  signed [17:0] tmp_34_0_3_cast_fu_1704_p1;
wire  signed [17:0] tmp7_cast_fu_2717_p1;
wire   [17:0] tmp6_fu_2721_p2;
wire  signed [18:0] tmp4_cast_fu_2707_p1;
wire  signed [18:0] tmp6_cast_fu_2727_p1;
wire   [18:0] tmp3_fu_2731_p2;
wire  signed [16:0] tmp_34_1_1_cast_fu_1813_p1;
wire  signed [16:0] tmp_34_1_cast_fu_1791_p1;
wire   [16:0] tmp10_fu_2741_p2;
wire  signed [17:0] tmp_34_0_6_cast_fu_1769_p1;
wire  signed [17:0] tmp10_cast_fu_2747_p1;
wire   [17:0] tmp9_fu_2751_p2;
wire  signed [16:0] tmp_34_1_4_cast_fu_1879_p1;
wire  signed [16:0] tmp_34_1_3_cast_fu_1857_p1;
wire   [16:0] tmp12_fu_2761_p2;
wire  signed [17:0] tmp_34_1_2_cast_fu_1835_p1;
wire  signed [17:0] tmp12_cast_fu_2767_p1;
wire   [17:0] tmp11_fu_2771_p2;
wire  signed [18:0] tmp9_cast_fu_2757_p1;
wire  signed [18:0] tmp11_cast_fu_2777_p1;
wire   [18:0] tmp8_fu_2781_p2;
wire  signed [19:0] tmp3_cast_fu_2737_p1;
wire  signed [19:0] tmp8_cast_fu_2787_p1;
wire   [19:0] tmp2_fu_2791_p2;
wire  signed [16:0] tmp_34_2_cast_fu_1944_p1;
wire  signed [16:0] tmp_34_1_6_cast_fu_1922_p1;
wire   [16:0] tmp16_fu_2801_p2;
wire  signed [17:0] tmp_34_1_5_cast_fu_1900_p1;
wire  signed [17:0] tmp16_cast_fu_2807_p1;
wire   [17:0] tmp15_fu_2811_p2;
wire  signed [16:0] tmp_34_2_3_cast_fu_2010_p1;
wire  signed [16:0] tmp_34_2_2_cast_fu_1988_p1;
wire   [16:0] tmp18_fu_2821_p2;
wire  signed [17:0] tmp_34_2_1_cast_fu_1966_p1;
wire  signed [17:0] tmp18_cast_fu_2827_p1;
wire   [17:0] tmp17_fu_2831_p2;
wire  signed [18:0] tmp15_cast_fu_2817_p1;
wire  signed [18:0] tmp17_cast_fu_2837_p1;
wire   [18:0] tmp14_fu_2841_p2;
wire  signed [16:0] tmp_34_2_6_cast_fu_2075_p1;
wire  signed [16:0] tmp_34_2_5_cast_fu_2053_p1;
wire   [16:0] tmp21_fu_2851_p2;
wire  signed [17:0] tmp_34_2_4_cast_fu_2032_p1;
wire  signed [17:0] tmp21_cast_fu_2857_p1;
wire   [17:0] tmp20_fu_2861_p2;
wire  signed [16:0] tmp_34_3_2_cast_fu_2141_p1;
wire  signed [16:0] tmp_34_3_1_cast_fu_2119_p1;
wire   [16:0] tmp23_fu_2871_p2;
wire  signed [17:0] tmp_34_3_cast_fu_2097_p1;
wire  signed [17:0] tmp23_cast_fu_2877_p1;
wire   [17:0] tmp22_fu_2881_p2;
wire  signed [18:0] tmp20_cast_fu_2867_p1;
wire  signed [18:0] tmp22_cast_fu_2887_p1;
wire   [18:0] tmp19_fu_2891_p2;
wire  signed [19:0] tmp14_cast_fu_2847_p1;
wire  signed [19:0] tmp19_cast_fu_2897_p1;
wire   [19:0] tmp13_fu_2901_p2;
wire  signed [20:0] tmp2_cast_fu_2797_p1;
wire  signed [20:0] tmp13_cast_fu_2907_p1;
wire   [20:0] tmp1_fu_2911_p2;
wire  signed [16:0] tmp_34_3_5_cast_fu_2206_p1;
wire  signed [16:0] tmp_34_3_4_cast_fu_2185_p1;
wire   [16:0] tmp28_fu_2921_p2;
wire  signed [17:0] tmp_34_3_3_cast_fu_2163_p1;
wire  signed [17:0] tmp28_cast_fu_2927_p1;
wire   [17:0] tmp27_fu_2931_p2;
wire  signed [16:0] tmp_34_4_1_cast_fu_2272_p1;
wire  signed [16:0] tmp_34_4_cast_fu_2250_p1;
wire   [16:0] tmp30_fu_2941_p2;
wire  signed [17:0] tmp_34_3_6_cast_fu_2228_p1;
wire  signed [17:0] tmp30_cast_fu_2947_p1;
wire   [17:0] tmp29_fu_2951_p2;
wire  signed [18:0] tmp27_cast_fu_2937_p1;
wire  signed [18:0] tmp29_cast_fu_2957_p1;
wire   [18:0] tmp26_fu_2961_p2;
wire  signed [16:0] tmp_34_4_4_cast_fu_2338_p1;
wire  signed [16:0] tmp_34_4_3_cast_fu_2316_p1;
wire   [16:0] tmp33_fu_2971_p2;
wire  signed [17:0] tmp_34_4_2_cast_fu_2294_p1;
wire  signed [17:0] tmp33_cast_fu_2977_p1;
wire   [17:0] tmp32_fu_2981_p2;
wire  signed [16:0] tmp_34_5_cast_fu_2403_p1;
wire  signed [16:0] tmp_34_4_6_cast_fu_2381_p1;
wire   [16:0] tmp35_fu_2991_p2;
wire  signed [17:0] tmp_34_4_5_cast_fu_2359_p1;
wire  signed [17:0] tmp35_cast_fu_2997_p1;
wire   [17:0] tmp34_fu_3001_p2;
wire  signed [18:0] tmp32_cast_fu_2987_p1;
wire  signed [18:0] tmp34_cast_fu_3007_p1;
wire   [18:0] tmp31_fu_3011_p2;
wire  signed [19:0] tmp26_cast_fu_2967_p1;
wire  signed [19:0] tmp31_cast_fu_3017_p1;
wire   [19:0] tmp25_fu_3021_p2;
wire  signed [16:0] tmp_34_5_3_cast_fu_2469_p1;
wire  signed [16:0] tmp_34_5_2_cast_fu_2447_p1;
wire   [16:0] tmp39_fu_3031_p2;
wire  signed [17:0] tmp_34_5_1_cast_fu_2425_p1;
wire  signed [17:0] tmp39_cast_fu_3037_p1;
wire   [17:0] tmp38_fu_3041_p2;
wire  signed [16:0] tmp_34_5_6_cast_fu_2534_p1;
wire  signed [16:0] tmp_34_5_5_cast_fu_2512_p1;
wire   [16:0] tmp41_fu_3051_p2;
wire  signed [17:0] tmp_34_5_4_cast_fu_2491_p1;
wire  signed [17:0] tmp41_cast_fu_3057_p1;
wire   [17:0] tmp40_fu_3061_p2;
wire  signed [18:0] tmp38_cast_fu_3047_p1;
wire  signed [18:0] tmp40_cast_fu_3067_p1;
wire   [18:0] tmp37_fu_3071_p2;
wire  signed [16:0] tmp_34_6_2_cast_fu_2600_p1;
wire  signed [16:0] tmp_34_6_1_cast_fu_2578_p1;
wire   [16:0] tmp44_fu_3081_p2;
wire  signed [17:0] tmp_34_6_cast_fu_2556_p1;
wire  signed [17:0] tmp44_cast_fu_3087_p1;
wire   [17:0] tmp43_fu_3091_p2;
wire  signed [16:0] tmp_34_6_4_cast_fu_2644_p1;
wire  signed [16:0] tmp_34_6_3_cast_fu_2622_p1;
wire   [16:0] tmp46_fu_3101_p2;
wire  signed [16:0] tmp_34_6_6_cast_fu_2687_p1;
wire  signed [16:0] tmp_34_6_5_cast_fu_2665_p1;
wire   [16:0] tmp47_fu_3111_p2;
wire  signed [17:0] tmp46_cast_fu_3107_p1;
wire  signed [17:0] tmp47_cast_fu_3117_p1;
wire   [17:0] tmp45_fu_3121_p2;
wire  signed [18:0] tmp43_cast_fu_3097_p1;
wire  signed [18:0] tmp45_cast_fu_3127_p1;
wire   [18:0] tmp42_fu_3131_p2;
wire  signed [19:0] tmp37_cast_fu_3077_p1;
wire  signed [19:0] tmp42_cast_fu_3137_p1;
wire   [19:0] tmp36_fu_3141_p2;
wire  signed [20:0] tmp25_cast_fu_3027_p1;
wire  signed [20:0] tmp36_cast_fu_3147_p1;
wire   [20:0] tmp24_fu_3151_p2;
wire  signed [21:0] tmp1_cast_fu_2917_p1;
wire  signed [21:0] tmp24_cast_fu_3157_p1;
wire   [21:0] out_temp_V_6_6_fu_3161_p2;
wire  signed [22:0] grp_fu_3175_p0;
wire   [22:0] grp_fu_3175_p2;
wire   [7:0] tmp_66_fu_3181_p1;
reg    grp_fu_3175_ce;
reg    ap_sig_cseq_ST_st31_fsm_2;
reg    ap_sig_2227;
reg   [2:0] ap_NS_fsm;
wire   [15:0] r_V_2_0_1_fu_1654_p10;
wire   [15:0] r_V_2_0_2_fu_1676_p10;
wire   [15:0] r_V_2_0_3_fu_1698_p10;
wire   [15:0] r_V_2_0_4_fu_1720_p10;
wire   [15:0] r_V_2_0_5_fu_1741_p10;
wire   [15:0] r_V_2_0_6_fu_1763_p10;
wire   [15:0] r_V_2_1_1_fu_1807_p10;
wire   [15:0] r_V_2_1_2_fu_1829_p10;
wire   [15:0] r_V_2_1_3_fu_1851_p10;
wire   [15:0] r_V_2_1_4_fu_1873_p10;
wire   [15:0] r_V_2_1_5_fu_1894_p10;
wire   [15:0] r_V_2_1_6_fu_1916_p10;
wire   [15:0] r_V_2_1_fu_1785_p10;
wire   [15:0] r_V_2_2_1_fu_1960_p10;
wire   [15:0] r_V_2_2_2_fu_1982_p10;
wire   [15:0] r_V_2_2_3_fu_2004_p10;
wire   [15:0] r_V_2_2_4_fu_2026_p10;
wire   [15:0] r_V_2_2_5_fu_2047_p10;
wire   [15:0] r_V_2_2_6_fu_2069_p10;
wire   [15:0] r_V_2_2_fu_1938_p10;
wire   [15:0] r_V_2_3_1_fu_2113_p10;
wire   [15:0] r_V_2_3_2_fu_2135_p10;
wire   [15:0] r_V_2_3_3_fu_2157_p10;
wire   [15:0] r_V_2_3_4_fu_2179_p10;
wire   [15:0] r_V_2_3_5_fu_2200_p10;
wire   [15:0] r_V_2_3_6_fu_2222_p10;
wire   [15:0] r_V_2_3_fu_2091_p10;
wire   [15:0] r_V_2_4_1_fu_2266_p10;
wire   [15:0] r_V_2_4_2_fu_2288_p10;
wire   [15:0] r_V_2_4_3_fu_2310_p10;
wire   [15:0] r_V_2_4_4_fu_2332_p10;
wire   [15:0] r_V_2_4_5_fu_2353_p10;
wire   [15:0] r_V_2_4_6_fu_2375_p10;
wire   [15:0] r_V_2_4_fu_2244_p10;
wire   [15:0] r_V_2_5_1_fu_2419_p10;
wire   [15:0] r_V_2_5_2_fu_2441_p10;
wire   [15:0] r_V_2_5_3_fu_2463_p10;
wire   [15:0] r_V_2_5_4_fu_2485_p10;
wire   [15:0] r_V_2_5_5_fu_2506_p10;
wire   [15:0] r_V_2_5_6_fu_2528_p10;
wire   [15:0] r_V_2_5_fu_2397_p10;
wire   [15:0] r_V_2_6_1_fu_2572_p10;
wire   [15:0] r_V_2_6_2_fu_2594_p10;
wire   [15:0] r_V_2_6_3_fu_2616_p10;
wire   [15:0] r_V_2_6_4_fu_2638_p10;
wire   [15:0] r_V_2_6_5_fu_2659_p10;
wire   [15:0] r_V_2_6_6_fu_2681_p10;
wire   [15:0] r_V_2_6_fu_2550_p10;
wire   [15:0] r_V_s_fu_1632_p10;
reg    ap_sig_2351;
reg    ap_sig_281;
reg    ap_sig_2356;
reg    ap_sig_2358;
reg    ap_sig_2354;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 window_V_0_6 = 8'b00000000;
#0 window_V_1_6 = 8'b00000000;
#0 window_V_2_6 = 8'b00000000;
#0 window_V_3_6 = 8'b00000000;
#0 window_V_4_6 = 8'b00000000;
#0 window_V_5_6 = 8'b00000000;
#0 window_V_6_6 = 8'b00000000;
#0 kernel_sum_V = 8'b1;
#0 kernel_off_V = 8'b00000000;
#0 window_V_0_1 = 8'b00000000;
#0 window_V_0_2 = 8'b00000000;
#0 window_V_0_3 = 8'b00000000;
#0 window_V_0_4 = 8'b00000000;
#0 window_V_0_5 = 8'b00000000;
#0 window_V_1_1 = 8'b00000000;
#0 window_V_1_2 = 8'b00000000;
#0 window_V_1_3 = 8'b00000000;
#0 window_V_1_4 = 8'b00000000;
#0 window_V_1_5 = 8'b00000000;
#0 window_V_2_1 = 8'b00000000;
#0 window_V_2_2 = 8'b00000000;
#0 window_V_2_3 = 8'b00000000;
#0 window_V_2_4 = 8'b00000000;
#0 window_V_2_5 = 8'b00000000;
#0 window_V_3_1 = 8'b00000000;
#0 window_V_3_2 = 8'b00000000;
#0 window_V_3_3 = 8'b00000000;
#0 window_V_3_4 = 8'b00000000;
#0 window_V_3_5 = 8'b00000000;
#0 window_V_4_1 = 8'b00000000;
#0 window_V_4_2 = 8'b00000000;
#0 window_V_4_3 = 8'b00000000;
#0 window_V_4_4 = 8'b00000000;
#0 window_V_4_5 = 8'b00000000;
#0 window_V_5_1 = 8'b00000000;
#0 window_V_5_2 = 8'b00000000;
#0 window_V_5_3 = 8'b00000000;
#0 window_V_5_4 = 8'b00000000;
#0 window_V_5_5 = 8'b00000000;
#0 window_V_6_1 = 8'b00000000;
#0 window_V_6_2 = 8'b00000000;
#0 window_V_6_3 = 8'b00000000;
#0 window_V_6_4 = 8'b00000000;
#0 window_V_6_5 = 8'b00000000;
#0 kernel_V_0_0 = 8'b00000000;
#0 kernel_V_0_1 = 8'b00000000;
#0 kernel_V_0_2 = 8'b00000000;
#0 kernel_V_0_3 = 8'b00000000;
#0 kernel_V_0_4 = 8'b00000000;
#0 kernel_V_0_5 = 8'b00000000;
#0 kernel_V_0_6 = 8'b00000000;
#0 kernel_V_1_0 = 8'b00000000;
#0 kernel_V_1_1 = 8'b00000000;
#0 kernel_V_1_2 = 8'b00000000;
#0 kernel_V_1_3 = 8'b00000000;
#0 kernel_V_1_4 = 8'b00000000;
#0 kernel_V_1_5 = 8'b00000000;
#0 kernel_V_1_6 = 8'b00000000;
#0 kernel_V_2_0 = 8'b00000000;
#0 kernel_V_2_1 = 8'b00000000;
#0 kernel_V_2_2 = 8'b00000000;
#0 kernel_V_2_3 = 8'b00000000;
#0 kernel_V_2_4 = 8'b00000000;
#0 kernel_V_2_5 = 8'b00000000;
#0 kernel_V_2_6 = 8'b00000000;
#0 kernel_V_3_0 = 8'b00000000;
#0 kernel_V_3_1 = 8'b00000000;
#0 kernel_V_3_2 = 8'b00000000;
#0 kernel_V_3_3 = 8'b00000000;
#0 kernel_V_3_4 = 8'b00000000;
#0 kernel_V_3_5 = 8'b00000000;
#0 kernel_V_3_6 = 8'b00000000;
#0 kernel_V_4_0 = 8'b00000000;
#0 kernel_V_4_1 = 8'b00000000;
#0 kernel_V_4_2 = 8'b00000000;
#0 kernel_V_4_3 = 8'b00000000;
#0 kernel_V_4_4 = 8'b00000000;
#0 kernel_V_4_5 = 8'b00000000;
#0 kernel_V_4_6 = 8'b00000000;
#0 kernel_V_5_0 = 8'b00000000;
#0 kernel_V_5_1 = 8'b00000000;
#0 kernel_V_5_2 = 8'b00000000;
#0 kernel_V_5_3 = 8'b00000000;
#0 kernel_V_5_4 = 8'b00000000;
#0 kernel_V_5_5 = 8'b00000000;
#0 kernel_V_5_6 = 8'b00000000;
#0 kernel_V_6_0 = 8'b00000000;
#0 kernel_V_6_1 = 8'b00000000;
#0 kernel_V_6_2 = 8'b00000000;
#0 kernel_V_6_3 = 8'b00000000;
#0 kernel_V_6_4 = 8'b00000000;
#0 kernel_V_6_5 = 8'b00000000;
#0 kernel_V_6_6 = 8'b00000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
#0 ap_reg_ppiten_pp0_it24 = 1'b0;
#0 ap_reg_ppiten_pp0_it25 = 1'b0;
#0 ap_reg_ppiten_pp0_it26 = 1'b0;
#0 ap_reg_ppiten_pp0_it27 = 1'b0;
#0 ap_reg_ppiten_pp0_it28 = 1'b0;
#0 ap_reg_ioackin_out_img_V_TREADY = 1'b0;
end

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_0_address0),
    .ce0(line_buffer_V_0_ce0),
    .q0(line_buffer_V_0_q0),
    .address1(line_buffer_V_0_addr_reg_3324),
    .ce1(line_buffer_V_0_ce1),
    .we1(line_buffer_V_0_we1),
    .d1(line_buffer_V_1_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .q0(line_buffer_V_1_q0),
    .address1(line_buffer_V_1_addr_reg_3330),
    .ce1(line_buffer_V_1_ce1),
    .we1(line_buffer_V_1_we1),
    .d1(line_buffer_V_2_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_2_address0),
    .ce0(line_buffer_V_2_ce0),
    .q0(line_buffer_V_2_q0),
    .address1(line_buffer_V_2_addr_reg_3336),
    .ce1(line_buffer_V_2_ce1),
    .we1(line_buffer_V_2_we1),
    .d1(line_buffer_V_3_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_3_address0),
    .ce0(line_buffer_V_3_ce0),
    .q0(line_buffer_V_3_q0),
    .address1(line_buffer_V_3_addr_reg_3342),
    .ce1(line_buffer_V_3_ce1),
    .we1(line_buffer_V_3_we1),
    .d1(line_buffer_V_4_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_4_address0),
    .ce0(line_buffer_V_4_ce0),
    .q0(line_buffer_V_4_q0),
    .address1(line_buffer_V_4_addr_reg_3348),
    .ce1(line_buffer_V_4_ce1),
    .we1(line_buffer_V_4_we1),
    .d1(line_buffer_V_5_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_5_address0),
    .ce0(line_buffer_V_5_ce0),
    .q0(line_buffer_V_5_q0),
    .address1(line_buffer_V_5_address1),
    .ce1(line_buffer_V_5_ce1),
    .we1(line_buffer_V_5_we1),
    .d1(in_temp_V_reg_3363)
);

convolution_filter_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
convolution_filter_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .kernel_config_V_address0(kernel_config_V_address0),
    .kernel_config_V_ce0(kernel_config_V_ce0),
    .kernel_config_V_q0(kernel_config_V_q0)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U0(
    .din0(kernel_V_0_0),
    .din1(r_V_s_fu_1632_p1),
    .dout(r_V_s_fu_1632_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U1(
    .din0(kernel_V_0_1),
    .din1(r_V_2_0_1_fu_1654_p1),
    .dout(r_V_2_0_1_fu_1654_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U2(
    .din0(kernel_V_0_2),
    .din1(r_V_2_0_2_fu_1676_p1),
    .dout(r_V_2_0_2_fu_1676_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U3(
    .din0(kernel_V_0_3),
    .din1(r_V_2_0_3_fu_1698_p1),
    .dout(r_V_2_0_3_fu_1698_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U4(
    .din0(kernel_V_0_4),
    .din1(r_V_2_0_4_fu_1720_p1),
    .dout(r_V_2_0_4_fu_1720_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U5(
    .din0(kernel_V_0_5),
    .din1(r_V_2_0_5_fu_1741_p1),
    .dout(r_V_2_0_5_fu_1741_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U6(
    .din0(kernel_V_0_6),
    .din1(r_V_2_0_6_fu_1763_p1),
    .dout(r_V_2_0_6_fu_1763_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U7(
    .din0(kernel_V_1_0),
    .din1(r_V_2_1_fu_1785_p1),
    .dout(r_V_2_1_fu_1785_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U8(
    .din0(kernel_V_1_1),
    .din1(r_V_2_1_1_fu_1807_p1),
    .dout(r_V_2_1_1_fu_1807_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U9(
    .din0(kernel_V_1_2),
    .din1(r_V_2_1_2_fu_1829_p1),
    .dout(r_V_2_1_2_fu_1829_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U10(
    .din0(kernel_V_1_3),
    .din1(r_V_2_1_3_fu_1851_p1),
    .dout(r_V_2_1_3_fu_1851_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U11(
    .din0(kernel_V_1_4),
    .din1(r_V_2_1_4_fu_1873_p1),
    .dout(r_V_2_1_4_fu_1873_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U12(
    .din0(kernel_V_1_5),
    .din1(r_V_2_1_5_fu_1894_p1),
    .dout(r_V_2_1_5_fu_1894_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U13(
    .din0(kernel_V_1_6),
    .din1(r_V_2_1_6_fu_1916_p1),
    .dout(r_V_2_1_6_fu_1916_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U14(
    .din0(kernel_V_2_0),
    .din1(r_V_2_2_fu_1938_p1),
    .dout(r_V_2_2_fu_1938_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U15(
    .din0(kernel_V_2_1),
    .din1(r_V_2_2_1_fu_1960_p1),
    .dout(r_V_2_2_1_fu_1960_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U16(
    .din0(kernel_V_2_2),
    .din1(r_V_2_2_2_fu_1982_p1),
    .dout(r_V_2_2_2_fu_1982_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U17(
    .din0(kernel_V_2_3),
    .din1(r_V_2_2_3_fu_2004_p1),
    .dout(r_V_2_2_3_fu_2004_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U18(
    .din0(kernel_V_2_4),
    .din1(r_V_2_2_4_fu_2026_p1),
    .dout(r_V_2_2_4_fu_2026_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U19(
    .din0(kernel_V_2_5),
    .din1(r_V_2_2_5_fu_2047_p1),
    .dout(r_V_2_2_5_fu_2047_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U20(
    .din0(kernel_V_2_6),
    .din1(r_V_2_2_6_fu_2069_p1),
    .dout(r_V_2_2_6_fu_2069_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U21(
    .din0(kernel_V_3_0),
    .din1(r_V_2_3_fu_2091_p1),
    .dout(r_V_2_3_fu_2091_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U22(
    .din0(kernel_V_3_1),
    .din1(r_V_2_3_1_fu_2113_p1),
    .dout(r_V_2_3_1_fu_2113_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U23(
    .din0(kernel_V_3_2),
    .din1(r_V_2_3_2_fu_2135_p1),
    .dout(r_V_2_3_2_fu_2135_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U24(
    .din0(kernel_V_3_3),
    .din1(r_V_2_3_3_fu_2157_p1),
    .dout(r_V_2_3_3_fu_2157_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U25(
    .din0(kernel_V_3_4),
    .din1(r_V_2_3_4_fu_2179_p1),
    .dout(r_V_2_3_4_fu_2179_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U26(
    .din0(kernel_V_3_5),
    .din1(r_V_2_3_5_fu_2200_p1),
    .dout(r_V_2_3_5_fu_2200_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U27(
    .din0(kernel_V_3_6),
    .din1(r_V_2_3_6_fu_2222_p1),
    .dout(r_V_2_3_6_fu_2222_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U28(
    .din0(kernel_V_4_0),
    .din1(r_V_2_4_fu_2244_p1),
    .dout(r_V_2_4_fu_2244_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U29(
    .din0(kernel_V_4_1),
    .din1(r_V_2_4_1_fu_2266_p1),
    .dout(r_V_2_4_1_fu_2266_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U30(
    .din0(kernel_V_4_2),
    .din1(r_V_2_4_2_fu_2288_p1),
    .dout(r_V_2_4_2_fu_2288_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U31(
    .din0(kernel_V_4_3),
    .din1(r_V_2_4_3_fu_2310_p1),
    .dout(r_V_2_4_3_fu_2310_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U32(
    .din0(kernel_V_4_4),
    .din1(r_V_2_4_4_fu_2332_p1),
    .dout(r_V_2_4_4_fu_2332_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U33(
    .din0(kernel_V_4_5),
    .din1(r_V_2_4_5_fu_2353_p1),
    .dout(r_V_2_4_5_fu_2353_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U34(
    .din0(kernel_V_4_6),
    .din1(r_V_2_4_6_fu_2375_p1),
    .dout(r_V_2_4_6_fu_2375_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U35(
    .din0(kernel_V_5_0),
    .din1(r_V_2_5_fu_2397_p1),
    .dout(r_V_2_5_fu_2397_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U36(
    .din0(kernel_V_5_1),
    .din1(r_V_2_5_1_fu_2419_p1),
    .dout(r_V_2_5_1_fu_2419_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U37(
    .din0(kernel_V_5_2),
    .din1(r_V_2_5_2_fu_2441_p1),
    .dout(r_V_2_5_2_fu_2441_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U38(
    .din0(kernel_V_5_3),
    .din1(r_V_2_5_3_fu_2463_p1),
    .dout(r_V_2_5_3_fu_2463_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U39(
    .din0(kernel_V_5_4),
    .din1(r_V_2_5_4_fu_2485_p1),
    .dout(r_V_2_5_4_fu_2485_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U40(
    .din0(kernel_V_5_5),
    .din1(r_V_2_5_5_fu_2506_p1),
    .dout(r_V_2_5_5_fu_2506_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U41(
    .din0(kernel_V_5_6),
    .din1(r_V_2_5_6_fu_2528_p1),
    .dout(r_V_2_5_6_fu_2528_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U42(
    .din0(kernel_V_6_0),
    .din1(r_V_2_6_fu_2550_p1),
    .dout(r_V_2_6_fu_2550_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U43(
    .din0(kernel_V_6_1),
    .din1(r_V_2_6_1_fu_2572_p1),
    .dout(r_V_2_6_1_fu_2572_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U44(
    .din0(kernel_V_6_2),
    .din1(r_V_2_6_2_fu_2594_p1),
    .dout(r_V_2_6_2_fu_2594_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U45(
    .din0(kernel_V_6_3),
    .din1(r_V_2_6_3_fu_2616_p1),
    .dout(r_V_2_6_3_fu_2616_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U46(
    .din0(kernel_V_6_4),
    .din1(r_V_2_6_4_fu_2638_p1),
    .dout(r_V_2_6_4_fu_2638_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U47(
    .din0(kernel_V_6_5),
    .din1(r_V_2_6_5_fu_2659_p1),
    .dout(r_V_2_6_5_fu_2659_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U48(
    .din0(kernel_V_6_6),
    .din1(r_V_2_6_6_fu_2681_p1),
    .dout(r_V_2_6_6_fu_2681_p2)
);

convolution_filter_sdiv_23s_8s_23_27 #(
    .ID( 1 ),
    .NUM_STAGE( 27 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 23 ))
convolution_filter_sdiv_23s_8s_23_27_U49(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3175_p0),
    .din1(kernel_sum_V),
    .ce(grp_fu_3175_ce),
    .dout(grp_fu_3175_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
    end else begin
        if (ap_sig_281) begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
            end else if (ap_sig_2351) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_612_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_reg_528 <= col_1_fu_841_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        col_reg_528 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2))) begin
        convolution_filter_ap_int_ap_1_fu_308 <= sel_SEBB_fu_750_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        convolution_filter_ap_int_ap_1_fu_308 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2))) begin
        convolution_filter_ap_int_ap_2_fu_304 <= tmp_3_fu_779_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        convolution_filter_ap_int_ap_2_fu_304 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        convolution_filter_ap_int_ap_3_reg_517 <= tmp_32_fu_835_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        convolution_filter_ap_int_ap_3_reg_517 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        convolution_mulfilter_ap_int_ap_reg_495 <= convolution_filter_ap_int_ap_7_fu_698_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        convolution_mulfilter_ap_int_ap_reg_495 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == or_cond_reg_3359))) begin
        in_temp_V_1_fu_312 <= in_temp_V_reg_3363;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        in_temp_V_1_fu_312 <= window_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        indvar_flatten_reg_484 <= indvar_flatten_next_fu_618_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_484 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        row_reg_506 <= row_mid2_fu_706_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        row_reg_506 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_0_6_loc_1_fu_336 <= line_buffer_V_0_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_0_6_loc_1_fu_336 <= window_V_0_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_1_6_loc_1_fu_332 <= line_buffer_V_1_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_1_6_loc_1_fu_332 <= window_V_1_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_2_6_loc_1_fu_328 <= line_buffer_V_2_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_2_6_loc_1_fu_328 <= window_V_2_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_3_6_loc_1_fu_324 <= line_buffer_V_3_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_3_6_loc_1_fu_324 <= window_V_3_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_4_6_loc_1_fu_320 <= line_buffer_V_4_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_4_6_loc_1_fu_320 <= window_V_4_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_5_6_loc_1_fu_316 <= line_buffer_V_5_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_5_6_loc_1_fu_316 <= window_V_5_6;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter10 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter9;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter11 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter10;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter12 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter11;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter13 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter12;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter14 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter13;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter15 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter14;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter16 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter15;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter17 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter16;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter18 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter17;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter19 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter18;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter20 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter19;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter21 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter20;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter22 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter21;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter23 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter22;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter24 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter23;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter25 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter24;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter26 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter25;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter27 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter26;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter3 <= kernel_off_V_load_reg_3425;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter4 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter3;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter5 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter4;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter6 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter5;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter7 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter6;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter8 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter7;
        ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter9 <= ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter8;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter10 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter9;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter11 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter10;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter12 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter11;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter13 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter12;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter14 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter13;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter15 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter14;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter16 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter15;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter17 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter16;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter18 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter17;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter19 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter18;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter2 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter1;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter20 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter19;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter21 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter20;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter22 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter21;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter23 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter22;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter24 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter23;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter25 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter24;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter26 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter25;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter26;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter3 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter2;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter4 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter3;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter5 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter4;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter6 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter5;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter7 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter6;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter8 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter7;
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter9 <= ap_reg_ppstg_or_cond1_reg_3369_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        ap_reg_ppstg_or_cond1_reg_3369_pp0_iter1 <= or_cond1_reg_3369;
        exitcond_flatten_reg_3271 <= exitcond_flatten_fu_612_p2;
        in_temp_V_1_load_reg_3383 <= in_temp_V_1_fu_312;
        window_V_0_6_loc_1_load_reg_3419 <= window_V_0_6_loc_1_fu_336;
        window_V_1_6_loc_1_load_reg_3413 <= window_V_1_6_loc_1_fu_332;
        window_V_2_6_loc_1_load_reg_3407 <= window_V_2_6_loc_1_fu_328;
        window_V_3_6_loc_1_load_reg_3401 <= window_V_3_6_loc_1_fu_324;
        window_V_4_6_loc_1_load_reg_3395 <= window_V_4_6_loc_1_fu_320;
        window_V_5_6_loc_1_load_reg_3389 <= window_V_5_6_loc_1_fu_316;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_mid2_reg_3280 <= col_mid2_fu_644_p3;
        or_cond1_reg_3369 <= or_cond1_fu_829_p2;
        or_cond_reg_3359 <= or_cond_fu_811_p2;
        tmp_10_reg_3320 <= tmp_10_fu_795_p2;
        tmp_4_reg_3295 <= tmp_4_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_temp_V_reg_3363 <= in_img_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_0))) begin
        kernel_V_0_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_1))) begin
        kernel_V_0_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_2))) begin
        kernel_V_0_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_3))) begin
        kernel_V_0_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_4))) begin
        kernel_V_0_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_5))) begin
        kernel_V_0_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_64_reg_3312 == ap_const_lv3_0) & (tmp_65_reg_3316 == ap_const_lv3_7))))) begin
        kernel_V_0_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_1))) begin
        kernel_V_1_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_1))) begin
        kernel_V_1_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_1))) begin
        kernel_V_1_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_1))) begin
        kernel_V_1_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_1))) begin
        kernel_V_1_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_1))) begin
        kernel_V_1_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_1)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_1))))) begin
        kernel_V_1_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_2))) begin
        kernel_V_2_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_2))) begin
        kernel_V_2_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_2))) begin
        kernel_V_2_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_2))) begin
        kernel_V_2_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_2))) begin
        kernel_V_2_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_2))) begin
        kernel_V_2_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_2)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_2))))) begin
        kernel_V_2_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_3))) begin
        kernel_V_3_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_3))) begin
        kernel_V_3_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_3))) begin
        kernel_V_3_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_3))) begin
        kernel_V_3_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_3))) begin
        kernel_V_3_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_3))) begin
        kernel_V_3_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_3)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_3))))) begin
        kernel_V_3_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_4))) begin
        kernel_V_4_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_4))) begin
        kernel_V_4_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_4))) begin
        kernel_V_4_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_4))) begin
        kernel_V_4_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_4))) begin
        kernel_V_4_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_4))) begin
        kernel_V_4_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_4)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_4))))) begin
        kernel_V_4_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_5))) begin
        kernel_V_5_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_5))) begin
        kernel_V_5_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_5))) begin
        kernel_V_5_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_5))) begin
        kernel_V_5_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_5))) begin
        kernel_V_5_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_5))) begin
        kernel_V_5_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_5)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_5))))) begin
        kernel_V_5_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_0) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_1) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_2) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_3) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_4) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_5) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_6) & (tmp_64_reg_3312 == ap_const_lv3_7)) | ((1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_4_reg_3295) & (tmp_65_reg_3316 == ap_const_lv3_7) & (tmp_64_reg_3312 == ap_const_lv3_7))))) begin
        kernel_V_6_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & (1'b0 == tmp_4_reg_3295) & (1'b0 == tmp_6_reg_3299) & ~(1'b0 == tmp_8_reg_3303))) begin
        kernel_off_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter1))) begin
        kernel_off_V_load_reg_3425 <= kernel_off_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & (1'b0 == tmp_4_reg_3295) & ~(1'b0 == tmp_6_reg_3299))) begin
        kernel_sum_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_10_fu_795_p2))) begin
        line_buffer_V_0_addr_reg_3324 <= tmp_11_fu_801_p1;
        line_buffer_V_1_addr_reg_3330 <= tmp_11_fu_801_p1;
        line_buffer_V_2_addr_reg_3336 <= tmp_11_fu_801_p1;
        line_buffer_V_3_addr_reg_3342 <= tmp_11_fu_801_p1;
        line_buffer_V_4_addr_reg_3348 <= tmp_11_fu_801_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2))) begin
        tmp_64_reg_3312 <= tmp_64_fu_771_p1;
        tmp_65_reg_3316 <= tmp_65_fu_775_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2))) begin
        tmp_6_reg_3299 <= tmp_6_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2) & (1'b0 == tmp_6_fu_720_p2))) begin
        tmp_8_reg_3303 <= tmp_8_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        window_V_0_1 <= window_V_0_2;
        window_V_0_2 <= window_V_0_3;
        window_V_0_3 <= window_V_0_4;
        window_V_0_4 <= window_V_0_5;
        window_V_0_5 <= window_V_0_6_loc_1_load_reg_3419;
        window_V_1_1 <= window_V_1_2;
        window_V_1_2 <= window_V_1_3;
        window_V_1_3 <= window_V_1_4;
        window_V_1_4 <= window_V_1_5;
        window_V_1_5 <= window_V_1_6_loc_1_load_reg_3413;
        window_V_2_1 <= window_V_2_2;
        window_V_2_2 <= window_V_2_3;
        window_V_2_3 <= window_V_2_4;
        window_V_2_4 <= window_V_2_5;
        window_V_2_5 <= window_V_2_6_loc_1_load_reg_3407;
        window_V_3_1 <= window_V_3_2;
        window_V_3_2 <= window_V_3_3;
        window_V_3_3 <= window_V_3_4;
        window_V_3_4 <= window_V_3_5;
        window_V_3_5 <= window_V_3_6_loc_1_load_reg_3401;
        window_V_4_1 <= window_V_4_2;
        window_V_4_2 <= window_V_4_3;
        window_V_4_3 <= window_V_4_4;
        window_V_4_4 <= window_V_4_5;
        window_V_4_5 <= window_V_4_6_loc_1_load_reg_3395;
        window_V_5_1 <= window_V_5_2;
        window_V_5_2 <= window_V_5_3;
        window_V_5_3 <= window_V_5_4;
        window_V_5_4 <= window_V_5_5;
        window_V_5_5 <= window_V_5_6_loc_1_load_reg_3389;
        window_V_6_1 <= window_V_6_2;
        window_V_6_2 <= window_V_6_3;
        window_V_6_3 <= window_V_6_4;
        window_V_6_4 <= window_V_6_5;
        window_V_6_5 <= in_temp_V_1_load_reg_3383;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        window_V_0_6 <= line_buffer_V_0_q0;
        window_V_1_6 <= line_buffer_V_1_q0;
        window_V_2_6 <= line_buffer_V_2_q0;
        window_V_3_6 <= line_buffer_V_3_q0;
        window_V_4_6 <= line_buffer_V_4_q0;
        window_V_5_6 <= line_buffer_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        window_V_6_6 <= in_img_V_TDATA;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st31_fsm_2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st31_fsm_2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_206) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2227) begin
        ap_sig_cseq_ST_st31_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_img_V_TREADY)) begin
        ap_sig_ioackin_out_img_V_TREADY = out_img_V_TREADY;
    end else begin
        ap_sig_ioackin_out_img_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        grp_fu_3175_ce = 1'b1;
    end else begin
        grp_fu_3175_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2))) begin
        in_img_V_TDATA_blk_n = in_img_V_TVALID;
    end else begin
        in_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_img_V_TREADY = 1'b1;
    end else begin
        in_img_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2354) begin
        if (~(1'b0 == tmp_4_fu_714_p2)) begin
            kernel_config_V_address0 = tmp_s_fu_766_p1;
        end else if (ap_sig_2358) begin
            kernel_config_V_address0 = ap_const_lv64_31;
        end else if (ap_sig_2356) begin
            kernel_config_V_address0 = ap_const_lv64_32;
        end else begin
            kernel_config_V_address0 = 'bx;
        end
    end else begin
        kernel_config_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2) & (1'b0 == tmp_6_fu_720_p2) & ~(1'b0 == tmp_8_fu_726_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2) & ~(1'b0 == tmp_6_fu_720_p2)))) begin
        kernel_config_V_ce0 = 1'b1;
    end else begin
        kernel_config_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        line_buffer_V_0_we1 = 1'b1;
    end else begin
        line_buffer_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        line_buffer_V_1_we1 = 1'b1;
    end else begin
        line_buffer_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        line_buffer_V_2_we1 = 1'b1;
    end else begin
        line_buffer_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_3_ce0 = 1'b1;
    end else begin
        line_buffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_3_ce1 = 1'b1;
    end else begin
        line_buffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        line_buffer_V_3_we1 = 1'b1;
    end else begin
        line_buffer_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_4_ce0 = 1'b1;
    end else begin
        line_buffer_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_4_ce1 = 1'b1;
    end else begin
        line_buffer_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == tmp_10_reg_3320))) begin
        line_buffer_V_4_we1 = 1'b1;
    end else begin
        line_buffer_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_5_ce0 = 1'b1;
    end else begin
        line_buffer_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_5_ce1 = 1'b1;
    end else begin
        line_buffer_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3271) & ~(1'b0 == or_cond_reg_3359))) begin
        line_buffer_V_5_we1 = 1'b1;
    end else begin
        line_buffer_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27))) begin
        out_img_V_TDATA_blk_n = out_img_V_TREADY;
    end else begin
        out_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) & (1'b0 == ap_reg_ioackin_out_img_V_TREADY))) begin
        out_img_V_TVALID = 1'b1;
    end else begin
        out_img_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it28) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it27)) & ~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it28) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it27)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_st31_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st31_fsm_2 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_206 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_2227 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_2351 = (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_336) & (1'b1 == out_img_V_TREADY));
end

always @ (*) begin
    ap_sig_2354 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_612_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_2356 = ((1'b0 == tmp_4_fu_714_p2) & (1'b0 == tmp_6_fu_720_p2) & ~(1'b0 == tmp_8_fu_726_p2));
end

always @ (*) begin
    ap_sig_2358 = ((1'b0 == tmp_4_fu_714_p2) & ~(1'b0 == tmp_6_fu_720_p2));
end

always @ (*) begin
    ap_sig_281 = ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3369_pp0_iter27));
end

always @ (*) begin
    ap_sig_336 = ((exitcond_flatten_fu_612_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & (in_img_V_TVALID == 1'b0));
end

assign col_1_fu_841_p2 = (col_mid2_fu_644_p3 + ap_const_lv10_1);

assign col_mid2_fu_644_p3 = ((exitcond_fu_630_p2[0:0] === 1'b1) ? ap_const_lv10_0 : col_reg_528);

assign convolution_filter_ap_int_ap_6_fu_636_p3 = ((exitcond_fu_630_p2[0:0] === 1'b1) ? tmp_2_fu_624_p2 : convolution_filter_ap_int_ap_3_reg_517);

assign convolution_filter_ap_int_ap_7_fu_698_p3 = ((exitcond_fu_630_p2[0:0] === 1'b1) ? tmp_2_fu_624_p2 : convolution_mulfilter_ap_int_ap_reg_495);

assign exitcond_flatten_fu_612_p2 = ((indvar_flatten_reg_484 == ap_const_lv19_4BD29) ? 1'b1 : 1'b0);

assign exitcond_fu_630_p2 = ((col_reg_528 == ap_const_lv10_283) ? 1'b1 : 1'b0);

assign grp_fu_3175_p0 = $signed(out_temp_V_6_6_fu_3161_p2);

assign indvar_flatten_next_fu_618_p2 = (indvar_flatten_reg_484 + ap_const_lv19_1);

assign line_buffer_V_0_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_1_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_2_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_3_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_4_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_5_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_5_address1 = tmp_12_fu_1240_p1;

assign or_cond1_fu_829_p2 = (tmp_2_mid2_fu_690_p3 & tmp_13_fu_823_p2);

assign or_cond_fu_811_p2 = (tmp_10_fu_795_p2 & tmp_mid2_fu_670_p3);

assign out_img_V_TDATA = (ap_reg_ppstg_kernel_off_V_load_reg_3425_pp0_iter27 + tmp_66_fu_3181_p1);

assign out_temp_V_6_6_fu_3161_p2 = ($signed(tmp1_cast_fu_2917_p1) + $signed(tmp24_cast_fu_3157_p1));

assign r_V_2_0_1_fu_1654_p1 = r_V_2_0_1_fu_1654_p10;

assign r_V_2_0_1_fu_1654_p10 = window_V_0_2;

assign r_V_2_0_2_fu_1676_p1 = r_V_2_0_2_fu_1676_p10;

assign r_V_2_0_2_fu_1676_p10 = window_V_0_3;

assign r_V_2_0_3_fu_1698_p1 = r_V_2_0_3_fu_1698_p10;

assign r_V_2_0_3_fu_1698_p10 = window_V_0_4;

assign r_V_2_0_4_fu_1720_p1 = r_V_2_0_4_fu_1720_p10;

assign r_V_2_0_4_fu_1720_p10 = window_V_0_5;

assign r_V_2_0_5_fu_1741_p1 = r_V_2_0_5_fu_1741_p10;

assign r_V_2_0_5_fu_1741_p10 = window_V_0_6_loc_1_load_reg_3419;

assign r_V_2_0_6_fu_1763_p1 = r_V_2_0_6_fu_1763_p10;

assign r_V_2_0_6_fu_1763_p10 = window_V_0_6_loc_1_fu_336;

assign r_V_2_1_1_fu_1807_p1 = r_V_2_1_1_fu_1807_p10;

assign r_V_2_1_1_fu_1807_p10 = window_V_1_2;

assign r_V_2_1_2_fu_1829_p1 = r_V_2_1_2_fu_1829_p10;

assign r_V_2_1_2_fu_1829_p10 = window_V_1_3;

assign r_V_2_1_3_fu_1851_p1 = r_V_2_1_3_fu_1851_p10;

assign r_V_2_1_3_fu_1851_p10 = window_V_1_4;

assign r_V_2_1_4_fu_1873_p1 = r_V_2_1_4_fu_1873_p10;

assign r_V_2_1_4_fu_1873_p10 = window_V_1_5;

assign r_V_2_1_5_fu_1894_p1 = r_V_2_1_5_fu_1894_p10;

assign r_V_2_1_5_fu_1894_p10 = window_V_1_6_loc_1_load_reg_3413;

assign r_V_2_1_6_fu_1916_p1 = r_V_2_1_6_fu_1916_p10;

assign r_V_2_1_6_fu_1916_p10 = window_V_1_6_loc_1_fu_332;

assign r_V_2_1_fu_1785_p1 = r_V_2_1_fu_1785_p10;

assign r_V_2_1_fu_1785_p10 = window_V_1_1;

assign r_V_2_2_1_fu_1960_p1 = r_V_2_2_1_fu_1960_p10;

assign r_V_2_2_1_fu_1960_p10 = window_V_2_2;

assign r_V_2_2_2_fu_1982_p1 = r_V_2_2_2_fu_1982_p10;

assign r_V_2_2_2_fu_1982_p10 = window_V_2_3;

assign r_V_2_2_3_fu_2004_p1 = r_V_2_2_3_fu_2004_p10;

assign r_V_2_2_3_fu_2004_p10 = window_V_2_4;

assign r_V_2_2_4_fu_2026_p1 = r_V_2_2_4_fu_2026_p10;

assign r_V_2_2_4_fu_2026_p10 = window_V_2_5;

assign r_V_2_2_5_fu_2047_p1 = r_V_2_2_5_fu_2047_p10;

assign r_V_2_2_5_fu_2047_p10 = window_V_2_6_loc_1_load_reg_3407;

assign r_V_2_2_6_fu_2069_p1 = r_V_2_2_6_fu_2069_p10;

assign r_V_2_2_6_fu_2069_p10 = window_V_2_6_loc_1_fu_328;

assign r_V_2_2_fu_1938_p1 = r_V_2_2_fu_1938_p10;

assign r_V_2_2_fu_1938_p10 = window_V_2_1;

assign r_V_2_3_1_fu_2113_p1 = r_V_2_3_1_fu_2113_p10;

assign r_V_2_3_1_fu_2113_p10 = window_V_3_2;

assign r_V_2_3_2_fu_2135_p1 = r_V_2_3_2_fu_2135_p10;

assign r_V_2_3_2_fu_2135_p10 = window_V_3_3;

assign r_V_2_3_3_fu_2157_p1 = r_V_2_3_3_fu_2157_p10;

assign r_V_2_3_3_fu_2157_p10 = window_V_3_4;

assign r_V_2_3_4_fu_2179_p1 = r_V_2_3_4_fu_2179_p10;

assign r_V_2_3_4_fu_2179_p10 = window_V_3_5;

assign r_V_2_3_5_fu_2200_p1 = r_V_2_3_5_fu_2200_p10;

assign r_V_2_3_5_fu_2200_p10 = window_V_3_6_loc_1_load_reg_3401;

assign r_V_2_3_6_fu_2222_p1 = r_V_2_3_6_fu_2222_p10;

assign r_V_2_3_6_fu_2222_p10 = window_V_3_6_loc_1_fu_324;

assign r_V_2_3_fu_2091_p1 = r_V_2_3_fu_2091_p10;

assign r_V_2_3_fu_2091_p10 = window_V_3_1;

assign r_V_2_4_1_fu_2266_p1 = r_V_2_4_1_fu_2266_p10;

assign r_V_2_4_1_fu_2266_p10 = window_V_4_2;

assign r_V_2_4_2_fu_2288_p1 = r_V_2_4_2_fu_2288_p10;

assign r_V_2_4_2_fu_2288_p10 = window_V_4_3;

assign r_V_2_4_3_fu_2310_p1 = r_V_2_4_3_fu_2310_p10;

assign r_V_2_4_3_fu_2310_p10 = window_V_4_4;

assign r_V_2_4_4_fu_2332_p1 = r_V_2_4_4_fu_2332_p10;

assign r_V_2_4_4_fu_2332_p10 = window_V_4_5;

assign r_V_2_4_5_fu_2353_p1 = r_V_2_4_5_fu_2353_p10;

assign r_V_2_4_5_fu_2353_p10 = window_V_4_6_loc_1_load_reg_3395;

assign r_V_2_4_6_fu_2375_p1 = r_V_2_4_6_fu_2375_p10;

assign r_V_2_4_6_fu_2375_p10 = window_V_4_6_loc_1_fu_320;

assign r_V_2_4_fu_2244_p1 = r_V_2_4_fu_2244_p10;

assign r_V_2_4_fu_2244_p10 = window_V_4_1;

assign r_V_2_5_1_fu_2419_p1 = r_V_2_5_1_fu_2419_p10;

assign r_V_2_5_1_fu_2419_p10 = window_V_5_2;

assign r_V_2_5_2_fu_2441_p1 = r_V_2_5_2_fu_2441_p10;

assign r_V_2_5_2_fu_2441_p10 = window_V_5_3;

assign r_V_2_5_3_fu_2463_p1 = r_V_2_5_3_fu_2463_p10;

assign r_V_2_5_3_fu_2463_p10 = window_V_5_4;

assign r_V_2_5_4_fu_2485_p1 = r_V_2_5_4_fu_2485_p10;

assign r_V_2_5_4_fu_2485_p10 = window_V_5_5;

assign r_V_2_5_5_fu_2506_p1 = r_V_2_5_5_fu_2506_p10;

assign r_V_2_5_5_fu_2506_p10 = window_V_5_6_loc_1_load_reg_3389;

assign r_V_2_5_6_fu_2528_p1 = r_V_2_5_6_fu_2528_p10;

assign r_V_2_5_6_fu_2528_p10 = window_V_5_6_loc_1_fu_316;

assign r_V_2_5_fu_2397_p1 = r_V_2_5_fu_2397_p10;

assign r_V_2_5_fu_2397_p10 = window_V_5_1;

assign r_V_2_6_1_fu_2572_p1 = r_V_2_6_1_fu_2572_p10;

assign r_V_2_6_1_fu_2572_p10 = window_V_6_2;

assign r_V_2_6_2_fu_2594_p1 = r_V_2_6_2_fu_2594_p10;

assign r_V_2_6_2_fu_2594_p10 = window_V_6_3;

assign r_V_2_6_3_fu_2616_p1 = r_V_2_6_3_fu_2616_p10;

assign r_V_2_6_3_fu_2616_p10 = window_V_6_4;

assign r_V_2_6_4_fu_2638_p1 = r_V_2_6_4_fu_2638_p10;

assign r_V_2_6_4_fu_2638_p10 = window_V_6_5;

assign r_V_2_6_5_fu_2659_p1 = r_V_2_6_5_fu_2659_p10;

assign r_V_2_6_5_fu_2659_p10 = in_temp_V_1_load_reg_3383;

assign r_V_2_6_6_fu_2681_p1 = r_V_2_6_6_fu_2681_p10;

assign r_V_2_6_6_fu_2681_p10 = in_temp_V_1_fu_312;

assign r_V_2_6_fu_2550_p1 = r_V_2_6_fu_2550_p10;

assign r_V_2_6_fu_2550_p10 = window_V_6_1;

assign r_V_s_fu_1632_p1 = r_V_s_fu_1632_p10;

assign r_V_s_fu_1632_p10 = window_V_0_1;

assign row_mid2_fu_706_p3 = ((exitcond_fu_630_p2[0:0] === 1'b1) ? row_s_fu_652_p2 : row_reg_506);

assign row_s_fu_652_p2 = (row_reg_506 + ap_const_lv9_1);

assign sel_SEBB1_fu_758_p3 = ((tmp_5_fu_738_p2[0:0] === 1'b1) ? ap_const_lv32_0 : convolution_filter_ap_int_ap_2_fu_304);

assign sel_SEBB_fu_750_p3 = ((tmp_5_fu_738_p2[0:0] === 1'b1) ? tmp_7_fu_744_p2 : convolution_filter_ap_int_ap_1_fu_308);

assign tmp10_cast_fu_2747_p1 = $signed(tmp10_fu_2741_p2);

assign tmp10_fu_2741_p2 = ($signed(tmp_34_1_1_cast_fu_1813_p1) + $signed(tmp_34_1_cast_fu_1791_p1));

assign tmp11_cast_fu_2777_p1 = $signed(tmp11_fu_2771_p2);

assign tmp11_fu_2771_p2 = ($signed(tmp_34_1_2_cast_fu_1835_p1) + $signed(tmp12_cast_fu_2767_p1));

assign tmp12_cast_fu_2767_p1 = $signed(tmp12_fu_2761_p2);

assign tmp12_fu_2761_p2 = ($signed(tmp_34_1_4_cast_fu_1879_p1) + $signed(tmp_34_1_3_cast_fu_1857_p1));

assign tmp13_cast_fu_2907_p1 = $signed(tmp13_fu_2901_p2);

assign tmp13_fu_2901_p2 = ($signed(tmp14_cast_fu_2847_p1) + $signed(tmp19_cast_fu_2897_p1));

assign tmp14_cast_fu_2847_p1 = $signed(tmp14_fu_2841_p2);

assign tmp14_fu_2841_p2 = ($signed(tmp15_cast_fu_2817_p1) + $signed(tmp17_cast_fu_2837_p1));

assign tmp15_cast_fu_2817_p1 = $signed(tmp15_fu_2811_p2);

assign tmp15_fu_2811_p2 = ($signed(tmp_34_1_5_cast_fu_1900_p1) + $signed(tmp16_cast_fu_2807_p1));

assign tmp16_cast_fu_2807_p1 = $signed(tmp16_fu_2801_p2);

assign tmp16_fu_2801_p2 = ($signed(tmp_34_2_cast_fu_1944_p1) + $signed(tmp_34_1_6_cast_fu_1922_p1));

assign tmp17_cast_fu_2837_p1 = $signed(tmp17_fu_2831_p2);

assign tmp17_fu_2831_p2 = ($signed(tmp_34_2_1_cast_fu_1966_p1) + $signed(tmp18_cast_fu_2827_p1));

assign tmp18_cast_fu_2827_p1 = $signed(tmp18_fu_2821_p2);

assign tmp18_fu_2821_p2 = ($signed(tmp_34_2_3_cast_fu_2010_p1) + $signed(tmp_34_2_2_cast_fu_1988_p1));

assign tmp19_cast_fu_2897_p1 = $signed(tmp19_fu_2891_p2);

assign tmp19_fu_2891_p2 = ($signed(tmp20_cast_fu_2867_p1) + $signed(tmp22_cast_fu_2887_p1));

assign tmp1_cast_fu_2917_p1 = $signed(tmp1_fu_2911_p2);

assign tmp1_fu_2911_p2 = ($signed(tmp2_cast_fu_2797_p1) + $signed(tmp13_cast_fu_2907_p1));

assign tmp20_cast_fu_2867_p1 = $signed(tmp20_fu_2861_p2);

assign tmp20_fu_2861_p2 = ($signed(tmp_34_2_4_cast_fu_2032_p1) + $signed(tmp21_cast_fu_2857_p1));

assign tmp21_cast_fu_2857_p1 = $signed(tmp21_fu_2851_p2);

assign tmp21_fu_2851_p2 = ($signed(tmp_34_2_6_cast_fu_2075_p1) + $signed(tmp_34_2_5_cast_fu_2053_p1));

assign tmp22_cast_fu_2887_p1 = $signed(tmp22_fu_2881_p2);

assign tmp22_fu_2881_p2 = ($signed(tmp_34_3_cast_fu_2097_p1) + $signed(tmp23_cast_fu_2877_p1));

assign tmp23_cast_fu_2877_p1 = $signed(tmp23_fu_2871_p2);

assign tmp23_fu_2871_p2 = ($signed(tmp_34_3_2_cast_fu_2141_p1) + $signed(tmp_34_3_1_cast_fu_2119_p1));

assign tmp24_cast_fu_3157_p1 = $signed(tmp24_fu_3151_p2);

assign tmp24_fu_3151_p2 = ($signed(tmp25_cast_fu_3027_p1) + $signed(tmp36_cast_fu_3147_p1));

assign tmp25_cast_fu_3027_p1 = $signed(tmp25_fu_3021_p2);

assign tmp25_fu_3021_p2 = ($signed(tmp26_cast_fu_2967_p1) + $signed(tmp31_cast_fu_3017_p1));

assign tmp26_cast_fu_2967_p1 = $signed(tmp26_fu_2961_p2);

assign tmp26_fu_2961_p2 = ($signed(tmp27_cast_fu_2937_p1) + $signed(tmp29_cast_fu_2957_p1));

assign tmp27_cast_fu_2937_p1 = $signed(tmp27_fu_2931_p2);

assign tmp27_fu_2931_p2 = ($signed(tmp_34_3_3_cast_fu_2163_p1) + $signed(tmp28_cast_fu_2927_p1));

assign tmp28_cast_fu_2927_p1 = $signed(tmp28_fu_2921_p2);

assign tmp28_fu_2921_p2 = ($signed(tmp_34_3_5_cast_fu_2206_p1) + $signed(tmp_34_3_4_cast_fu_2185_p1));

assign tmp29_cast_fu_2957_p1 = $signed(tmp29_fu_2951_p2);

assign tmp29_fu_2951_p2 = ($signed(tmp_34_3_6_cast_fu_2228_p1) + $signed(tmp30_cast_fu_2947_p1));

assign tmp2_cast_fu_2797_p1 = $signed(tmp2_fu_2791_p2);

assign tmp2_fu_2791_p2 = ($signed(tmp3_cast_fu_2737_p1) + $signed(tmp8_cast_fu_2787_p1));

assign tmp30_cast_fu_2947_p1 = $signed(tmp30_fu_2941_p2);

assign tmp30_fu_2941_p2 = ($signed(tmp_34_4_1_cast_fu_2272_p1) + $signed(tmp_34_4_cast_fu_2250_p1));

assign tmp31_cast_fu_3017_p1 = $signed(tmp31_fu_3011_p2);

assign tmp31_fu_3011_p2 = ($signed(tmp32_cast_fu_2987_p1) + $signed(tmp34_cast_fu_3007_p1));

assign tmp32_cast_fu_2987_p1 = $signed(tmp32_fu_2981_p2);

assign tmp32_fu_2981_p2 = ($signed(tmp_34_4_2_cast_fu_2294_p1) + $signed(tmp33_cast_fu_2977_p1));

assign tmp33_cast_fu_2977_p1 = $signed(tmp33_fu_2971_p2);

assign tmp33_fu_2971_p2 = ($signed(tmp_34_4_4_cast_fu_2338_p1) + $signed(tmp_34_4_3_cast_fu_2316_p1));

assign tmp34_cast_fu_3007_p1 = $signed(tmp34_fu_3001_p2);

assign tmp34_fu_3001_p2 = ($signed(tmp_34_4_5_cast_fu_2359_p1) + $signed(tmp35_cast_fu_2997_p1));

assign tmp35_cast_fu_2997_p1 = $signed(tmp35_fu_2991_p2);

assign tmp35_fu_2991_p2 = ($signed(tmp_34_5_cast_fu_2403_p1) + $signed(tmp_34_4_6_cast_fu_2381_p1));

assign tmp36_cast_fu_3147_p1 = $signed(tmp36_fu_3141_p2);

assign tmp36_fu_3141_p2 = ($signed(tmp37_cast_fu_3077_p1) + $signed(tmp42_cast_fu_3137_p1));

assign tmp37_cast_fu_3077_p1 = $signed(tmp37_fu_3071_p2);

assign tmp37_fu_3071_p2 = ($signed(tmp38_cast_fu_3047_p1) + $signed(tmp40_cast_fu_3067_p1));

assign tmp38_cast_fu_3047_p1 = $signed(tmp38_fu_3041_p2);

assign tmp38_fu_3041_p2 = ($signed(tmp_34_5_1_cast_fu_2425_p1) + $signed(tmp39_cast_fu_3037_p1));

assign tmp39_cast_fu_3037_p1 = $signed(tmp39_fu_3031_p2);

assign tmp39_fu_3031_p2 = ($signed(tmp_34_5_3_cast_fu_2469_p1) + $signed(tmp_34_5_2_cast_fu_2447_p1));

assign tmp3_cast_fu_2737_p1 = $signed(tmp3_fu_2731_p2);

assign tmp3_fu_2731_p2 = ($signed(tmp4_cast_fu_2707_p1) + $signed(tmp6_cast_fu_2727_p1));

assign tmp40_cast_fu_3067_p1 = $signed(tmp40_fu_3061_p2);

assign tmp40_fu_3061_p2 = ($signed(tmp_34_5_4_cast_fu_2491_p1) + $signed(tmp41_cast_fu_3057_p1));

assign tmp41_cast_fu_3057_p1 = $signed(tmp41_fu_3051_p2);

assign tmp41_fu_3051_p2 = ($signed(tmp_34_5_6_cast_fu_2534_p1) + $signed(tmp_34_5_5_cast_fu_2512_p1));

assign tmp42_cast_fu_3137_p1 = $signed(tmp42_fu_3131_p2);

assign tmp42_fu_3131_p2 = ($signed(tmp43_cast_fu_3097_p1) + $signed(tmp45_cast_fu_3127_p1));

assign tmp43_cast_fu_3097_p1 = $signed(tmp43_fu_3091_p2);

assign tmp43_fu_3091_p2 = ($signed(tmp_34_6_cast_fu_2556_p1) + $signed(tmp44_cast_fu_3087_p1));

assign tmp44_cast_fu_3087_p1 = $signed(tmp44_fu_3081_p2);

assign tmp44_fu_3081_p2 = ($signed(tmp_34_6_2_cast_fu_2600_p1) + $signed(tmp_34_6_1_cast_fu_2578_p1));

assign tmp45_cast_fu_3127_p1 = $signed(tmp45_fu_3121_p2);

assign tmp45_fu_3121_p2 = ($signed(tmp46_cast_fu_3107_p1) + $signed(tmp47_cast_fu_3117_p1));

assign tmp46_cast_fu_3107_p1 = $signed(tmp46_fu_3101_p2);

assign tmp46_fu_3101_p2 = ($signed(tmp_34_6_4_cast_fu_2644_p1) + $signed(tmp_34_6_3_cast_fu_2622_p1));

assign tmp47_cast_fu_3117_p1 = $signed(tmp47_fu_3111_p2);

assign tmp47_fu_3111_p2 = ($signed(tmp_34_6_6_cast_fu_2687_p1) + $signed(tmp_34_6_5_cast_fu_2665_p1));

assign tmp4_cast_fu_2707_p1 = $signed(tmp4_fu_2701_p2);

assign tmp4_fu_2701_p2 = ($signed(tmp_341_cast_fu_1638_p1) + $signed(tmp5_cast_fu_2697_p1));

assign tmp5_cast_fu_2697_p1 = $signed(tmp5_fu_2691_p2);

assign tmp5_fu_2691_p2 = ($signed(tmp_34_0_2_cast_fu_1682_p1) + $signed(tmp_34_0_1_cast_fu_1660_p1));

assign tmp6_cast_fu_2727_p1 = $signed(tmp6_fu_2721_p2);

assign tmp6_fu_2721_p2 = ($signed(tmp_34_0_3_cast_fu_1704_p1) + $signed(tmp7_cast_fu_2717_p1));

assign tmp7_cast_fu_2717_p1 = $signed(tmp7_fu_2711_p2);

assign tmp7_fu_2711_p2 = ($signed(tmp_34_0_5_cast_fu_1747_p1) + $signed(tmp_34_0_4_cast_fu_1726_p1));

assign tmp8_cast_fu_2787_p1 = $signed(tmp8_fu_2781_p2);

assign tmp8_fu_2781_p2 = ($signed(tmp9_cast_fu_2757_p1) + $signed(tmp11_cast_fu_2777_p1));

assign tmp9_cast_fu_2757_p1 = $signed(tmp9_fu_2751_p2);

assign tmp9_fu_2751_p2 = ($signed(tmp_34_0_6_cast_fu_1769_p1) + $signed(tmp10_cast_fu_2747_p1));

assign tmp_10_fu_795_p2 = ((col_mid2_fu_644_p3 < ap_const_lv10_280) ? 1'b1 : 1'b0);

assign tmp_11_fu_801_p1 = col_mid2_fu_644_p3;

assign tmp_12_fu_1240_p1 = col_mid2_reg_3280;

assign tmp_13_fu_823_p2 = ((col_mid2_fu_644_p3 > ap_const_lv10_2) ? 1'b1 : 1'b0);

assign tmp_2_fu_624_p2 = (convolution_mulfilter_ap_int_ap_reg_495 + ap_const_lv19_283);

assign tmp_2_mid1_fu_678_p2 = ((row_s_fu_652_p2 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_690_p3 = ((exitcond_fu_630_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_678_p2 : tmp_9_fu_684_p2);

assign tmp_32_fu_835_p2 = (convolution_filter_ap_int_ap_6_fu_636_p3 + ap_const_lv19_1);

assign tmp_341_cast_fu_1638_p1 = $signed(r_V_s_fu_1632_p2);

assign tmp_34_0_1_cast_fu_1660_p1 = $signed(r_V_2_0_1_fu_1654_p2);

assign tmp_34_0_2_cast_fu_1682_p1 = $signed(r_V_2_0_2_fu_1676_p2);

assign tmp_34_0_3_cast_fu_1704_p1 = $signed(r_V_2_0_3_fu_1698_p2);

assign tmp_34_0_4_cast_fu_1726_p1 = $signed(r_V_2_0_4_fu_1720_p2);

assign tmp_34_0_5_cast_fu_1747_p1 = $signed(r_V_2_0_5_fu_1741_p2);

assign tmp_34_0_6_cast_fu_1769_p1 = $signed(r_V_2_0_6_fu_1763_p2);

assign tmp_34_1_1_cast_fu_1813_p1 = $signed(r_V_2_1_1_fu_1807_p2);

assign tmp_34_1_2_cast_fu_1835_p1 = $signed(r_V_2_1_2_fu_1829_p2);

assign tmp_34_1_3_cast_fu_1857_p1 = $signed(r_V_2_1_3_fu_1851_p2);

assign tmp_34_1_4_cast_fu_1879_p1 = $signed(r_V_2_1_4_fu_1873_p2);

assign tmp_34_1_5_cast_fu_1900_p1 = $signed(r_V_2_1_5_fu_1894_p2);

assign tmp_34_1_6_cast_fu_1922_p1 = $signed(r_V_2_1_6_fu_1916_p2);

assign tmp_34_1_cast_fu_1791_p1 = $signed(r_V_2_1_fu_1785_p2);

assign tmp_34_2_1_cast_fu_1966_p1 = $signed(r_V_2_2_1_fu_1960_p2);

assign tmp_34_2_2_cast_fu_1988_p1 = $signed(r_V_2_2_2_fu_1982_p2);

assign tmp_34_2_3_cast_fu_2010_p1 = $signed(r_V_2_2_3_fu_2004_p2);

assign tmp_34_2_4_cast_fu_2032_p1 = $signed(r_V_2_2_4_fu_2026_p2);

assign tmp_34_2_5_cast_fu_2053_p1 = $signed(r_V_2_2_5_fu_2047_p2);

assign tmp_34_2_6_cast_fu_2075_p1 = $signed(r_V_2_2_6_fu_2069_p2);

assign tmp_34_2_cast_fu_1944_p1 = $signed(r_V_2_2_fu_1938_p2);

assign tmp_34_3_1_cast_fu_2119_p1 = $signed(r_V_2_3_1_fu_2113_p2);

assign tmp_34_3_2_cast_fu_2141_p1 = $signed(r_V_2_3_2_fu_2135_p2);

assign tmp_34_3_3_cast_fu_2163_p1 = $signed(r_V_2_3_3_fu_2157_p2);

assign tmp_34_3_4_cast_fu_2185_p1 = $signed(r_V_2_3_4_fu_2179_p2);

assign tmp_34_3_5_cast_fu_2206_p1 = $signed(r_V_2_3_5_fu_2200_p2);

assign tmp_34_3_6_cast_fu_2228_p1 = $signed(r_V_2_3_6_fu_2222_p2);

assign tmp_34_3_cast_fu_2097_p1 = $signed(r_V_2_3_fu_2091_p2);

assign tmp_34_4_1_cast_fu_2272_p1 = $signed(r_V_2_4_1_fu_2266_p2);

assign tmp_34_4_2_cast_fu_2294_p1 = $signed(r_V_2_4_2_fu_2288_p2);

assign tmp_34_4_3_cast_fu_2316_p1 = $signed(r_V_2_4_3_fu_2310_p2);

assign tmp_34_4_4_cast_fu_2338_p1 = $signed(r_V_2_4_4_fu_2332_p2);

assign tmp_34_4_5_cast_fu_2359_p1 = $signed(r_V_2_4_5_fu_2353_p2);

assign tmp_34_4_6_cast_fu_2381_p1 = $signed(r_V_2_4_6_fu_2375_p2);

assign tmp_34_4_cast_fu_2250_p1 = $signed(r_V_2_4_fu_2244_p2);

assign tmp_34_5_1_cast_fu_2425_p1 = $signed(r_V_2_5_1_fu_2419_p2);

assign tmp_34_5_2_cast_fu_2447_p1 = $signed(r_V_2_5_2_fu_2441_p2);

assign tmp_34_5_3_cast_fu_2469_p1 = $signed(r_V_2_5_3_fu_2463_p2);

assign tmp_34_5_4_cast_fu_2491_p1 = $signed(r_V_2_5_4_fu_2485_p2);

assign tmp_34_5_5_cast_fu_2512_p1 = $signed(r_V_2_5_5_fu_2506_p2);

assign tmp_34_5_6_cast_fu_2534_p1 = $signed(r_V_2_5_6_fu_2528_p2);

assign tmp_34_5_cast_fu_2403_p1 = $signed(r_V_2_5_fu_2397_p2);

assign tmp_34_6_1_cast_fu_2578_p1 = $signed(r_V_2_6_1_fu_2572_p2);

assign tmp_34_6_2_cast_fu_2600_p1 = $signed(r_V_2_6_2_fu_2594_p2);

assign tmp_34_6_3_cast_fu_2622_p1 = $signed(r_V_2_6_3_fu_2616_p2);

assign tmp_34_6_4_cast_fu_2644_p1 = $signed(r_V_2_6_4_fu_2638_p2);

assign tmp_34_6_5_cast_fu_2665_p1 = $signed(r_V_2_6_5_fu_2659_p2);

assign tmp_34_6_6_cast_fu_2687_p1 = $signed(r_V_2_6_6_fu_2681_p2);

assign tmp_34_6_cast_fu_2556_p1 = $signed(r_V_2_6_fu_2550_p2);

assign tmp_3_fu_779_p2 = (sel_SEBB1_fu_758_p3 + ap_const_lv32_1);

assign tmp_4_fu_714_p2 = ((convolution_filter_ap_int_ap_6_fu_636_p3 < ap_const_lv19_31) ? 1'b1 : 1'b0);

assign tmp_5_fu_738_p2 = (($signed(convolution_filter_ap_int_ap_2_fu_304) > $signed(32'b110)) ? 1'b1 : 1'b0);

assign tmp_64_fu_771_p1 = sel_SEBB_fu_750_p3[2:0];

assign tmp_65_fu_775_p1 = sel_SEBB1_fu_758_p3[2:0];

assign tmp_66_fu_3181_p1 = grp_fu_3175_p2[7:0];

assign tmp_6_fu_720_p2 = ((convolution_filter_ap_int_ap_6_fu_636_p3 == ap_const_lv19_31) ? 1'b1 : 1'b0);

assign tmp_7_fu_744_p2 = (ap_const_lv32_1 + convolution_filter_ap_int_ap_1_fu_308);

assign tmp_8_fu_726_p2 = ((convolution_filter_ap_int_ap_6_fu_636_p3 == ap_const_lv19_32) ? 1'b1 : 1'b0);

assign tmp_9_fu_684_p2 = ((row_reg_506 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_fu_664_p2 = ((row_reg_506 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_658_p2 = ((row_s_fu_652_p2 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_670_p3 = ((exitcond_fu_630_p2[0:0] === 1'b1) ? tmp_mid1_fu_658_p2 : tmp_fu_664_p2);

assign tmp_s_fu_766_p1 = convolution_filter_ap_int_ap_6_fu_636_p3;

endmodule //convolution_filter
