{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668721354481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668721354482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 13:42:34 2022 " "Processing started: Thu Nov 17 13:42:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668721354482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721354482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inst_fetch -c inst_fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off inst_fetch -c inst_fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721354482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668721354812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668721354813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch " "Found entity 1: inst_fetch" {  } { { "inst_fetch.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "alu_controller.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode " "Found entity 1: inst_decode" {  } { { "inst_decode.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rename.sv 1 1 " "Found 1 design units, including 1 entities, in source file rename.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rename " "Found entity 1: rename" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668721362104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721362104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_eof processor.sv(12) " "Verilog HDL Implicit Net warning at processor.sv(12): created implicit net for \"f_eof\"" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668721362134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_p1_1 processor.sv(38) " "Verilog HDL or VHDL warning at processor.sv(38): object \"rr_p1_1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362135 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_p2_1 processor.sv(38) " "Verilog HDL or VHDL warning at processor.sv(38): object \"rr_p2_1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362135 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_pd_1 processor.sv(38) " "Verilog HDL or VHDL warning at processor.sv(38): object \"rr_pd_1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362135 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_p1_2 processor.sv(38) " "Verilog HDL or VHDL warning at processor.sv(38): object \"rr_p1_2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362135 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_p2_2 processor.sv(38) " "Verilog HDL or VHDL warning at processor.sv(38): object \"rr_p2_2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362135 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_pd_2 processor.sv(38) " "Verilog HDL or VHDL warning at processor.sv(38): object \"rr_pd_2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_imm1 processor.sv(40) " "Verilog HDL or VHDL warning at processor.sv(40): object \"rr_imm1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_imm2 processor.sv(40) " "Verilog HDL or VHDL warning at processor.sv(40): object \"rr_imm2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_aluctrl1 processor.sv(41) " "Verilog HDL or VHDL warning at processor.sv(41): object \"rr_aluctrl1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_aluctrl2 processor.sv(41) " "Verilog HDL or VHDL warning at processor.sv(41): object \"rr_aluctrl2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_memrd1 processor.sv(42) " "Verilog HDL or VHDL warning at processor.sv(42): object \"rr_memrd1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_memtoreg1 processor.sv(42) " "Verilog HDL or VHDL warning at processor.sv(42): object \"rr_memtoreg1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_memwr1 processor.sv(42) " "Verilog HDL or VHDL warning at processor.sv(42): object \"rr_memwr1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_alusrc1 processor.sv(42) " "Verilog HDL or VHDL warning at processor.sv(42): object \"rr_alusrc1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_regwr1 processor.sv(42) " "Verilog HDL or VHDL warning at processor.sv(42): object \"rr_regwr1\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_memrd2 processor.sv(43) " "Verilog HDL or VHDL warning at processor.sv(43): object \"rr_memrd2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_memtoreg2 processor.sv(43) " "Verilog HDL or VHDL warning at processor.sv(43): object \"rr_memtoreg2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_memwr2 processor.sv(43) " "Verilog HDL or VHDL warning at processor.sv(43): object \"rr_memwr2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_alusrc2 processor.sv(43) " "Verilog HDL or VHDL warning at processor.sv(43): object \"rr_alusrc2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_regwr2 processor.sv(43) " "Verilog HDL or VHDL warning at processor.sv(43): object \"rr_regwr2\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668721362136 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_fetch inst_fetch:fetch " "Elaborating entity \"inst_fetch\" for hierarchy \"inst_fetch:fetch\"" {  } { { "processor.sv" "fetch" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decode inst_decode:decode " "Elaborating entity \"inst_decode\" for hierarchy \"inst_decode:decode\"" {  } { { "processor.sv" "decode" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller inst_decode:decode\|controller:inst1_ctrl " "Elaborating entity \"controller\" for hierarchy \"inst_decode:decode\|controller:inst1_ctrl\"" {  } { { "inst_decode.sv" "inst1_ctrl" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen inst_decode:decode\|immGen:inst1_immGen " "Elaborating entity \"immGen\" for hierarchy \"inst_decode:decode\|immGen:inst1_immGen\"" {  } { { "inst_decode.sv" "inst1_immGen" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller inst_decode:decode\|alu_controller:inst1_aluctrl " "Elaborating entity \"alu_controller\" for hierarchy \"inst_decode:decode\|alu_controller:inst1_aluctrl\"" {  } { { "inst_decode.sv" "inst1_aluctrl" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rename rename:rn " "Elaborating entity \"rename\" for hierarchy \"rename:rn\"" {  } { { "processor.sv" "rn" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721362170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(23) " "Verilog HDL assignment warning at rename.sv(23): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668721362171 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(45) " "Verilog HDL assignment warning at rename.sv(45): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668721362174 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(47) " "Verilog HDL assignment warning at rename.sv(47): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668721362175 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(58) " "Verilog HDL assignment warning at rename.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668721362178 "|processor|rename:rn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rename.sv(60) " "Verilog HDL assignment warning at rename.sv(60): truncated value with size 32 to match size of target (6)" {  } { { "rename.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668721362179 "|processor|rename:rn"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668721362660 "|processor|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668721362660 "|processor|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "processor.sv" "" { Text "C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668721362660 "|processor|pc[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668721362660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668721362750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668721363203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668721363203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668721363257 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668721363257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668721363257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668721363257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668721363293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 13:42:43 2022 " "Processing ended: Thu Nov 17 13:42:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668721363293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668721363293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668721363293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668721363293 ""}
