module lab1part3(
	input [9:0] SW,
	output [6:0] HEX0
	);
	
	
	HEX0[6:0] <= 1'b1;						// init state of HEX0 off
	
	
	
	always @(SW[9:0])
	begin
		case(SW[9:8])
			2'b00: seven_seg_decoder my_decoder(SW[3:0],HEX0[6:0]);
			2'b01:
			2'b10:
			2'b11: HEX0[6:0] <= 1'b1;		// both on = HEX0 off
		endcase
	
	end
	
	
	
endmodule 