<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p369" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_369{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_369{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_369{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_369{left:70px;bottom:228px;letter-spacing:0.16px;}
#t5_369{left:151px;bottom:228px;letter-spacing:0.19px;word-spacing:-0.01px;}
#t6_369{left:150px;bottom:202px;letter-spacing:0.2px;word-spacing:0.01px;}
#t7_369{left:70px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_369{left:132px;bottom:184px;}
#t9_369{left:147px;bottom:177px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_369{left:70px;bottom:160px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_369{left:70px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_369{left:321px;bottom:150px;}
#td_369{left:336px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_369{left:70px;bottom:127px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tf_369{left:83px;bottom:979px;letter-spacing:-0.17px;}
#tg_369{left:139px;bottom:979px;letter-spacing:-0.17px;}
#th_369{left:190px;bottom:979px;letter-spacing:-0.15px;}
#ti_369{left:449px;bottom:979px;letter-spacing:-0.14px;}
#tj_369{left:535px;bottom:979px;letter-spacing:-0.12px;}
#tk_369{left:83px;bottom:933px;letter-spacing:-0.16px;}
#tl_369{left:139px;bottom:933px;letter-spacing:-0.16px;}
#tm_369{left:190px;bottom:933px;letter-spacing:-0.15px;}
#tn_369{left:449px;bottom:933px;letter-spacing:-0.14px;}
#to_369{left:535px;bottom:933px;letter-spacing:-0.12px;}
#tp_369{left:83px;bottom:909px;letter-spacing:-0.16px;}
#tq_369{left:139px;bottom:909px;letter-spacing:-0.16px;}
#tr_369{left:190px;bottom:909px;letter-spacing:-0.15px;}
#ts_369{left:449px;bottom:909px;letter-spacing:-0.13px;}
#tt_369{left:535px;bottom:909px;letter-spacing:-0.12px;}
#tu_369{left:83px;bottom:863px;letter-spacing:-0.16px;}
#tv_369{left:139px;bottom:863px;letter-spacing:-0.16px;}
#tw_369{left:190px;bottom:863px;letter-spacing:-0.15px;}
#tx_369{left:449px;bottom:863px;letter-spacing:-0.14px;}
#ty_369{left:535px;bottom:863px;letter-spacing:-0.12px;}
#tz_369{left:83px;bottom:839px;letter-spacing:-0.17px;}
#t10_369{left:139px;bottom:839px;letter-spacing:-0.17px;}
#t11_369{left:190px;bottom:839px;letter-spacing:-0.15px;}
#t12_369{left:449px;bottom:839px;letter-spacing:-0.14px;}
#t13_369{left:535px;bottom:839px;letter-spacing:-0.12px;}
#t14_369{left:535px;bottom:822px;letter-spacing:-0.15px;}
#t15_369{left:83px;bottom:797px;letter-spacing:-0.15px;}
#t16_369{left:139px;bottom:797px;letter-spacing:-0.15px;}
#t17_369{left:190px;bottom:797px;letter-spacing:-0.14px;}
#t18_369{left:535px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t19_369{left:83px;bottom:773px;letter-spacing:-0.14px;}
#t1a_369{left:97px;bottom:756px;}
#t1b_369{left:83px;bottom:739px;letter-spacing:-0.15px;}
#t1c_369{left:139px;bottom:773px;letter-spacing:-0.15px;}
#t1d_369{left:153px;bottom:756px;}
#t1e_369{left:139px;bottom:739px;letter-spacing:-0.15px;}
#t1f_369{left:190px;bottom:773px;letter-spacing:-0.13px;}
#t1g_369{left:190px;bottom:756px;letter-spacing:-0.14px;}
#t1h_369{left:449px;bottom:773px;letter-spacing:-0.14px;}
#t1i_369{left:535px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1j_369{left:82px;bottom:715px;letter-spacing:-0.19px;}
#t1k_369{left:97px;bottom:698px;}
#t1l_369{left:82px;bottom:681px;letter-spacing:-0.19px;}
#t1m_369{left:139px;bottom:715px;letter-spacing:-0.15px;}
#t1n_369{left:153px;bottom:698px;}
#t1o_369{left:139px;bottom:681px;letter-spacing:-0.15px;}
#t1p_369{left:190px;bottom:715px;letter-spacing:-0.14px;}
#t1q_369{left:449px;bottom:715px;letter-spacing:-0.13px;}
#t1r_369{left:535px;bottom:715px;letter-spacing:-0.14px;}
#t1s_369{left:535px;bottom:694px;letter-spacing:-0.13px;}
#t1t_369{left:821px;bottom:692px;}
#t1u_369{left:833px;bottom:694px;letter-spacing:-0.07px;}
#t1v_369{left:535px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1w_369{left:82px;bottom:648px;letter-spacing:-0.18px;}
#t1x_369{left:139px;bottom:648px;letter-spacing:-0.15px;}
#t1y_369{left:190px;bottom:648px;letter-spacing:-0.14px;}
#t1z_369{left:535px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t20_369{left:78px;bottom:623px;letter-spacing:-0.15px;}
#t21_369{left:97px;bottom:602px;}
#t22_369{left:79px;bottom:580px;letter-spacing:-0.17px;}
#t23_369{left:139px;bottom:623px;letter-spacing:-0.15px;}
#t24_369{left:153px;bottom:602px;}
#t25_369{left:139px;bottom:580px;letter-spacing:-0.15px;}
#t26_369{left:190px;bottom:623px;letter-spacing:-0.15px;}
#t27_369{left:535px;bottom:623px;letter-spacing:-0.12px;}
#t28_369{left:535px;bottom:602px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t29_369{left:78px;bottom:556px;letter-spacing:-0.15px;}
#t2a_369{left:139px;bottom:556px;letter-spacing:-0.15px;}
#t2b_369{left:190px;bottom:556px;letter-spacing:-0.14px;}
#t2c_369{left:535px;bottom:556px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2d_369{left:79px;bottom:532px;letter-spacing:-0.17px;}
#t2e_369{left:139px;bottom:532px;letter-spacing:-0.17px;}
#t2f_369{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t2g_369{left:535px;bottom:532px;letter-spacing:-0.11px;}
#t2h_369{left:535px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_369{left:535px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2j_369{left:79px;bottom:469px;letter-spacing:-0.16px;}
#t2k_369{left:139px;bottom:469px;letter-spacing:-0.17px;}
#t2l_369{left:190px;bottom:469px;letter-spacing:-0.14px;}
#t2m_369{left:535px;bottom:469px;letter-spacing:-0.12px;}
#t2n_369{left:535px;bottom:452px;letter-spacing:-0.13px;}
#t2o_369{left:535px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2p_369{left:78px;bottom:406px;letter-spacing:-0.15px;}
#t2q_369{left:97px;bottom:385px;}
#t2r_369{left:79px;bottom:364px;letter-spacing:-0.17px;}
#t2s_369{left:139px;bottom:406px;letter-spacing:-0.15px;}
#t2t_369{left:153px;bottom:385px;}
#t2u_369{left:139px;bottom:364px;letter-spacing:-0.15px;}
#t2v_369{left:190px;bottom:406px;letter-spacing:-0.15px;}
#t2w_369{left:535px;bottom:406px;letter-spacing:-0.12px;}
#t2x_369{left:535px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2y_369{left:78px;bottom:339px;letter-spacing:-0.15px;}
#t2z_369{left:97px;bottom:318px;}
#t30_369{left:79px;bottom:296px;letter-spacing:-0.17px;}
#t31_369{left:139px;bottom:339px;letter-spacing:-0.15px;}
#t32_369{left:153px;bottom:318px;}
#t33_369{left:139px;bottom:296px;letter-spacing:-0.15px;}
#t34_369{left:190px;bottom:339px;letter-spacing:-0.14px;}
#t35_369{left:535px;bottom:339px;letter-spacing:-0.12px;}
#t36_369{left:535px;bottom:322px;letter-spacing:-0.13px;}
#t37_369{left:535px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t38_369{left:114px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t39_369{left:200px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3a_369{left:223px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t3b_369{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t3c_369{left:102px;bottom:1028px;letter-spacing:-0.15px;}
#t3d_369{left:232px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t3e_369{left:467px;bottom:1028px;letter-spacing:-0.14px;}
#t3f_369{left:646px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3g_369{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t3h_369{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_369{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_369{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_369{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_369{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_369{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_369{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_369{font-size:18px;font-family:Symbol_15c;color:#000;}
.s8_369{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s9_369{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts369" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Symbol_15c;
	src: url("fonts/Symbol_15c.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg369Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg369" style="-webkit-user-select: none;"><object width="935" height="1210" data="369/369.svg" type="image/svg+xml" id="pdf369" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_369" class="t s1_369">Vol. 4 </span><span id="t2_369" class="t s1_369">2-353 </span>
<span id="t3_369" class="t s2_369">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_369" class="t s3_369">2.18 </span><span id="t5_369" class="t s3_369">MSRS IN THE INTEL® XEON PHI™ PROCESSOR 3200/5200/7200 SERIES </span>
<span id="t6_369" class="t s3_369">AND THE INTEL® XEON PHI™ PROCESSOR 7215/7285/7295 SERIES </span>
<span id="t7_369" class="t s4_369">The Intel </span>
<span id="t8_369" class="t s5_369">® </span>
<span id="t9_369" class="t s4_369">Xeon Phi™ processor 3200, 5200, 7200 series, with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="ta_369" class="t s4_369">value of 06_57H, supports the MSR interfaces listed in Table 2-53. These processors are based on the Knights </span>
<span id="tb_369" class="t s4_369">Landing microarchitecture. The Intel </span>
<span id="tc_369" class="t s5_369">® </span>
<span id="td_369" class="t s4_369">Xeon Phi™ processor 7215, 7285, 7295 series, with a CPUID Signature </span>
<span id="te_369" class="t s4_369">DisplayFamily_DisplayModel value of 06_85H, supports the MSR interfaces listed in Table 2-53 and Table 2-54. </span>
<span id="tf_369" class="t s6_369">C74H </span><span id="tg_369" class="t s6_369">3188 </span><span id="th_369" class="t s6_369">MSR_B1_PMON_EVNT_SEL2 </span><span id="ti_369" class="t s6_369">Package </span><span id="tj_369" class="t s6_369">Uncore B-box 1 perfmon event select MSR. </span>
<span id="tk_369" class="t s6_369">C75H </span><span id="tl_369" class="t s6_369">3189 </span><span id="tm_369" class="t s6_369">MSR_B1_PMON_CTR2 </span><span id="tn_369" class="t s6_369">Package </span><span id="to_369" class="t s6_369">Uncore B-box 1 perfmon counter MSR. </span>
<span id="tp_369" class="t s6_369">C76H </span><span id="tq_369" class="t s6_369">3190 </span><span id="tr_369" class="t s6_369">MSR_B1_PMON_EVNT_SEL3 </span><span id="ts_369" class="t s6_369">Package </span><span id="tt_369" class="t s6_369">Uncore B-box 1vperfmon event select MSR. </span>
<span id="tu_369" class="t s6_369">C77H </span><span id="tv_369" class="t s6_369">3191 </span><span id="tw_369" class="t s6_369">MSR_B1_PMON_CTR3 </span><span id="tx_369" class="t s6_369">Package </span><span id="ty_369" class="t s6_369">Uncore B-box 1 perfmon counter MSR. </span>
<span id="tz_369" class="t s6_369">C82H </span><span id="t10_369" class="t s6_369">3122 </span><span id="t11_369" class="t s6_369">MSR_W_PMON_BOX_OVF_CTRL </span><span id="t12_369" class="t s6_369">Package </span><span id="t13_369" class="t s6_369">Uncore W-box perfmon local box overflow control </span>
<span id="t14_369" class="t s6_369">MSR. </span>
<span id="t15_369" class="t s6_369">C8FH </span><span id="t16_369" class="t s6_369">3215 </span><span id="t17_369" class="t s6_369">IA32_PQR_ASSOC </span><span id="t18_369" class="t s6_369">See Table 2-2. </span>
<span id="t19_369" class="t s6_369">C90H </span>
<span id="t1a_369" class="t s6_369">- </span>
<span id="t1b_369" class="t s6_369">C9EH </span>
<span id="t1c_369" class="t s6_369">3216 </span>
<span id="t1d_369" class="t s6_369">- </span>
<span id="t1e_369" class="t s6_369">3230 </span>
<span id="t1f_369" class="t s6_369">IA32_L3_QOS_MASK_0 through </span>
<span id="t1g_369" class="t s6_369">IA32_L3_QOS_MASK_14 </span>
<span id="t1h_369" class="t s6_369">Package </span><span id="t1i_369" class="t s6_369">See Table 2-50. </span>
<span id="t1j_369" class="t s6_369">D10H </span>
<span id="t1k_369" class="t s6_369">- </span>
<span id="t1l_369" class="t s6_369">D17H </span>
<span id="t1m_369" class="t s6_369">3344 </span>
<span id="t1n_369" class="t s6_369">- </span>
<span id="t1o_369" class="t s6_369">3351 </span>
<span id="t1p_369" class="t s6_369">IA32_L2_QOS_MASK_[0-7] </span><span id="t1q_369" class="t s6_369">Core </span><span id="t1r_369" class="t s6_369">IA32_CR_L2_QOS_MASK_[0-7] </span>
<span id="t1s_369" class="t s6_369">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] </span><span id="t1t_369" class="t s7_369">≥ </span><span id="t1u_369" class="t s6_369">0. </span>
<span id="t1v_369" class="t s6_369">See Table 2-2. </span>
<span id="t1w_369" class="t s6_369">D93H </span><span id="t1x_369" class="t s6_369">3475 </span><span id="t1y_369" class="t s6_369">IA32_PASID </span><span id="t1z_369" class="t s6_369">See Table 2-2. </span>
<span id="t20_369" class="t s6_369">1200H </span>
<span id="t21_369" class="t s6_369">- </span>
<span id="t22_369" class="t s6_369">121FH </span>
<span id="t23_369" class="t s6_369">4608 </span>
<span id="t24_369" class="t s6_369">- </span>
<span id="t25_369" class="t s6_369">4639 </span>
<span id="t26_369" class="t s6_369">IA32_LBR_x_INFO </span><span id="t27_369" class="t s6_369">Last Branch Record Entry X Info Register (R/W) </span>
<span id="t28_369" class="t s6_369">See Table 2-2. </span>
<span id="t29_369" class="t s6_369">1406H </span><span id="t2a_369" class="t s6_369">5126 </span><span id="t2b_369" class="t s6_369">IA32_MCU_CONTROL </span><span id="t2c_369" class="t s6_369">See Table 2-2. </span>
<span id="t2d_369" class="t s6_369">14CEH </span><span id="t2e_369" class="t s6_369">5326 </span><span id="t2f_369" class="t s6_369">IA32_LBR_CTL </span><span id="t2g_369" class="t s6_369">Last Branch Record Enabling and Configuration </span>
<span id="t2h_369" class="t s6_369">Register (R/W) </span>
<span id="t2i_369" class="t s6_369">See Table 2-2. </span>
<span id="t2j_369" class="t s6_369">14CFH </span><span id="t2k_369" class="t s6_369">5327 </span><span id="t2l_369" class="t s6_369">IA32_LBR_DEPTH </span><span id="t2m_369" class="t s6_369">Last Branch Record Maximum Stack Depth Register </span>
<span id="t2n_369" class="t s6_369">(R/W) </span>
<span id="t2o_369" class="t s6_369">See Table 2-2. </span>
<span id="t2p_369" class="t s6_369">1500H </span>
<span id="t2q_369" class="t s6_369">- </span>
<span id="t2r_369" class="t s6_369">151FH </span>
<span id="t2s_369" class="t s6_369">5376 </span>
<span id="t2t_369" class="t s6_369">- </span>
<span id="t2u_369" class="t s6_369">5407 </span>
<span id="t2v_369" class="t s6_369">IA32_LBR_x_FROM_IP </span><span id="t2w_369" class="t s6_369">Last Branch Record Entry X Source IP Register (R/W) </span>
<span id="t2x_369" class="t s6_369">See Table 2-2. </span>
<span id="t2y_369" class="t s6_369">1600H </span>
<span id="t2z_369" class="t s6_369">- </span>
<span id="t30_369" class="t s6_369">161FH </span>
<span id="t31_369" class="t s6_369">5632 </span>
<span id="t32_369" class="t s6_369">- </span>
<span id="t33_369" class="t s6_369">5663 </span>
<span id="t34_369" class="t s6_369">IA32_LBR_x_TO_IP </span><span id="t35_369" class="t s6_369">Last Branch Record Entry X Destination IP Register </span>
<span id="t36_369" class="t s6_369">(R/W) </span>
<span id="t37_369" class="t s6_369">See Table 2-2. </span>
<span id="t38_369" class="t s8_369">Table 2-52. </span><span id="t39_369" class="t s8_369">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t3a_369" class="t s8_369">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t3b_369" class="t s9_369">Register </span>
<span id="t3c_369" class="t s9_369">Address </span><span id="t3d_369" class="t s9_369">Register Name / Bit Fields </span><span id="t3e_369" class="t s9_369">Scope </span><span id="t3f_369" class="t s9_369">Bit Description </span>
<span id="t3g_369" class="t s9_369">Hex </span><span id="t3h_369" class="t s9_369">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
