var __xr_tmp = [
{"id":"K8_INTP_C1E_ACTIVE_MASK", "file":"arch/x86/include/asm/msr-index.h", "line":140, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BANK_0", "file":"arch/x86/include/asm/mce.h", "line":107, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BANK_1", "file":"arch/x86/include/asm/mce.h", "line":108, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BANK_2", "file":"arch/x86/include/asm/mce.h", "line":109, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BANK_3", "file":"arch/x86/include/asm/mce.h", "line":110, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BANK_4", "file":"arch/x86/include/asm/mce.h", "line":111, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BANK_5", "file":"arch/x86/include/asm/mce.h", "line":112, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_BASE", "file":"arch/x86/include/asm/mce.h", "line":106, "type":"d", }
,{"id":"K8_MCE_THRESHOLD_DRAM_ECC", "file":"arch/x86/include/asm/mce.h", "line":113, "type":"d", }
,{"id":"K8_MTRRFIXRANGE_DRAM_ENABLE", "file":"arch/x86/include/asm/msr-index.h", "line":142, "type":"d", }
,{"id":"K8_MTRRFIXRANGE_DRAM_MODIFY", "file":"arch/x86/include/asm/msr-index.h", "line":143, "type":"d", }
,{"id":"K8_MTRR_RDMEM_WRMEM_MASK", "file":"arch/x86/include/asm/msr-index.h", "line":144, "type":"d", }
,{"id":"K8_NOP1", "file":"arch/x86/include/asm/nops.h", "line":31, "type":"d", }
,];
xr_frag_insert('t/60/9e1710ce97b631f841b88a475b848b49a8a7be.xr', __xr_tmp);
