\section{Multiplication}

\subsection{Multiplication using addition}

Here is a simple example:

\begin{lstlisting}[caption=\Optimizing MSVC 2010]
unsigned int f(unsigned int a)
{
	return a*8;
};
\end{lstlisting}

Multiplication by 8 is replaced by 3 addition instructions, which do the same.
Apparently, MSVC's optimizer decided that this code can be faster.

\begin{lstlisting}
_TEXT	SEGMENT
_a$ = 8							; size = 4
_f	PROC
; File c:\polygon\c\2.c
	mov	eax, DWORD PTR _a$[esp-4]
	add	eax, eax
	add	eax, eax
	add	eax, eax
	ret	0
_f	ENDP
_TEXT	ENDS
END
\end{lstlisting}

\subsection{Multiplication using shifting}
\label{subsec:mult_using_shifts}

Multiplication and division instructions by a numbers that's a power of 2 are often replaced by shift instructions.

\begin{lstlisting}
unsigned int f(unsigned int a)
{
	return a*4;
};
\end{lstlisting}

\begin{lstlisting}[caption=\NonOptimizing MSVC 2010]
_a$ = 8		; size = 4
_f	PROC
	push	ebp
	mov	ebp, esp
	mov	eax, DWORD PTR _a$[ebp]
	shl	eax, 2
	pop	ebp
	ret	0
_f	ENDP
\end{lstlisting}


Multiplication by 4 is just shifting the number to the left by 2 bits
and inserting 2 zero bits at the right (as the last two bits).
It is just like multiplying 3 by 100~---we need to just add two zeroes at the right.

That's how the shift left instruction works:

\myindex{x86!\Instructions!SHL}
\input{shift_left}

The added bits at right are always zeroes.

\ifdefined\IncludeARM
Multiplication by 4 in ARM:

\begin{lstlisting}[caption=\NonOptimizingKeilVI (\ARMMode)]
f PROC
        LSL      r0,r0,#2
        BX       lr
        ENDP
\end{lstlisting}
\fi

\ifdefined\IncludeMIPS
Multiplication by 4 in MIPS:

\lstinputlisting[caption=\Optimizing GCC 4.4.5 (IDA)]{patterns/11_arith_optimizations/MIPS_SLL.lst}

\myindex{MIPS!\Instructions!SLL}
\INS{SLL} is \q{Shift Left Logical}.
\fi

\subsection{Multiplication using shifting, subtracting, and adding}
\label{multiplication_using_shifts_adds_subs}

It's still possible to get rid of the multiplication operation when you multiply by numbers like
7 or 17 again by using shifting.
The mathematics used here is relatively easy.

\subsubsection{32-bit}

\lstinputlisting{patterns/11_arith_optimizations/mult_shifts.c}

\myparagraph{x86}

\lstinputlisting[caption=\Optimizing MSVC 2012]{patterns/11_arith_optimizations/mult_shifts_MSVC_2012_Ox.asm}

\ifdefined\IncludeARM
\myparagraph{ARM}

Keil for ARM mode takes advantage of the second operand's shift modifiers:

\lstinputlisting[caption=\OptimizingKeilVI (\ARMMode)]{patterns/11_arith_optimizations/mult_shifts_Keil_ARM_O3.s}

But there are no such modifiers in Thumb mode.
It also can't optimize \TT{f2()}:

\lstinputlisting[caption=\OptimizingKeilVI (\ThumbMode)]{patterns/11_arith_optimizations/mult_shifts_Keil_thumb_O3.s}
\fi

\ifdefined\IncludeMIPS
\myparagraph{MIPS}

\lstinputlisting[caption=\Optimizing GCC 4.4.5 (IDA)]{patterns/11_arith_optimizations/mult_shifts_MIPS_O3_IDA.lst}
\fi

\subsubsection{64-bit}

\lstinputlisting{patterns/11_arith_optimizations/mult_shifts_64.c}

\myparagraph{x64}

\lstinputlisting[caption=\Optimizing MSVC 2012]{patterns/11_arith_optimizations/mult_shifts_64_GCC49_x64_O3.s}

\ifdefined\IncludeARM
\myparagraph{ARM64}

\ifdefined\IncludeGCC

GCC 4.9 for ARM64 is also terse, thanks to the shift modifiers:

\lstinputlisting[caption=\Optimizing GCC (Linaro) 4.9 ARM64]{patterns/11_arith_optimizations/mult_shifts_64_GCC49_ARM64.s}
\fi
\fi
