<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V VHDL: System-on-Chip: types_river Package  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="fixed_styles.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V VHDL: System-on-Chip
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classtypes__river.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Components">Components</a>  </div>
  <div class="headertitle">
<div class="title">types_river Package Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Declaration of components visible on SoC top level.  
 <a href="classtypes__river.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classtypes__river.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
<tr class="memitem:a713512fb49e4f2a36e6546e92bce0007"><td class="memItemLeft" align="right" valign="top"><a id="a713512fb49e4f2a36e6546e92bce0007"></a>
<a class="el" href="classtypes__river.html#a713512fb49e4f2a36e6546e92bce0007">commonlib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:afd386d1d86034116cc1c03044bd099fa"><td class="memItemLeft" align="right" valign="top"><a id="afd386d1d86034116cc1c03044bd099fa"></a>
<a class="el" href="classtypes__river.html#afd386d1d86034116cc1c03044bd099fa">ambalib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afd386d1d86034116cc1c03044bd099fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMBA system bus specific library. <br /></td></tr>
<tr class="memitem:a2175cfc99a63e0cab7c08fd26bfaa39d"><td class="memItemLeft" align="right" valign="top"><a id="a2175cfc99a63e0cab7c08fd26bfaa39d"></a>
<a class="el" href="classtypes__river.html#a2175cfc99a63e0cab7c08fd26bfaa39d">riverlib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2175cfc99a63e0cab7c08fd26bfaa39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RIVER CPU specific library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classtypes__river.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="classtypes__river.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a906f6bfeb76c65d50ef761f7d2021003"><td class="memItemLeft" align="right" valign="top"><a id="a906f6bfeb76c65d50ef761f7d2021003"></a>
<a class="el" href="classtypes__river.html#a906f6bfeb76c65d50ef761f7d2021003">types_common</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:aa5a674983f6f172dd67045188330e0f7"><td class="memItemLeft" align="right" valign="top"><a id="aa5a674983f6f172dd67045188330e0f7"></a>
<a class="el" href="classtypes__river.html#aa5a674983f6f172dd67045188330e0f7">types_amba4</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classtypes__amba4.html"> &lt;types_amba4&gt;</a></td></tr>
<tr class="memdesc:aa5a674983f6f172dd67045188330e0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI4 configuration constants. <br /></td></tr>
<tr class="memitem:a2e611844ea097dbed67862654003546c"><td class="memItemLeft" align="right" valign="top"><a id="a2e611844ea097dbed67862654003546c"></a>
<a class="el" href="classtypes__river.html#a2e611844ea097dbed67862654003546c">river_cfg</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2e611844ea097dbed67862654003546c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RIVER CPU configuration constants. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a8d64a2288c4c5a563f86752bb959a3a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__river.html#a8d64a2288c4c5a563f86752bb959a3a4">axi_dsu</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classaxi__dsu.html">&lt;Entity axi_dsu&gt; </a></em></td></tr>
<tr class="memdesc:a8d64a2288c4c5a563f86752bb959a3a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the Debug Support Unit with the AXI interface.  <a href="#a8d64a2288c4c5a563f86752bb959a3a4"></a><br /></td></tr>
<tr class="memitem:a5eef5ab42e183821e4c410f44658a375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtypes__river.html#a5eef5ab42e183821e4c410f44658a375">river_amba</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memdesc:a5eef5ab42e183821e4c410f44658a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">RIVER CPU component declaration.  <a href="#a5eef5ab42e183821e4c410f44658a375"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a85a1a12d823279c1c3c44d8c75b06bf1"><td class="memItemLeft" align="right" valign="top"><a id="a85a1a12d823279c1c3c44d8c75b06bf1"></a>
<a class="el" href="classtypes__river.html#a85a1a12d823279c1c3c44d8c75b06bf1">dport_in_none</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dport_in_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a02ec3db91a79db4ed74ad7dd973460a7"><td class="memItemLeft" align="right" valign="top"><a id="a02ec3db91a79db4ed74ad7dd973460a7"></a>
<a class="el" href="classtypes__river.html#a02ec3db91a79db4ed74ad7dd973460a7">dport_in_type</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a97d409b638139b89c3fbaec710644f8f"><td class="memItemLeft" align="right" valign="top"><a id="a97d409b638139b89c3fbaec710644f8f"></a>
<a class="el" href="classtypes__river.html#a97d409b638139b89c3fbaec710644f8f">valid</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a57f7348fd90b09df7247ec2e4d208167"><td class="memItemLeft" align="right" valign="top"><a id="a57f7348fd90b09df7247ec2e4d208167"></a>
<a class="el" href="classtypes__river.html#a57f7348fd90b09df7247ec2e4d208167">write</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a7dfb837113bee5499cfd5d36babe1402"><td class="memItemLeft" align="right" valign="top"><a id="a7dfb837113bee5499cfd5d36babe1402"></a>
<a class="el" href="classtypes__river.html#a7dfb837113bee5499cfd5d36babe1402">region</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a42b2113d084825dc3f3831058a2d6b8d"><td class="memItemLeft" align="right" valign="top"><a id="a42b2113d084825dc3f3831058a2d6b8d"></a>
<a class="el" href="classtypes__river.html#a42b2113d084825dc3f3831058a2d6b8d">addr</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8127cf6d8a9b7410be7d5d8d9a1e50f6"><td class="memItemLeft" align="right" valign="top"><a id="a8127cf6d8a9b7410be7d5d8d9a1e50f6"></a>
<a class="el" href="classtypes__river.html#a8127cf6d8a9b7410be7d5d8d9a1e50f6">wdata</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RISCV_ARCH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a26dcec37ed94751b7f0fb97704916db1"><td class="memItemLeft" align="right" valign="top"><a id="a26dcec37ed94751b7f0fb97704916db1"></a>
<a class="el" href="classtypes__river.html#a26dcec37ed94751b7f0fb97704916db1">dport_out_type</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a3133943d4c133db69aeac508def9f475"><td class="memItemLeft" align="right" valign="top"><a id="a3133943d4c133db69aeac508def9f475"></a>
<a class="el" href="classtypes__river.html#a3133943d4c133db69aeac508def9f475">ready</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3957f7a60edb84f9cdcd9629cd88b00e"><td class="memItemLeft" align="right" valign="top"><a id="a3957f7a60edb84f9cdcd9629cd88b00e"></a>
<a class="el" href="classtypes__river.html#a3957f7a60edb84f9cdcd9629cd88b00e">rdata</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RISCV_ARCH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Declaration of components visible on SoC top level. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a8d64a2288c4c5a563f86752bb959a3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d64a2288c4c5a563f86752bb959a3a4">&#9670;&nbsp;</a></span>axi_dsu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__river.html#a8d64a2288c4c5a563f86752bb959a3a4">axi_dsu</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the Debug Support Unit with the AXI interface. </p>
<p>This module provides access to processors CSRs via HostIO bus. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System clock (BUS/CPU clock). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rstn</td><td>Reset signal with active LOW level. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_axi</td><td>Slave slot input signals. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_axi</td><td>Slave slot output signals. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_dporti</td><td>Debug port output signals connected to River CPU. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_dporto</td><td>River CPU debug port response signals. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_soft_rstn</td><td>Software reset CPU and interrupt controller. Active HIGH </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_miss_irq</td><td>Miss access counter update signal </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_miss_addr</td><td>Miss accessed memory address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_bus_util_w</td><td>Write bus access utilization per master statistic </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_bus_util_r</td><td>Write bus access utilization per master statistic </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5eef5ab42e183821e4c410f44658a375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eef5ab42e183821e4c410f44658a375">&#9670;&nbsp;</a></span>river_amba</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtypes__river.html#a5eef5ab42e183821e4c410f44658a375">river_amba</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>RIVER CPU component declaration. </p>
<p>This module implements Risc-V CPU Core named as "RIVER" with AXI interface. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">xindex</td><td>AXI master index </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_rstn</td><td>Reset signal with active LOW level. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_clk</td><td>System clock (BUS/CPU clock). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_msti</td><td>Bus-to-Master device signals. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_msto</td><td>CachedTile-to-Bus request signals. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_ext_irq</td><td>Interrupts line supported by Rocket chip. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classtypes__river.html">types_river</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
