

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Sat Dec 28 19:43:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    773|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        -|      -|     685|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     685|   1251|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |network_mux_32_16_1_1_x_U75  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U76  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U77  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U78  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0| 260|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U87  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U79         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U80         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U81         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U82         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U83         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U84         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U85         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U86         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U88         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_18_fu_420_p2        |     *    |      0|  0|  26|           6|           4|
    |mul_ln35_fu_377_p2           |     *    |      0|  0|  26|           4|           6|
    |mul_ln41_2_fu_626_p2         |     *    |      0|  0|  17|           5|           4|
    |mul_ln41_fu_553_p2           |     *    |      0|  0|  17|           4|           5|
    |mul_ln5_fu_353_p2            |     *    |      0|  0|  13|           4|           4|
    |tmp5_0_0_mid2_fu_500_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp5_1_0_mid2_fu_514_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp5_2_0_mid2_fu_593_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln22_fu_562_p2           |     +    |      0|  0|  13|          11|           1|
    |add_ln23_6_fu_491_p2         |     +    |      0|  0|  15|           1|           8|
    |add_ln29_fu_578_p2           |     +    |      0|  0|  10|           1|           2|
    |add_ln35_12_fu_542_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_13_fu_598_p2        |     +    |      0|  0|  13|           2|           4|
    |add_ln35_14_fu_607_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_15_fu_617_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_16_fu_732_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_17_fu_741_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_18_fu_787_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_19_fu_796_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_20_fu_805_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_fu_522_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln41_10_fu_849_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_11_fu_853_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_12_fu_924_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_13_fu_905_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_14_fu_909_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_15_fu_913_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_16_fu_918_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_9_fu_884_p2         |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_397_p2              |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_453_p2              |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_533_p2              |     +    |      0|  0|  13|           1|           4|
    |output_r_d0                  |     +    |      0|  0|  16|          16|          16|
    |tmp5_1_0_mid2_v_v_fu_505_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp5_2_0_mid2_v_v_fu_584_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp6_fu_557_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp6_mid1_fu_652_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_386_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_477_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_5_fu_723_p4              |     +    |      0|  0|  10|           2|           2|
    |icmp_ln22_fu_392_p2          |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln23_fu_403_p2          |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln24_5_fu_441_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_367_p2          |   icmp   |      0|  0|   9|           4|           1|
    |empty_52_fu_459_p2           |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_465_p3       |  select  |      0|  0|   4|           1|           1|
    |select_ln23_2_fu_809_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln23_fu_750_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln29_19_fu_568_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln29_20_fu_425_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_21_fu_630_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_22_fu_433_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_23_fu_646_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_24_fu_446_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln29_fu_408_p3        |  select  |      0|  0|   4|           1|           1|
    |tmp5_0_0_mid2_v_v_fu_483_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp7_mid2_v_v_fu_657_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |tmp_4_fu_714_p4              |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 773|         378|         442|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten39_phi_fu_258_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_282_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_270_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_293_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_304_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_254                   |   9|          2|   11|         22|
    |indvar_flatten_reg_278                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_266                            |   9|          2|    4|          8|
    |out_h_0_reg_289                            |   9|          2|    4|          8|
    |out_w_0_reg_300                            |   9|          2|    4|          8|
    |reg_311                                    |   9|          2|   16|         32|
    |reg_316                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  124|        352|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_1207                    |  11|   0|   11|          0|
    |add_ln23_6_reg_1128                  |   8|   0|    8|          0|
    |add_ln29_reg_1225                    |   2|   0|    2|          0|
    |add_ln35_20_reg_1334                 |  11|   0|   11|          0|
    |add_ln41_11_reg_1364                 |  16|   0|   16|          0|
    |add_ln41_16_reg_1394                 |  16|   0|   16|          0|
    |add_ln41_9_reg_1379                  |  16|   0|   16|          0|
    |add_ln41_reg_1389                    |  11|   0|   11|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |empty_reg_1041                       |   4|   0|    4|          0|
    |icmp_ln22_reg_1071                   |   1|   0|    1|          0|
    |icmp_ln22_reg_1071_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln23_reg_1080                   |   1|   0|    1|          0|
    |icmp_ln24_reg_1056                   |   1|   0|    1|          0|
    |indvar_flatten39_reg_254             |  11|   0|   11|          0|
    |indvar_flatten_reg_278               |   8|   0|    8|          0|
    |kernel1_load_reg_1165                |  16|   0|   16|          0|
    |kernel2_load_reg_1173                |  16|   0|   16|          0|
    |kernel_load_reg_1157                 |  16|   0|   16|          0|
    |mul_ln41_reg_1197                    |   7|   0|    7|          0|
    |mul_ln5_reg_1046                     |   8|   0|    8|          0|
    |out_d_0_reg_266                      |   4|   0|    4|          0|
    |out_d_reg_1075                       |   4|   0|    4|          0|
    |out_h_0_reg_289                      |   4|   0|    4|          0|
    |out_h_reg_1104                       |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1109                |   4|   0|    4|          0|
    |out_w_0_reg_300                      |   4|   0|    4|          0|
    |out_w_reg_1181                       |   4|   0|    4|          0|
    |reg_311                              |  16|   0|   16|          0|
    |reg_316                              |  16|   0|   16|          0|
    |select_ln23_2_reg_1339               |   8|   0|    8|          0|
    |select_ln23_reg_1299                 |   4|   0|    4|          0|
    |select_ln29_19_reg_1212              |   4|   0|    4|          0|
    |select_ln29_24_reg_1098              |   1|   0|    1|          0|
    |select_ln29_reg_1088                 |   4|   0|    4|          0|
    |sext_ln35_13_reg_1258                |  30|   0|   30|          0|
    |sext_ln35_15_reg_1269                |  30|   0|   30|          0|
    |sext_ln35_17_reg_1304                |  30|   0|   30|          0|
    |sext_ln35_19_reg_1314                |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1133               |  11|   0|   11|          0|
    |tmp5_0_0_mid2_v_v_reg_1121           |   7|   0|    7|          0|
    |tmp5_1_0_mid2_reg_1138               |  11|   0|   11|          0|
    |tmp5_2_0_mid2_reg_1230               |  11|   0|   11|          0|
    |tmp6_reg_1202                        |   7|   0|    7|          0|
    |tmp7_mid2_v_v_reg_1253               |   7|   0|    7|          0|
    |tmp_4_reg_1279                       |  16|   0|   16|          0|
    |tmp_5_reg_1284                       |  16|   0|   16|          0|
    |tmp_6_reg_1051                       |   8|   0|   11|          3|
    |trunc_ln29_reg_1218                  |   2|   0|    2|          0|
    |trunc_ln41_1_reg_1349                |  16|   0|   16|          0|
    |trunc_ln41_2_reg_1354                |  16|   0|   16|          0|
    |trunc_ln41_3_reg_1369                |  16|   0|   16|          0|
    |trunc_ln41_4_reg_1374                |  16|   0|   16|          0|
    |trunc_ln41_5_reg_1384                |  16|   0|   16|          0|
    |trunc_ln41_8_reg_1319                |  16|   0|   16|          0|
    |trunc_ln41_9_reg_1274                |  16|   0|   16|          0|
    |trunc_ln41_s_reg_1309                |  16|   0|   16|          0|
    |trunc_ln_reg_1264                    |  16|   0|   16|          0|
    |zext_ln35_13_reg_1145                |   4|   0|   11|          7|
    |zext_ln35_13_reg_1145_pp0_iter1_reg  |   4|   0|   11|          7|
    |zext_ln35_15_reg_1186                |   4|   0|   11|          7|
    |zext_ln35_17_reg_1237                |   4|   0|   11|          7|
    |zext_ln35_1_cast14_reg_1023          |   6|   0|   11|          5|
    |zext_ln35_3_cast_mid_reg_1116        |   4|   0|    7|          3|
    |zext_ln35_3_cast_reg_1066            |   4|   0|    7|          3|
    |zext_ln35_reg_1017                   |   6|   0|    7|          1|
    |zext_ln41_1_cast_reg_1036            |   5|   0|   11|          6|
    |zext_ln41_2_reg_1061                 |   4|   0|    7|          3|
    |zext_ln41_4_reg_1093                 |   4|   0|    7|          3|
    |zext_ln41_reg_1030                   |   5|   0|    7|          2|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 685|   0|  742|         57|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    5|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    5|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    5|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [24 x i16]* %kernel, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 17 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel1_addr = getelementptr [24 x i16]* %kernel1, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 18 'getelementptr' 'kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel2_addr = getelementptr [24 x i16]* %kernel2, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 19 'getelementptr' 'kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 20 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln35_1_cast14 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 21 'zext' 'zext_ln35_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 22 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln41_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 23 'zext' 'zext_ln41_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_50 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 25 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %empty_50 to i8" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 26 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 27 'zext' 'zext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.34ns)   --->   "%mul_ln5 = mul i8 %zext_ln5, %zext_ln5_2" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 28 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln5, i3 0)" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 29 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %empty, 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 30 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.37>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i11 [ 0, %0 ], [ %add_ln22, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 32 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %select_ln29_19, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 33 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln23_2, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln23, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 35 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 36 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %out_d_0 to i7" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 37 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.78ns)   --->   "%mul_ln35 = mul i7 %zext_ln41_2, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 38 'mul' 'mul_ln35' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln35_3_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 39 'zext' 'zext_ln35_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.87ns)   --->   "%tmp_0_0 = add i7 %mul_ln35, %zext_ln35_3_cast" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 40 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.88ns)   --->   "%icmp_ln22 = icmp eq i11 %indvar_flatten39, %tmp_6" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 41 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%out_d = add i4 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 42 'add' 'out_d' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln23 = icmp eq i8 %indvar_flatten, %mul_ln5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln29 = select i1 %icmp_ln23, i4 0, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 44 'select' 'select_ln29' <Predicate = (!icmp_ln22)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i4 %out_d to i7" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 45 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.78ns)   --->   "%mul_ln35_18 = mul i7 %zext_ln35, %zext_ln41_4" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 46 'mul' 'mul_ln35_18' <Predicate = (!icmp_ln22)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln29_20 = select i1 %icmp_ln23, i7 %mul_ln35_18, i7 %mul_ln35" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 47 'select' 'select_ln29_20' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp5_0_0_mid2_v_v)   --->   "%select_ln29_22 = select i1 %icmp_ln23, i7 %mul_ln35_18, i7 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 48 'select' 'select_ln29_22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln24_5 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 49 'icmp' 'icmp_ln24_5' <Predicate = (!icmp_ln22)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln29_24 = select i1 %icmp_ln23, i1 %icmp_ln24, i1 %icmp_ln24_5" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 50 'select' 'select_ln29_24' <Predicate = (!icmp_ln22)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %select_ln29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 51 'add' 'out_h' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_52 = or i1 %select_ln29_24, %icmp_ln23" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 52 'or' 'empty_52' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.02ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_52, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 53 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_3_cast_mid = zext i4 %out_h to i7" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 54 'zext' 'zext_ln35_3_cast_mid' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i7 %zext_ln35_3_cast_mid, %select_ln29_20" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 55 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln22)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp5_0_0_mid2_v_v = select i1 %select_ln29_24, i7 %tmp_0_0_mid1, i7 %select_ln29_22" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 56 'select' 'tmp5_0_0_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 57 'load' 'kernel_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 58 'load' 'kernel1_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 59 'load' 'kernel2_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln23_6 = add i8 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 60 'add' 'add_ln23_6' <Predicate = (!icmp_ln22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp5_0_0_mid2_v = zext i7 %tmp5_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 61 'zext' 'tmp5_0_0_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.74ns)   --->   "%tmp5_0_0_mid2 = mul i11 %zext_ln35_1_cast14, %tmp5_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 62 'mul' 'tmp5_0_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.87ns)   --->   "%tmp5_1_0_mid2_v_v = add i7 1, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 63 'add' 'tmp5_1_0_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp5_1_0_mid2_v = zext i7 %tmp5_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 64 'zext' 'tmp5_1_0_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.74ns)   --->   "%tmp5_1_0_mid2 = mul i11 %zext_ln35_1_cast14, %tmp5_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 65 'mul' 'tmp5_1_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 66 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln35 = add i11 %tmp5_0_0_mid2, %zext_ln35_13" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 67 'add' 'add_ln35' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i11 %add_ln35 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 68 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 69 'getelementptr' 'input_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 70 'load' 'input_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 71 'load' 'kernel_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 72 'load' 'kernel1_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 73 'load' 'kernel2_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 74 'add' 'out_w' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 75 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln35_12 = add i11 %tmp5_0_0_mid2, %zext_ln35_15" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 76 'add' 'add_ln35_12' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i11 %add_ln35_12 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 77 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_16" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 78 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 79 'load' 'input_load_15' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 4 <SV = 3> <Delay = 6.62>
ST_4 : Operation 80 [1/1] (3.49ns)   --->   "%mul_ln41 = mul i7 %zext_ln41_2, %zext_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 80 'mul' 'mul_ln41' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.87ns)   --->   "%tmp6 = add i7 %mul_ln41, %zext_ln35_3_cast" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 81 'add' 'tmp6' <Predicate = (!icmp_ln23 & !select_ln29_24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.63ns)   --->   "%add_ln22 = add i11 %indvar_flatten39, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 82 'add' 'add_ln22' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %1, label %hls_label_0" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.02ns)   --->   "%select_ln29_19 = select i1 %icmp_ln23, i4 %out_d, i4 %out_d_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 84 'select' 'select_ln29_19' <Predicate = (!icmp_ln22)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %select_ln29_19 to i2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 85 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.56ns)   --->   "%add_ln29 = add i2 1, %trunc_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 86 'add' 'add_ln29' <Predicate = (!icmp_ln22)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.87ns)   --->   "%tmp5_2_0_mid2_v_v = add i7 2, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 87 'add' 'tmp5_2_0_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp5_2_0_mid2_v = zext i7 %tmp5_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 88 'zext' 'tmp5_2_0_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (3.74ns)   --->   "%tmp5_2_0_mid2 = mul i11 %zext_ln35_1_cast14, %tmp5_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 89 'mul' 'tmp5_2_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 90 'load' 'input_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 91 'load' 'input_load_15' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln35_13 = add i4 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 92 'add' 'add_ln35_13' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i4 %add_ln35_13 to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 93 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln35_14 = add i11 %tmp5_0_0_mid2, %zext_ln35_17" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 94 'add' 'add_ln35_14' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i11 %add_ln35_14 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 95 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_18" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 96 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 97 'load' 'input_load_16' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 98 [1/1] (1.63ns)   --->   "%add_ln35_15 = add i11 %tmp5_1_0_mid2, %zext_ln35_13" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 98 'add' 'add_ln35_15' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i11 %add_ln35_15 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 99 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_19" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 100 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 101 'load' 'input_load_17' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 5 <SV = 4> <Delay = 8.15>
ST_5 : Operation 102 [1/1] (3.49ns)   --->   "%mul_ln41_2 = mul i7 %zext_ln41, %zext_ln41_4" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 102 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln22)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln29_21 = select i1 %icmp_ln23, i7 %mul_ln41_2, i7 %mul_ln41" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 103 'select' 'select_ln29_21' <Predicate = (!icmp_ln22 & select_ln29_24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i2 %trunc_ln29, -2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 104 'xor' 'xor_ln29' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.56ns)   --->   "%add_ln29_13 = add i2 -1, %trunc_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 105 'add' 'add_ln29_13' <Predicate = (!icmp_ln22)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp7_mid2_v_v)   --->   "%select_ln29_23 = select i1 %icmp_ln23, i7 %mul_ln41_2, i7 %tmp6" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 106 'select' 'select_ln29_23' <Predicate = (!icmp_ln22 & !select_ln29_24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i7 %zext_ln35_3_cast_mid, %select_ln29_21" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 107 'add' 'tmp6_mid1' <Predicate = (!icmp_ln22 & select_ln29_24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp7_mid2_v_v = select i1 %select_ln29_24, i7 %tmp6_mid1, i7 %select_ln29_23" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 108 'select' 'tmp7_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 109 'sext' 'sext_ln35' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.77ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln29)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 110 'mux' 'tmp_9' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i16 %tmp_9 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 111 'sext' 'sext_ln35_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_9 = mul i30 %sext_ln35, %sext_ln35_13" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 112 'mul' 'mul_ln35_9' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 113 'partselect' 'trunc_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln35_14 = sext i16 %input_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 114 'sext' 'sext_ln35_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.77ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln29)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 115 'mux' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln35_15 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 116 'sext' 'sext_ln35_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_10 = mul i30 %sext_ln35_14, %sext_ln35_15" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 117 'mul' 'mul_ln35_10' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 118 'partselect' 'trunc_ln41_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 119 'load' 'input_load_16' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_5 : Operation 120 [1/1] (1.77ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln29)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 120 'mux' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 121 'load' 'input_load_17' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_5 : Operation 122 [1/1] (1.77ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln29_13)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 122 'mux' 'tmp_5' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.63ns)   --->   "%add_ln35_16 = add i11 %tmp5_1_0_mid2, %zext_ln35_15" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 123 'add' 'add_ln35_16' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i11 %add_ln35_16 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 124 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_20" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 125 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 126 'load' 'input_load_18' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_5 : Operation 127 [1/1] (1.63ns)   --->   "%add_ln35_17 = add i11 %tmp5_1_0_mid2, %zext_ln35_17" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 127 'add' 'add_ln35_17' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i11 %add_ln35_17 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 128 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_21" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 129 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 130 'load' 'input_load_19' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 131 [1/1] (1.02ns)   --->   "%select_ln23 = select i1 %select_ln29_24, i4 %out_h, i4 %select_ln29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 131 'select' 'select_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln35_16 = sext i16 %input_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 132 'sext' 'sext_ln35_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln35_17 = sext i16 %tmp_4 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 133 'sext' 'sext_ln35_17' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_11 = mul i30 %sext_ln35_16, %sext_ln35_17" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 134 'mul' 'mul_ln35_11' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln41_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 135 'partselect' 'trunc_ln41_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln35_18 = sext i16 %input_load_17 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 136 'sext' 'sext_ln35_18' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln35_19 = sext i16 %tmp_5 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 137 'sext' 'sext_ln35_19' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_12 = mul i30 %sext_ln35_18, %sext_ln35_19" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 138 'mul' 'mul_ln35_12' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 139 'partselect' 'trunc_ln41_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 140 [1/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 140 'load' 'input_load_18' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 141 'load' 'input_load_19' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 142 [1/1] (1.63ns)   --->   "%add_ln35_18 = add i11 %tmp5_2_0_mid2, %zext_ln35_13" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 142 'add' 'add_ln35_18' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i11 %add_ln35_18 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 143 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_22" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 144 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 145 'load' 'input_load_20' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 146 [1/1] (1.63ns)   --->   "%add_ln35_19 = add i11 %tmp5_2_0_mid2, %zext_ln35_15" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 146 'add' 'add_ln35_19' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i11 %add_ln35_19 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 147 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_23" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 148 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 149 'load' 'input_load_21' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 150 [1/1] (1.63ns)   --->   "%add_ln35_20 = add i11 %tmp5_2_0_mid2, %zext_ln35_17" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 150 'add' 'add_ln35_20' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.24ns)   --->   "%select_ln23_2 = select i1 %icmp_ln23, i8 1, i8 %add_ln23_6" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 151 'select' 'select_ln23_2' <Predicate = (!icmp_ln22)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %select_ln29_19 to i64" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 152 'zext' 'zext_ln29' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 153 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 154 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 154 'load' 'bias_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln35_20 = sext i16 %input_load_18 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 155 'sext' 'sext_ln35_20' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_13 = mul i30 %sext_ln35_20, %sext_ln35_13" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 156 'mul' 'mul_ln35_13' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 157 'partselect' 'trunc_ln41_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln35_21 = sext i16 %input_load_19 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 158 'sext' 'sext_ln35_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_14 = mul i30 %sext_ln35_21, %sext_ln35_15" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 159 'mul' 'mul_ln35_14' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 160 'partselect' 'trunc_ln41_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 161 [1/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 161 'load' 'input_load_20' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 162 [1/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 162 'load' 'input_load_21' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i11 %add_ln35_20 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 163 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_24" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 164 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 165 [2/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 165 'load' 'input_load_22' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_10 = add i16 %trunc_ln41_s, %trunc_ln41_8" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 166 'add' 'add_ln41_10' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_11 = add i16 %add_ln41_10, %trunc_ln41_9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 167 'add' 'add_ln41_11' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 168 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 168 'load' 'bias_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln35_22 = sext i16 %input_load_20 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 169 'sext' 'sext_ln35_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_15 = mul i30 %sext_ln35_22, %sext_ln35_17" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 170 'mul' 'mul_ln35_15' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 171 'partselect' 'trunc_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln35_23 = sext i16 %input_load_21 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 172 'sext' 'sext_ln35_23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_16 = mul i30 %sext_ln35_23, %sext_ln35_19" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 173 'mul' 'mul_ln35_16' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 174 'partselect' 'trunc_ln41_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 175 [1/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 175 'load' 'input_load_22' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 176 [1/1] (2.07ns)   --->   "%add_ln41_9 = add i16 %bias_load, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 176 'add' 'add_ln41_9' <Predicate = (!icmp_ln22)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp7_mid2_v = zext i7 %tmp7_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 177 'zext' 'tmp7_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (3.36ns) (grouped into DSP with root node add_ln41)   --->   "%tmp7_mid2 = mul i11 %zext_ln41_1_cast, %tmp7_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 178 'mul' 'tmp7_mid2' <Predicate = (!icmp_ln22)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln35_24 = sext i16 %input_load_22 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 179 'sext' 'sext_ln35_24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_17 = mul i30 %sext_ln35_24, %sext_ln35_13" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 180 'mul' 'mul_ln35_17' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_17, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 181 'partselect' 'trunc_ln41_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln41 = add i11 %tmp7_mid2, %zext_ln35_13" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 182 'add' 'add_ln41' <Predicate = (!icmp_ln22)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.80>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_13 = add i16 %trunc_ln41_1, %trunc_ln41_2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 183 'add' 'add_ln41_13' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_14 = add i16 %trunc_ln41_4, %trunc_ln41_5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 184 'add' 'add_ln41_14' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 185 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_15 = add i16 %add_ln41_14, %trunc_ln41_3" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 185 'add' 'add_ln41_15' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 186 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_16 = add i16 %add_ln41_15, %add_ln41_13" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 186 'add' 'add_ln41_16' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.15>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)"   --->   Operation 187 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 188 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 189 'specpipeline' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_12 = add i16 %add_ln41_11, %add_ln41_9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 190 'add' 'add_ln41_12' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 191 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_17 = add i16 %add_ln41_16, %add_ln41_12" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 191 'add' 'add_ln41_17' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i11 %add_ln41 to i64" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 192 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln41_3" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 193 'getelementptr' 'output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (3.25ns)   --->   "store i16 %add_ln41_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 194 'store' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 195 'specregionend' 'empty_53' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 196 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 197 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 0000000000000]
output_height_read   (read             ) [ 0000000000000]
input_width_read     (read             ) [ 0000000000000]
input_height_read    (read             ) [ 0000000000000]
kernel_addr          (getelementptr    ) [ 0011111111110]
kernel1_addr         (getelementptr    ) [ 0011111111110]
kernel2_addr         (getelementptr    ) [ 0011111111110]
zext_ln35            (zext             ) [ 0011111111110]
zext_ln35_1_cast14   (zext             ) [ 0011111111110]
zext_ln41            (zext             ) [ 0011111111110]
zext_ln41_1_cast     (zext             ) [ 0011111111110]
empty                (trunc            ) [ 0011111111110]
empty_50             (trunc            ) [ 0000000000000]
zext_ln5             (zext             ) [ 0000000000000]
zext_ln5_2           (zext             ) [ 0000000000000]
mul_ln5              (mul              ) [ 0011111111110]
tmp_6                (bitconcatenate   ) [ 0011111111110]
icmp_ln24            (icmp             ) [ 0011111111110]
br_ln22              (br               ) [ 0111111111110]
indvar_flatten39     (phi              ) [ 0011100000000]
out_d_0              (phi              ) [ 0011100000000]
indvar_flatten       (phi              ) [ 0010000000000]
out_h_0              (phi              ) [ 0010000000000]
out_w_0              (phi              ) [ 0010000000000]
zext_ln41_2          (zext             ) [ 0001100000000]
mul_ln35             (mul              ) [ 0000000000000]
zext_ln35_3_cast     (zext             ) [ 0001100000000]
tmp_0_0              (add              ) [ 0000000000000]
icmp_ln22            (icmp             ) [ 0011111111110]
out_d                (add              ) [ 0001100000000]
icmp_ln23            (icmp             ) [ 0001111000000]
select_ln29          (select           ) [ 0001111000000]
zext_ln41_4          (zext             ) [ 0001110000000]
mul_ln35_18          (mul              ) [ 0000000000000]
select_ln29_20       (select           ) [ 0000000000000]
select_ln29_22       (select           ) [ 0000000000000]
icmp_ln24_5          (icmp             ) [ 0000000000000]
select_ln29_24       (select           ) [ 0001111000000]
out_h                (add              ) [ 0001111000000]
empty_52             (or               ) [ 0000000000000]
out_w_0_mid2         (select           ) [ 0001100000000]
zext_ln35_3_cast_mid (zext             ) [ 0001110000000]
tmp_0_0_mid1         (add              ) [ 0000000000000]
tmp5_0_0_mid2_v_v    (select           ) [ 0001100000000]
add_ln23_6           (add              ) [ 0001111000000]
tmp5_0_0_mid2_v      (zext             ) [ 0000000000000]
tmp5_0_0_mid2        (mul              ) [ 0000100000000]
tmp5_1_0_mid2_v_v    (add              ) [ 0000000000000]
tmp5_1_0_mid2_v      (zext             ) [ 0000000000000]
tmp5_1_0_mid2        (mul              ) [ 0000110000000]
zext_ln35_13         (zext             ) [ 0011111111000]
add_ln35             (add              ) [ 0000000000000]
zext_ln35_14         (zext             ) [ 0000000000000]
input_addr           (getelementptr    ) [ 0000100000000]
kernel_load          (load             ) [ 0000110000000]
kernel1_load         (load             ) [ 0000110000000]
kernel2_load         (load             ) [ 0000110000000]
out_w                (add              ) [ 0111111111110]
zext_ln35_15         (zext             ) [ 0000111000000]
add_ln35_12          (add              ) [ 0000000000000]
zext_ln35_16         (zext             ) [ 0000000000000]
input_addr_15        (getelementptr    ) [ 0000100000000]
mul_ln41             (mul              ) [ 0000010000000]
tmp6                 (add              ) [ 0000010000000]
add_ln22             (add              ) [ 0111111111110]
br_ln22              (br               ) [ 0000000000000]
select_ln29_19       (select           ) [ 0111111111110]
trunc_ln29           (trunc            ) [ 0000010000000]
add_ln29             (add              ) [ 0000010000000]
tmp5_2_0_mid2_v_v    (add              ) [ 0000000000000]
tmp5_2_0_mid2_v      (zext             ) [ 0000000000000]
tmp5_2_0_mid2        (mul              ) [ 0000011000000]
input_load           (load             ) [ 0000010000000]
input_load_15        (load             ) [ 0000010000000]
add_ln35_13          (add              ) [ 0000000000000]
zext_ln35_17         (zext             ) [ 0000011000000]
add_ln35_14          (add              ) [ 0000000000000]
zext_ln35_18         (zext             ) [ 0000000000000]
input_addr_16        (getelementptr    ) [ 0000010000000]
add_ln35_15          (add              ) [ 0000000000000]
zext_ln35_19         (zext             ) [ 0000000000000]
input_addr_17        (getelementptr    ) [ 0000010000000]
mul_ln41_2           (mul              ) [ 0000000000000]
select_ln29_21       (select           ) [ 0000000000000]
xor_ln29             (xor              ) [ 0000000000000]
add_ln29_13          (add              ) [ 0000000000000]
select_ln29_23       (select           ) [ 0000000000000]
tmp6_mid1            (add              ) [ 0000000000000]
tmp7_mid2_v_v        (select           ) [ 0011101111000]
sext_ln35            (sext             ) [ 0000000000000]
tmp_9                (mux              ) [ 0000000000000]
sext_ln35_13         (sext             ) [ 0011101111000]
mul_ln35_9           (mul              ) [ 0000000000000]
trunc_ln             (partselect       ) [ 0011001110000]
sext_ln35_14         (sext             ) [ 0000000000000]
tmp_s                (mux              ) [ 0000000000000]
sext_ln35_15         (sext             ) [ 0010001100000]
mul_ln35_10          (mul              ) [ 0000000000000]
trunc_ln41_9         (partselect       ) [ 0010001100000]
input_load_16        (load             ) [ 0000001000000]
tmp_4                (mux              ) [ 0000001000000]
input_load_17        (load             ) [ 0000001000000]
tmp_5                (mux              ) [ 0000001000000]
add_ln35_16          (add              ) [ 0000000000000]
zext_ln35_20         (zext             ) [ 0000000000000]
input_addr_18        (getelementptr    ) [ 0000001000000]
add_ln35_17          (add              ) [ 0000000000000]
zext_ln35_21         (zext             ) [ 0000000000000]
input_addr_19        (getelementptr    ) [ 0000001000000]
select_ln23          (select           ) [ 0111111111110]
sext_ln35_16         (sext             ) [ 0000000000000]
sext_ln35_17         (sext             ) [ 0011000110000]
mul_ln35_11          (mul              ) [ 0000000000000]
trunc_ln41_s         (partselect       ) [ 0010000100000]
sext_ln35_18         (sext             ) [ 0000000000000]
sext_ln35_19         (sext             ) [ 0011000110000]
mul_ln35_12          (mul              ) [ 0000000000000]
trunc_ln41_8         (partselect       ) [ 0010000100000]
input_load_18        (load             ) [ 0010000100000]
input_load_19        (load             ) [ 0010000100000]
add_ln35_18          (add              ) [ 0000000000000]
zext_ln35_22         (zext             ) [ 0000000000000]
input_addr_20        (getelementptr    ) [ 0010000100000]
add_ln35_19          (add              ) [ 0000000000000]
zext_ln35_23         (zext             ) [ 0000000000000]
input_addr_21        (getelementptr    ) [ 0010000100000]
add_ln35_20          (add              ) [ 0010000100000]
select_ln23_2        (select           ) [ 0111111111110]
zext_ln29            (zext             ) [ 0000000000000]
bias_addr            (getelementptr    ) [ 0001000010000]
sext_ln35_20         (sext             ) [ 0000000000000]
mul_ln35_13          (mul              ) [ 0000000000000]
trunc_ln41_1         (partselect       ) [ 0001110011100]
sext_ln35_21         (sext             ) [ 0000000000000]
mul_ln35_14          (mul              ) [ 0000000000000]
trunc_ln41_2         (partselect       ) [ 0001110011100]
input_load_20        (load             ) [ 0001000010000]
input_load_21        (load             ) [ 0001000010000]
zext_ln35_24         (zext             ) [ 0000000000000]
input_addr_22        (getelementptr    ) [ 0001000010000]
add_ln41_10          (add              ) [ 0000000000000]
add_ln41_11          (add              ) [ 0001111011110]
bias_load            (load             ) [ 0000000000000]
sext_ln35_22         (sext             ) [ 0000000000000]
mul_ln35_15          (mul              ) [ 0000000000000]
trunc_ln41_3         (partselect       ) [ 0000110001100]
sext_ln35_23         (sext             ) [ 0000000000000]
mul_ln35_16          (mul              ) [ 0000000000000]
trunc_ln41_4         (partselect       ) [ 0000110001100]
input_load_22        (load             ) [ 0000100001000]
add_ln41_9           (add              ) [ 0000111001110]
tmp7_mid2_v          (zext             ) [ 0000000000000]
tmp7_mid2            (mul              ) [ 0000000000000]
sext_ln35_24         (sext             ) [ 0000000000000]
mul_ln35_17          (mul              ) [ 0000000000000]
trunc_ln41_5         (partselect       ) [ 0000010000100]
add_ln41             (add              ) [ 0000011000110]
add_ln41_13          (add              ) [ 0000000000000]
add_ln41_14          (add              ) [ 0000000000000]
add_ln41_15          (add              ) [ 0000000000000]
add_ln41_16          (add              ) [ 0000001000010]
empty_51             (speclooptripcount) [ 0000000000000]
tmp                  (specregionbegin  ) [ 0000000000000]
specpipeline_ln27    (specpipeline     ) [ 0000000000000]
add_ln41_12          (add              ) [ 0000000000000]
add_ln41_17          (add              ) [ 0000000000000]
zext_ln41_3          (zext             ) [ 0000000000000]
output_addr          (getelementptr    ) [ 0000000000000]
store_ln41           (store            ) [ 0000000000000]
empty_53             (specregionend    ) [ 0000000000000]
br_ln24              (br               ) [ 0111111111110]
ret_ln0              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="output_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_height_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel2_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel1_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel2_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
<pin id="170" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_15/3 input_load_16/4 input_load_17/4 input_load_18/5 input_load_19/5 input_load_20/6 input_load_21/6 input_load_22/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_addr_15_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_addr_16_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_17_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_17/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_18_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_18/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_addr_19_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_19/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_20_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_20/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_addr_21_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_21/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bias_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="input_addr_22_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_22/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln41_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/11 "/>
</bind>
</comp>

<comp id="254" class="1005" name="indvar_flatten39_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="1"/>
<pin id="256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten39_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="11" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_d_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_d_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="4" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="8" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_h_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="out_h_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="4" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_w_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_w_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="4" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_16 input_load_18 input_load_20 input_load_22 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_15 input_load_17 input_load_19 input_load_21 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln35_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln35_1_cast14_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1_cast14/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln41_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln41_1_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1_cast/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_50_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln5_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="mul_ln5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln24_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln41_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="6" slack="1"/>
<pin id="380" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln35_3_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_0_0_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln22_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="out_d_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln23_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln29_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln41_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mul_ln35_18_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="1"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_18/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln29_20_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_20/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln29_22_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_22/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln24_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_5/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln29_24_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="1"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_24/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="out_h_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="empty_52_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_52/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="out_w_0_mid2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln35_3_cast_mid_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3_cast_mid/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_0_0_mid1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="7" slack="0"/>
<pin id="480" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp5_0_0_mid2_v_v_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_0_0_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln23_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_6/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp5_0_0_mid2_v_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="1"/>
<pin id="499" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp5_0_0_mid2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="2"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp5_1_0_mid2_v_v_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="1"/>
<pin id="508" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp5_1_0_mid2_v_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp5_1_0_mid2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="2"/>
<pin id="516" dir="0" index="1" bw="7" slack="0"/>
<pin id="517" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln35_13_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_13/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln35_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln35_14_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_14/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="out_w_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="1"/>
<pin id="536" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln35_15_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_15/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln35_12_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_12/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln35_16_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_16/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="mul_ln41_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="2"/>
<pin id="555" dir="0" index="1" bw="5" slack="3"/>
<pin id="556" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp6_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="2"/>
<pin id="560" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln22_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="2"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln29_19_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2"/>
<pin id="570" dir="0" index="1" bw="4" slack="2"/>
<pin id="571" dir="0" index="2" bw="4" slack="2"/>
<pin id="572" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_19/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln29_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln29_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp5_2_0_mid2_v_v_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="7" slack="2"/>
<pin id="587" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp5_2_0_mid2_v_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp5_2_0_mid2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="3"/>
<pin id="595" dir="0" index="1" bw="7" slack="0"/>
<pin id="596" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln35_13_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="2"/>
<pin id="601" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_13/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln35_17_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_17/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln35_14_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="1"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_14/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln35_18_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_18/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln35_15_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="1"/>
<pin id="619" dir="0" index="1" bw="4" slack="1"/>
<pin id="620" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_15/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln35_19_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_19/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="mul_ln41_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="4"/>
<pin id="628" dir="0" index="1" bw="4" slack="3"/>
<pin id="629" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_2/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln29_21_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="3"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="1"/>
<pin id="634" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_21/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln29_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="1"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln29_13_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="1"/>
<pin id="644" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_13/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln29_23_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="3"/>
<pin id="648" dir="0" index="1" bw="7" slack="0"/>
<pin id="649" dir="0" index="2" bw="7" slack="1"/>
<pin id="650" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_23/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp6_mid1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="3"/>
<pin id="654" dir="0" index="1" bw="7" slack="0"/>
<pin id="655" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid1/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp7_mid2_v_v_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="3"/>
<pin id="659" dir="0" index="1" bw="7" slack="0"/>
<pin id="660" dir="0" index="2" bw="7" slack="0"/>
<pin id="661" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln35_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="1"/>
<pin id="666" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_9_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="0" index="1" bw="16" slack="2"/>
<pin id="671" dir="0" index="2" bw="16" slack="2"/>
<pin id="672" dir="0" index="3" bw="16" slack="2"/>
<pin id="673" dir="0" index="4" bw="2" slack="1"/>
<pin id="674" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln35_13_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_13/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="0" index="1" bw="30" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="0" index="3" bw="6" slack="0"/>
<pin id="685" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln35_14_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="1"/>
<pin id="691" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_14/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_s_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="2"/>
<pin id="696" dir="0" index="2" bw="16" slack="2"/>
<pin id="697" dir="0" index="3" bw="16" slack="2"/>
<pin id="698" dir="0" index="4" bw="2" slack="1"/>
<pin id="699" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln35_15_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_15/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln41_9_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="0" index="1" bw="30" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="0" index="3" bw="6" slack="0"/>
<pin id="710" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_9/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="0" index="1" bw="16" slack="2"/>
<pin id="717" dir="0" index="2" bw="16" slack="2"/>
<pin id="718" dir="0" index="3" bw="16" slack="2"/>
<pin id="719" dir="0" index="4" bw="2" slack="0"/>
<pin id="720" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="0"/>
<pin id="725" dir="0" index="1" bw="16" slack="2"/>
<pin id="726" dir="0" index="2" bw="16" slack="2"/>
<pin id="727" dir="0" index="3" bw="16" slack="2"/>
<pin id="728" dir="0" index="4" bw="2" slack="0"/>
<pin id="729" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln35_16_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="11" slack="2"/>
<pin id="734" dir="0" index="1" bw="4" slack="2"/>
<pin id="735" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_16/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln35_20_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_20/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln35_17_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="2"/>
<pin id="743" dir="0" index="1" bw="4" slack="1"/>
<pin id="744" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_17/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln35_21_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_21/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="select_ln23_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="4"/>
<pin id="752" dir="0" index="1" bw="4" slack="4"/>
<pin id="753" dir="0" index="2" bw="4" slack="4"/>
<pin id="754" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln35_16_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_16/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln35_17_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_17/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln41_s_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="30" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_s/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln35_18_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_18/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln35_19_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_19/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln41_8_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="30" slack="0"/>
<pin id="781" dir="0" index="2" bw="5" slack="0"/>
<pin id="782" dir="0" index="3" bw="6" slack="0"/>
<pin id="783" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_8/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln35_18_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="2"/>
<pin id="789" dir="0" index="1" bw="4" slack="3"/>
<pin id="790" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_18/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln35_22_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_22/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln35_19_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="2"/>
<pin id="798" dir="0" index="1" bw="4" slack="3"/>
<pin id="799" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_19/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln35_23_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_23/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln35_20_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="2"/>
<pin id="807" dir="0" index="1" bw="4" slack="2"/>
<pin id="808" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_20/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln23_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="4"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="0" index="2" bw="8" slack="4"/>
<pin id="813" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/6 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln29_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="3"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/7 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sext_ln35_20_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_20/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln41_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="0" index="1" bw="30" slack="0"/>
<pin id="826" dir="0" index="2" bw="5" slack="0"/>
<pin id="827" dir="0" index="3" bw="6" slack="0"/>
<pin id="828" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sext_ln35_21_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_21/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln41_2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="0" index="1" bw="30" slack="0"/>
<pin id="839" dir="0" index="2" bw="5" slack="0"/>
<pin id="840" dir="0" index="3" bw="6" slack="0"/>
<pin id="841" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_2/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln35_24_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_24/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln41_10_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="0" index="1" bw="16" slack="1"/>
<pin id="852" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_10/7 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln41_11_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="0"/>
<pin id="855" dir="0" index="1" bw="16" slack="2"/>
<pin id="856" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_11/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sext_ln35_22_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_22/8 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln41_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="0" index="1" bw="30" slack="0"/>
<pin id="865" dir="0" index="2" bw="5" slack="0"/>
<pin id="866" dir="0" index="3" bw="6" slack="0"/>
<pin id="867" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_3/8 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln35_23_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_23/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln41_4_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="0"/>
<pin id="877" dir="0" index="1" bw="30" slack="0"/>
<pin id="878" dir="0" index="2" bw="5" slack="0"/>
<pin id="879" dir="0" index="3" bw="6" slack="0"/>
<pin id="880" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_4/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln41_9_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="0"/>
<pin id="886" dir="0" index="1" bw="16" slack="3"/>
<pin id="887" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_9/8 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp7_mid2_v_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="4"/>
<pin id="891" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_mid2_v/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln35_24_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="1"/>
<pin id="894" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_24/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln41_5_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="30" slack="0"/>
<pin id="899" dir="0" index="2" bw="5" slack="0"/>
<pin id="900" dir="0" index="3" bw="6" slack="0"/>
<pin id="901" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_5/9 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln41_13_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="3"/>
<pin id="907" dir="0" index="1" bw="16" slack="3"/>
<pin id="908" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_13/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln41_14_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="2"/>
<pin id="911" dir="0" index="1" bw="16" slack="1"/>
<pin id="912" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_14/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="add_ln41_15_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="0" index="1" bw="16" slack="2"/>
<pin id="916" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_15/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln41_16_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="0"/>
<pin id="921" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_16/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln41_12_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="4"/>
<pin id="926" dir="0" index="1" bw="16" slack="3"/>
<pin id="927" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_12/11 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln41_17_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="0" index="1" bw="16" slack="0"/>
<pin id="931" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_17/11 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln41_3_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="2"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/11 "/>
</bind>
</comp>

<comp id="938" class="1007" name="mul_ln35_9_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_9/5 "/>
</bind>
</comp>

<comp id="945" class="1007" name="mul_ln35_10_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="0"/>
<pin id="947" dir="0" index="1" bw="16" slack="0"/>
<pin id="948" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_10/5 "/>
</bind>
</comp>

<comp id="952" class="1007" name="mul_ln35_11_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="0"/>
<pin id="955" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_11/6 "/>
</bind>
</comp>

<comp id="959" class="1007" name="mul_ln35_12_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="0"/>
<pin id="961" dir="0" index="1" bw="16" slack="0"/>
<pin id="962" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_12/6 "/>
</bind>
</comp>

<comp id="966" class="1007" name="mul_ln35_13_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="16" slack="2"/>
<pin id="969" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_13/7 "/>
</bind>
</comp>

<comp id="972" class="1007" name="mul_ln35_14_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="0"/>
<pin id="974" dir="0" index="1" bw="16" slack="2"/>
<pin id="975" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_14/7 "/>
</bind>
</comp>

<comp id="978" class="1007" name="mul_ln35_15_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="0"/>
<pin id="980" dir="0" index="1" bw="16" slack="2"/>
<pin id="981" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_15/8 "/>
</bind>
</comp>

<comp id="984" class="1007" name="mul_ln35_16_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="0"/>
<pin id="986" dir="0" index="1" bw="16" slack="2"/>
<pin id="987" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_16/8 "/>
</bind>
</comp>

<comp id="990" class="1007" name="grp_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="8"/>
<pin id="992" dir="0" index="1" bw="7" slack="0"/>
<pin id="993" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="994" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp7_mid2/9 add_ln41/9 "/>
</bind>
</comp>

<comp id="996" class="1007" name="mul_ln35_17_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="0"/>
<pin id="998" dir="0" index="1" bw="16" slack="4"/>
<pin id="999" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_17/9 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="kernel_addr_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="1"/>
<pin id="1004" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1007" class="1005" name="kernel1_addr_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="5" slack="1"/>
<pin id="1009" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel1_addr "/>
</bind>
</comp>

<comp id="1012" class="1005" name="kernel2_addr_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="1"/>
<pin id="1014" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel2_addr "/>
</bind>
</comp>

<comp id="1017" class="1005" name="zext_ln35_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="1"/>
<pin id="1019" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="zext_ln35_1_cast14_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="11" slack="2"/>
<pin id="1025" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1_cast14 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="zext_ln41_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="3"/>
<pin id="1032" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="zext_ln41_1_cast_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="11" slack="8"/>
<pin id="1038" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln41_1_cast "/>
</bind>
</comp>

<comp id="1041" class="1005" name="empty_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="4" slack="1"/>
<pin id="1043" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1046" class="1005" name="mul_ln5_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="1"/>
<pin id="1048" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_6_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="11" slack="1"/>
<pin id="1053" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="icmp_ln24_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="zext_ln41_2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="7" slack="2"/>
<pin id="1063" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="zext_ln35_3_cast_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="2"/>
<pin id="1068" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_3_cast "/>
</bind>
</comp>

<comp id="1071" class="1005" name="icmp_ln22_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="out_d_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="2"/>
<pin id="1077" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln23_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="2"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="select_ln29_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="4" slack="4"/>
<pin id="1090" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="zext_ln41_4_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="7" slack="3"/>
<pin id="1095" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln41_4 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="select_ln29_24_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="2"/>
<pin id="1100" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="select_ln29_24 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="out_h_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="4" slack="4"/>
<pin id="1106" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1109" class="1005" name="out_w_0_mid2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="1"/>
<pin id="1111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="zext_ln35_3_cast_mid_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="7" slack="3"/>
<pin id="1118" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln35_3_cast_mid "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp5_0_0_mid2_v_v_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="7" slack="1"/>
<pin id="1123" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1128" class="1005" name="add_ln23_6_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="4"/>
<pin id="1130" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln23_6 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp5_0_0_mid2_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="11" slack="1"/>
<pin id="1135" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp5_1_0_mid2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="11" slack="1"/>
<pin id="1140" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="zext_ln35_13_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="11" slack="1"/>
<pin id="1147" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_13 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="input_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="14" slack="1"/>
<pin id="1154" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="kernel_load_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="2"/>
<pin id="1159" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1165" class="1005" name="kernel1_load_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="2"/>
<pin id="1167" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel1_load "/>
</bind>
</comp>

<comp id="1173" class="1005" name="kernel2_load_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="16" slack="2"/>
<pin id="1175" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel2_load "/>
</bind>
</comp>

<comp id="1181" class="1005" name="out_w_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="4" slack="1"/>
<pin id="1183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1186" class="1005" name="zext_ln35_15_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="11" slack="2"/>
<pin id="1188" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_15 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="input_addr_15_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="14" slack="1"/>
<pin id="1194" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="mul_ln41_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="7" slack="1"/>
<pin id="1199" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp6_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="7" slack="1"/>
<pin id="1204" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln22_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="11" slack="1"/>
<pin id="1209" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="select_ln29_19_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="4" slack="1"/>
<pin id="1214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_19 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="trunc_ln29_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="2" slack="1"/>
<pin id="1220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="add_ln29_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="2" slack="1"/>
<pin id="1227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp5_2_0_mid2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="11" slack="2"/>
<pin id="1232" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="zext_ln35_17_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="11" slack="1"/>
<pin id="1239" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_17 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="input_addr_16_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="14" slack="1"/>
<pin id="1245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="input_addr_17_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="14" slack="1"/>
<pin id="1250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_17 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp7_mid2_v_v_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="7" slack="4"/>
<pin id="1255" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp7_mid2_v_v "/>
</bind>
</comp>

<comp id="1258" class="1005" name="sext_ln35_13_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="30" slack="2"/>
<pin id="1260" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_13 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="trunc_ln_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="3"/>
<pin id="1266" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1269" class="1005" name="sext_ln35_15_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="30" slack="2"/>
<pin id="1271" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_15 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="trunc_ln41_9_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="2"/>
<pin id="1276" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_9 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_4_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="1"/>
<pin id="1281" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_5_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="1"/>
<pin id="1286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="input_addr_18_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="14" slack="1"/>
<pin id="1291" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_18 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="input_addr_19_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="14" slack="1"/>
<pin id="1296" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_19 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="select_ln23_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="4" slack="1"/>
<pin id="1301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="sext_ln35_17_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="30" slack="2"/>
<pin id="1306" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_17 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="trunc_ln41_s_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="16" slack="1"/>
<pin id="1311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_s "/>
</bind>
</comp>

<comp id="1314" class="1005" name="sext_ln35_19_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="30" slack="2"/>
<pin id="1316" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_19 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="trunc_ln41_8_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="16" slack="1"/>
<pin id="1321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_8 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="input_addr_20_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="14" slack="1"/>
<pin id="1326" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_20 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="input_addr_21_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="14" slack="1"/>
<pin id="1331" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_21 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="add_ln35_20_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="11" slack="1"/>
<pin id="1336" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_20 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="select_ln23_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="1"/>
<pin id="1341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="bias_addr_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="3" slack="1"/>
<pin id="1346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln41_1_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="3"/>
<pin id="1351" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="trunc_ln41_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="16" slack="3"/>
<pin id="1356" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln41_2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="input_addr_22_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="14" slack="1"/>
<pin id="1361" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_22 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln41_11_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="16" slack="4"/>
<pin id="1366" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln41_11 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="trunc_ln41_3_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="2"/>
<pin id="1371" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_3 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="trunc_ln41_4_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="2"/>
<pin id="1376" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_4 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="add_ln41_9_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="16" slack="3"/>
<pin id="1381" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln41_9 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="trunc_ln41_5_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="1"/>
<pin id="1386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_5 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln41_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="11" slack="2"/>
<pin id="1391" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="add_ln41_16_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="1"/>
<pin id="1396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="154" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="154" pin="7"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="154" pin="7"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="154" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="102" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="96" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="90" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="84" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="84" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="90" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="337" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="345" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="28" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="337" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="270" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="293" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="377" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="258" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="270" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="282" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="293" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="397" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="403" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="377" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="403" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="420" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="386" pin="2"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="304" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="403" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="408" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="446" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="403" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="304" pin="4"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="453" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="425" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="446" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="433" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="282" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="500" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="537"><net_src comp="36" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="500" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="254" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="42" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="266" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="568" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="46" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="607" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="624"><net_src comp="617" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="50" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="52" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="626" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="630" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="646" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="667"><net_src comp="311" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="668" pin="5"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="56" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="58" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="688"><net_src comp="60" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="692"><net_src comp="316" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="700"><net_src comp="54" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="704"><net_src comp="693" pin="5"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="56" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="58" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="713"><net_src comp="60" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="721"><net_src comp="54" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="636" pin="2"/><net_sink comp="714" pin=4"/></net>

<net id="730"><net_src comp="54" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="641" pin="2"/><net_sink comp="723" pin=4"/></net>

<net id="739"><net_src comp="732" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="748"><net_src comp="741" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="758"><net_src comp="311" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="768"><net_src comp="56" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="58" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="770"><net_src comp="60" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="774"><net_src comp="316" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="784"><net_src comp="56" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="58" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="786"><net_src comp="60" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="794"><net_src comp="787" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="803"><net_src comp="796" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="814"><net_src comp="38" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="822"><net_src comp="311" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="56" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="58" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="831"><net_src comp="60" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="835"><net_src comp="316" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="842"><net_src comp="56" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="58" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="844"><net_src comp="60" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="857"><net_src comp="849" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="311" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="868"><net_src comp="56" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="58" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="870"><net_src comp="60" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="874"><net_src comp="316" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="56" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="58" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="883"><net_src comp="60" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="888"><net_src comp="227" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="895"><net_src comp="311" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="902"><net_src comp="56" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="58" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="60" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="917"><net_src comp="909" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="913" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="905" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="932"><net_src comp="924" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="933"><net_src comp="928" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="937"><net_src comp="934" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="942"><net_src comp="664" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="676" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="944"><net_src comp="938" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="949"><net_src comp="689" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="701" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="951"><net_src comp="945" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="956"><net_src comp="755" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="759" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="958"><net_src comp="952" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="963"><net_src comp="771" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="775" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="959" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="970"><net_src comp="819" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="966" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="976"><net_src comp="832" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="972" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="982"><net_src comp="858" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="978" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="988"><net_src comp="871" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="984" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="995"><net_src comp="889" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="892" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="1005"><net_src comp="108" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1010"><net_src comp="116" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1015"><net_src comp="124" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1020"><net_src comp="321" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1026"><net_src comp="325" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1033"><net_src comp="329" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1039"><net_src comp="333" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1044"><net_src comp="337" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1049"><net_src comp="353" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1054"><net_src comp="359" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1059"><net_src comp="367" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1064"><net_src comp="373" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1069"><net_src comp="382" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1074"><net_src comp="392" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="397" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1083"><net_src comp="403" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1091"><net_src comp="408" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1096"><net_src comp="416" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1101"><net_src comp="446" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1107"><net_src comp="453" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1112"><net_src comp="465" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1119"><net_src comp="473" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1124"><net_src comp="483" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1131"><net_src comp="491" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="1136"><net_src comp="500" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1141"><net_src comp="514" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1148"><net_src comp="519" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1151"><net_src comp="1145" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1155"><net_src comp="147" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1160"><net_src comp="132" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1168"><net_src comp="137" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1176"><net_src comp="142" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="668" pin=3"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="693" pin=3"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="714" pin=3"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="723" pin=3"/></net>

<net id="1184"><net_src comp="533" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1189"><net_src comp="538" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1195"><net_src comp="160" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1200"><net_src comp="553" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1205"><net_src comp="557" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1210"><net_src comp="562" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1215"><net_src comp="568" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1221"><net_src comp="574" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="668" pin=4"/></net>

<net id="1228"><net_src comp="578" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="693" pin=4"/></net>

<net id="1233"><net_src comp="593" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1240"><net_src comp="603" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1246"><net_src comp="172" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1251"><net_src comp="180" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1256"><net_src comp="657" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1261"><net_src comp="676" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1267"><net_src comp="680" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1272"><net_src comp="701" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1277"><net_src comp="705" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1282"><net_src comp="714" pin="5"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1287"><net_src comp="723" pin="5"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1292"><net_src comp="188" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1297"><net_src comp="196" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1302"><net_src comp="750" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1307"><net_src comp="759" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1312"><net_src comp="762" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1317"><net_src comp="775" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1322"><net_src comp="778" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1327"><net_src comp="204" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1332"><net_src comp="212" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1337"><net_src comp="805" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1342"><net_src comp="809" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1347"><net_src comp="220" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1352"><net_src comp="823" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1357"><net_src comp="836" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1362"><net_src comp="233" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1367"><net_src comp="853" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1372"><net_src comp="862" pin="4"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1377"><net_src comp="875" pin="4"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1382"><net_src comp="884" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1387"><net_src comp="896" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1392"><net_src comp="990" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1397"><net_src comp="918" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="928" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: bias | {}
	Port: kernel | {}
	Port: kernel1 | {}
	Port: kernel2 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {3 4 5 6 7 8 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : bias | {7 8 }
	Port: depthwise_conv2d_fix.1 : kernel | {2 3 }
	Port: depthwise_conv2d_fix.1 : kernel1 | {2 3 }
	Port: depthwise_conv2d_fix.1 : kernel2 | {2 3 }
  - Chain level:
	State 1
		zext_ln5 : 1
		zext_ln5_2 : 1
		mul_ln5 : 2
		tmp_6 : 3
		icmp_ln24 : 1
	State 2
		zext_ln41_2 : 1
		mul_ln35 : 2
		zext_ln35_3_cast : 1
		tmp_0_0 : 3
		icmp_ln22 : 1
		out_d : 1
		icmp_ln23 : 1
		select_ln29 : 2
		zext_ln41_4 : 2
		mul_ln35_18 : 3
		select_ln29_20 : 4
		select_ln29_22 : 4
		icmp_ln24_5 : 1
		select_ln29_24 : 2
		out_h : 3
		empty_52 : 3
		out_w_0_mid2 : 3
		zext_ln35_3_cast_mid : 4
		tmp_0_0_mid1 : 5
		tmp5_0_0_mid2_v_v : 6
		add_ln23_6 : 1
	State 3
		tmp5_0_0_mid2 : 1
		tmp5_1_0_mid2_v : 1
		tmp5_1_0_mid2 : 2
		add_ln35 : 2
		zext_ln35_14 : 3
		input_addr : 4
		input_load : 5
		zext_ln35_15 : 1
		add_ln35_12 : 2
		zext_ln35_16 : 3
		input_addr_15 : 4
		input_load_15 : 5
	State 4
		tmp6 : 1
		trunc_ln29 : 1
		add_ln29 : 2
		tmp5_2_0_mid2_v : 1
		tmp5_2_0_mid2 : 2
		zext_ln35_17 : 1
		add_ln35_14 : 2
		zext_ln35_18 : 3
		input_addr_16 : 4
		input_load_16 : 5
		zext_ln35_19 : 1
		input_addr_17 : 2
		input_load_17 : 3
	State 5
		select_ln29_21 : 1
		select_ln29_23 : 1
		tmp6_mid1 : 2
		tmp7_mid2_v_v : 3
		sext_ln35_13 : 1
		mul_ln35_9 : 2
		trunc_ln : 3
		sext_ln35_15 : 1
		mul_ln35_10 : 2
		trunc_ln41_9 : 3
		tmp_5 : 1
		zext_ln35_20 : 1
		input_addr_18 : 2
		input_load_18 : 3
		zext_ln35_21 : 1
		input_addr_19 : 2
		input_load_19 : 3
	State 6
		mul_ln35_11 : 1
		trunc_ln41_s : 2
		mul_ln35_12 : 1
		trunc_ln41_8 : 2
		zext_ln35_22 : 1
		input_addr_20 : 2
		input_load_20 : 3
		zext_ln35_23 : 1
		input_addr_21 : 2
		input_load_21 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln35_13 : 1
		trunc_ln41_1 : 2
		mul_ln35_14 : 1
		trunc_ln41_2 : 2
		input_addr_22 : 1
		input_load_22 : 2
		add_ln41_11 : 1
	State 8
		mul_ln35_15 : 1
		trunc_ln41_3 : 2
		mul_ln35_16 : 1
		trunc_ln41_4 : 2
		add_ln41_9 : 1
	State 9
		tmp7_mid2 : 1
		mul_ln35_17 : 1
		trunc_ln41_5 : 2
		add_ln41 : 2
	State 10
		add_ln41_15 : 1
		add_ln41_16 : 2
	State 11
		add_ln41_17 : 1
		output_addr : 1
		store_ln41 : 2
		empty_53 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_0_0_fu_386        |    0    |    0    |    15   |
|          |          out_d_fu_397         |    0    |    0    |    13   |
|          |          out_h_fu_453         |    0    |    0    |    13   |
|          |      tmp_0_0_mid1_fu_477      |    0    |    0    |    15   |
|          |       add_ln23_6_fu_491       |    0    |    0    |    15   |
|          |    tmp5_1_0_mid2_v_v_fu_505   |    0    |    0    |    15   |
|          |        add_ln35_fu_522        |    0    |    0    |    13   |
|          |          out_w_fu_533         |    0    |    0    |    13   |
|          |       add_ln35_12_fu_542      |    0    |    0    |    13   |
|          |          tmp6_fu_557          |    0    |    0    |    15   |
|          |        add_ln22_fu_562        |    0    |    0    |    13   |
|          |        add_ln29_fu_578        |    0    |    0    |    10   |
|          |    tmp5_2_0_mid2_v_v_fu_584   |    0    |    0    |    15   |
|          |       add_ln35_13_fu_598      |    0    |    0    |    13   |
|          |       add_ln35_14_fu_607      |    0    |    0    |    13   |
|    add   |       add_ln35_15_fu_617      |    0    |    0    |    13   |
|          |       add_ln29_13_fu_641      |    0    |    0    |    10   |
|          |        tmp6_mid1_fu_652       |    0    |    0    |    15   |
|          |       add_ln35_16_fu_732      |    0    |    0    |    13   |
|          |       add_ln35_17_fu_741      |    0    |    0    |    13   |
|          |       add_ln35_18_fu_787      |    0    |    0    |    13   |
|          |       add_ln35_19_fu_796      |    0    |    0    |    13   |
|          |       add_ln35_20_fu_805      |    0    |    0    |    13   |
|          |       add_ln41_10_fu_849      |    0    |    0    |    16   |
|          |       add_ln41_11_fu_853      |    0    |    0    |    16   |
|          |       add_ln41_9_fu_884       |    0    |    0    |    23   |
|          |       add_ln41_13_fu_905      |    0    |    0    |    16   |
|          |       add_ln41_14_fu_909      |    0    |    0    |    16   |
|          |       add_ln41_15_fu_913      |    0    |    0    |    16   |
|          |       add_ln41_16_fu_918      |    0    |    0    |    16   |
|          |       add_ln41_12_fu_924      |    0    |    0    |    16   |
|          |       add_ln41_17_fu_928      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_9_fu_668         |    0    |    0    |    65   |
|    mux   |          tmp_s_fu_693         |    0    |    0    |    65   |
|          |          tmp_4_fu_714         |    0    |    0    |    65   |
|          |          tmp_5_fu_723         |    0    |    0    |    65   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln5_fu_353        |    0    |    0    |    13   |
|          |        mul_ln35_fu_377        |    0    |    0    |    26   |
|          |       mul_ln35_18_fu_420      |    0    |    0    |    26   |
|          |      tmp5_0_0_mid2_fu_500     |    0    |    0    |    33   |
|          |      tmp5_1_0_mid2_fu_514     |    0    |    0    |    33   |
|          |        mul_ln41_fu_553        |    0    |    0    |    17   |
|          |      tmp5_2_0_mid2_fu_593     |    0    |    0    |    33   |
|          |       mul_ln41_2_fu_626       |    0    |    0    |    17   |
|    mul   |       mul_ln35_9_fu_938       |    1    |    0    |    0    |
|          |       mul_ln35_10_fu_945      |    1    |    0    |    0    |
|          |       mul_ln35_11_fu_952      |    1    |    0    |    0    |
|          |       mul_ln35_12_fu_959      |    1    |    0    |    0    |
|          |       mul_ln35_13_fu_966      |    1    |    0    |    0    |
|          |       mul_ln35_14_fu_972      |    1    |    0    |    0    |
|          |       mul_ln35_15_fu_978      |    1    |    0    |    0    |
|          |       mul_ln35_16_fu_984      |    1    |    0    |    0    |
|          |       mul_ln35_17_fu_996      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln29_fu_408      |    0    |    0    |    4    |
|          |     select_ln29_20_fu_425     |    0    |    0    |    7    |
|          |     select_ln29_22_fu_433     |    0    |    0    |    7    |
|          |     select_ln29_24_fu_446     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_465      |    0    |    0    |    4    |
|  select  |    tmp5_0_0_mid2_v_v_fu_483   |    0    |    0    |    7    |
|          |     select_ln29_19_fu_568     |    0    |    0    |    4    |
|          |     select_ln29_21_fu_630     |    0    |    0    |    7    |
|          |     select_ln29_23_fu_646     |    0    |    0    |    7    |
|          |      tmp7_mid2_v_v_fu_657     |    0    |    0    |    7    |
|          |       select_ln23_fu_750      |    0    |    0    |    4    |
|          |      select_ln23_2_fu_809     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln24_fu_367       |    0    |    0    |    9    |
|   icmp   |        icmp_ln22_fu_392       |    0    |    0    |    13   |
|          |        icmp_ln23_fu_403       |    0    |    0    |    11   |
|          |       icmp_ln24_5_fu_441      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_52_fu_459        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln29_fu_636        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_990          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_84 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_90 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_96  |    0    |    0    |    0    |
|          | input_height_read_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln35_fu_321       |    0    |    0    |    0    |
|          |   zext_ln35_1_cast14_fu_325   |    0    |    0    |    0    |
|          |        zext_ln41_fu_329       |    0    |    0    |    0    |
|          |    zext_ln41_1_cast_fu_333    |    0    |    0    |    0    |
|          |        zext_ln5_fu_345        |    0    |    0    |    0    |
|          |       zext_ln5_2_fu_349       |    0    |    0    |    0    |
|          |       zext_ln41_2_fu_373      |    0    |    0    |    0    |
|          |    zext_ln35_3_cast_fu_382    |    0    |    0    |    0    |
|          |       zext_ln41_4_fu_416      |    0    |    0    |    0    |
|          |  zext_ln35_3_cast_mid_fu_473  |    0    |    0    |    0    |
|          |     tmp5_0_0_mid2_v_fu_497    |    0    |    0    |    0    |
|          |     tmp5_1_0_mid2_v_fu_510    |    0    |    0    |    0    |
|          |      zext_ln35_13_fu_519      |    0    |    0    |    0    |
|   zext   |      zext_ln35_14_fu_528      |    0    |    0    |    0    |
|          |      zext_ln35_15_fu_538      |    0    |    0    |    0    |
|          |      zext_ln35_16_fu_548      |    0    |    0    |    0    |
|          |     tmp5_2_0_mid2_v_fu_589    |    0    |    0    |    0    |
|          |      zext_ln35_17_fu_603      |    0    |    0    |    0    |
|          |      zext_ln35_18_fu_612      |    0    |    0    |    0    |
|          |      zext_ln35_19_fu_621      |    0    |    0    |    0    |
|          |      zext_ln35_20_fu_736      |    0    |    0    |    0    |
|          |      zext_ln35_21_fu_745      |    0    |    0    |    0    |
|          |      zext_ln35_22_fu_791      |    0    |    0    |    0    |
|          |      zext_ln35_23_fu_800      |    0    |    0    |    0    |
|          |        zext_ln29_fu_815       |    0    |    0    |    0    |
|          |      zext_ln35_24_fu_845      |    0    |    0    |    0    |
|          |       tmp7_mid2_v_fu_889      |    0    |    0    |    0    |
|          |       zext_ln41_3_fu_934      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_337         |    0    |    0    |    0    |
|   trunc  |        empty_50_fu_341        |    0    |    0    |    0    |
|          |       trunc_ln29_fu_574       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_6_fu_359         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln35_fu_664       |    0    |    0    |    0    |
|          |      sext_ln35_13_fu_676      |    0    |    0    |    0    |
|          |      sext_ln35_14_fu_689      |    0    |    0    |    0    |
|          |      sext_ln35_15_fu_701      |    0    |    0    |    0    |
|          |      sext_ln35_16_fu_755      |    0    |    0    |    0    |
|          |      sext_ln35_17_fu_759      |    0    |    0    |    0    |
|   sext   |      sext_ln35_18_fu_771      |    0    |    0    |    0    |
|          |      sext_ln35_19_fu_775      |    0    |    0    |    0    |
|          |      sext_ln35_20_fu_819      |    0    |    0    |    0    |
|          |      sext_ln35_21_fu_832      |    0    |    0    |    0    |
|          |      sext_ln35_22_fu_858      |    0    |    0    |    0    |
|          |      sext_ln35_23_fu_871      |    0    |    0    |    0    |
|          |      sext_ln35_24_fu_892      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_680        |    0    |    0    |    0    |
|          |      trunc_ln41_9_fu_705      |    0    |    0    |    0    |
|          |      trunc_ln41_s_fu_762      |    0    |    0    |    0    |
|          |      trunc_ln41_8_fu_778      |    0    |    0    |    0    |
|partselect|      trunc_ln41_1_fu_823      |    0    |    0    |    0    |
|          |      trunc_ln41_2_fu_836      |    0    |    0    |    0    |
|          |      trunc_ln41_3_fu_862      |    0    |    0    |    0    |
|          |      trunc_ln41_4_fu_875      |    0    |    0    |    0    |
|          |      trunc_ln41_5_fu_896      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   1030  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln22_reg_1207      |   11   |
|     add_ln23_6_reg_1128     |    8   |
|      add_ln29_reg_1225      |    2   |
|     add_ln35_20_reg_1334    |   11   |
|     add_ln41_11_reg_1364    |   16   |
|     add_ln41_16_reg_1394    |   16   |
|     add_ln41_9_reg_1379     |   16   |
|      add_ln41_reg_1389      |   11   |
|      bias_addr_reg_1344     |    3   |
|        empty_reg_1041       |    4   |
|      icmp_ln22_reg_1071     |    1   |
|      icmp_ln23_reg_1080     |    1   |
|      icmp_ln24_reg_1056     |    1   |
|   indvar_flatten39_reg_254  |   11   |
|    indvar_flatten_reg_278   |    8   |
|    input_addr_15_reg_1192   |   14   |
|    input_addr_16_reg_1243   |   14   |
|    input_addr_17_reg_1248   |   14   |
|    input_addr_18_reg_1289   |   14   |
|    input_addr_19_reg_1294   |   14   |
|    input_addr_20_reg_1324   |   14   |
|    input_addr_21_reg_1329   |   14   |
|    input_addr_22_reg_1359   |   14   |
|     input_addr_reg_1152     |   14   |
|    kernel1_addr_reg_1007    |    5   |
|    kernel1_load_reg_1165    |   16   |
|    kernel2_addr_reg_1012    |    5   |
|    kernel2_load_reg_1173    |   16   |
|     kernel_addr_reg_1002    |    5   |
|     kernel_load_reg_1157    |   16   |
|      mul_ln41_reg_1197      |    7   |
|       mul_ln5_reg_1046      |    8   |
|       out_d_0_reg_266       |    4   |
|        out_d_reg_1075       |    4   |
|       out_h_0_reg_289       |    4   |
|        out_h_reg_1104       |    4   |
|    out_w_0_mid2_reg_1109    |    4   |
|       out_w_0_reg_300       |    4   |
|        out_w_reg_1181       |    4   |
|           reg_311           |   16   |
|           reg_316           |   16   |
|    select_ln23_2_reg_1339   |    8   |
|     select_ln23_reg_1299    |    4   |
|   select_ln29_19_reg_1212   |    4   |
|   select_ln29_24_reg_1098   |    1   |
|     select_ln29_reg_1088    |    4   |
|    sext_ln35_13_reg_1258    |   30   |
|    sext_ln35_15_reg_1269    |   30   |
|    sext_ln35_17_reg_1304    |   30   |
|    sext_ln35_19_reg_1314    |   30   |
|    tmp5_0_0_mid2_reg_1133   |   11   |
|  tmp5_0_0_mid2_v_v_reg_1121 |    7   |
|    tmp5_1_0_mid2_reg_1138   |   11   |
|    tmp5_2_0_mid2_reg_1230   |   11   |
|        tmp6_reg_1202        |    7   |
|    tmp7_mid2_v_v_reg_1253   |    7   |
|        tmp_4_reg_1279       |   16   |
|        tmp_5_reg_1284       |   16   |
|        tmp_6_reg_1051       |   11   |
|     trunc_ln29_reg_1218     |    2   |
|    trunc_ln41_1_reg_1349    |   16   |
|    trunc_ln41_2_reg_1354    |   16   |
|    trunc_ln41_3_reg_1369    |   16   |
|    trunc_ln41_4_reg_1374    |   16   |
|    trunc_ln41_5_reg_1384    |   16   |
|    trunc_ln41_8_reg_1319    |   16   |
|    trunc_ln41_9_reg_1274    |   16   |
|    trunc_ln41_s_reg_1309    |   16   |
|      trunc_ln_reg_1264      |   16   |
|    zext_ln35_13_reg_1145    |   11   |
|    zext_ln35_15_reg_1186    |   11   |
|    zext_ln35_17_reg_1237    |   11   |
| zext_ln35_1_cast14_reg_1023 |   11   |
|zext_ln35_3_cast_mid_reg_1116|    7   |
|  zext_ln35_3_cast_reg_1066  |    7   |
|      zext_ln35_reg_1017     |    7   |
|  zext_ln41_1_cast_reg_1036  |   11   |
|     zext_ln41_2_reg_1061    |    7   |
|     zext_ln41_4_reg_1093    |    7   |
|      zext_ln41_reg_1030     |    7   |
+-----------------------------+--------+
|            Total            |   865  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_154    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_154    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_227    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten39_reg_254 |  p0  |   2  |  11  |   22   ||    9    |
|      out_d_0_reg_266     |  p0  |   2  |   4  |    8   ||    9    |
|          reg_311         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_316         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_990        |  p1  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   254  || 14.6662 ||   142   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |  1030  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   142  |
|  Register |    -   |    -   |   865  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   14   |   865  |  1172  |
+-----------+--------+--------+--------+--------+
