[shaun@sgd-dalcoi7-22 dlm]$ ./mill-0.10.4 dlm.runMain hwsys.dlm.SysCoyote1T2N1C8PGen
[31/42] dlm.compile 
Compiling compiler interface...
[info] compiling 43 Scala sources to /home/shaun/Documents/dlm/out/dlm/compile.dest/classes ...
[info] done compiling
[42/42] dlm.runMain 
[Runtime] SpinalHDL v1.7.3    git head : aeaeece704fe43c766e0d36a93f2ecbb8a9f2003
[Runtime] JVM max memory : 7045.5MiB
[Runtime] Current date : 2024.05.24 16:12:34
[Progress] at 0.000 : Elaborate components
[Progress] at 1.160 : Checks and transforms
[Progress] at 2.227 : Generate Verilog
[Warning] toplevel/txnEng/nodeFlow/txnAgent_1/nBeatQ/ram : Mem[8*3 bits].readAsync can only be write first into Verilog
[Warning] 825 signals were pruned. You can call printPruned on the backend report to get more informations.
[Done] at 2.852
[shaun@sgd-dalcoi7-22 dlm]$ ./mill-0.10.4 dlm.runMain hwsys.dlm.test.WrapNodeNetSim
[42/42] dlm.runMain 
[Runtime] SpinalHDL v1.7.3    git head : aeaeece704fe43c766e0d36a93f2ecbb8a9f2003
[Runtime] JVM max memory : 7045.5MiB
[Runtime] Current date : 2024.05.24 16:12:49
[Progress] at 0.000 : Elaborate components
[Progress] at 1.165 : Checks and transforms
[Progress] at 2.814 : Generate Verilog
[Warning] toplevel/n_0/nodeFlow/txnAgent_2/nBeatQ/ram : Mem[8*3 bits].readAsync can only be write first into Verilog
[Warning] toplevel/n_1/nodeFlow/txnAgent_2/nBeatQ/ram : Mem[8*3 bits].readAsync can only be write first into Verilog
[Warning] 1616 signals were pruned. You can call printPruned on the backend report to get more informations.
[Done] at 3.571
[Progress] Simulation workspace in /home/shaun/Documents/dlm/./simWorkspace/TwoNodeNetTop
[Progress] Verilator compilation started
[Progress] Verilator compilation done in 29977.724 ms
[Progress] Start TwoNodeNetTop wrapnodesim simulation with seed 99
Adding page 0 at 0x0
Adding page 0 at 0x0
Adding page 1 at 0x100000
Adding page 2 at 0x200000
Adding page 3 at 0x300000
Adding page 0 at 0x0
Adding page 1 at 0x100000
Adding page 2 at 0x200000
Adding page 3 at 0x300000
Adding page 0 at 0x0
Adding page 0 at 0x0
Adding page 1 at 0x100000
Adding page 2 at 0x200000
Adding page 3 at 0x300000
Adding page 0 at 0x0
Adding page 1 at 0x100000
Adding page 2 at 0x200000
Adding page 3 at 0x300000
Handling AXI4 Master read cmds...
Handling AXI4 Master read resp...
Handling AXI4 Master write cmds...
Handling AXI4 Master write...
Handling AXI4 Master read cmds...
Handling AXI4 Master read resp...
Handling AXI4 Master write cmds...
Handling AXI4 Master write...
Handling AXI4 Master read cmds...
Handling AXI4 Master read resp...
Handling AXI4 Master write cmds...
Handling AXI4 Master write...
Handling AXI4 Master read cmds...
Handling AXI4 Master read resp...
Handling AXI4 Master write cmds...
Handling AXI4 Master write...
Handling AXI4 Master read cmds...
Handling AXI4 Master read resp...
Handling AXI4 Master write cmds...
Handling AXI4 Master write...
Handling AXI4 Master read cmds...
Handling AXI4 Master read resp...
Handling AXI4 Master write cmds...
Handling AXI4 Master write...
Node[0]  io_0_node_cntTxnLd_0 = 128
Node[0]  io_0_node_cntTxnCmt_0 = 128
Node[0]  io_0_node_cntTxnAbt_0 = 0
Node[0]  io_0_node_cntClk_0 = 113727
Node[1]  io_1_node_cntTxnLd_0 = 128
Node[1]  io_1_node_cntTxnCmt_0 = 128
Node[1]  io_1_node_cntTxnAbt_0 = 0
Node[1]  io_1_node_cntClk_0 = 115808
[Done] Simulation done in 81995.586 ms

