library ieee;
use ieee.std_logic_1164.all;
entity Registre is
	generic(N: integer:=8);
	port(
			d: in std_logic_vector(N-1 downto 0);
			reset, clk : in std_logic;
			enable : in std_logic :='1';
			s : out std_logic_vector(N-1 downto 0)
	);
end Registre;
architecture arch of Registre is
	component Bascule is
		port(
			clk: in std_logic;
			enable: in std_logic;
			reset: in std_logic;
			preset: in std_logic;
			d: in std_logic;
			q: out std_logic
		);
	end component;
begin 
	GEN : for I in 0 to N-1 generate
      U: Bascule port map(clk,enable,reset,'0',d(I),s(I));
	end generate GEN;
  
end arch;