===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 88.0016 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.4223 (  5.4%)    5.4223 (  6.2%)  FIR Parser
   74.8818 ( 74.9%)   66.5308 ( 75.6%)  'firrtl.circuit' Pipeline
    2.0764 (  2.1%)    2.0764 (  2.4%)    InferWidths
   53.3104 ( 53.3%)   53.3104 ( 60.6%)    LowerFIRRTLTypes
   15.4927 ( 15.5%)    8.1494 (  9.3%)    'firrtl.module' Pipeline
    3.2245 (  3.2%)    1.6699 (  1.9%)      ExpandWhens
    4.8140 (  4.8%)    2.5406 (  2.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    7.4541 (  7.5%)    3.9389 (  4.5%)      SimpleCanonicalizer
    1.2619 (  1.3%)    1.2619 (  1.4%)    IMConstProp
    0.4566 (  0.5%)    0.4566 (  0.5%)    BlackBoxReader
    0.4742 (  0.5%)    0.2725 (  0.3%)    'firrtl.module' Pipeline
    0.4741 (  0.5%)    0.2725 (  0.3%)      CheckWidths
    2.7046 (  2.7%)    2.7046 (  3.1%)  LowerFIRRTLToHW
    1.8110 (  1.8%)    1.8110 (  2.1%)  HWMemSimImpl
    5.4464 (  5.4%)    2.7681 (  3.1%)  'hw.module' Pipeline
    1.5780 (  1.6%)    0.8358 (  0.9%)    HWCleanup
    1.9362 (  1.9%)    1.0203 (  1.2%)    CSE
    0.0054 (  0.0%)    0.0028 (  0.0%)      (A) DominanceInfo
    1.8933 (  1.9%)    0.9859 (  1.1%)    SimpleCanonicalizer
    1.7854 (  1.8%)    1.7854 (  2.0%)  HWLegalizeNames
    1.5715 (  1.6%)    0.8358 (  0.9%)  'hw.module' Pipeline
    1.5517 (  1.6%)    0.8262 (  0.9%)    PrettifyVerilog
    2.5483 (  2.5%)    2.5483 (  2.9%)  Output
    0.0044 (  0.0%)    0.0044 (  0.0%)  Rest
   99.9565 (100.0%)   88.0016 (100.0%)  Total

{
  totalTime: 88.042,
  maxMemory: 5539545088
}
