{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542022440343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542022440344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 11:34:00 2018 " "Processing started: Mon Nov 12 11:34:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542022440344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542022440344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processorDebug -c processorDebug " "Command: quartus_sta processorDebug -c processorDebug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542022440344 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542022440377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542022440532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542022440532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022440571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022440571 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542022440920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processorDebug.sdc " "Synopsys Design Constraints File file not found: 'processorDebug.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542022440994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022440995 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542022441014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " "create_clock -period 1.000 -name clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542022441014 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542022441014 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~3\|combout " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~1\|datac " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~1\|combout " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~2\|dataa " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~2\|combout " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~3\|datac " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~3\|datad " "Node \"inst23\|inst1\|inst\|inst\|inst\|inst1\|inst2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441019 ""}  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf" { { 24 624 688 72 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1542022441019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst2\|inst\|inst1\|inst2~3\|combout " "Node \"inst26\|inst4\|inst2\|inst\|inst1\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst2\|inst\|inst1\|inst2~1\|datac " "Node \"inst26\|inst4\|inst2\|inst\|inst1\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst2\|inst\|inst1\|inst2~1\|combout " "Node \"inst26\|inst4\|inst2\|inst\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst2\|inst\|inst1\|inst2~3\|dataa " "Node \"inst26\|inst4\|inst2\|inst\|inst1\|inst2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""}  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf" { { 24 624 688 72 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1542022441020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst1\|inst\|inst1\|inst2~4\|combout " "Node \"inst26\|inst4\|inst1\|inst\|inst1\|inst2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst1\|inst\|inst1\|inst2~1\|datad " "Node \"inst26\|inst4\|inst1\|inst\|inst1\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst1\|inst\|inst1\|inst2~1\|combout " "Node \"inst26\|inst4\|inst1\|inst\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst1\|inst\|inst1\|inst2~4\|datab " "Node \"inst26\|inst4\|inst1\|inst\|inst1\|inst2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""}  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf" { { 24 624 688 72 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1542022441020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst1\|inst\|inst1\|inst2~9\|combout " "Node \"inst26\|inst3\|inst1\|inst\|inst1\|inst2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst1\|inst\|inst1\|inst2~3\|dataa " "Node \"inst26\|inst3\|inst1\|inst\|inst1\|inst2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst1\|inst\|inst1\|inst2~3\|combout " "Node \"inst26\|inst3\|inst1\|inst\|inst1\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst1\|inst\|inst1\|inst2~9\|datab " "Node \"inst26\|inst3\|inst1\|inst\|inst1\|inst2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""}  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf" { { 24 624 688 72 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1542022441020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst3\|inst\|inst1\|inst2~4\|combout " "Node \"inst26\|inst4\|inst3\|inst\|inst1\|inst2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst3\|inst\|inst1\|inst2~3\|datac " "Node \"inst26\|inst4\|inst3\|inst\|inst1\|inst2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst3\|inst\|inst1\|inst2~3\|combout " "Node \"inst26\|inst4\|inst3\|inst\|inst1\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst4\|inst3\|inst\|inst1\|inst2~4\|dataa " "Node \"inst26\|inst4\|inst3\|inst\|inst1\|inst2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""}  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf" { { 24 624 688 72 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1542022441020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst\|inst\|inst1\|inst2~3\|combout " "Node \"inst26\|inst3\|inst\|inst\|inst1\|inst2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst\|inst\|inst1\|inst2~1\|datac " "Node \"inst26\|inst3\|inst\|inst\|inst1\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst\|inst\|inst1\|inst2~1\|combout " "Node \"inst26\|inst3\|inst\|inst\|inst1\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""} { "Warning" "WSTA_SCC_NODE" "inst26\|inst3\|inst\|inst\|inst1\|inst2~3\|datab " "Node \"inst26\|inst3\|inst\|inst\|inst1\|inst2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542022441020 ""}  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf" { { 24 624 688 72 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1542022441020 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542022441034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542022441034 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542022441036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542022441044 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1542022441098 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542022441125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.523 " "Worst-case setup slack is -23.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.523          -32151.125 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "  -23.523          -32151.125 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.511            -142.948 Clk  " "   -5.511            -142.948 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022441126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.643 " "Worst-case hold slack is 0.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 Clk  " "    0.643               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "    1.205               0.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022441151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542022441151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542022441152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 Clk  " "   -3.000             -39.478 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -3142.720 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "   -1.403           -3142.720 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022441154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022441154 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542022441184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542022441215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542022443210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542022443403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542022443482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.650 " "Worst-case setup slack is -21.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.650          -29335.141 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "  -21.650          -29335.141 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.840            -125.541 Clk  " "   -4.840            -125.541 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022443483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.595 " "Worst-case hold slack is 0.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 Clk  " "    0.595               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "    1.109               0.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022443515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542022443516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542022443516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 Clk  " "   -3.000             -39.478 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -3142.720 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "   -1.403           -3142.720 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022443518 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542022443551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542022443772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542022443803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.321 " "Worst-case setup slack is -9.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.321          -13593.021 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "   -9.321          -13593.021 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318             -60.190 Clk  " "   -2.318             -60.190 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022443803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 Clk  " "    0.248               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "    0.507               0.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022443835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542022443835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542022443836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.897 Clk  " "   -3.000             -29.897 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2240.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\]  " "   -1.000           -2240.000 clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|counter_reg_bit\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542022443838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542022443838 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542022444661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542022444662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542022444705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 11:34:04 2018 " "Processing ended: Mon Nov 12 11:34:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542022444705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542022444705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542022444705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542022444705 ""}
