Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Feb  8 13:22:39 2019
| Host         : W0D819A1BC194A5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopComponent_control_sets_placed.rpt
| Design       : TopComponent
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |             105 |           41 |
| No           | Yes                   | No                     |              60 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+---------------------------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+---------------------------------------------+------------------+----------------+
|  compClock2Hz/sigDataScroll_reg   |               | compResetDebouncer/reset                    |                1 |              1 |
|  compClock250Hz/sigCounter_reg[0] |               | compResetDebouncer/reset                    |                1 |              3 |
|  inClock_IBUF_BUFG                |               |                                             |                4 |              4 |
|  compClockManager/inst/out100mhz  |               |                                             |                2 |              5 |
|  compOnOff/CLK                    |               | compResetDebouncer/reset                    |               10 |             28 |
|  inClock_IBUF_BUFG                |               | compResetDebouncer/p_0_in                   |               13 |             30 |
|  inClock_IBUF_BUFG                |               | compOnOffDebouncer/highCount[29]_i_1__0_n_0 |               17 |             30 |
|  compClockManager/inst/out100mhz  |               | compResetDebouncer/reset                    |               29 |             73 |
+-----------------------------------+---------------+---------------------------------------------+------------------+----------------+


