
PR1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  0800458c  0800458c  0001458c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080045ec  080045ec  000145ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080045f4  080045f4  000145f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080045f8  080045f8  000145f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  080045fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          00000198  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000020c  2000020c  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001af39  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003288  00000000  00000000  0003afdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b08  00000000  00000000  0003e268  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000f18  00000000  00000000  0003ed70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000731b  00000000  00000000  0003fc88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000454a  00000000  00000000  00046fa3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004b4ed  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002534  00000000  00000000  0004b56c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    00008c9d  00000000  00000000  0004daa0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004574 	.word	0x08004574

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004574 	.word	0x08004574

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2iz>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d215      	bcs.n	8000a3a <__aeabi_d2iz+0x36>
 8000a0e:	d511      	bpl.n	8000a34 <__aeabi_d2iz+0x30>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d912      	bls.n	8000a40 <__aeabi_d2iz+0x3c>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	bf18      	it	ne
 8000a30:	4240      	negne	r0, r0
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d105      	bne.n	8000a4c <__aeabi_d2iz+0x48>
 8000a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	bf08      	it	eq
 8000a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b97a 	b.w	8000d60 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	468c      	mov	ip, r1
 8000a8a:	460d      	mov	r5, r1
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	9e08      	ldr	r6, [sp, #32]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d151      	bne.n	8000b38 <__udivmoddi4+0xb4>
 8000a94:	428a      	cmp	r2, r1
 8000a96:	4617      	mov	r7, r2
 8000a98:	d96d      	bls.n	8000b76 <__udivmoddi4+0xf2>
 8000a9a:	fab2 fe82 	clz	lr, r2
 8000a9e:	f1be 0f00 	cmp.w	lr, #0
 8000aa2:	d00b      	beq.n	8000abc <__udivmoddi4+0x38>
 8000aa4:	f1ce 0c20 	rsb	ip, lr, #32
 8000aa8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000aac:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ab0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ab4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ab8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000abc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ac0:	0c25      	lsrs	r5, r4, #16
 8000ac2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ac6:	fa1f f987 	uxth.w	r9, r7
 8000aca:	fb0a cc18 	mls	ip, sl, r8, ip
 8000ace:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ad2:	fb08 f309 	mul.w	r3, r8, r9
 8000ad6:	42ab      	cmp	r3, r5
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x6c>
 8000ada:	19ed      	adds	r5, r5, r7
 8000adc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ae0:	f080 8123 	bcs.w	8000d2a <__udivmoddi4+0x2a6>
 8000ae4:	42ab      	cmp	r3, r5
 8000ae6:	f240 8120 	bls.w	8000d2a <__udivmoddi4+0x2a6>
 8000aea:	f1a8 0802 	sub.w	r8, r8, #2
 8000aee:	443d      	add	r5, r7
 8000af0:	1aed      	subs	r5, r5, r3
 8000af2:	b2a4      	uxth	r4, r4
 8000af4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000af8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000afc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b00:	fb00 f909 	mul.w	r9, r0, r9
 8000b04:	45a1      	cmp	r9, r4
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x98>
 8000b08:	19e4      	adds	r4, r4, r7
 8000b0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0e:	f080 810a 	bcs.w	8000d26 <__udivmoddi4+0x2a2>
 8000b12:	45a1      	cmp	r9, r4
 8000b14:	f240 8107 	bls.w	8000d26 <__udivmoddi4+0x2a2>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 0409 	sub.w	r4, r4, r9
 8000b20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b24:	2100      	movs	r1, #0
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d061      	beq.n	8000bee <__udivmoddi4+0x16a>
 8000b2a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b2e:	2300      	movs	r3, #0
 8000b30:	6034      	str	r4, [r6, #0]
 8000b32:	6073      	str	r3, [r6, #4]
 8000b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b38:	428b      	cmp	r3, r1
 8000b3a:	d907      	bls.n	8000b4c <__udivmoddi4+0xc8>
 8000b3c:	2e00      	cmp	r6, #0
 8000b3e:	d054      	beq.n	8000bea <__udivmoddi4+0x166>
 8000b40:	2100      	movs	r1, #0
 8000b42:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b46:	4608      	mov	r0, r1
 8000b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4c:	fab3 f183 	clz	r1, r3
 8000b50:	2900      	cmp	r1, #0
 8000b52:	f040 808e 	bne.w	8000c72 <__udivmoddi4+0x1ee>
 8000b56:	42ab      	cmp	r3, r5
 8000b58:	d302      	bcc.n	8000b60 <__udivmoddi4+0xdc>
 8000b5a:	4282      	cmp	r2, r0
 8000b5c:	f200 80fa 	bhi.w	8000d54 <__udivmoddi4+0x2d0>
 8000b60:	1a84      	subs	r4, r0, r2
 8000b62:	eb65 0503 	sbc.w	r5, r5, r3
 8000b66:	2001      	movs	r0, #1
 8000b68:	46ac      	mov	ip, r5
 8000b6a:	2e00      	cmp	r6, #0
 8000b6c:	d03f      	beq.n	8000bee <__udivmoddi4+0x16a>
 8000b6e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	b912      	cbnz	r2, 8000b7e <__udivmoddi4+0xfa>
 8000b78:	2701      	movs	r7, #1
 8000b7a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b7e:	fab7 fe87 	clz	lr, r7
 8000b82:	f1be 0f00 	cmp.w	lr, #0
 8000b86:	d134      	bne.n	8000bf2 <__udivmoddi4+0x16e>
 8000b88:	1beb      	subs	r3, r5, r7
 8000b8a:	0c3a      	lsrs	r2, r7, #16
 8000b8c:	fa1f fc87 	uxth.w	ip, r7
 8000b90:	2101      	movs	r1, #1
 8000b92:	fbb3 f8f2 	udiv	r8, r3, r2
 8000b96:	0c25      	lsrs	r5, r4, #16
 8000b98:	fb02 3318 	mls	r3, r2, r8, r3
 8000b9c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ba0:	fb0c f308 	mul.w	r3, ip, r8
 8000ba4:	42ab      	cmp	r3, r5
 8000ba6:	d907      	bls.n	8000bb8 <__udivmoddi4+0x134>
 8000ba8:	19ed      	adds	r5, r5, r7
 8000baa:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x132>
 8000bb0:	42ab      	cmp	r3, r5
 8000bb2:	f200 80d1 	bhi.w	8000d58 <__udivmoddi4+0x2d4>
 8000bb6:	4680      	mov	r8, r0
 8000bb8:	1aed      	subs	r5, r5, r3
 8000bba:	b2a3      	uxth	r3, r4
 8000bbc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bc0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bc4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bc8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bcc:	45a4      	cmp	ip, r4
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x15c>
 8000bd0:	19e4      	adds	r4, r4, r7
 8000bd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x15a>
 8000bd8:	45a4      	cmp	ip, r4
 8000bda:	f200 80b8 	bhi.w	8000d4e <__udivmoddi4+0x2ca>
 8000bde:	4618      	mov	r0, r3
 8000be0:	eba4 040c 	sub.w	r4, r4, ip
 8000be4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000be8:	e79d      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000bea:	4631      	mov	r1, r6
 8000bec:	4630      	mov	r0, r6
 8000bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf2:	f1ce 0420 	rsb	r4, lr, #32
 8000bf6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000bfa:	fa07 f70e 	lsl.w	r7, r7, lr
 8000bfe:	fa20 f804 	lsr.w	r8, r0, r4
 8000c02:	0c3a      	lsrs	r2, r7, #16
 8000c04:	fa25 f404 	lsr.w	r4, r5, r4
 8000c08:	ea48 0803 	orr.w	r8, r8, r3
 8000c0c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c10:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c14:	fb02 4411 	mls	r4, r2, r1, r4
 8000c18:	fa1f fc87 	uxth.w	ip, r7
 8000c1c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c20:	fb01 f30c 	mul.w	r3, r1, ip
 8000c24:	42ab      	cmp	r3, r5
 8000c26:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c2a:	d909      	bls.n	8000c40 <__udivmoddi4+0x1bc>
 8000c2c:	19ed      	adds	r5, r5, r7
 8000c2e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c32:	f080 808a 	bcs.w	8000d4a <__udivmoddi4+0x2c6>
 8000c36:	42ab      	cmp	r3, r5
 8000c38:	f240 8087 	bls.w	8000d4a <__udivmoddi4+0x2c6>
 8000c3c:	3902      	subs	r1, #2
 8000c3e:	443d      	add	r5, r7
 8000c40:	1aeb      	subs	r3, r5, r3
 8000c42:	fa1f f588 	uxth.w	r5, r8
 8000c46:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c4a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c4e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c52:	fb00 f30c 	mul.w	r3, r0, ip
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0x1e6>
 8000c5a:	19ed      	adds	r5, r5, r7
 8000c5c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c60:	d26f      	bcs.n	8000d42 <__udivmoddi4+0x2be>
 8000c62:	42ab      	cmp	r3, r5
 8000c64:	d96d      	bls.n	8000d42 <__udivmoddi4+0x2be>
 8000c66:	3802      	subs	r0, #2
 8000c68:	443d      	add	r5, r7
 8000c6a:	1aeb      	subs	r3, r5, r3
 8000c6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c70:	e78f      	b.n	8000b92 <__udivmoddi4+0x10e>
 8000c72:	f1c1 0720 	rsb	r7, r1, #32
 8000c76:	fa22 f807 	lsr.w	r8, r2, r7
 8000c7a:	408b      	lsls	r3, r1
 8000c7c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c80:	ea48 0303 	orr.w	r3, r8, r3
 8000c84:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c88:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000c92:	fbb5 f9fc 	udiv	r9, r5, ip
 8000c96:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000c9a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000c9e:	fa1f f883 	uxth.w	r8, r3
 8000ca2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ca6:	fb09 f408 	mul.w	r4, r9, r8
 8000caa:	42ac      	cmp	r4, r5
 8000cac:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x244>
 8000cb6:	18ed      	adds	r5, r5, r3
 8000cb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cbc:	d243      	bcs.n	8000d46 <__udivmoddi4+0x2c2>
 8000cbe:	42ac      	cmp	r4, r5
 8000cc0:	d941      	bls.n	8000d46 <__udivmoddi4+0x2c2>
 8000cc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cc6:	441d      	add	r5, r3
 8000cc8:	1b2d      	subs	r5, r5, r4
 8000cca:	fa1f fe8e 	uxth.w	lr, lr
 8000cce:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cd2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cd6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cda:	fb00 f808 	mul.w	r8, r0, r8
 8000cde:	45a0      	cmp	r8, r4
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x26e>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ce8:	d229      	bcs.n	8000d3e <__udivmoddi4+0x2ba>
 8000cea:	45a0      	cmp	r8, r4
 8000cec:	d927      	bls.n	8000d3e <__udivmoddi4+0x2ba>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	441c      	add	r4, r3
 8000cf2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cf6:	eba4 0408 	sub.w	r4, r4, r8
 8000cfa:	fba0 8902 	umull	r8, r9, r0, r2
 8000cfe:	454c      	cmp	r4, r9
 8000d00:	46c6      	mov	lr, r8
 8000d02:	464d      	mov	r5, r9
 8000d04:	d315      	bcc.n	8000d32 <__udivmoddi4+0x2ae>
 8000d06:	d012      	beq.n	8000d2e <__udivmoddi4+0x2aa>
 8000d08:	b156      	cbz	r6, 8000d20 <__udivmoddi4+0x29c>
 8000d0a:	ebba 030e 	subs.w	r3, sl, lr
 8000d0e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d12:	fa04 f707 	lsl.w	r7, r4, r7
 8000d16:	40cb      	lsrs	r3, r1
 8000d18:	431f      	orrs	r7, r3
 8000d1a:	40cc      	lsrs	r4, r1
 8000d1c:	6037      	str	r7, [r6, #0]
 8000d1e:	6074      	str	r4, [r6, #4]
 8000d20:	2100      	movs	r1, #0
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	4618      	mov	r0, r3
 8000d28:	e6f8      	b.n	8000b1c <__udivmoddi4+0x98>
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	e6e0      	b.n	8000af0 <__udivmoddi4+0x6c>
 8000d2e:	45c2      	cmp	sl, r8
 8000d30:	d2ea      	bcs.n	8000d08 <__udivmoddi4+0x284>
 8000d32:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d36:	eb69 0503 	sbc.w	r5, r9, r3
 8000d3a:	3801      	subs	r0, #1
 8000d3c:	e7e4      	b.n	8000d08 <__udivmoddi4+0x284>
 8000d3e:	4628      	mov	r0, r5
 8000d40:	e7d7      	b.n	8000cf2 <__udivmoddi4+0x26e>
 8000d42:	4640      	mov	r0, r8
 8000d44:	e791      	b.n	8000c6a <__udivmoddi4+0x1e6>
 8000d46:	4681      	mov	r9, r0
 8000d48:	e7be      	b.n	8000cc8 <__udivmoddi4+0x244>
 8000d4a:	4601      	mov	r1, r0
 8000d4c:	e778      	b.n	8000c40 <__udivmoddi4+0x1bc>
 8000d4e:	3802      	subs	r0, #2
 8000d50:	443c      	add	r4, r7
 8000d52:	e745      	b.n	8000be0 <__udivmoddi4+0x15c>
 8000d54:	4608      	mov	r0, r1
 8000d56:	e708      	b.n	8000b6a <__udivmoddi4+0xe6>
 8000d58:	f1a8 0802 	sub.w	r8, r8, #2
 8000d5c:	443d      	add	r5, r7
 8000d5e:	e72b      	b.n	8000bb8 <__udivmoddi4+0x134>

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <ReadDS>:
	uint8_t DataTime[] = {0x00, 0x40, 0x13, 0x28};
	HAL_I2C_Master_Transmit(&hi2c1, adress, &DataTime, 4, 100);
}

void ReadDS(void)
{
 8000d64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Master_Receive(&hi2c1, adress, &dataReceive, 3, 100);
 8000d66:	4b0e      	ldr	r3, [pc, #56]	; (8000da0 <ReadDS+0x3c>)
 8000d68:	4c0e      	ldr	r4, [pc, #56]	; (8000da4 <ReadDS+0x40>)
 8000d6a:	7819      	ldrb	r1, [r3, #0]
 8000d6c:	480e      	ldr	r0, [pc, #56]	; (8000da8 <ReadDS+0x44>)
 8000d6e:	2364      	movs	r3, #100	; 0x64
 8000d70:	9300      	str	r3, [sp, #0]
 8000d72:	4622      	mov	r2, r4
 8000d74:	2303      	movs	r3, #3
 8000d76:	f001 fa9f 	bl	80022b8 <HAL_I2C_Master_Receive>
	sec = (uint8_t)(dataReceive >> 16);
 8000d7a:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <ReadDS+0x48>)
 8000d7c:	8862      	ldrh	r2, [r4, #2]
 8000d7e:	701a      	strb	r2, [r3, #0]
	char str[3];
	sprintf(str,"%03d", sec);
 8000d80:	490b      	ldr	r1, [pc, #44]	; (8000db0 <ReadDS+0x4c>)
 8000d82:	b2d2      	uxtb	r2, r2
 8000d84:	a803      	add	r0, sp, #12
 8000d86:	f002 ffc9 	bl	8003d1c <siprintf>


	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000d8a:	2180      	movs	r1, #128	; 0x80
 8000d8c:	207e      	movs	r0, #126	; 0x7e
 8000d8e:	f000 f8cd 	bl	8000f2c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, str); // значение в попугаях
 8000d92:	a903      	add	r1, sp, #12
 8000d94:	207e      	movs	r0, #126	; 0x7e
 8000d96:	f000 f8e2 	bl	8000f5e <LCD_SendString>
}
 8000d9a:	b004      	add	sp, #16
 8000d9c:	bd10      	pop	{r4, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000000 	.word	0x20000000
 8000da4:	200000a0 	.word	0x200000a0
 8000da8:	200000ac 	.word	0x200000ac
 8000dac:	200000a6 	.word	0x200000a6
 8000db0:	0800458c 	.word	0x0800458c

08000db4 <PWM_BasicGeneration>:

uint8_t count = 0;

void PWM_BasicGeneration(void)
{
	switch(count)
 8000db4:	4b16      	ldr	r3, [pc, #88]	; (8000e10 <PWM_BasicGeneration+0x5c>)
 8000db6:	781a      	ldrb	r2, [r3, #0]
 8000db8:	2a05      	cmp	r2, #5
 8000dba:	d80a      	bhi.n	8000dd2 <PWM_BasicGeneration+0x1e>
 8000dbc:	e8df f002 	tbb	[pc, r2]
 8000dc0:	16100a03 	.word	0x16100a03
 8000dc4:	211b      	.short	0x211b
	{
		case 0:
				TIM1 -> CCR1 = 64000;
 8000dc6:	4a13      	ldr	r2, [pc, #76]	; (8000e14 <PWM_BasicGeneration+0x60>)
 8000dc8:	f44f 417a 	mov.w	r1, #64000	; 0xfa00
 8000dcc:	6351      	str	r1, [r2, #52]	; 0x34
				count++;
 8000dce:	2201      	movs	r2, #1
				TIM1 -> CCR1 = 16000;
				count++;
				break;
		case 5:
				TIM1 -> CCR1 = 32000;
				count = 0;
 8000dd0:	701a      	strb	r2, [r3, #0]
 8000dd2:	4770      	bx	lr
				TIM1 -> CCR1 = 32000;
 8000dd4:	4a0f      	ldr	r2, [pc, #60]	; (8000e14 <PWM_BasicGeneration+0x60>)
 8000dd6:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 8000dda:	6351      	str	r1, [r2, #52]	; 0x34
				count++;
 8000ddc:	2202      	movs	r2, #2
 8000dde:	e7f7      	b.n	8000dd0 <PWM_BasicGeneration+0x1c>
				TIM1 -> CCR1 = 16000;
 8000de0:	4a0c      	ldr	r2, [pc, #48]	; (8000e14 <PWM_BasicGeneration+0x60>)
 8000de2:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8000de6:	6351      	str	r1, [r2, #52]	; 0x34
				count++;
 8000de8:	2203      	movs	r2, #3
 8000dea:	e7f1      	b.n	8000dd0 <PWM_BasicGeneration+0x1c>
				TIM1 -> CCR1 = 0;
 8000dec:	4a09      	ldr	r2, [pc, #36]	; (8000e14 <PWM_BasicGeneration+0x60>)
 8000dee:	2100      	movs	r1, #0
 8000df0:	6351      	str	r1, [r2, #52]	; 0x34
				count++;
 8000df2:	2204      	movs	r2, #4
 8000df4:	e7ec      	b.n	8000dd0 <PWM_BasicGeneration+0x1c>
				TIM1 -> CCR1 = 16000;
 8000df6:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <PWM_BasicGeneration+0x60>)
 8000df8:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8000dfc:	6351      	str	r1, [r2, #52]	; 0x34
				count++;
 8000dfe:	2205      	movs	r2, #5
 8000e00:	e7e6      	b.n	8000dd0 <PWM_BasicGeneration+0x1c>
				TIM1 -> CCR1 = 32000;
 8000e02:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <PWM_BasicGeneration+0x60>)
 8000e04:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 8000e08:	6351      	str	r1, [r2, #52]	; 0x34
				count = 0;
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	e7e0      	b.n	8000dd0 <PWM_BasicGeneration+0x1c>
 8000e0e:	bf00      	nop
 8000e10:	20000090 	.word	0x20000090
 8000e14:	40010000 	.word	0x40010000

08000e18 <Adc1Conv>:


uint16_t a;

uint16_t Adc1Conv(void)
{
 8000e18:	b538      	push	{r3, r4, r5, lr}
	HAL_ADC_Start(&hadc1);
 8000e1a:	4c09      	ldr	r4, [pc, #36]	; (8000e40 <Adc1Conv+0x28>)
	HAL_ADC_PollForConversion(&hadc1, 100);
	a = HAL_ADC_GetValue(&hadc1);
 8000e1c:	4d09      	ldr	r5, [pc, #36]	; (8000e44 <Adc1Conv+0x2c>)
	HAL_ADC_Start(&hadc1);
 8000e1e:	4620      	mov	r0, r4
 8000e20:	f000 fc94 	bl	800174c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8000e24:	2164      	movs	r1, #100	; 0x64
 8000e26:	4620      	mov	r0, r4
 8000e28:	f000 fd0e 	bl	8001848 <HAL_ADC_PollForConversion>
	a = HAL_ADC_GetValue(&hadc1);
 8000e2c:	4620      	mov	r0, r4
 8000e2e:	f000 fd5b 	bl	80018e8 <HAL_ADC_GetValue>
 8000e32:	8028      	strh	r0, [r5, #0]
	HAL_ADC_Stop(&hadc1);
 8000e34:	4620      	mov	r0, r4
 8000e36:	f000 fce9 	bl	800180c <HAL_ADC_Stop>
	return a;
}
 8000e3a:	8828      	ldrh	r0, [r5, #0]
 8000e3c:	bd38      	pop	{r3, r4, r5, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000100 	.word	0x20000100
 8000e44:	200000a8 	.word	0x200000a8

08000e48 <Adc1LCD>:

void Adc1LCD(void)
{
 8000e48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char str[7];
	char str2[7];
	int Adc1Value;

	Adc1Value = Adc1Conv();
 8000e4a:	f7ff ffe5 	bl	8000e18 <Adc1Conv>
	int b = (int)Adc1Value * 0.72;
	sprintf(str,"%04d", a);
 8000e4e:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <Adc1LCD+0x60>)
 8000e50:	4916      	ldr	r1, [pc, #88]	; (8000eac <Adc1LCD+0x64>)
 8000e52:	881a      	ldrh	r2, [r3, #0]
	Adc1Value = Adc1Conv();
 8000e54:	4604      	mov	r4, r0
	sprintf(str,"%04d", a);
 8000e56:	4668      	mov	r0, sp
 8000e58:	f002 ff60 	bl	8003d1c <siprintf>
	int b = (int)Adc1Value * 0.72;
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff fb59 	bl	8000514 <__aeabi_i2d>
 8000e62:	a30f      	add	r3, pc, #60	; (adr r3, 8000ea0 <Adc1LCD+0x58>)
 8000e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e68:	f7ff fbba 	bl	80005e0 <__aeabi_dmul>
 8000e6c:	f7ff fdca 	bl	8000a04 <__aeabi_d2iz>
	sprintf(str2,"|%04dmV", b);
 8000e70:	490f      	ldr	r1, [pc, #60]	; (8000eb0 <Adc1LCD+0x68>)
 8000e72:	4602      	mov	r2, r0
 8000e74:	a802      	add	r0, sp, #8
 8000e76:	f002 ff51 	bl	8003d1c <siprintf>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000e7a:	21c0      	movs	r1, #192	; 0xc0
 8000e7c:	207e      	movs	r0, #126	; 0x7e
 8000e7e:	f000 f855 	bl	8000f2c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, str); // значение в попугаях
 8000e82:	4669      	mov	r1, sp
 8000e84:	207e      	movs	r0, #126	; 0x7e
 8000e86:	f000 f86a 	bl	8000f5e <LCD_SendString>

	//LCD_SendCommand(LCD_ADDR, 0b10001110);
    //LCD_SendData(LCD_ADDR, 23);

	LCD_SendCommand(LCD_ADDR, 0b11000100);
 8000e8a:	21c4      	movs	r1, #196	; 0xc4
 8000e8c:	207e      	movs	r0, #126	; 0x7e
 8000e8e:	f000 f84d 	bl	8000f2c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, str2);
 8000e92:	a902      	add	r1, sp, #8
 8000e94:	207e      	movs	r0, #126	; 0x7e
 8000e96:	f000 f862 	bl	8000f5e <LCD_SendString>

}
 8000e9a:	b004      	add	sp, #16
 8000e9c:	bd10      	pop	{r4, pc}
 8000e9e:	bf00      	nop
 8000ea0:	70a3d70a 	.word	0x70a3d70a
 8000ea4:	3fe70a3d 	.word	0x3fe70a3d
 8000ea8:	200000a8 	.word	0x200000a8
 8000eac:	08004591 	.word	0x08004591
 8000eb0:	08004596 	.word	0x08004596

08000eb4 <LCD_SendInternal>:
extern I2C_HandleTypeDef hi2c1;

//HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags);

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags)
{
 8000eb4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000eb6:	460e      	mov	r6, r1
 8000eb8:	4614      	mov	r4, r2
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000eba:	4605      	mov	r5, r0
 8000ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	4629      	mov	r1, r5
 8000ec4:	4817      	ldr	r0, [pc, #92]	; (8000f24 <LCD_SendInternal+0x70>)
 8000ec6:	f001 fb6d 	bl	80025a4 <HAL_I2C_IsDeviceReady>
        if(res == HAL_OK)
 8000eca:	2800      	cmp	r0, #0
 8000ecc:	d1f6      	bne.n	8000ebc <LCD_SendInternal+0x8>
            break;
    }

    uint8_t up = data & 0xF0;
 8000ece:	f026 030f 	bic.w	r3, r6, #15
    uint8_t lo = (data << 4) & 0xF0;

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000ed2:	4323      	orrs	r3, r4
    data_arr[1] = up|flags|BACKLIGHT;
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000ed4:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000ed8:	f043 020c 	orr.w	r2, r3, #12
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000edc:	b2e4      	uxtb	r4, r4
    data_arr[1] = up|flags|BACKLIGHT;
 8000ede:	f043 0308 	orr.w	r3, r3, #8
 8000ee2:	f88d 300d 	strb.w	r3, [sp, #13]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000ee6:	f044 030c 	orr.w	r3, r4, #12
 8000eea:	f88d 300e 	strb.w	r3, [sp, #14]
    data_arr[3] = lo|flags|BACKLIGHT;

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000ef2:	f88d 200c 	strb.w	r2, [sp, #12]
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000ef6:	9300      	str	r3, [sp, #0]
 8000ef8:	aa03      	add	r2, sp, #12
 8000efa:	2304      	movs	r3, #4
 8000efc:	4629      	mov	r1, r5
    data_arr[3] = lo|flags|BACKLIGHT;
 8000efe:	f044 0408 	orr.w	r4, r4, #8
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000f02:	4808      	ldr	r0, [pc, #32]	; (8000f24 <LCD_SendInternal+0x70>)
    data_arr[3] = lo|flags|BACKLIGHT;
 8000f04:	f88d 400f 	strb.w	r4, [sp, #15]
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000f08:	f001 f900 	bl	800210c <HAL_I2C_Master_Transmit>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000f0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000f10:	4604      	mov	r4, r0
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000f12:	4805      	ldr	r0, [pc, #20]	; (8000f28 <LCD_SendInternal+0x74>)
 8000f14:	f000 ff8b 	bl	8001e2e <HAL_GPIO_TogglePin>
    HAL_Delay(LCD_DELAY_MS);
 8000f18:	2005      	movs	r0, #5
 8000f1a:	f000 fb5f 	bl	80015dc <HAL_Delay>
    return res;
}
 8000f1e:	4620      	mov	r0, r4
 8000f20:	b004      	add	sp, #16
 8000f22:	bd70      	pop	{r4, r5, r6, pc}
 8000f24:	200000ac 	.word	0x200000ac
 8000f28:	40020c00 	.word	0x40020c00

08000f2c <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd)
{
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f7ff bfc1 	b.w	8000eb4 <LCD_SendInternal>

08000f32 <LCD_SendData>:
}

void LCD_SendData(uint8_t lcd_addr, uint8_t data)
{
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000f32:	2201      	movs	r2, #1
 8000f34:	f7ff bfbe 	b.w	8000eb4 <LCD_SendInternal>

08000f38 <LCD_Init>:
}

void LCD_Init(uint8_t lcd_addr)
{
 8000f38:	b510      	push	{r4, lr}
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000f3a:	2130      	movs	r1, #48	; 0x30
{
 8000f3c:	4604      	mov	r4, r0
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000f3e:	f7ff fff5 	bl	8000f2c <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 8000f42:	4620      	mov	r0, r4
 8000f44:	2102      	movs	r1, #2
 8000f46:	f7ff fff1 	bl	8000f2c <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000f4a:	4620      	mov	r0, r4
 8000f4c:	210c      	movs	r1, #12
 8000f4e:	f7ff ffed 	bl	8000f2c <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000f52:	4620      	mov	r0, r4
 8000f54:	2101      	movs	r1, #1
}
 8000f56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000f5a:	f7ff bfe7 	b.w	8000f2c <LCD_SendCommand>

08000f5e <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str)
{
 8000f5e:	b538      	push	{r3, r4, r5, lr}
 8000f60:	4605      	mov	r5, r0
 8000f62:	1e4c      	subs	r4, r1, #1
    while(*str) {
 8000f64:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8000f68:	b901      	cbnz	r1, 8000f6c <LCD_SendString+0xe>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
        str++;
    }
}
 8000f6a:	bd38      	pop	{r3, r4, r5, pc}
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 8000f6c:	4628      	mov	r0, r5
 8000f6e:	f7ff ffe0 	bl	8000f32 <LCD_SendData>
 8000f72:	e7f7      	b.n	8000f64 <LCD_SendString+0x6>

08000f74 <init>:

void init(void)
{
    LCD_Init(LCD_ADDR);
 8000f74:	207e      	movs	r0, #126	; 0x7e
 8000f76:	f7ff bfdf 	b.w	8000f38 <LCD_Init>
	...

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b510      	push	{r4, lr}
 8000f7e:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f80:	2300      	movs	r3, #0
 8000f82:	4a21      	ldr	r2, [pc, #132]	; (8001008 <SystemClock_Config+0x8c>)
 8000f84:	9301      	str	r3, [sp, #4]
 8000f86:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000f88:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000f8c:	6411      	str	r1, [r2, #64]	; 0x40
 8000f8e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f90:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000f94:	9201      	str	r2, [sp, #4]
 8000f96:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f98:	4a1c      	ldr	r2, [pc, #112]	; (800100c <SystemClock_Config+0x90>)
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	6811      	ldr	r1, [r2, #0]
 8000f9e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000fa2:	6011      	str	r1, [r2, #0]
 8000fa4:	6812      	ldr	r2, [r2, #0]
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fa6:	930e      	str	r3, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fa8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000fac:	9202      	str	r2, [sp, #8]
 8000fae:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000fba:	2210      	movs	r2, #16
 8000fbc:	920c      	str	r2, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fbe:	f002 f867 	bl	8003090 <HAL_RCC_OscConfig>
 8000fc2:	4601      	mov	r1, r0
 8000fc4:	b100      	cbz	r0, 8000fc8 <SystemClock_Config+0x4c>
 8000fc6:	e7fe      	b.n	8000fc6 <SystemClock_Config+0x4a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc8:	230f      	movs	r3, #15
 8000fca:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fcc:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000fce:	2380      	movs	r3, #128	; 0x80
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fd0:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd4:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000fd6:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd8:	f002 fa0a 	bl	80033f0 <HAL_RCC_ClockConfig>
 8000fdc:	4604      	mov	r4, r0
 8000fde:	b100      	cbz	r0, 8000fe2 <SystemClock_Config+0x66>
 8000fe0:	e7fe      	b.n	8000fe0 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000fe2:	f002 fa9f 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8000fe6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fea:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fee:	f000 fdff 	bl	8001bf0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000ff2:	2004      	movs	r0, #4
 8000ff4:	f000 fe12 	bl	8001c1c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000ff8:	4622      	mov	r2, r4
 8000ffa:	4621      	mov	r1, r4
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8001000:	f000 fdb6 	bl	8001b70 <HAL_NVIC_SetPriority>
}
 8001004:	b014      	add	sp, #80	; 0x50
 8001006:	bd10      	pop	{r4, pc}
 8001008:	40023800 	.word	0x40023800
 800100c:	40007000 	.word	0x40007000

08001010 <UserInit>:

}

/* USER CODE BEGIN 4 */
void UserInit(void)
{
 8001010:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim7);
 8001012:	4c0f      	ldr	r4, [pc, #60]	; (8001050 <UserInit+0x40>)
 8001014:	4620      	mov	r0, r4
 8001016:	f002 fb1f 	bl	8003658 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim7);
 800101a:	4620      	mov	r0, r4
	HAL_TIM_Base_Start(&htim6);
 800101c:	4c0d      	ldr	r4, [pc, #52]	; (8001054 <UserInit+0x44>)
	HAL_TIM_Base_Start_IT(&htim7);
 800101e:	f002 fb28 	bl	8003672 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim6);
 8001022:	4620      	mov	r0, r4
 8001024:	f002 fb18 	bl	8003658 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim6);
 8001028:	4620      	mov	r0, r4
	HAL_TIM_PWM_Start(&htim1, HAL_TIM_ACTIVE_CHANNEL_1);
 800102a:	4c0b      	ldr	r4, [pc, #44]	; (8001058 <UserInit+0x48>)
	HAL_TIM_Base_Start_IT(&htim6);
 800102c:	f002 fb21 	bl	8003672 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, HAL_TIM_ACTIVE_CHANNEL_1);
 8001030:	2101      	movs	r1, #1
 8001032:	4620      	mov	r0, r4
 8001034:	f002 fdc0 	bl	8003bb8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim1);
 8001038:	4620      	mov	r0, r4
 800103a:	f002 fb0d 	bl	8003658 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim1);
 800103e:	4620      	mov	r0, r4
 8001040:	f002 fb17 	bl	8003672 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001044:	4620      	mov	r0, r4
 8001046:	2100      	movs	r1, #0
	//HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
}
 8001048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800104c:	f002 bdb4 	b.w	8003bb8 <HAL_TIM_PWM_Start>
 8001050:	200001c8 	.word	0x200001c8
 8001054:	2000014c 	.word	0x2000014c
 8001058:	20000188 	.word	0x20000188

0800105c <main>:
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b09a      	sub	sp, #104	; 0x68
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001060:	2400      	movs	r4, #0
  HAL_Init();
 8001062:	f000 fa8f 	bl	8001584 <HAL_Init>
  SystemClock_Config();
 8001066:	f7ff ff89 	bl	8000f7c <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106a:	4b7c      	ldr	r3, [pc, #496]	; (800125c <main+0x200>)
 800106c:	9401      	str	r4, [sp, #4]
 800106e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001070:	487b      	ldr	r0, [pc, #492]	; (8001260 <main+0x204>)
  hadc1.Instance = ADC1;
 8001072:	4d7c      	ldr	r5, [pc, #496]	; (8001264 <main+0x208>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001074:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001078:	631a      	str	r2, [r3, #48]	; 0x30
 800107a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800107c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001080:	9201      	str	r2, [sp, #4]
 8001082:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001084:	9402      	str	r4, [sp, #8]
 8001086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001088:	f042 0201 	orr.w	r2, r2, #1
 800108c:	631a      	str	r2, [r3, #48]	; 0x30
 800108e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001090:	f002 0201 	and.w	r2, r2, #1
 8001094:	9202      	str	r2, [sp, #8]
 8001096:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001098:	9403      	str	r4, [sp, #12]
 800109a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800109c:	f042 0210 	orr.w	r2, r2, #16
 80010a0:	631a      	str	r2, [r3, #48]	; 0x30
 80010a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a4:	f002 0210 	and.w	r2, r2, #16
 80010a8:	9203      	str	r2, [sp, #12]
 80010aa:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ac:	9404      	str	r4, [sp, #16]
 80010ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010b0:	f042 0208 	orr.w	r2, r2, #8
 80010b4:	631a      	str	r2, [r3, #48]	; 0x30
 80010b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010b8:	f002 0208 	and.w	r2, r2, #8
 80010bc:	9204      	str	r2, [sp, #16]
 80010be:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c0:	9405      	str	r4, [sp, #20]
 80010c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010c4:	f042 0202 	orr.w	r2, r2, #2
 80010c8:	631a      	str	r2, [r3, #48]	; 0x30
 80010ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80010d2:	4622      	mov	r2, r4
 80010d4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010da:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80010dc:	f000 fea2 	bl	8001e24 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80010e0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e4:	485e      	ldr	r0, [pc, #376]	; (8001260 <main+0x204>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80010e6:	9313      	str	r3, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e8:	a913      	add	r1, sp, #76	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ea:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f0:	f000 fdb8 	bl	8001c64 <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 80010f4:	4b5c      	ldr	r3, [pc, #368]	; (8001268 <main+0x20c>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010f6:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010f8:	e885 0018 	stmia.w	r5, {r3, r4}
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010fc:	4628      	mov	r0, r5
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010fe:	4b5b      	ldr	r3, [pc, #364]	; (800126c <main+0x210>)
  hadc1.Init.ScanConvMode = DISABLE;
 8001100:	612c      	str	r4, [r5, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001102:	61ac      	str	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001104:	622c      	str	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001106:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001108:	62ab      	str	r3, [r5, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800110a:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 1;
 800110c:	61ee      	str	r6, [r5, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800110e:	632c      	str	r4, [r5, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001110:	616e      	str	r6, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001112:	f000 fa77 	bl	8001604 <HAL_ADC_Init>
 8001116:	b100      	cbz	r0, 800111a <main+0xbe>
 8001118:	e7fe      	b.n	8001118 <main+0xbc>
  sConfig.Channel = ADC_CHANNEL_0;
 800111a:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800111c:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111e:	a913      	add	r1, sp, #76	; 0x4c
 8001120:	4628      	mov	r0, r5
  sConfig.Rank = 1;
 8001122:	9614      	str	r6, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001124:	f000 fc7a 	bl	8001a1c <HAL_ADC_ConfigChannel>
 8001128:	b100      	cbz	r0, 800112c <main+0xd0>
 800112a:	e7fe      	b.n	800112a <main+0xce>
  htim6.Instance = TIM6;
 800112c:	4c50      	ldr	r4, [pc, #320]	; (8001270 <main+0x214>)
  htim6.Init.Prescaler = 8000;
 800112e:	4b51      	ldr	r3, [pc, #324]	; (8001274 <main+0x218>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001130:	60a0      	str	r0, [r4, #8]
  htim6.Init.Prescaler = 8000;
 8001132:	f44f 57fa 	mov.w	r7, #8000	; 0x1f40
 8001136:	e884 0088 	stmia.w	r4, {r3, r7}
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800113a:	4620      	mov	r0, r4
  htim6.Init.Period = 500;
 800113c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001140:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001142:	f002 fc67 	bl	8003a14 <HAL_TIM_Base_Init>
 8001146:	b100      	cbz	r0, 800114a <main+0xee>
 8001148:	e7fe      	b.n	8001148 <main+0xec>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800114a:	2520      	movs	r5, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114c:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800114e:	a913      	add	r1, sp, #76	; 0x4c
 8001150:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001152:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001154:	f002 fd4a 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 8001158:	b100      	cbz	r0, 800115c <main+0x100>
 800115a:	e7fe      	b.n	800115a <main+0xfe>
  htim7.Instance = TIM7;
 800115c:	4c46      	ldr	r4, [pc, #280]	; (8001278 <main+0x21c>)
 800115e:	4b47      	ldr	r3, [pc, #284]	; (800127c <main+0x220>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001160:	60a0      	str	r0, [r4, #8]
  htim7.Init.Prescaler = 8000;
 8001162:	e884 0088 	stmia.w	r4, {r3, r7}
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001166:	4620      	mov	r0, r4
  htim7.Init.Period = 100;
 8001168:	2364      	movs	r3, #100	; 0x64
 800116a:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800116c:	f002 fc52 	bl	8003a14 <HAL_TIM_Base_Init>
 8001170:	b100      	cbz	r0, 8001174 <main+0x118>
 8001172:	e7fe      	b.n	8001172 <main+0x116>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001174:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001176:	a913      	add	r1, sp, #76	; 0x4c
 8001178:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800117a:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800117c:	f002 fd36 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 8001180:	b100      	cbz	r0, 8001184 <main+0x128>
 8001182:	e7fe      	b.n	8001182 <main+0x126>
  hi2c1.Instance = I2C1;
 8001184:	4b3e      	ldr	r3, [pc, #248]	; (8001280 <main+0x224>)
  hi2c1.Init.ClockSpeed = 100000;
 8001186:	4a3f      	ldr	r2, [pc, #252]	; (8001284 <main+0x228>)
 8001188:	493f      	ldr	r1, [pc, #252]	; (8001288 <main+0x22c>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800118a:	6098      	str	r0, [r3, #8]
  hi2c1.Init.ClockSpeed = 100000;
 800118c:	e883 0006 	stmia.w	r3, {r1, r2}
  hi2c1.Init.OwnAddress1 = 0;
 8001190:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001192:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001196:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001198:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800119a:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800119c:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800119e:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a0:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011a2:	f000 ff45 	bl	8002030 <HAL_I2C_Init>
 80011a6:	b100      	cbz	r0, 80011aa <main+0x14e>
 80011a8:	e7fe      	b.n	80011a8 <main+0x14c>
  htim1.Instance = TIM1;
 80011aa:	4c38      	ldr	r4, [pc, #224]	; (800128c <main+0x230>)
 80011ac:	4b38      	ldr	r3, [pc, #224]	; (8001290 <main+0x234>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ae:	60a0      	str	r0, [r4, #8]
  htim1.Init.Prescaler = 1;
 80011b0:	e884 0048 	stmia.w	r4, {r3, r6}
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b4:	6120      	str	r0, [r4, #16]
  htim1.Init.Period = 65535;
 80011b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim1.Init.RepetitionCounter = 0;
 80011ba:	6160      	str	r0, [r4, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011bc:	4620      	mov	r0, r4
  htim1.Init.Period = 65535;
 80011be:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011c0:	f002 fc28 	bl	8003a14 <HAL_TIM_Base_Init>
 80011c4:	b100      	cbz	r0, 80011c8 <main+0x16c>
 80011c6:	e7fe      	b.n	80011c6 <main+0x16a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c8:	a91a      	add	r1, sp, #104	; 0x68
 80011ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ce:	f841 3d48 	str.w	r3, [r1, #-72]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011d2:	4620      	mov	r0, r4
 80011d4:	f002 fa59 	bl	800368a <HAL_TIM_ConfigClockSource>
 80011d8:	b100      	cbz	r0, 80011dc <main+0x180>
 80011da:	e7fe      	b.n	80011da <main+0x17e>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011dc:	4620      	mov	r0, r4
 80011de:	f002 fc33 	bl	8003a48 <HAL_TIM_PWM_Init>
 80011e2:	b100      	cbz	r0, 80011e6 <main+0x18a>
 80011e4:	e7fe      	b.n	80011e4 <main+0x188>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e6:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011e8:	a906      	add	r1, sp, #24
 80011ea:	4828      	ldr	r0, [pc, #160]	; (800128c <main+0x230>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ec:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ee:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011f0:	f002 fcfc 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 80011f4:	4602      	mov	r2, r0
 80011f6:	b100      	cbz	r0, 80011fa <main+0x19e>
 80011f8:	e7fe      	b.n	80011f8 <main+0x19c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011fa:	2360      	movs	r3, #96	; 0x60
 80011fc:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011fe:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.Pulse = 1;
 8001200:	2301      	movs	r3, #1
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001202:	900f      	str	r0, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001204:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001206:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001208:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800120a:	a90c      	add	r1, sp, #48	; 0x30
 800120c:	481f      	ldr	r0, [pc, #124]	; (800128c <main+0x230>)
  sConfigOC.Pulse = 1;
 800120e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001210:	f002 fc64 	bl	8003adc <HAL_TIM_PWM_ConfigChannel>
 8001214:	b100      	cbz	r0, 8001218 <main+0x1bc>
 8001216:	e7fe      	b.n	8001216 <main+0x1ba>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001218:	9013      	str	r0, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800121a:	9014      	str	r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800121c:	9015      	str	r0, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
 800121e:	9016      	str	r0, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001220:	9017      	str	r0, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001222:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001226:	9019      	str	r0, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001228:	a913      	add	r1, sp, #76	; 0x4c
 800122a:	4818      	ldr	r0, [pc, #96]	; (800128c <main+0x230>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800122c:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800122e:	f002 fcff 	bl	8003c30 <HAL_TIMEx_ConfigBreakDeadTime>
 8001232:	b100      	cbz	r0, 8001236 <main+0x1da>
 8001234:	e7fe      	b.n	8001234 <main+0x1d8>
  HAL_TIM_MspPostInit(&htim1);
 8001236:	4815      	ldr	r0, [pc, #84]	; (800128c <main+0x230>)
 8001238:	f000 f90a 	bl	8001450 <HAL_TIM_MspPostInit>
  init();
 800123c:	f7ff fe9a 	bl	8000f74 <init>
  init();
 8001240:	f7ff fe98 	bl	8000f74 <init>
  init();
 8001244:	f7ff fe96 	bl	8000f74 <init>
  UserInit();
 8001248:	f7ff fee2 	bl	8001010 <UserInit>
	  Adc1LCD();
 800124c:	f7ff fdfc 	bl	8000e48 <Adc1LCD>
	  ReadDS();
 8001250:	f7ff fd88 	bl	8000d64 <ReadDS>
	  HAL_Delay(100);
 8001254:	2064      	movs	r0, #100	; 0x64
 8001256:	f000 f9c1 	bl	80015dc <HAL_Delay>
 800125a:	e7f7      	b.n	800124c <main+0x1f0>
 800125c:	40023800 	.word	0x40023800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	20000100 	.word	0x20000100
 8001268:	40012000 	.word	0x40012000
 800126c:	0f000001 	.word	0x0f000001
 8001270:	2000014c 	.word	0x2000014c
 8001274:	40001000 	.word	0x40001000
 8001278:	200001c8 	.word	0x200001c8
 800127c:	40001400 	.word	0x40001400
 8001280:	200000ac 	.word	0x200000ac
 8001284:	000186a0 	.word	0x000186a0
 8001288:	40005400 	.word	0x40005400
 800128c:	20000188 	.word	0x20000188
 8001290:	40010000 	.word	0x40010000

08001294 <LcdAdc>:

void LcdAdc(void)
{
 8001294:	4770      	bx	lr

08001296 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001296:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 fc57 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	4611      	mov	r1, r2
 80012a2:	f06f 000b 	mvn.w	r0, #11
 80012a6:	f000 fc63 	bl	8001b70 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	4611      	mov	r1, r2
 80012ae:	f06f 000a 	mvn.w	r0, #10
 80012b2:	f000 fc5d 	bl	8001b70 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	4611      	mov	r1, r2
 80012ba:	f06f 0009 	mvn.w	r0, #9
 80012be:	f000 fc57 	bl	8001b70 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	4611      	mov	r1, r2
 80012c6:	f06f 0004 	mvn.w	r0, #4
 80012ca:	f000 fc51 	bl	8001b70 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	4611      	mov	r1, r2
 80012d2:	f06f 0003 	mvn.w	r0, #3
 80012d6:	f000 fc4b 	bl	8001b70 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	4611      	mov	r1, r2
 80012de:	f06f 0001 	mvn.w	r0, #1
 80012e2:	f000 fc45 	bl	8001b70 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	4611      	mov	r1, r2
 80012ea:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80012f2:	f000 bc3d 	b.w	8001b70 <HAL_NVIC_SetPriority>
	...

080012f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012f8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80012fa:	6802      	ldr	r2, [r0, #0]
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <HAL_ADC_MspInit+0x4c>)
 80012fe:	429a      	cmp	r2, r3
{
 8001300:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 8001302:	d11d      	bne.n	8001340 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001304:	2400      	movs	r4, #0
 8001306:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 800130a:	9400      	str	r4, [sp, #0]
 800130c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130e:	480e      	ldr	r0, [pc, #56]	; (8001348 <HAL_ADC_MspInit+0x50>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001314:	645a      	str	r2, [r3, #68]	; 0x44
 8001316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	9403      	str	r4, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 800131a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001322:	2301      	movs	r3, #1
 8001324:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001326:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001328:	2303      	movs	r3, #3
 800132a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	f000 fc9a 	bl	8001c64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001330:	2012      	movs	r0, #18
 8001332:	4622      	mov	r2, r4
 8001334:	4621      	mov	r1, r4
 8001336:	f000 fc1b 	bl	8001b70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800133a:	2012      	movs	r0, #18
 800133c:	f000 fc4c 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001340:	b006      	add	sp, #24
 8001342:	bd10      	pop	{r4, pc}
 8001344:	40012000 	.word	0x40012000
 8001348:	40020000 	.word	0x40020000

0800134c <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800134c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800134e:	6802      	ldr	r2, [r0, #0]
 8001350:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <HAL_I2C_MspInit+0x68>)
 8001352:	429a      	cmp	r2, r3
{
 8001354:	b086      	sub	sp, #24
  if(hi2c->Instance==I2C1)
 8001356:	d12a      	bne.n	80013ae <HAL_I2C_MspInit+0x62>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001358:	23c0      	movs	r3, #192	; 0xc0
 800135a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800135c:	2312      	movs	r3, #18
 800135e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001360:	2301      	movs	r3, #1
 8001362:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001364:	2303      	movs	r3, #3
 8001366:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001368:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136a:	eb0d 0103 	add.w	r1, sp, r3
 800136e:	4812      	ldr	r0, [pc, #72]	; (80013b8 <HAL_I2C_MspInit+0x6c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001370:	9305      	str	r3, [sp, #20]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001372:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001374:	f000 fc76 	bl	8001c64 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001378:	4b10      	ldr	r3, [pc, #64]	; (80013bc <HAL_I2C_MspInit+0x70>)
 800137a:	9400      	str	r4, [sp, #0]
 800137c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800137e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001382:	641a      	str	r2, [r3, #64]	; 0x40
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800138a:	4622      	mov	r2, r4
 800138c:	4621      	mov	r1, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 800138e:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001390:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001392:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001394:	f000 fbec 	bl	8001b70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001398:	201f      	movs	r0, #31
 800139a:	f000 fc1d 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800139e:	2020      	movs	r0, #32
 80013a0:	4622      	mov	r2, r4
 80013a2:	4621      	mov	r1, r4
 80013a4:	f000 fbe4 	bl	8001b70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80013a8:	2020      	movs	r0, #32
 80013aa:	f000 fc15 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013ae:	b006      	add	sp, #24
 80013b0:	bd10      	pop	{r4, pc}
 80013b2:	bf00      	nop
 80013b4:	40005400 	.word	0x40005400
 80013b8:	40020400 	.word	0x40020400
 80013bc:	40023800 	.word	0x40023800

080013c0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM1)
 80013c2:	6803      	ldr	r3, [r0, #0]
 80013c4:	4a1e      	ldr	r2, [pc, #120]	; (8001440 <HAL_TIM_Base_MspInit+0x80>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d10e      	bne.n	80013e8 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	4b1d      	ldr	r3, [pc, #116]	; (8001444 <HAL_TIM_Base_MspInit+0x84>)
 80013d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013d2:	f042 0201 	orr.w	r2, r2, #1
 80013d6:	645a      	str	r2, [r3, #68]	; 0x44
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80013e2:	b005      	add	sp, #20
 80013e4:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM6)
 80013e8:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_TIM_Base_MspInit+0x88>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d113      	bne.n	8001416 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80013ee:	2200      	movs	r2, #0
 80013f0:	4b14      	ldr	r3, [pc, #80]	; (8001444 <HAL_TIM_Base_MspInit+0x84>)
 80013f2:	9202      	str	r2, [sp, #8]
 80013f4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80013f6:	f041 0110 	orr.w	r1, r1, #16
 80013fa:	6419      	str	r1, [r3, #64]	; 0x40
 80013fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fe:	f003 0310 	and.w	r3, r3, #16
 8001402:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001404:	2036      	movs	r0, #54	; 0x36
 8001406:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001408:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800140a:	f000 fbb1 	bl	8001b70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800140e:	2036      	movs	r0, #54	; 0x36
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001410:	f000 fbe2 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
}
 8001414:	e7e5      	b.n	80013e2 <HAL_TIM_Base_MspInit+0x22>
  else if(htim_base->Instance==TIM7)
 8001416:	4a0d      	ldr	r2, [pc, #52]	; (800144c <HAL_TIM_Base_MspInit+0x8c>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d1e2      	bne.n	80013e2 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800141c:	2200      	movs	r2, #0
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <HAL_TIM_Base_MspInit+0x84>)
 8001420:	9203      	str	r2, [sp, #12]
 8001422:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001424:	f041 0120 	orr.w	r1, r1, #32
 8001428:	6419      	str	r1, [r3, #64]	; 0x40
 800142a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142c:	f003 0320 	and.w	r3, r3, #32
 8001430:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001432:	2037      	movs	r0, #55	; 0x37
 8001434:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001436:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001438:	f000 fb9a 	bl	8001b70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800143c:	2037      	movs	r0, #55	; 0x37
 800143e:	e7e7      	b.n	8001410 <HAL_TIM_Base_MspInit+0x50>
 8001440:	40010000 	.word	0x40010000
 8001444:	40023800 	.word	0x40023800
 8001448:	40001000 	.word	0x40001000
 800144c:	40001400 	.word	0x40001400

08001450 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001450:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8001452:	6802      	ldr	r2, [r0, #0]
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <HAL_TIM_MspPostInit+0x2c>)
 8001456:	429a      	cmp	r2, r3
 8001458:	d10d      	bne.n	8001476 <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM1_MspPostInit 0 */
  
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 800145a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800145e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2200      	movs	r2, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001466:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8001468:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800146a:	2301      	movs	r3, #1
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 800146c:	4804      	ldr	r0, [pc, #16]	; (8001480 <HAL_TIM_MspPostInit+0x30>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001470:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8001472:	f000 fbf7 	bl	8001c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001476:	b007      	add	sp, #28
 8001478:	f85d fb04 	ldr.w	pc, [sp], #4
 800147c:	40010000 	.word	0x40010000
 8001480:	40021000 	.word	0x40021000

08001484 <NMI_Handler>:
 8001484:	4770      	bx	lr

08001486 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001486:	e7fe      	b.n	8001486 <HardFault_Handler>

08001488 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001488:	e7fe      	b.n	8001488 <MemManage_Handler>

0800148a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800148a:	e7fe      	b.n	800148a <BusFault_Handler>

0800148c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800148c:	e7fe      	b.n	800148c <UsageFault_Handler>

0800148e <SVC_Handler>:
 800148e:	4770      	bx	lr

08001490 <DebugMon_Handler>:
 8001490:	4770      	bx	lr

08001492 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001492:	4770      	bx	lr

08001494 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001494:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001496:	f000 f88f 	bl	80015b8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800149a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800149e:	f000 bbca 	b.w	8001c36 <HAL_SYSTICK_IRQHandler>
	...

080014a4 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80014a4:	4801      	ldr	r0, [pc, #4]	; (80014ac <ADC_IRQHandler+0x8>)
 80014a6:	f000 ba25 	b.w	80018f4 <HAL_ADC_IRQHandler>
 80014aa:	bf00      	nop
 80014ac:	20000100 	.word	0x20000100

080014b0 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80014b0:	4801      	ldr	r0, [pc, #4]	; (80014b8 <I2C1_EV_IRQHandler+0x8>)
 80014b2:	f001 b9c3 	b.w	800283c <HAL_I2C_EV_IRQHandler>
 80014b6:	bf00      	nop
 80014b8:	200000ac 	.word	0x200000ac

080014bc <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80014bc:	4801      	ldr	r0, [pc, #4]	; (80014c4 <I2C1_ER_IRQHandler+0x8>)
 80014be:	f001 bd27 	b.w	8002f10 <HAL_I2C_ER_IRQHandler>
 80014c2:	bf00      	nop
 80014c4:	200000ac 	.word	0x200000ac

080014c8 <TIM6_DAC_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
*/
void TIM6_DAC_IRQHandler(void)
{
 80014c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014ca:	4803      	ldr	r0, [pc, #12]	; (80014d8 <TIM6_DAC_IRQHandler+0x10>)
 80014cc:	f002 f99b 	bl	8003806 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  PWM_BasicGeneration();
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  PWM_BasicGeneration();
 80014d4:	f7ff bc6e 	b.w	8000db4 <PWM_BasicGeneration>
 80014d8:	2000014c 	.word	0x2000014c

080014dc <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 80014dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014de:	4803      	ldr	r0, [pc, #12]	; (80014ec <TIM7_IRQHandler+0x10>)
 80014e0:	f002 f991 	bl	8003806 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  //HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
  LcdAdc();
  //Adc1LCD();
  /* USER CODE END TIM7_IRQn 1 */
}
 80014e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LcdAdc();
 80014e8:	f7ff bed4 	b.w	8001294 <LcdAdc>
 80014ec:	200001c8 	.word	0x200001c8

080014f0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f0:	490f      	ldr	r1, [pc, #60]	; (8001530 <SystemInit+0x40>)
 80014f2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80014f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014fe:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <SystemInit+0x44>)
 8001500:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001502:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001504:	f042 0201 	orr.w	r2, r2, #1
 8001508:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800150a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001512:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001516:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001518:	4a07      	ldr	r2, [pc, #28]	; (8001538 <SystemInit+0x48>)
 800151a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001522:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001524:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001526:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800152a:	608b      	str	r3, [r1, #8]
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000ed00 	.word	0xe000ed00
 8001534:	40023800 	.word	0x40023800
 8001538:	24003010 	.word	0x24003010

0800153c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800153c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800153e:	4a0e      	ldr	r2, [pc, #56]	; (8001578 <HAL_InitTick+0x3c>)
 8001540:	4b0e      	ldr	r3, [pc, #56]	; (800157c <HAL_InitTick+0x40>)
{
 8001542:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001544:	7818      	ldrb	r0, [r3, #0]
 8001546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154a:	fbb3 f3f0 	udiv	r3, r3, r0
 800154e:	6810      	ldr	r0, [r2, #0]
 8001550:	fbb0 f0f3 	udiv	r0, r0, r3
 8001554:	f000 fb4c 	bl	8001bf0 <HAL_SYSTICK_Config>
 8001558:	4604      	mov	r4, r0
 800155a:	b958      	cbnz	r0, 8001574 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800155c:	2d0f      	cmp	r5, #15
 800155e:	d809      	bhi.n	8001574 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001560:	4602      	mov	r2, r0
 8001562:	4629      	mov	r1, r5
 8001564:	f04f 30ff 	mov.w	r0, #4294967295
 8001568:	f000 fb02 	bl	8001b70 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <HAL_InitTick+0x44>)
 800156e:	4620      	mov	r0, r4
 8001570:	601d      	str	r5, [r3, #0]
 8001572:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001574:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001576:	bd38      	pop	{r3, r4, r5, pc}
 8001578:	20000004 	.word	0x20000004
 800157c:	20000008 	.word	0x20000008
 8001580:	2000000c 	.word	0x2000000c

08001584 <HAL_Init>:
{
 8001584:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <HAL_Init+0x30>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800158e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001596:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800159e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a0:	2003      	movs	r0, #3
 80015a2:	f000 fad3 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80015a6:	2000      	movs	r0, #0
 80015a8:	f7ff ffc8 	bl	800153c <HAL_InitTick>
  HAL_MspInit();
 80015ac:	f7ff fe73 	bl	8001296 <HAL_MspInit>
}
 80015b0:	2000      	movs	r0, #0
 80015b2:	bd08      	pop	{r3, pc}
 80015b4:	40023c00 	.word	0x40023c00

080015b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80015b8:	4a03      	ldr	r2, [pc, #12]	; (80015c8 <HAL_IncTick+0x10>)
 80015ba:	4b04      	ldr	r3, [pc, #16]	; (80015cc <HAL_IncTick+0x14>)
 80015bc:	6811      	ldr	r1, [r2, #0]
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	440b      	add	r3, r1
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000204 	.word	0x20000204
 80015cc:	20000008 	.word	0x20000008

080015d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015d0:	4b01      	ldr	r3, [pc, #4]	; (80015d8 <HAL_GetTick+0x8>)
 80015d2:	6818      	ldr	r0, [r3, #0]
}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000204 	.word	0x20000204

080015dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015dc:	b538      	push	{r3, r4, r5, lr}
 80015de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff fff6 	bl	80015d0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015e4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80015e6:	bf1c      	itt	ne
 80015e8:	4b05      	ldrne	r3, [pc, #20]	; (8001600 <HAL_Delay+0x24>)
 80015ea:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80015ec:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80015ee:	bf18      	it	ne
 80015f0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015f2:	f7ff ffed 	bl	80015d0 <HAL_GetTick>
 80015f6:	1b40      	subs	r0, r0, r5
 80015f8:	4284      	cmp	r4, r0
 80015fa:	d8fa      	bhi.n	80015f2 <HAL_Delay+0x16>
  {
  }
}
 80015fc:	bd38      	pop	{r3, r4, r5, pc}
 80015fe:	bf00      	nop
 8001600:	20000008 	.word	0x20000008

08001604 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001604:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001606:	4604      	mov	r4, r0
 8001608:	2800      	cmp	r0, #0
 800160a:	f000 8099 	beq.w	8001740 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800160e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001610:	b923      	cbnz	r3, 800161c <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001612:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001614:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001618:	f7ff fe6e 	bl	80012f8 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800161c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800161e:	06db      	lsls	r3, r3, #27
 8001620:	f100 808c 	bmi.w	800173c <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001624:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001626:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800162a:	f023 0302 	bic.w	r3, r3, #2
 800162e:	f043 0302 	orr.w	r3, r3, #2
 8001632:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001634:	4b43      	ldr	r3, [pc, #268]	; (8001744 <HAL_ADC_Init+0x140>)
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800163c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	6861      	ldr	r1, [r4, #4]
 8001642:	430a      	orrs	r2, r1
 8001644:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001646:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001648:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001650:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001658:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800165a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800165c:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800165e:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001662:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001664:	685a      	ldr	r2, [r3, #4]
 8001666:	430a      	orrs	r2, r1
 8001668:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800166a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800166c:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800166e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001672:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001674:	689a      	ldr	r2, [r3, #8]
 8001676:	430a      	orrs	r2, r1
 8001678:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800167a:	4933      	ldr	r1, [pc, #204]	; (8001748 <HAL_ADC_Init+0x144>)
 800167c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800167e:	428a      	cmp	r2, r1
 8001680:	d050      	beq.n	8001724 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001682:	6899      	ldr	r1, [r3, #8]
 8001684:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001688:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800168a:	6899      	ldr	r1, [r3, #8]
 800168c:	430a      	orrs	r2, r1
 800168e:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001690:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001692:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001694:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001698:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800169e:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016a0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80016a2:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016a4:	f022 0202 	bic.w	r2, r2, #2
 80016a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80016b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016b2:	6a22      	ldr	r2, [r4, #32]
 80016b4:	2a00      	cmp	r2, #0
 80016b6:	d03d      	beq.n	8001734 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016b8:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016c0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016c8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016ca:	685a      	ldr	r2, [r3, #4]
 80016cc:	3901      	subs	r1, #1
 80016ce:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016d6:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016d8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016e0:	3901      	subs	r1, #1
 80016e2:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80016e6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016e8:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80016ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80016f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80016f8:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80016fa:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80016fc:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80016fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001702:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001704:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001706:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001708:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 800170c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800170e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001710:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001712:	f023 0303 	bic.w	r3, r3, #3
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800171c:	2300      	movs	r3, #0
 800171e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001722:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800172a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001732:	e7b4      	b.n	800169e <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800173a:	e7ca      	b.n	80016d2 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 800173c:	2001      	movs	r0, #1
 800173e:	e7ed      	b.n	800171c <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8001740:	2001      	movs	r0, #1
}
 8001742:	bd10      	pop	{r4, pc}
 8001744:	40012300 	.word	0x40012300
 8001748:	0f000001 	.word	0x0f000001

0800174c <HAL_ADC_Start>:
{
 800174c:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800174e:	2300      	movs	r3, #0
 8001750:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001752:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001756:	2b01      	cmp	r3, #1
 8001758:	d04e      	beq.n	80017f8 <HAL_ADC_Start+0xac>
 800175a:	2301      	movs	r3, #1
 800175c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001760:	6803      	ldr	r3, [r0, #0]
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	07d1      	lsls	r1, r2, #31
 8001766:	d505      	bpl.n	8001774 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	07d2      	lsls	r2, r2, #31
 800176c:	d414      	bmi.n	8001798 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 800176e:	2000      	movs	r0, #0
}
 8001770:	b002      	add	sp, #8
 8001772:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8001774:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001776:	4921      	ldr	r1, [pc, #132]	; (80017fc <HAL_ADC_Start+0xb0>)
    __HAL_ADC_ENABLE(hadc);
 8001778:	f042 0201 	orr.w	r2, r2, #1
 800177c:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800177e:	4a20      	ldr	r2, [pc, #128]	; (8001800 <HAL_ADC_Start+0xb4>)
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	fbb2 f2f1 	udiv	r2, r2, r1
 8001786:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 800178a:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 800178c:	9a01      	ldr	r2, [sp, #4]
 800178e:	2a00      	cmp	r2, #0
 8001790:	d0ea      	beq.n	8001768 <HAL_ADC_Start+0x1c>
      counter--;
 8001792:	9a01      	ldr	r2, [sp, #4]
 8001794:	3a01      	subs	r2, #1
 8001796:	e7f8      	b.n	800178a <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8001798:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800179a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800179e:	f022 0201 	bic.w	r2, r2, #1
 80017a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017a6:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017ac:	bf41      	itttt	mi
 80017ae:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80017b0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80017b4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80017b8:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017ba:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80017bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80017c0:	bf1c      	itt	ne
 80017c2:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80017c4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80017c8:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80017ca:	2200      	movs	r2, #0
 80017cc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80017d0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80017d4:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80017d6:	4a0b      	ldr	r2, [pc, #44]	; (8001804 <HAL_ADC_Start+0xb8>)
 80017d8:	6852      	ldr	r2, [r2, #4]
 80017da:	06d2      	lsls	r2, r2, #27
 80017dc:	d108      	bne.n	80017f0 <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80017de:	6898      	ldr	r0, [r3, #8]
 80017e0:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80017e4:	d1c3      	bne.n	800176e <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80017ec:	609a      	str	r2, [r3, #8]
 80017ee:	e7bf      	b.n	8001770 <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80017f0:	4a05      	ldr	r2, [pc, #20]	; (8001808 <HAL_ADC_Start+0xbc>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d1bb      	bne.n	800176e <HAL_ADC_Start+0x22>
 80017f6:	e7f2      	b.n	80017de <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 80017f8:	2002      	movs	r0, #2
 80017fa:	e7b9      	b.n	8001770 <HAL_ADC_Start+0x24>
 80017fc:	000f4240 	.word	0x000f4240
 8001800:	20000004 	.word	0x20000004
 8001804:	40012300 	.word	0x40012300
 8001808:	40012000 	.word	0x40012000

0800180c <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800180c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001810:	2b01      	cmp	r3, #1
 8001812:	d017      	beq.n	8001844 <HAL_ADC_Stop+0x38>
 8001814:	2301      	movs	r3, #1
 8001816:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800181a:	6803      	ldr	r3, [r0, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	f022 0201 	bic.w	r2, r2, #1
 8001822:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	07db      	lsls	r3, r3, #31
 8001828:	d407      	bmi.n	800183a <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 800182a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800182c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800183a:	2300      	movs	r3, #0
 800183c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001840:	4618      	mov	r0, r3
 8001842:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8001844:	2002      	movs	r0, #2
}
 8001846:	4770      	bx	lr

08001848 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001848:	6803      	ldr	r3, [r0, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
{
 800184c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800184e:	0556      	lsls	r6, r2, #21
{
 8001850:	4604      	mov	r4, r0
 8001852:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001854:	d50b      	bpl.n	800186e <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001856:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001858:	05d8      	lsls	r0, r3, #23
 800185a:	d508      	bpl.n	800186e <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800185c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800185e:	f043 0320 	orr.w	r3, r3, #32
 8001862:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8001864:	2300      	movs	r3, #0
 8001866:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 800186a:	2001      	movs	r0, #1
 800186c:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 800186e:	f7ff feaf 	bl	80015d0 <HAL_GetTick>
 8001872:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	0792      	lsls	r2, r2, #30
 800187a:	d50c      	bpl.n	8001896 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800187c:	f06f 0212 	mvn.w	r2, #18
 8001880:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001882:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001884:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001888:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001890:	d013      	beq.n	80018ba <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 8001892:	2000      	movs	r0, #0
 8001894:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001896:	1c69      	adds	r1, r5, #1
 8001898:	d0ed      	beq.n	8001876 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800189a:	b945      	cbnz	r5, 80018ae <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800189c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800189e:	f043 0304 	orr.w	r3, r3, #4
 80018a2:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80018a4:	2300      	movs	r3, #0
 80018a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 80018aa:	2003      	movs	r0, #3
 80018ac:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80018ae:	f7ff fe8f 	bl	80015d0 <HAL_GetTick>
 80018b2:	1b80      	subs	r0, r0, r6
 80018b4:	4285      	cmp	r5, r0
 80018b6:	d2dd      	bcs.n	8001874 <HAL_ADC_PollForConversion+0x2c>
 80018b8:	e7f0      	b.n	800189c <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018ba:	69a2      	ldr	r2, [r4, #24]
 80018bc:	2a00      	cmp	r2, #0
 80018be:	d1e8      	bne.n	8001892 <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018c2:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80018c6:	d002      	beq.n	80018ce <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018c8:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018ca:	055b      	lsls	r3, r3, #21
 80018cc:	d4e1      	bmi.n	8001892 <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018d4:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018d6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80018d8:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80018dc:	d1d9      	bne.n	8001892 <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6423      	str	r3, [r4, #64]	; 0x40
}
 80018e6:	bd70      	pop	{r4, r5, r6, pc}

080018e8 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80018e8:	6803      	ldr	r3, [r0, #0]
 80018ea:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80018ec:	4770      	bx	lr

080018ee <HAL_ADC_ConvCpltCallback>:
 80018ee:	4770      	bx	lr

080018f0 <HAL_ADC_LevelOutOfWindowCallback>:
 80018f0:	4770      	bx	lr

080018f2 <HAL_ADC_ErrorCallback>:
{
 80018f2:	4770      	bx	lr

080018f4 <HAL_ADC_IRQHandler>:
{
 80018f4:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80018f6:	6803      	ldr	r3, [r0, #0]
 80018f8:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80018fa:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80018fc:	078d      	lsls	r5, r1, #30
{
 80018fe:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 8001900:	d52b      	bpl.n	800195a <HAL_ADC_IRQHandler+0x66>
 8001902:	0690      	lsls	r0, r2, #26
 8001904:	d529      	bpl.n	800195a <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001906:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001908:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800190a:	bf5e      	ittt	pl
 800190c:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 800190e:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001912:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001914:	689a      	ldr	r2, [r3, #8]
 8001916:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800191a:	d117      	bne.n	800194c <HAL_ADC_IRQHandler+0x58>
 800191c:	69a2      	ldr	r2, [r4, #24]
 800191e:	b9aa      	cbnz	r2, 800194c <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001922:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001926:	d002      	beq.n	800192e <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001928:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800192a:	0552      	lsls	r2, r2, #21
 800192c:	d40e      	bmi.n	800194c <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	f022 0220 	bic.w	r2, r2, #32
 8001934:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001936:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800193c:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800193e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001940:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001942:	bf5e      	ittt	pl
 8001944:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001946:	f043 0301 	orrpl.w	r3, r3, #1
 800194a:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800194c:	4620      	mov	r0, r4
 800194e:	f7ff ffce 	bl	80018ee <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001952:	6823      	ldr	r3, [r4, #0]
 8001954:	f06f 0212 	mvn.w	r2, #18
 8001958:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800195a:	6823      	ldr	r3, [r4, #0]
 800195c:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800195e:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001960:	074d      	lsls	r5, r1, #29
 8001962:	d532      	bpl.n	80019ca <HAL_ADC_IRQHandler+0xd6>
 8001964:	0610      	lsls	r0, r2, #24
 8001966:	d530      	bpl.n	80019ca <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001968:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800196a:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800196c:	bf5e      	ittt	pl
 800196e:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001970:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8001974:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800197c:	d11e      	bne.n	80019bc <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800197e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001980:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001984:	d002      	beq.n	800198c <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001986:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001988:	0552      	lsls	r2, r2, #21
 800198a:	d417      	bmi.n	80019bc <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800198c:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800198e:	0555      	lsls	r5, r2, #21
 8001990:	d414      	bmi.n	80019bc <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001992:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001994:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001998:	d110      	bne.n	80019bc <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800199a:	69a2      	ldr	r2, [r4, #24]
 800199c:	b972      	cbnz	r2, 80019bc <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019a4:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80019a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019ac:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80019ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019b0:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019b2:	bf5e      	ittt	pl
 80019b4:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 80019b6:	f043 0301 	orrpl.w	r3, r3, #1
 80019ba:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019bc:	4620      	mov	r0, r4
 80019be:	f000 f8c3 	bl	8001b48 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019c2:	6823      	ldr	r3, [r4, #0]
 80019c4:	f06f 020c 	mvn.w	r2, #12
 80019c8:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80019ca:	6823      	ldr	r3, [r4, #0]
 80019cc:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80019ce:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80019d0:	07c9      	lsls	r1, r1, #31
 80019d2:	d50f      	bpl.n	80019f4 <HAL_ADC_IRQHandler+0x100>
 80019d4:	0655      	lsls	r5, r2, #25
 80019d6:	d50d      	bpl.n	80019f4 <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	07d8      	lsls	r0, r3, #31
 80019dc:	d50a      	bpl.n	80019f4 <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019e4:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019e6:	4620      	mov	r0, r4
 80019e8:	f7ff ff82 	bl	80018f0 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	f06f 0201 	mvn.w	r2, #1
 80019f2:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80019f4:	6823      	ldr	r3, [r4, #0]
 80019f6:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80019f8:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80019fa:	0689      	lsls	r1, r1, #26
 80019fc:	d50d      	bpl.n	8001a1a <HAL_ADC_IRQHandler+0x126>
 80019fe:	0152      	lsls	r2, r2, #5
 8001a00:	d50b      	bpl.n	8001a1a <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a02:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a04:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a08:	f042 0202 	orr.w	r2, r2, #2
 8001a0c:	6462      	str	r2, [r4, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc);
 8001a0e:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a10:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 8001a12:	f7ff ff6e 	bl	80018f2 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a16:	6823      	ldr	r3, [r4, #0]
 8001a18:	601d      	str	r5, [r3, #0]
 8001a1a:	bd38      	pop	{r3, r4, r5, pc}

08001a1c <HAL_ADC_ConfigChannel>:
{
 8001a1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001a22:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	f000 8083 	beq.w	8001b32 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a2c:	680d      	ldr	r5, [r1, #0]
 8001a2e:	6804      	ldr	r4, [r0, #0]
 8001a30:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8001a32:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a34:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001a36:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001a3a:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a3c:	d92a      	bls.n	8001a94 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a3e:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001a42:	68e7      	ldr	r7, [r4, #12]
 8001a44:	3b1e      	subs	r3, #30
 8001a46:	f04f 0e07 	mov.w	lr, #7
 8001a4a:	fa0e fe03 	lsl.w	lr, lr, r3
 8001a4e:	ea27 070e 	bic.w	r7, r7, lr
 8001a52:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a54:	68e7      	ldr	r7, [r4, #12]
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	433b      	orrs	r3, r7
 8001a5c:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8001a5e:	684a      	ldr	r2, [r1, #4]
 8001a60:	2a06      	cmp	r2, #6
 8001a62:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001a66:	d825      	bhi.n	8001ab4 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a68:	4413      	add	r3, r2
 8001a6a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001a6c:	1f59      	subs	r1, r3, #5
 8001a6e:	231f      	movs	r3, #31
 8001a70:	408b      	lsls	r3, r1
 8001a72:	ea27 0303 	bic.w	r3, r7, r3
 8001a76:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a78:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001a7a:	fa06 f101 	lsl.w	r1, r6, r1
 8001a7e:	4311      	orrs	r1, r2
 8001a80:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_ADC_ConfigChannel+0x11c>)
 8001a84:	429c      	cmp	r4, r3
 8001a86:	d034      	beq.n	8001af2 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001a8e:	4618      	mov	r0, r3
}
 8001a90:	b003      	add	sp, #12
 8001a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a94:	6927      	ldr	r7, [r4, #16]
 8001a96:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001a9a:	f04f 0e07 	mov.w	lr, #7
 8001a9e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001aa2:	ea27 070e 	bic.w	r7, r7, lr
 8001aa6:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001aa8:	6927      	ldr	r7, [r4, #16]
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	433b      	orrs	r3, r7
 8001ab0:	6123      	str	r3, [r4, #16]
 8001ab2:	e7d4      	b.n	8001a5e <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8001ab4:	2a0c      	cmp	r2, #12
 8001ab6:	d80e      	bhi.n	8001ad6 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ab8:	4413      	add	r3, r2
 8001aba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001abc:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001ac0:	231f      	movs	r3, #31
 8001ac2:	4093      	lsls	r3, r2
 8001ac4:	ea21 0303 	bic.w	r3, r1, r3
 8001ac8:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001aca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001acc:	fa06 f202 	lsl.w	r2, r6, r2
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	6322      	str	r2, [r4, #48]	; 0x30
 8001ad4:	e7d5      	b.n	8001a82 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001ad6:	4413      	add	r3, r2
 8001ad8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001ada:	3b41      	subs	r3, #65	; 0x41
 8001adc:	221f      	movs	r2, #31
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	ea21 0202 	bic.w	r2, r1, r2
 8001ae4:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ae6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001ae8:	fa06 f103 	lsl.w	r1, r6, r3
 8001aec:	4311      	orrs	r1, r2
 8001aee:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001af0:	e7c7      	b.n	8001a82 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001af2:	2d12      	cmp	r5, #18
 8001af4:	d104      	bne.n	8001b00 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001af6:	4a11      	ldr	r2, [pc, #68]	; (8001b3c <HAL_ADC_ConfigChannel+0x120>)
 8001af8:	6853      	ldr	r3, [r2, #4]
 8001afa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001afe:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b00:	f1a5 0310 	sub.w	r3, r5, #16
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d8bf      	bhi.n	8001a88 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b08:	4a0c      	ldr	r2, [pc, #48]	; (8001b3c <HAL_ADC_ConfigChannel+0x120>)
 8001b0a:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b0c:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b12:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b14:	d1b8      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b16:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <HAL_ADC_ConfigChannel+0x124>)
 8001b18:	4a0a      	ldr	r2, [pc, #40]	; (8001b44 <HAL_ADC_ConfigChannel+0x128>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	fbb3 f2f2 	udiv	r2, r3, r2
 8001b20:	230a      	movs	r3, #10
 8001b22:	4353      	muls	r3, r2
        counter--;
 8001b24:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d0ad      	beq.n	8001a88 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001b2c:	9b01      	ldr	r3, [sp, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	e7f8      	b.n	8001b24 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 8001b32:	2002      	movs	r0, #2
 8001b34:	e7ac      	b.n	8001a90 <HAL_ADC_ConfigChannel+0x74>
 8001b36:	bf00      	nop
 8001b38:	40012000 	.word	0x40012000
 8001b3c:	40012300 	.word	0x40012300
 8001b40:	20000004 	.word	0x20000004
 8001b44:	000f4240 	.word	0x000f4240

08001b48 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b4c:	4a07      	ldr	r2, [pc, #28]	; (8001b6c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b4e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b50:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b54:	041b      	lsls	r3, r3, #16
 8001b56:	0c1b      	lsrs	r3, r3, #16
 8001b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001b5c:	0200      	lsls	r0, r0, #8
 8001b5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b62:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001b66:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001b68:	60d3      	str	r3, [r2, #12]
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b72:	b530      	push	{r4, r5, lr}
 8001b74:	68dc      	ldr	r4, [r3, #12]
 8001b76:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	bf28      	it	cs
 8001b84:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b86:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b88:	f04f 0501 	mov.w	r5, #1
 8001b8c:	fa05 f303 	lsl.w	r3, r5, r3
 8001b90:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b94:	bf8c      	ite	hi
 8001b96:	3c03      	subhi	r4, #3
 8001b98:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9a:	4019      	ands	r1, r3
 8001b9c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b9e:	fa05 f404 	lsl.w	r4, r5, r4
 8001ba2:	3c01      	subs	r4, #1
 8001ba4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001ba6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba8:	ea42 0201 	orr.w	r2, r2, r1
 8001bac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb0:	bfaf      	iteee	ge
 8001bb2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	f000 000f 	andlt.w	r0, r0, #15
 8001bba:	4b06      	ldrlt	r3, [pc, #24]	; (8001bd4 <HAL_NVIC_SetPriority+0x64>)
 8001bbc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbe:	bfa5      	ittet	ge
 8001bc0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001bc4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001bcc:	bd30      	pop	{r4, r5, pc}
 8001bce:	bf00      	nop
 8001bd0:	e000ed00 	.word	0xe000ed00
 8001bd4:	e000ed14 	.word	0xe000ed14

08001bd8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001bd8:	0942      	lsrs	r2, r0, #5
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f000 001f 	and.w	r0, r0, #31
 8001be0:	fa03 f000 	lsl.w	r0, r3, r0
 8001be4:	4b01      	ldr	r3, [pc, #4]	; (8001bec <HAL_NVIC_EnableIRQ+0x14>)
 8001be6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001bea:	4770      	bx	lr
 8001bec:	e000e100 	.word	0xe000e100

08001bf0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf0:	3801      	subs	r0, #1
 8001bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001bf6:	d20a      	bcs.n	8001c0e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfa:	4a07      	ldr	r2, [pc, #28]	; (8001c18 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bfc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfe:	21f0      	movs	r1, #240	; 0xf0
 8001c00:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c04:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c06:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c08:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001c0e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000e010 	.word	0xe000e010
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001c1c:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001c1e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001c20:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001c22:	bf0c      	ite	eq
 8001c24:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001c28:	f022 0204 	bicne.w	r2, r2, #4
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	4770      	bx	lr
 8001c30:	e000e010 	.word	0xe000e010

08001c34 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001c34:	4770      	bx	lr

08001c36 <HAL_SYSTICK_IRQHandler>:
{
 8001c36:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001c38:	f7ff fffc 	bl	8001c34 <HAL_SYSTICK_Callback>
 8001c3c:	bd08      	pop	{r3, pc}

08001c3e <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c3e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d003      	beq.n	8001c4e <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c46:	2380      	movs	r3, #128	; 0x80
 8001c48:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001c4a:	2001      	movs	r0, #1
 8001c4c:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c4e:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c50:	2305      	movs	r3, #5
 8001c52:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001c56:	6813      	ldr	r3, [r2, #0]
 8001c58:	f023 0301 	bic.w	r3, r3, #1
 8001c5c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001c5e:	2000      	movs	r0, #0
}
 8001c60:	4770      	bx	lr
	...

08001c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c68:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c6a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001e1c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c70:	4a68      	ldr	r2, [pc, #416]	; (8001e14 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c72:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001e20 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c76:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c78:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001c7a:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c7e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001c80:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c84:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001c88:	45b6      	cmp	lr, r6
 8001c8a:	f040 80ae 	bne.w	8001dea <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c8e:	684c      	ldr	r4, [r1, #4]
 8001c90:	f024 0710 	bic.w	r7, r4, #16
 8001c94:	2f02      	cmp	r7, #2
 8001c96:	d116      	bne.n	8001cc6 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001c98:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001c9c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ca0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001ca4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ca8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001cac:	f04f 0c0f 	mov.w	ip, #15
 8001cb0:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001cb4:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cb8:	690d      	ldr	r5, [r1, #16]
 8001cba:	fa05 f50b 	lsl.w	r5, r5, fp
 8001cbe:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001cc2:	f8ca 5020 	str.w	r5, [sl, #32]
 8001cc6:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cca:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001ccc:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cd0:	fa05 f50a 	lsl.w	r5, r5, sl
 8001cd4:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cd6:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cda:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cde:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ce2:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ce4:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ce8:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001cea:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cee:	d811      	bhi.n	8001d14 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001cf0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cf2:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cf6:	68cf      	ldr	r7, [r1, #12]
 8001cf8:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001cfc:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001d00:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001d02:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d04:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d08:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001d0c:	409f      	lsls	r7, r3
 8001d0e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001d12:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001d14:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d16:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d18:	688f      	ldr	r7, [r1, #8]
 8001d1a:	fa07 f70a 	lsl.w	r7, r7, sl
 8001d1e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001d20:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d22:	00e5      	lsls	r5, r4, #3
 8001d24:	d561      	bpl.n	8001dea <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d26:	f04f 0b00 	mov.w	fp, #0
 8001d2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8001d2e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d32:	4d39      	ldr	r5, [pc, #228]	; (8001e18 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d34:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001d38:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001d3c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001d40:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001d44:	9703      	str	r7, [sp, #12]
 8001d46:	9f03      	ldr	r7, [sp, #12]
 8001d48:	f023 0703 	bic.w	r7, r3, #3
 8001d4c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001d50:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d54:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001d58:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d5c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001d60:	f04f 0e0f 	mov.w	lr, #15
 8001d64:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d68:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d6a:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d6e:	d043      	beq.n	8001df8 <HAL_GPIO_Init+0x194>
 8001d70:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d74:	42a8      	cmp	r0, r5
 8001d76:	d041      	beq.n	8001dfc <HAL_GPIO_Init+0x198>
 8001d78:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d7c:	42a8      	cmp	r0, r5
 8001d7e:	d03f      	beq.n	8001e00 <HAL_GPIO_Init+0x19c>
 8001d80:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d84:	42a8      	cmp	r0, r5
 8001d86:	d03d      	beq.n	8001e04 <HAL_GPIO_Init+0x1a0>
 8001d88:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d8c:	42a8      	cmp	r0, r5
 8001d8e:	d03b      	beq.n	8001e08 <HAL_GPIO_Init+0x1a4>
 8001d90:	4548      	cmp	r0, r9
 8001d92:	d03b      	beq.n	8001e0c <HAL_GPIO_Init+0x1a8>
 8001d94:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d98:	42a8      	cmp	r0, r5
 8001d9a:	d039      	beq.n	8001e10 <HAL_GPIO_Init+0x1ac>
 8001d9c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001da0:	42a8      	cmp	r0, r5
 8001da2:	bf14      	ite	ne
 8001da4:	2508      	movne	r5, #8
 8001da6:	2507      	moveq	r5, #7
 8001da8:	fa05 f50c 	lsl.w	r5, r5, ip
 8001dac:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001db0:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001db2:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001db4:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db6:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001dba:	bf0c      	ite	eq
 8001dbc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001dbe:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001dc0:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001dc2:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dc4:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001dc8:	bf0c      	ite	eq
 8001dca:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001dcc:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001dce:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dd0:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dd2:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001dd6:	bf0c      	ite	eq
 8001dd8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001dda:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001ddc:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001dde:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001de0:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001de2:	bf54      	ite	pl
 8001de4:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001de6:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001de8:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dea:	3301      	adds	r3, #1
 8001dec:	2b10      	cmp	r3, #16
 8001dee:	f47f af44 	bne.w	8001c7a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001df2:	b005      	add	sp, #20
 8001df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001df8:	465d      	mov	r5, fp
 8001dfa:	e7d5      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001dfc:	2501      	movs	r5, #1
 8001dfe:	e7d3      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001e00:	2502      	movs	r5, #2
 8001e02:	e7d1      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001e04:	2503      	movs	r5, #3
 8001e06:	e7cf      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001e08:	2504      	movs	r5, #4
 8001e0a:	e7cd      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001e0c:	2505      	movs	r5, #5
 8001e0e:	e7cb      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001e10:	2506      	movs	r5, #6
 8001e12:	e7c9      	b.n	8001da8 <HAL_GPIO_Init+0x144>
 8001e14:	40013c00 	.word	0x40013c00
 8001e18:	40020000 	.word	0x40020000
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40021400 	.word	0x40021400

08001e24 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e24:	b10a      	cbz	r2, 8001e2a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e26:	6181      	str	r1, [r0, #24]
 8001e28:	4770      	bx	lr
 8001e2a:	0409      	lsls	r1, r1, #16
 8001e2c:	e7fb      	b.n	8001e26 <HAL_GPIO_WritePin+0x2>

08001e2e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001e2e:	6943      	ldr	r3, [r0, #20]
 8001e30:	4059      	eors	r1, r3
 8001e32:	6141      	str	r1, [r0, #20]
 8001e34:	4770      	bx	lr

08001e36 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e36:	6802      	ldr	r2, [r0, #0]
 8001e38:	6953      	ldr	r3, [r2, #20]
 8001e3a:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001e3e:	d00d      	beq.n	8001e5c <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e40:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001e44:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001e46:	2304      	movs	r3, #4
 8001e48:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001e4a:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e50:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001e54:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001e58:	2001      	movs	r0, #1
 8001e5a:	4770      	bx	lr
  }
  return HAL_OK;
 8001e5c:	4618      	mov	r0, r3
}
 8001e5e:	4770      	bx	lr

08001e60 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e64:	4604      	mov	r4, r0
 8001e66:	4617      	mov	r7, r2
 8001e68:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e6a:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001e6e:	b28e      	uxth	r6, r1
 8001e70:	6825      	ldr	r5, [r4, #0]
 8001e72:	f1b8 0f01 	cmp.w	r8, #1
 8001e76:	bf0c      	ite	eq
 8001e78:	696b      	ldreq	r3, [r5, #20]
 8001e7a:	69ab      	ldrne	r3, [r5, #24]
 8001e7c:	ea36 0303 	bics.w	r3, r6, r3
 8001e80:	bf14      	ite	ne
 8001e82:	2001      	movne	r0, #1
 8001e84:	2000      	moveq	r0, #0
 8001e86:	b908      	cbnz	r0, 8001e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e8c:	696b      	ldr	r3, [r5, #20]
 8001e8e:	055a      	lsls	r2, r3, #21
 8001e90:	d512      	bpl.n	8001eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e92:	682b      	ldr	r3, [r5, #0]
 8001e94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e98:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e9a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001e9e:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001ea0:	2304      	movs	r3, #4
 8001ea2:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001ea4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001eaa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001eae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001eb8:	1c7b      	adds	r3, r7, #1
 8001eba:	d0d9      	beq.n	8001e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001ebc:	b94f      	cbnz	r7, 8001ed2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001ebe:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001ec0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001ec2:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001ec4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001ec8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001ecc:	2003      	movs	r0, #3
 8001ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001ed2:	f7ff fb7d 	bl	80015d0 <HAL_GetTick>
 8001ed6:	eba0 0009 	sub.w	r0, r0, r9
 8001eda:	4287      	cmp	r7, r0
 8001edc:	d2c8      	bcs.n	8001e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001ede:	e7ee      	b.n	8001ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001ee0 <I2C_WaitOnFlagUntilTimeout>:
{
 8001ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ee4:	9e08      	ldr	r6, [sp, #32]
 8001ee6:	4604      	mov	r4, r0
 8001ee8:	4690      	mov	r8, r2
 8001eea:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001eec:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001ef0:	b28d      	uxth	r5, r1
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	f1b9 0f01 	cmp.w	r9, #1
 8001ef8:	bf0c      	ite	eq
 8001efa:	695b      	ldreq	r3, [r3, #20]
 8001efc:	699b      	ldrne	r3, [r3, #24]
 8001efe:	ea35 0303 	bics.w	r3, r5, r3
 8001f02:	bf0c      	ite	eq
 8001f04:	2301      	moveq	r3, #1
 8001f06:	2300      	movne	r3, #0
 8001f08:	4543      	cmp	r3, r8
 8001f0a:	d002      	beq.n	8001f12 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001f0c:	2000      	movs	r0, #0
}
 8001f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001f12:	1c7b      	adds	r3, r7, #1
 8001f14:	d0ed      	beq.n	8001ef2 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001f16:	b95f      	cbnz	r7, 8001f30 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001f18:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001f1a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001f1c:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001f1e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001f22:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001f26:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f28:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001f30:	f7ff fb4e 	bl	80015d0 <HAL_GetTick>
 8001f34:	1b80      	subs	r0, r0, r6
 8001f36:	4287      	cmp	r7, r0
 8001f38:	d2db      	bcs.n	8001ef2 <I2C_WaitOnFlagUntilTimeout+0x12>
 8001f3a:	e7ed      	b.n	8001f18 <I2C_WaitOnFlagUntilTimeout+0x38>

08001f3c <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001f3c:	b570      	push	{r4, r5, r6, lr}
 8001f3e:	4604      	mov	r4, r0
 8001f40:	460d      	mov	r5, r1
 8001f42:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f44:	6823      	ldr	r3, [r4, #0]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	061b      	lsls	r3, r3, #24
 8001f4a:	d501      	bpl.n	8001f50 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f50:	4620      	mov	r0, r4
 8001f52:	f7ff ff70 	bl	8001e36 <I2C_IsAcknowledgeFailed>
 8001f56:	b9a8      	cbnz	r0, 8001f84 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001f58:	1c6a      	adds	r2, r5, #1
 8001f5a:	d0f3      	beq.n	8001f44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001f5c:	b965      	cbnz	r5, 8001f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f60:	f043 0320 	orr.w	r3, r3, #32
 8001f64:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001f66:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001f6c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001f70:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001f74:	2003      	movs	r0, #3
 8001f76:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001f78:	f7ff fb2a 	bl	80015d0 <HAL_GetTick>
 8001f7c:	1b80      	subs	r0, r0, r6
 8001f7e:	4285      	cmp	r5, r0
 8001f80:	d2e0      	bcs.n	8001f44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001f82:	e7ec      	b.n	8001f5e <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001f84:	2001      	movs	r0, #1
}
 8001f86:	bd70      	pop	{r4, r5, r6, pc}

08001f88 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001f88:	b570      	push	{r4, r5, r6, lr}
 8001f8a:	4604      	mov	r4, r0
 8001f8c:	460d      	mov	r5, r1
 8001f8e:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f90:	6820      	ldr	r0, [r4, #0]
 8001f92:	6943      	ldr	r3, [r0, #20]
 8001f94:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001f98:	d001      	beq.n	8001f9e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001f9a:	2000      	movs	r0, #0
}
 8001f9c:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001f9e:	6942      	ldr	r2, [r0, #20]
 8001fa0:	06d2      	lsls	r2, r2, #27
 8001fa2:	d50b      	bpl.n	8001fbc <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fa4:	f06f 0210 	mvn.w	r2, #16
 8001fa8:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001faa:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fac:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001fae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001fb2:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001fb4:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001fb6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001fba:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001fbc:	b95d      	cbnz	r5, 8001fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fc0:	f043 0320 	orr.w	r3, r3, #32
 8001fc4:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001fc6:	2320      	movs	r3, #32
 8001fc8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001fd2:	2003      	movs	r0, #3
 8001fd4:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001fd6:	f7ff fafb 	bl	80015d0 <HAL_GetTick>
 8001fda:	1b80      	subs	r0, r0, r6
 8001fdc:	4285      	cmp	r5, r0
 8001fde:	d2d7      	bcs.n	8001f90 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001fe0:	e7ed      	b.n	8001fbe <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08001fe2 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8001fe2:	b570      	push	{r4, r5, r6, lr}
 8001fe4:	4604      	mov	r4, r0
 8001fe6:	460d      	mov	r5, r1
 8001fe8:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	075b      	lsls	r3, r3, #29
 8001ff0:	d501      	bpl.n	8001ff6 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ff6:	4620      	mov	r0, r4
 8001ff8:	f7ff ff1d 	bl	8001e36 <I2C_IsAcknowledgeFailed>
 8001ffc:	b9a8      	cbnz	r0, 800202a <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001ffe:	1c6a      	adds	r2, r5, #1
 8002000:	d0f3      	beq.n	8001fea <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002002:	b965      	cbnz	r5, 800201e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002004:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002006:	f043 0320 	orr.w	r3, r3, #32
 800200a:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 800200c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800200e:	2300      	movs	r3, #0
 8002010:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8002012:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8002016:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800201a:	2003      	movs	r0, #3
 800201c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800201e:	f7ff fad7 	bl	80015d0 <HAL_GetTick>
 8002022:	1b80      	subs	r0, r0, r6
 8002024:	4285      	cmp	r5, r0
 8002026:	d2e0      	bcs.n	8001fea <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8002028:	e7ec      	b.n	8002004 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 800202a:	2001      	movs	r0, #1
}
 800202c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002030 <HAL_I2C_Init>:
{
 8002030:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8002032:	4604      	mov	r4, r0
 8002034:	2800      	cmp	r0, #0
 8002036:	d062      	beq.n	80020fe <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002038:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800203c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002040:	b91b      	cbnz	r3, 800204a <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8002042:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002046:	f7ff f981 	bl	800134c <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 800204a:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800204c:	4e2d      	ldr	r6, [pc, #180]	; (8002104 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 800204e:	4d2e      	ldr	r5, [pc, #184]	; (8002108 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002050:	2324      	movs	r3, #36	; 0x24
 8002052:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002056:	6813      	ldr	r3, [r2, #0]
 8002058:	f023 0301 	bic.w	r3, r3, #1
 800205c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800205e:	f001 fa67 	bl	8003530 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002062:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8002064:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002066:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800206a:	42b3      	cmp	r3, r6
 800206c:	bf84      	itt	hi
 800206e:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8002072:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8002074:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002076:	bf91      	iteee	ls
 8002078:	1c69      	addls	r1, r5, #1
 800207a:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 800207e:	fbb1 f1f5 	udivhi	r1, r1, r5
 8002082:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002084:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002086:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002088:	d821      	bhi.n	80020ce <HAL_I2C_Init+0x9e>
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002090:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002094:	2b03      	cmp	r3, #3
 8002096:	bf98      	it	ls
 8002098:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800209a:	6a21      	ldr	r1, [r4, #32]
 800209c:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800209e:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020a0:	430b      	orrs	r3, r1
 80020a2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80020a4:	68e1      	ldr	r1, [r4, #12]
 80020a6:	6923      	ldr	r3, [r4, #16]
 80020a8:	430b      	orrs	r3, r1
 80020aa:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80020ac:	69a1      	ldr	r1, [r4, #24]
 80020ae:	6963      	ldr	r3, [r4, #20]
 80020b0:	430b      	orrs	r3, r1
 80020b2:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80020b4:	6813      	ldr	r3, [r2, #0]
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020bc:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80020be:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020c0:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020c6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020c8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80020cc:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80020ce:	68a1      	ldr	r1, [r4, #8]
 80020d0:	b949      	cbnz	r1, 80020e6 <HAL_I2C_Init+0xb6>
 80020d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80020d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80020da:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80020de:	b163      	cbz	r3, 80020fa <HAL_I2C_Init+0xca>
 80020e0:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 80020e4:	e7d9      	b.n	800209a <HAL_I2C_Init+0x6a>
 80020e6:	2119      	movs	r1, #25
 80020e8:	434b      	muls	r3, r1
 80020ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80020ee:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80020f2:	b113      	cbz	r3, 80020fa <HAL_I2C_Init+0xca>
 80020f4:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80020f8:	e7cf      	b.n	800209a <HAL_I2C_Init+0x6a>
 80020fa:	2001      	movs	r0, #1
 80020fc:	e7cd      	b.n	800209a <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 80020fe:	2001      	movs	r0, #1
}
 8002100:	bd70      	pop	{r4, r5, r6, pc}
 8002102:	bf00      	nop
 8002104:	000186a0 	.word	0x000186a0
 8002108:	000f4240 	.word	0x000f4240

0800210c <HAL_I2C_Master_Transmit>:
{
 800210c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002110:	4604      	mov	r4, r0
 8002112:	461f      	mov	r7, r3
 8002114:	460d      	mov	r5, r1
 8002116:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8002118:	f7ff fa5a 	bl	80015d0 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 800211c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002120:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8002122:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002124:	d004      	beq.n	8002130 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8002126:	2502      	movs	r5, #2
}
 8002128:	4628      	mov	r0, r5
 800212a:	b004      	add	sp, #16
 800212c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002130:	9000      	str	r0, [sp, #0]
 8002132:	2319      	movs	r3, #25
 8002134:	2201      	movs	r2, #1
 8002136:	495d      	ldr	r1, [pc, #372]	; (80022ac <HAL_I2C_Master_Transmit+0x1a0>)
 8002138:	4620      	mov	r0, r4
 800213a:	f7ff fed1 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 800213e:	2800      	cmp	r0, #0
 8002140:	d1f1      	bne.n	8002126 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8002142:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002146:	2b01      	cmp	r3, #1
 8002148:	d0ed      	beq.n	8002126 <HAL_I2C_Master_Transmit+0x1a>
 800214a:	2301      	movs	r3, #1
 800214c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002150:	6823      	ldr	r3, [r4, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002156:	bf5e      	ittt	pl
 8002158:	681a      	ldrpl	r2, [r3, #0]
 800215a:	f042 0201 	orrpl.w	r2, r2, #1
 800215e:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002166:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002168:	2221      	movs	r2, #33	; 0x21
 800216a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800216e:	2210      	movs	r2, #16
 8002170:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002174:	2200      	movs	r2, #0
 8002176:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002178:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 800217c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800217e:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002180:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002182:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002184:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8002186:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800218a:	2a04      	cmp	r2, #4
 800218c:	d004      	beq.n	8002198 <HAL_I2C_Master_Transmit+0x8c>
 800218e:	2a01      	cmp	r2, #1
 8002190:	d002      	beq.n	8002198 <HAL_I2C_Master_Transmit+0x8c>
 8002192:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002196:	d104      	bne.n	80021a2 <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	e002      	b.n	80021a8 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80021a2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80021a4:	2a12      	cmp	r2, #18
 80021a6:	d0f7      	beq.n	8002198 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021a8:	9600      	str	r6, [sp, #0]
 80021aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80021ac:	2200      	movs	r2, #0
 80021ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021b2:	4620      	mov	r0, r4
 80021b4:	f7ff fe94 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 80021b8:	bb28      	cbnz	r0, 8002206 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021ba:	6923      	ldr	r3, [r4, #16]
 80021bc:	6822      	ldr	r2, [r4, #0]
 80021be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021c2:	d112      	bne.n	80021ea <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021c4:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80021c8:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021ca:	4633      	mov	r3, r6
 80021cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80021ce:	4938      	ldr	r1, [pc, #224]	; (80022b0 <HAL_I2C_Master_Transmit+0x1a4>)
 80021d0:	4620      	mov	r0, r4
 80021d2:	f7ff fe45 	bl	8001e60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021d6:	4605      	mov	r5, r0
 80021d8:	b9a0      	cbnz	r0, 8002204 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	9003      	str	r0, [sp, #12]
 80021de:	695a      	ldr	r2, [r3, #20]
 80021e0:	9203      	str	r2, [sp, #12]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	9303      	str	r3, [sp, #12]
 80021e6:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 80021e8:	e050      	b.n	800228c <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021ea:	11eb      	asrs	r3, r5, #7
 80021ec:	f003 0306 	and.w	r3, r3, #6
 80021f0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80021f4:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021f6:	492f      	ldr	r1, [pc, #188]	; (80022b4 <HAL_I2C_Master_Transmit+0x1a8>)
 80021f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80021fa:	4633      	mov	r3, r6
 80021fc:	4620      	mov	r0, r4
 80021fe:	f7ff fe2f 	bl	8001e60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002202:	b148      	cbz	r0, 8002218 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002204:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002206:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002208:	2b04      	cmp	r3, #4
 800220a:	f04f 0300 	mov.w	r3, #0
 800220e:	d107      	bne.n	8002220 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8002210:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8002214:	2501      	movs	r5, #1
 8002216:	e787      	b.n	8002128 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	b2ed      	uxtb	r5, r5
 800221c:	611d      	str	r5, [r3, #16]
 800221e:	e7d4      	b.n	80021ca <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8002220:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8002224:	2503      	movs	r5, #3
 8002226:	e77f      	b.n	8002128 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002228:	4632      	mov	r2, r6
 800222a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800222c:	4620      	mov	r0, r4
 800222e:	f7ff fe85 	bl	8001f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8002232:	b140      	cbz	r0, 8002246 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002234:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002236:	2b04      	cmp	r3, #4
 8002238:	d1f4      	bne.n	8002224 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800223a:	6822      	ldr	r2, [r4, #0]
 800223c:	6813      	ldr	r3, [r2, #0]
 800223e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	e7e6      	b.n	8002214 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002246:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002248:	6820      	ldr	r0, [r4, #0]
      hi2c->XferSize--;
 800224a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800224c:	1c4b      	adds	r3, r1, #1
 800224e:	6263      	str	r3, [r4, #36]	; 0x24
 8002250:	780b      	ldrb	r3, [r1, #0]
 8002252:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8002254:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002256:	3b01      	subs	r3, #1
 8002258:	b29b      	uxth	r3, r3
 800225a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800225c:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 800225e:	1e53      	subs	r3, r2, #1
 8002260:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002262:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8002264:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002266:	d50a      	bpl.n	800227e <HAL_I2C_Master_Transmit+0x172>
 8002268:	b14b      	cbz	r3, 800227e <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800226a:	1c8b      	adds	r3, r1, #2
 800226c:	6263      	str	r3, [r4, #36]	; 0x24
 800226e:	784b      	ldrb	r3, [r1, #1]
 8002270:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8002272:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002274:	3b01      	subs	r3, #1
 8002276:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8002278:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 800227a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800227c:	8522      	strh	r2, [r4, #40]	; 0x28
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800227e:	4632      	mov	r2, r6
 8002280:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002282:	4620      	mov	r0, r4
 8002284:	f7ff fead 	bl	8001fe2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002288:	2800      	cmp	r0, #0
 800228a:	d1d3      	bne.n	8002234 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 800228c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1ca      	bne.n	8002228 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002292:	6821      	ldr	r1, [r4, #0]
 8002294:	680a      	ldr	r2, [r1, #0]
 8002296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800229a:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800229c:	2220      	movs	r2, #32
 800229e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80022a2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022a6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 80022aa:	e73d      	b.n	8002128 <HAL_I2C_Master_Transmit+0x1c>
 80022ac:	00100002 	.word	0x00100002
 80022b0:	00010002 	.word	0x00010002
 80022b4:	00010008 	.word	0x00010008

080022b8 <HAL_I2C_Master_Receive>:
{
 80022b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80022bc:	4604      	mov	r4, r0
 80022be:	b089      	sub	sp, #36	; 0x24
 80022c0:	4698      	mov	r8, r3
 80022c2:	460d      	mov	r5, r1
 80022c4:	4691      	mov	r9, r2
 80022c6:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 80022c8:	f7ff f982 	bl	80015d0 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80022cc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80022d0:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 80022d2:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80022d4:	d004      	beq.n	80022e0 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 80022d6:	2502      	movs	r5, #2
}
 80022d8:	4628      	mov	r0, r5
 80022da:	b009      	add	sp, #36	; 0x24
 80022dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022e0:	9000      	str	r0, [sp, #0]
 80022e2:	2319      	movs	r3, #25
 80022e4:	2201      	movs	r2, #1
 80022e6:	499c      	ldr	r1, [pc, #624]	; (8002558 <HAL_I2C_Master_Receive+0x2a0>)
 80022e8:	4620      	mov	r0, r4
 80022ea:	f7ff fdf9 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 80022ee:	2800      	cmp	r0, #0
 80022f0:	d1f1      	bne.n	80022d6 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 80022f2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d0ed      	beq.n	80022d6 <HAL_I2C_Master_Receive+0x1e>
 80022fa:	2301      	movs	r3, #1
 80022fc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002300:	6823      	ldr	r3, [r4, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002306:	bf5e      	ittt	pl
 8002308:	681a      	ldrpl	r2, [r3, #0]
 800230a:	f042 0201 	orrpl.w	r2, r2, #1
 800230e:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002316:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002318:	2222      	movs	r2, #34	; 0x22
 800231a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800231e:	2210      	movs	r2, #16
 8002320:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002324:	2200      	movs	r2, #0
 8002326:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002328:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 800232c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002330:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002332:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002334:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002336:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002338:	6819      	ldr	r1, [r3, #0]
    hi2c->pBuffPtr    = pData;
 800233a:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800233e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002342:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002344:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002346:	d004      	beq.n	8002352 <HAL_I2C_Master_Receive+0x9a>
 8002348:	2a01      	cmp	r2, #1
 800234a:	d002      	beq.n	8002352 <HAL_I2C_Master_Receive+0x9a>
 800234c:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002350:	d104      	bne.n	800235c <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	e002      	b.n	8002362 <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800235c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800235e:	2a11      	cmp	r2, #17
 8002360:	d0f7      	beq.n	8002352 <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002362:	9600      	str	r6, [sp, #0]
 8002364:	463b      	mov	r3, r7
 8002366:	2200      	movs	r2, #0
 8002368:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800236c:	4620      	mov	r0, r4
 800236e:	f7ff fdb7 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 8002372:	2800      	cmp	r0, #0
 8002374:	d14a      	bne.n	800240c <HAL_I2C_Master_Receive+0x154>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002376:	6923      	ldr	r3, [r4, #16]
 8002378:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800237c:	6823      	ldr	r3, [r4, #0]
 800237e:	d136      	bne.n	80023ee <HAL_I2C_Master_Receive+0x136>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002380:	f045 0501 	orr.w	r5, r5, #1
 8002384:	b2ed      	uxtb	r5, r5
 8002386:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002388:	4633      	mov	r3, r6
 800238a:	463a      	mov	r2, r7
 800238c:	4973      	ldr	r1, [pc, #460]	; (800255c <HAL_I2C_Master_Receive+0x2a4>)
 800238e:	4620      	mov	r0, r4
 8002390:	f7ff fd66 	bl	8001e60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002394:	4605      	mov	r5, r0
 8002396:	2800      	cmp	r0, #0
 8002398:	d137      	bne.n	800240a <HAL_I2C_Master_Receive+0x152>
    if(hi2c->XferSize == 0U)
 800239a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800239c:	6823      	ldr	r3, [r4, #0]
 800239e:	2a00      	cmp	r2, #0
 80023a0:	d066      	beq.n	8002470 <HAL_I2C_Master_Receive+0x1b8>
    else if(hi2c->XferSize == 1U)
 80023a2:	2a01      	cmp	r2, #1
 80023a4:	d177      	bne.n	8002496 <HAL_I2C_Master_Receive+0x1de>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023ac:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ae:	9504      	str	r5, [sp, #16]
 80023b0:	695a      	ldr	r2, [r3, #20]
 80023b2:	9204      	str	r2, [sp, #16]
 80023b4:	699a      	ldr	r2, [r3, #24]
 80023b6:	9204      	str	r2, [sp, #16]
 80023b8:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023c0:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023c2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8002564 <HAL_I2C_Master_Receive+0x2ac>
    while(hi2c->XferSize > 0U)
 80023c6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d05b      	beq.n	8002484 <HAL_I2C_Master_Receive+0x1cc>
      if(hi2c->XferSize <= 3U)
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	f200 80cb 	bhi.w	8002568 <HAL_I2C_Master_Receive+0x2b0>
        if(hi2c->XferSize == 1U)
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d17a      	bne.n	80024cc <HAL_I2C_Master_Receive+0x214>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80023d6:	4632      	mov	r2, r6
 80023d8:	4639      	mov	r1, r7
 80023da:	4620      	mov	r0, r4
 80023dc:	f7ff fdd4 	bl	8001f88 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023e0:	2800      	cmp	r0, #0
 80023e2:	f000 8090 	beq.w	8002506 <HAL_I2C_Master_Receive+0x24e>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80023e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	d116      	bne.n	800241a <HAL_I2C_Master_Receive+0x162>
 80023ec:	e03e      	b.n	800246c <HAL_I2C_Master_Receive+0x1b4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80023ee:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80023f2:	f008 0806 	and.w	r8, r8, #6
 80023f6:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80023fa:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80023fc:	4958      	ldr	r1, [pc, #352]	; (8002560 <HAL_I2C_Master_Receive+0x2a8>)
 80023fe:	4633      	mov	r3, r6
 8002400:	463a      	mov	r2, r7
 8002402:	4620      	mov	r0, r4
 8002404:	f7ff fd2c 	bl	8001e60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002408:	b148      	cbz	r0, 800241e <HAL_I2C_Master_Receive+0x166>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800240a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800240c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800240e:	2b04      	cmp	r3, #4
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	d128      	bne.n	8002468 <HAL_I2C_Master_Receive+0x1b0>
        __HAL_UNLOCK(hi2c);
 8002416:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 800241a:	2501      	movs	r5, #1
 800241c:	e75c      	b.n	80022d8 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800241e:	6823      	ldr	r3, [r4, #0]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002420:	494e      	ldr	r1, [pc, #312]	; (800255c <HAL_I2C_Master_Receive+0x2a4>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002422:	b2ed      	uxtb	r5, r5
 8002424:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002426:	463a      	mov	r2, r7
 8002428:	4633      	mov	r3, r6
 800242a:	4620      	mov	r0, r4
 800242c:	f7ff fd18 	bl	8001e60 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002430:	4602      	mov	r2, r0
 8002432:	2800      	cmp	r0, #0
 8002434:	d1e9      	bne.n	800240a <HAL_I2C_Master_Receive+0x152>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002436:	6823      	ldr	r3, [r4, #0]
 8002438:	9007      	str	r0, [sp, #28]
 800243a:	6959      	ldr	r1, [r3, #20]
 800243c:	9107      	str	r1, [sp, #28]
 800243e:	6999      	ldr	r1, [r3, #24]
 8002440:	9107      	str	r1, [sp, #28]
 8002442:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002444:	6819      	ldr	r1, [r3, #0]
 8002446:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800244a:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800244c:	4620      	mov	r0, r4
 800244e:	9600      	str	r6, [sp, #0]
 8002450:	463b      	mov	r3, r7
 8002452:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002456:	f7ff fd43 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 800245a:	2800      	cmp	r0, #0
 800245c:	d1d6      	bne.n	800240c <HAL_I2C_Master_Receive+0x154>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800245e:	6822      	ldr	r2, [r4, #0]
 8002460:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8002464:	6113      	str	r3, [r2, #16]
 8002466:	e78f      	b.n	8002388 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 8002468:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 800246c:	2503      	movs	r5, #3
 800246e:	e733      	b.n	80022d8 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002470:	9503      	str	r5, [sp, #12]
 8002472:	695a      	ldr	r2, [r3, #20]
 8002474:	9203      	str	r2, [sp, #12]
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	9203      	str	r2, [sp, #12]
 800247a:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002482:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002484:	2320      	movs	r3, #32
 8002486:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800248a:	2300      	movs	r3, #0
 800248c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002490:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002494:	e720      	b.n	80022d8 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8002496:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002498:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 800249a:	d10d      	bne.n	80024b8 <HAL_I2C_Master_Receive+0x200>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800249c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024a0:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024a8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024aa:	9505      	str	r5, [sp, #20]
 80024ac:	695a      	ldr	r2, [r3, #20]
 80024ae:	9205      	str	r2, [sp, #20]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	9305      	str	r3, [sp, #20]
 80024b4:	9b05      	ldr	r3, [sp, #20]
 80024b6:	e784      	b.n	80023c2 <HAL_I2C_Master_Receive+0x10a>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80024b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024bc:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024be:	9506      	str	r5, [sp, #24]
 80024c0:	695a      	ldr	r2, [r3, #20]
 80024c2:	9206      	str	r2, [sp, #24]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	9306      	str	r3, [sp, #24]
 80024c8:	9b06      	ldr	r3, [sp, #24]
 80024ca:	e77a      	b.n	80023c2 <HAL_I2C_Master_Receive+0x10a>
        else if(hi2c->XferSize == 2U)
 80024cc:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024ce:	9600      	str	r6, [sp, #0]
 80024d0:	463b      	mov	r3, r7
 80024d2:	f04f 0200 	mov.w	r2, #0
 80024d6:	4641      	mov	r1, r8
 80024d8:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 80024da:	d122      	bne.n	8002522 <HAL_I2C_Master_Receive+0x26a>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024dc:	f7ff fd00 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 80024e0:	2800      	cmp	r0, #0
 80024e2:	d1c3      	bne.n	800246c <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80024e4:	6823      	ldr	r3, [r4, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ec:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80024ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	1c51      	adds	r1, r2, #1
 80024f4:	6261      	str	r1, [r4, #36]	; 0x24
 80024f6:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 80024f8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80024fa:	3b01      	subs	r3, #1
 80024fc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80024fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002500:	3b01      	subs	r3, #1
 8002502:	b29b      	uxth	r3, r3
 8002504:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002508:	1c5a      	adds	r2, r3, #1
 800250a:	6262      	str	r2, [r4, #36]	; 0x24
 800250c:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800250e:	6912      	ldr	r2, [r2, #16]
 8002510:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002512:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002514:	3b01      	subs	r3, #1
 8002516:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002518:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800251a:	3b01      	subs	r3, #1
 800251c:	b29b      	uxth	r3, r3
 800251e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002520:	e751      	b.n	80023c6 <HAL_I2C_Master_Receive+0x10e>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002522:	f7ff fcdd 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 8002526:	4602      	mov	r2, r0
 8002528:	2800      	cmp	r0, #0
 800252a:	d19f      	bne.n	800246c <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	6819      	ldr	r1, [r3, #0]
 8002530:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002534:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002536:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	1c48      	adds	r0, r1, #1
 800253c:	6260      	str	r0, [r4, #36]	; 0x24
 800253e:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8002540:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002542:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8002544:	3b01      	subs	r3, #1
 8002546:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002548:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800254a:	3b01      	subs	r3, #1
 800254c:	b29b      	uxth	r3, r3
 800254e:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002550:	4641      	mov	r1, r8
 8002552:	463b      	mov	r3, r7
 8002554:	4620      	mov	r0, r4
 8002556:	e7c1      	b.n	80024dc <HAL_I2C_Master_Receive+0x224>
 8002558:	00100002 	.word	0x00100002
 800255c:	00010002 	.word	0x00010002
 8002560:	00010008 	.word	0x00010008
 8002564:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002568:	4632      	mov	r2, r6
 800256a:	4639      	mov	r1, r7
 800256c:	4620      	mov	r0, r4
 800256e:	f7ff fd0b 	bl	8001f88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002572:	2800      	cmp	r0, #0
 8002574:	f47f af37 	bne.w	80023e6 <HAL_I2C_Master_Receive+0x12e>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	6262      	str	r2, [r4, #36]	; 0x24
 800257e:	6822      	ldr	r2, [r4, #0]
 8002580:	6912      	ldr	r2, [r2, #16]
 8002582:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002584:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002586:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8002588:	3b01      	subs	r3, #1
 800258a:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800258c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800258e:	3b01      	subs	r3, #1
 8002590:	b29b      	uxth	r3, r3
 8002592:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002594:	6953      	ldr	r3, [r2, #20]
 8002596:	075b      	lsls	r3, r3, #29
 8002598:	f57f af15 	bpl.w	80023c6 <HAL_I2C_Master_Receive+0x10e>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800259c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800259e:	1c59      	adds	r1, r3, #1
 80025a0:	6261      	str	r1, [r4, #36]	; 0x24
 80025a2:	e7b4      	b.n	800250e <HAL_I2C_Master_Receive+0x256>

080025a4 <HAL_I2C_IsDeviceReady>:
{
 80025a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025a8:	4604      	mov	r4, r0
 80025aa:	b085      	sub	sp, #20
 80025ac:	4698      	mov	r8, r3
 80025ae:	4689      	mov	r9, r1
 80025b0:	4692      	mov	sl, r2
  tickstart = HAL_GetTick();
 80025b2:	f7ff f80d 	bl	80015d0 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80025b6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80025ba:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 80025bc:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80025be:	d003      	beq.n	80025c8 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 80025c0:	2002      	movs	r0, #2
}
 80025c2:	b005      	add	sp, #20
 80025c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025c8:	9000      	str	r0, [sp, #0]
 80025ca:	2319      	movs	r3, #25
 80025cc:	2201      	movs	r2, #1
 80025ce:	494a      	ldr	r1, [pc, #296]	; (80026f8 <HAL_I2C_IsDeviceReady+0x154>)
 80025d0:	4620      	mov	r0, r4
 80025d2:	f7ff fc85 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 80025d6:	2800      	cmp	r0, #0
 80025d8:	d1f2      	bne.n	80025c0 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 80025da:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d0ee      	beq.n	80025c0 <HAL_I2C_IsDeviceReady+0x1c>
 80025e2:	2301      	movs	r3, #1
 80025e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025e8:	6823      	ldr	r3, [r4, #0]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025ea:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80026f8 <HAL_I2C_IsDeviceReady+0x154>
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80025f2:	bf5e      	ittt	pl
 80025f4:	681a      	ldrpl	r2, [r3, #0]
 80025f6:	f042 0201 	orrpl.w	r2, r2, #1
 80025fa:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002602:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002604:	2324      	movs	r3, #36	; 0x24
 8002606:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800260a:	2500      	movs	r5, #0
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800260c:	4b3b      	ldr	r3, [pc, #236]	; (80026fc <HAL_I2C_IsDeviceReady+0x158>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800260e:	6425      	str	r5, [r4, #64]	; 0x40
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002610:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002614:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002616:	6822      	ldr	r2, [r4, #0]
 8002618:	6813      	ldr	r3, [r2, #0]
 800261a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261e:	6013      	str	r3, [r2, #0]
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002620:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002624:	9600      	str	r6, [sp, #0]
 8002626:	4643      	mov	r3, r8
 8002628:	2200      	movs	r2, #0
 800262a:	4620      	mov	r0, r4
 800262c:	f7ff fc58 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 8002630:	b108      	cbz	r0, 8002636 <HAL_I2C_IsDeviceReady+0x92>
        return HAL_TIMEOUT;
 8002632:	2003      	movs	r0, #3
 8002634:	e7c5      	b.n	80025c2 <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 800263c:	f7fe ffc8 	bl	80015d0 <HAL_GetTick>
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	6959      	ldr	r1, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002644:	695a      	ldr	r2, [r3, #20]
      tmp3 = hi2c->State;
 8002646:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
      tickstart = HAL_GetTick();
 800264a:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800264c:	f3c1 0140 	ubfx	r1, r1, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002650:	f3c2 2280 	ubfx	r2, r2, #10, #1
      tmp3 = hi2c->State;
 8002654:	b2db      	uxtb	r3, r3
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002656:	27a0      	movs	r7, #160	; 0xa0
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 8002658:	b911      	cbnz	r1, 8002660 <HAL_I2C_IsDeviceReady+0xbc>
 800265a:	b90a      	cbnz	r2, 8002660 <HAL_I2C_IsDeviceReady+0xbc>
 800265c:	2ba0      	cmp	r3, #160	; 0xa0
 800265e:	d120      	bne.n	80026a2 <HAL_I2C_IsDeviceReady+0xfe>
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002660:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8002662:	2720      	movs	r7, #32
 8002664:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002668:	695a      	ldr	r2, [r3, #20]
 800266a:	f012 0f02 	tst.w	r2, #2
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002674:	601a      	str	r2, [r3, #0]
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002676:	d02a      	beq.n	80026ce <HAL_I2C_IsDeviceReady+0x12a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002678:	2200      	movs	r2, #0
 800267a:	9203      	str	r2, [sp, #12]
 800267c:	695a      	ldr	r2, [r3, #20]
 800267e:	9203      	str	r2, [sp, #12]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	9303      	str	r3, [sp, #12]
 8002684:	9b03      	ldr	r3, [sp, #12]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002686:	9600      	str	r6, [sp, #0]
 8002688:	2319      	movs	r3, #25
 800268a:	2201      	movs	r2, #1
 800268c:	491a      	ldr	r1, [pc, #104]	; (80026f8 <HAL_I2C_IsDeviceReady+0x154>)
 800268e:	4620      	mov	r0, r4
 8002690:	f7ff fc26 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 8002694:	2800      	cmp	r0, #0
 8002696:	d1cc      	bne.n	8002632 <HAL_I2C_IsDeviceReady+0x8e>
        hi2c->State = HAL_I2C_STATE_READY;
 8002698:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800269c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 80026a0:	e78f      	b.n	80025c2 <HAL_I2C_IsDeviceReady+0x1e>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80026a2:	f1b8 0f00 	cmp.w	r8, #0
 80026a6:	d10c      	bne.n	80026c2 <HAL_I2C_IsDeviceReady+0x11e>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80026a8:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	6959      	ldr	r1, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026b0:	695a      	ldr	r2, [r3, #20]
        tmp3 = hi2c->State;
 80026b2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80026b6:	f3c1 0140 	ubfx	r1, r1, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026ba:	f3c2 2280 	ubfx	r2, r2, #10, #1
        tmp3 = hi2c->State;
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	e7ca      	b.n	8002658 <HAL_I2C_IsDeviceReady+0xb4>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80026c2:	f7fe ff85 	bl	80015d0 <HAL_GetTick>
 80026c6:	1b80      	subs	r0, r0, r6
 80026c8:	4580      	cmp	r8, r0
 80026ca:	d3ed      	bcc.n	80026a8 <HAL_I2C_IsDeviceReady+0x104>
 80026cc:	e7ee      	b.n	80026ac <HAL_I2C_IsDeviceReady+0x108>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80026d2:	615a      	str	r2, [r3, #20]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026d4:	4659      	mov	r1, fp
 80026d6:	9600      	str	r6, [sp, #0]
 80026d8:	2319      	movs	r3, #25
 80026da:	2201      	movs	r2, #1
 80026dc:	4620      	mov	r0, r4
 80026de:	f7ff fbff 	bl	8001ee0 <I2C_WaitOnFlagUntilTimeout>
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d1a5      	bne.n	8002632 <HAL_I2C_IsDeviceReady+0x8e>
 80026e6:	3501      	adds	r5, #1
    }while(I2C_Trials++ < Trials);
 80026e8:	45aa      	cmp	sl, r5
 80026ea:	d894      	bhi.n	8002616 <HAL_I2C_IsDeviceReady+0x72>
    __HAL_UNLOCK(hi2c);
 80026ec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80026f0:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
    return HAL_ERROR;
 80026f4:	2001      	movs	r0, #1
 80026f6:	e764      	b.n	80025c2 <HAL_I2C_IsDeviceReady+0x1e>
 80026f8:	00100002 	.word	0x00100002
 80026fc:	ffff0000 	.word	0xffff0000

08002700 <HAL_I2C_MasterTxCpltCallback>:
 8002700:	4770      	bx	lr

08002702 <HAL_I2C_MasterRxCpltCallback>:
 8002702:	4770      	bx	lr

08002704 <HAL_I2C_SlaveTxCpltCallback>:
 8002704:	4770      	bx	lr

08002706 <HAL_I2C_SlaveRxCpltCallback>:
 8002706:	4770      	bx	lr

08002708 <HAL_I2C_AddrCallback>:
{
 8002708:	4770      	bx	lr

0800270a <HAL_I2C_ListenCpltCallback>:
 800270a:	4770      	bx	lr

0800270c <HAL_I2C_MemTxCpltCallback>:
 800270c:	4770      	bx	lr

0800270e <HAL_I2C_MemRxCpltCallback>:
 800270e:	4770      	bx	lr

08002710 <HAL_I2C_ErrorCallback>:
 8002710:	4770      	bx	lr

08002712 <HAL_I2C_AbortCpltCallback>:
{
 8002712:	4770      	bx	lr

08002714 <I2C_ITError>:
  uint32_t CurrentState = hi2c->State;
 8002714:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002718:	3b29      	subs	r3, #41	; 0x29
 800271a:	2b01      	cmp	r3, #1
{
 800271c:	b510      	push	{r4, lr}
 800271e:	6803      	ldr	r3, [r0, #0]
 8002720:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002722:	d839      	bhi.n	8002798 <I2C_ITError+0x84>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002724:	2200      	movs	r2, #0
 8002726:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002728:	2228      	movs	r2, #40	; 0x28
 800272a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002734:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800273c:	d054      	beq.n	80027e8 <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800273e:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002740:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002742:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002746:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002748:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800274c:	2b01      	cmp	r3, #1
 800274e:	4b39      	ldr	r3, [pc, #228]	; (8002834 <I2C_ITError+0x120>)
 8002750:	d031      	beq.n	80027b6 <I2C_ITError+0xa2>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002752:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002754:	f7ff fa73 	bl	8001c3e <HAL_DMA_Abort_IT>
 8002758:	b150      	cbz	r0, 8002770 <I2C_ITError+0x5c>
        __HAL_I2C_DISABLE(hi2c);
 800275a:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800275c:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800275e:	6813      	ldr	r3, [r2, #0]
 8002760:	f023 0301 	bic.w	r3, r3, #1
 8002764:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8002766:	2320      	movs	r3, #32
 8002768:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800276c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800276e:	4798      	blx	r3
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8002770:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002774:	2b28      	cmp	r3, #40	; 0x28
 8002776:	d10e      	bne.n	8002796 <I2C_ITError+0x82>
 8002778:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800277a:	075b      	lsls	r3, r3, #29
 800277c:	d50b      	bpl.n	8002796 <I2C_ITError+0x82>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800277e:	4b2e      	ldr	r3, [pc, #184]	; (8002838 <I2C_ITError+0x124>)
 8002780:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002782:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002784:	2300      	movs	r3, #0
 8002786:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002788:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 800278a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800278e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002792:	f7ff ffba 	bl	800270a <HAL_I2C_ListenCpltCallback>
 8002796:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8002798:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800279c:	2a60      	cmp	r2, #96	; 0x60
 800279e:	d005      	beq.n	80027ac <I2C_ITError+0x98>
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 80027a4:	bf5c      	itt	pl
 80027a6:	2220      	movpl	r2, #32
 80027a8:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80027ac:	2200      	movs	r2, #0
 80027ae:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80027b4:	e7bb      	b.n	800272e <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80027b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80027b8:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80027ba:	f7ff fa40 	bl	8001c3e <HAL_DMA_Abort_IT>
 80027be:	2800      	cmp	r0, #0
 80027c0:	d0d6      	beq.n	8002770 <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80027c2:	6822      	ldr	r2, [r4, #0]
 80027c4:	6953      	ldr	r3, [r2, #20]
 80027c6:	0658      	lsls	r0, r3, #25
 80027c8:	d504      	bpl.n	80027d4 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027cc:	6912      	ldr	r2, [r2, #16]
 80027ce:	1c59      	adds	r1, r3, #1
 80027d0:	6261      	str	r1, [r4, #36]	; 0x24
 80027d2:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 80027d4:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80027d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80027d8:	6813      	ldr	r3, [r2, #0]
 80027da:	f023 0301 	bic.w	r3, r3, #1
 80027de:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80027e0:	2320      	movs	r3, #32
 80027e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80027e6:	e7c1      	b.n	800276c <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80027e8:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80027ec:	2960      	cmp	r1, #96	; 0x60
 80027ee:	d114      	bne.n	800281a <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 80027f0:	2120      	movs	r1, #32
 80027f2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027f6:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80027f8:	695a      	ldr	r2, [r3, #20]
 80027fa:	0651      	lsls	r1, r2, #25
 80027fc:	d504      	bpl.n	8002808 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	1c51      	adds	r1, r2, #1
 8002804:	6261      	str	r1, [r4, #36]	; 0x24
 8002806:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002808:	6822      	ldr	r2, [r4, #0]
 800280a:	6813      	ldr	r3, [r2, #0]
 800280c:	f023 0301 	bic.w	r3, r3, #1
 8002810:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002812:	4620      	mov	r0, r4
 8002814:	f7ff ff7d 	bl	8002712 <HAL_I2C_AbortCpltCallback>
 8002818:	e7aa      	b.n	8002770 <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800281a:	695a      	ldr	r2, [r3, #20]
 800281c:	0652      	lsls	r2, r2, #25
 800281e:	d504      	bpl.n	800282a <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002820:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	1c51      	adds	r1, r2, #1
 8002826:	6261      	str	r1, [r4, #36]	; 0x24
 8002828:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800282a:	4620      	mov	r0, r4
 800282c:	f7ff ff70 	bl	8002710 <HAL_I2C_ErrorCallback>
 8002830:	e79e      	b.n	8002770 <I2C_ITError+0x5c>
 8002832:	bf00      	nop
 8002834:	08003045 	.word	0x08003045
 8002838:	ffff0000 	.word	0xffff0000

0800283c <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800283c:	6803      	ldr	r3, [r0, #0]
{
 800283e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002840:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002842:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8002844:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 8002846:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 800284a:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800284c:	2c10      	cmp	r4, #16
{
 800284e:	b08d      	sub	sp, #52	; 0x34
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002850:	d002      	beq.n	8002858 <HAL_I2C_EV_IRQHandler+0x1c>
 8002852:	2c40      	cmp	r4, #64	; 0x40
 8002854:	f040 8255 	bne.w	8002d02 <HAL_I2C_EV_IRQHandler+0x4c6>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002858:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 800285c:	d066      	beq.n	800292c <HAL_I2C_EV_IRQHandler+0xf0>
 800285e:	0597      	lsls	r7, r2, #22
 8002860:	d564      	bpl.n	800292c <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002862:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8002866:	2c40      	cmp	r4, #64	; 0x40
 8002868:	d143      	bne.n	80028f2 <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 800286a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800286c:	2c00      	cmp	r4, #0
 800286e:	d13b      	bne.n	80028e8 <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002870:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002872:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002876:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002878:	4e98      	ldr	r6, [pc, #608]	; (8002adc <HAL_I2C_EV_IRQHandler+0x2a0>)
 800287a:	4c99      	ldr	r4, [pc, #612]	; (8002ae0 <HAL_I2C_EV_IRQHandler+0x2a4>)
 800287c:	402e      	ands	r6, r5
 800287e:	400c      	ands	r4, r1
 8002880:	2e00      	cmp	r6, #0
 8002882:	f000 819f 	beq.w	8002bc4 <HAL_I2C_EV_IRQHandler+0x388>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002886:	4d97      	ldr	r5, [pc, #604]	; (8002ae4 <HAL_I2C_EV_IRQHandler+0x2a8>)
 8002888:	400d      	ands	r5, r1
 800288a:	2d00      	cmp	r5, #0
 800288c:	f000 8166 	beq.w	8002b5c <HAL_I2C_EV_IRQHandler+0x320>
 8002890:	0555      	lsls	r5, r2, #21
 8002892:	f140 8163 	bpl.w	8002b5c <HAL_I2C_EV_IRQHandler+0x320>
 8002896:	2c00      	cmp	r4, #0
 8002898:	f040 8160 	bne.w	8002b5c <HAL_I2C_EV_IRQHandler+0x320>
  uint32_t CurrentState       = hi2c->State;
 800289c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80028a0:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 80028a2:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028a6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 80028a8:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 80028aa:	b2c9      	uxtb	r1, r1
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80028ac:	2d00      	cmp	r5, #0
 80028ae:	f040 8105 	bne.w	8002abc <HAL_I2C_EV_IRQHandler+0x280>
 80028b2:	2a21      	cmp	r2, #33	; 0x21
 80028b4:	f040 8104 	bne.w	8002ac0 <HAL_I2C_EV_IRQHandler+0x284>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80028b8:	2c04      	cmp	r4, #4
 80028ba:	f000 816c 	beq.w	8002b96 <HAL_I2C_EV_IRQHandler+0x35a>
 80028be:	2c08      	cmp	r4, #8
 80028c0:	f000 8169 	beq.w	8002b96 <HAL_I2C_EV_IRQHandler+0x35a>
 80028c4:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 80028c8:	f000 8165 	beq.w	8002b96 <HAL_I2C_EV_IRQHandler+0x35a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80028d2:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80028d4:	2311      	movs	r3, #17
 80028d6:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d8:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80028dc:	2320      	movs	r3, #32
 80028de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80028e2:	f7ff ff0d 	bl	8002700 <HAL_I2C_MasterTxCpltCallback>
 80028e6:	e0f6      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80028e8:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80028ea:	f044 0401 	orr.w	r4, r4, #1
 80028ee:	b2e4      	uxtb	r4, r4
 80028f0:	e7c1      	b.n	8002876 <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028f2:	6904      	ldr	r4, [r0, #16]
 80028f4:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 80028f8:	d105      	bne.n	8002906 <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80028fa:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80028fe:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002900:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8002902:	d1f2      	bne.n	80028ea <HAL_I2C_EV_IRQHandler+0xae>
 8002904:	e7b5      	b.n	8002872 <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 8002906:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002908:	b934      	cbnz	r4, 8002918 <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800290a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800290c:	11e4      	asrs	r4, r4, #7
 800290e:	f004 0406 	and.w	r4, r4, #6
 8002912:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8002916:	e7ae      	b.n	8002876 <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 8002918:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800291a:	2c01      	cmp	r4, #1
 800291c:	d1ac      	bne.n	8002878 <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800291e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002920:	11e4      	asrs	r4, r4, #7
 8002922:	f004 0406 	and.w	r4, r4, #6
 8002926:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 800292a:	e7a4      	b.n	8002876 <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800292c:	4c6e      	ldr	r4, [pc, #440]	; (8002ae8 <HAL_I2C_EV_IRQHandler+0x2ac>)
 800292e:	400c      	ands	r4, r1
 8002930:	b11c      	cbz	r4, 800293a <HAL_I2C_EV_IRQHandler+0xfe>
 8002932:	0596      	lsls	r6, r2, #22
 8002934:	d501      	bpl.n	800293a <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002936:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002938:	e7d9      	b.n	80028ee <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800293a:	4c6c      	ldr	r4, [pc, #432]	; (8002aec <HAL_I2C_EV_IRQHandler+0x2b0>)
 800293c:	400c      	ands	r4, r1
 800293e:	2c00      	cmp	r4, #0
 8002940:	d09a      	beq.n	8002878 <HAL_I2C_EV_IRQHandler+0x3c>
 8002942:	0594      	lsls	r4, r2, #22
 8002944:	d598      	bpl.n	8002878 <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 8002946:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800294a:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 800294c:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002950:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 8002954:	2f22      	cmp	r7, #34	; 0x22
  uint32_t CurrentMode        = hi2c->Mode;
 8002956:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002958:	f040 80a8 	bne.w	8002aac <HAL_I2C_EV_IRQHandler+0x270>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800295c:	6d07      	ldr	r7, [r0, #80]	; 0x50
 800295e:	b947      	cbnz	r7, 8002972 <HAL_I2C_EV_IRQHandler+0x136>
 8002960:	2c40      	cmp	r4, #64	; 0x40
 8002962:	d106      	bne.n	8002972 <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002964:	9701      	str	r7, [sp, #4]
 8002966:	695c      	ldr	r4, [r3, #20]
 8002968:	9401      	str	r4, [sp, #4]
 800296a:	699c      	ldr	r4, [r3, #24]
 800296c:	9401      	str	r4, [sp, #4]
 800296e:	9c01      	ldr	r4, [sp, #4]
 8002970:	e782      	b.n	8002878 <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002972:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002974:	b98c      	cbnz	r4, 800299a <HAL_I2C_EV_IRQHandler+0x15e>
 8002976:	6907      	ldr	r7, [r0, #16]
 8002978:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 800297c:	d10d      	bne.n	800299a <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800297e:	9402      	str	r4, [sp, #8]
 8002980:	695c      	ldr	r4, [r3, #20]
 8002982:	9402      	str	r4, [sp, #8]
 8002984:	699c      	ldr	r4, [r3, #24]
 8002986:	9402      	str	r4, [sp, #8]
 8002988:	9c02      	ldr	r4, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800298a:	681c      	ldr	r4, [r3, #0]
 800298c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8002990:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 8002992:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002994:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 8002996:	6504      	str	r4, [r0, #80]	; 0x50
 8002998:	e76e      	b.n	8002878 <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 800299a:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 800299c:	b2a4      	uxth	r4, r4
 800299e:	b954      	cbnz	r4, 80029b6 <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029a0:	9403      	str	r4, [sp, #12]
 80029a2:	695c      	ldr	r4, [r3, #20]
 80029a4:	9403      	str	r4, [sp, #12]
 80029a6:	699c      	ldr	r4, [r3, #24]
 80029a8:	9403      	str	r4, [sp, #12]
 80029aa:	9c03      	ldr	r4, [sp, #12]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029ac:	681c      	ldr	r4, [r3, #0]
 80029ae:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80029b2:	601c      	str	r4, [r3, #0]
 80029b4:	e019      	b.n	80029ea <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 80029b6:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80029b8:	b2a4      	uxth	r4, r4
 80029ba:	2c01      	cmp	r4, #1
 80029bc:	d142      	bne.n	8002a44 <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80029be:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 80029c2:	d11b      	bne.n	80029fc <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029c4:	681c      	ldr	r4, [r3, #0]
 80029c6:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80029ca:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80029cc:	685c      	ldr	r4, [r3, #4]
 80029ce:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 80029d2:	d00c      	beq.n	80029ee <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029d4:	681c      	ldr	r4, [r3, #0]
 80029d6:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80029da:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029dc:	2400      	movs	r4, #0
 80029de:	9404      	str	r4, [sp, #16]
 80029e0:	695c      	ldr	r4, [r3, #20]
 80029e2:	9404      	str	r4, [sp, #16]
 80029e4:	699c      	ldr	r4, [r3, #24]
 80029e6:	9404      	str	r4, [sp, #16]
 80029e8:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 80029ea:	2400      	movs	r4, #0
 80029ec:	e7d3      	b.n	8002996 <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ee:	9405      	str	r4, [sp, #20]
 80029f0:	695c      	ldr	r4, [r3, #20]
 80029f2:	9405      	str	r4, [sp, #20]
 80029f4:	699c      	ldr	r4, [r3, #24]
 80029f6:	9405      	str	r4, [sp, #20]
 80029f8:	9c05      	ldr	r4, [sp, #20]
 80029fa:	e7d7      	b.n	80029ac <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80029fc:	2e04      	cmp	r6, #4
 80029fe:	d015      	beq.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1f0>
 8002a00:	2e08      	cmp	r6, #8
 8002a02:	d013      	beq.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8002a04:	f1be 0f12 	cmp.w	lr, #18
 8002a08:	d010      	beq.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002a0a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002a0c:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002a0e:	681c      	ldr	r4, [r3, #0]
 8002a10:	bf14      	ite	ne
 8002a12:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002a16:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 8002a1a:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a1c:	2400      	movs	r4, #0
 8002a1e:	9406      	str	r4, [sp, #24]
 8002a20:	695c      	ldr	r4, [r3, #20]
 8002a22:	9406      	str	r4, [sp, #24]
 8002a24:	699c      	ldr	r4, [r3, #24]
 8002a26:	9406      	str	r4, [sp, #24]
 8002a28:	9c06      	ldr	r4, [sp, #24]
 8002a2a:	e7de      	b.n	80029ea <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002a2c:	681c      	ldr	r4, [r3, #0]
 8002a2e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8002a32:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a34:	2400      	movs	r4, #0
 8002a36:	9407      	str	r4, [sp, #28]
 8002a38:	695c      	ldr	r4, [r3, #20]
 8002a3a:	9407      	str	r4, [sp, #28]
 8002a3c:	699c      	ldr	r4, [r3, #24]
 8002a3e:	9407      	str	r4, [sp, #28]
 8002a40:	9c07      	ldr	r4, [sp, #28]
 8002a42:	e7b3      	b.n	80029ac <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 8002a44:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8002a46:	b2a4      	uxth	r4, r4
 8002a48:	2c02      	cmp	r4, #2
 8002a4a:	d11c      	bne.n	8002a86 <HAL_I2C_EV_IRQHandler+0x24a>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002a4c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002a4e:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002a50:	681c      	ldr	r4, [r3, #0]
 8002a52:	bf1d      	ittte	ne
 8002a54:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 8002a58:	601c      	strne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002a5a:	681c      	ldrne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002a5c:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002a60:	bf18      	it	ne
 8002a62:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002a66:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002a68:	685c      	ldr	r4, [r3, #4]
 8002a6a:	0527      	lsls	r7, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8002a6c:	bf42      	ittt	mi
 8002a6e:	685c      	ldrmi	r4, [r3, #4]
 8002a70:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8002a74:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a76:	2400      	movs	r4, #0
 8002a78:	9408      	str	r4, [sp, #32]
 8002a7a:	695c      	ldr	r4, [r3, #20]
 8002a7c:	9408      	str	r4, [sp, #32]
 8002a7e:	699c      	ldr	r4, [r3, #24]
 8002a80:	9408      	str	r4, [sp, #32]
 8002a82:	9c08      	ldr	r4, [sp, #32]
 8002a84:	e7b1      	b.n	80029ea <HAL_I2C_EV_IRQHandler+0x1ae>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002a86:	681c      	ldr	r4, [r3, #0]
 8002a88:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8002a8c:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002a8e:	685c      	ldr	r4, [r3, #4]
 8002a90:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8002a92:	bf42      	ittt	mi
 8002a94:	685c      	ldrmi	r4, [r3, #4]
 8002a96:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8002a9a:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9c:	2400      	movs	r4, #0
 8002a9e:	9409      	str	r4, [sp, #36]	; 0x24
 8002aa0:	695c      	ldr	r4, [r3, #20]
 8002aa2:	9409      	str	r4, [sp, #36]	; 0x24
 8002aa4:	699c      	ldr	r4, [r3, #24]
 8002aa6:	9409      	str	r4, [sp, #36]	; 0x24
 8002aa8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002aaa:	e79e      	b.n	80029ea <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aac:	2400      	movs	r4, #0
 8002aae:	940a      	str	r4, [sp, #40]	; 0x28
 8002ab0:	695c      	ldr	r4, [r3, #20]
 8002ab2:	940a      	str	r4, [sp, #40]	; 0x28
 8002ab4:	699c      	ldr	r4, [r3, #24]
 8002ab6:	940a      	str	r4, [sp, #40]	; 0x28
 8002ab8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002aba:	e6dd      	b.n	8002878 <HAL_I2C_EV_IRQHandler+0x3c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002abc:	2a21      	cmp	r2, #33	; 0x21
 8002abe:	d003      	beq.n	8002ac8 <HAL_I2C_EV_IRQHandler+0x28c>
 8002ac0:	2940      	cmp	r1, #64	; 0x40
 8002ac2:	d108      	bne.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002ac4:	2a22      	cmp	r2, #34	; 0x22
 8002ac6:	d106      	bne.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount == 0U)
 8002ac8:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002aca:	b292      	uxth	r2, r2
 8002acc:	b982      	cbnz	r2, 8002af0 <HAL_I2C_EV_IRQHandler+0x2b4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ad4:	605a      	str	r2, [r3, #4]
}
 8002ad6:	b00d      	add	sp, #52	; 0x34
 8002ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ada:	bf00      	nop
 8002adc:	00100004 	.word	0x00100004
 8002ae0:	00010004 	.word	0x00010004
 8002ae4:	00010080 	.word	0x00010080
 8002ae8:	00010008 	.word	0x00010008
 8002aec:	00010002 	.word	0x00010002
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002af0:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8002af4:	2a40      	cmp	r2, #64	; 0x40
 8002af6:	d127      	bne.n	8002b48 <HAL_I2C_EV_IRQHandler+0x30c>
        if(hi2c->EventCount == 0)
 8002af8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002afa:	b97a      	cbnz	r2, 8002b1c <HAL_I2C_EV_IRQHandler+0x2e0>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002afc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8002afe:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002b00:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002b02:	d105      	bne.n	8002b10 <HAL_I2C_EV_IRQHandler+0x2d4>
 8002b04:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002b06:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8002b08:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b0a:	3302      	adds	r3, #2
            hi2c->EventCount++;
 8002b0c:	6503      	str	r3, [r0, #80]	; 0x50
 8002b0e:	e7e2      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002b10:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002b14:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8002b16:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b18:	3301      	adds	r3, #1
 8002b1a:	e7f7      	b.n	8002b0c <HAL_I2C_EV_IRQHandler+0x2d0>
        else if(hi2c->EventCount == 1)
 8002b1c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002b1e:	2a01      	cmp	r2, #1
 8002b20:	d102      	bne.n	8002b28 <HAL_I2C_EV_IRQHandler+0x2ec>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002b22:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	e7f5      	b.n	8002b14 <HAL_I2C_EV_IRQHandler+0x2d8>
        else if(hi2c->EventCount == 2)
 8002b28:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002b2a:	2a02      	cmp	r2, #2
 8002b2c:	d1d3      	bne.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b2e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002b32:	2a22      	cmp	r2, #34	; 0x22
 8002b34:	d104      	bne.n	8002b40 <HAL_I2C_EV_IRQHandler+0x304>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	e7ca      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b40:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002b44:	2a21      	cmp	r2, #33	; 0x21
 8002b46:	d1c6      	bne.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002b48:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002b4a:	1c51      	adds	r1, r2, #1
 8002b4c:	6241      	str	r1, [r0, #36]	; 0x24
 8002b4e:	7812      	ldrb	r2, [r2, #0]
 8002b50:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8002b52:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8002b5a:	e7bc      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002b5c:	2c00      	cmp	r4, #0
 8002b5e:	d0ba      	beq.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002b60:	0594      	lsls	r4, r2, #22
 8002b62:	d5b8      	bpl.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b64:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b66:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002b6a:	2a21      	cmp	r2, #33	; 0x21
 8002b6c:	d1b3      	bne.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount != 0U)
 8002b6e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002b70:	b292      	uxth	r2, r2
 8002b72:	2a00      	cmp	r2, #0
 8002b74:	d1e8      	bne.n	8002b48 <HAL_I2C_EV_IRQHandler+0x30c>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002b76:	2904      	cmp	r1, #4
 8002b78:	d00d      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0x35a>
 8002b7a:	2908      	cmp	r1, #8
 8002b7c:	d00b      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0x35a>
 8002b7e:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8002b82:	d008      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0x35a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b84:	6859      	ldr	r1, [r3, #4]
 8002b86:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8002b8a:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002b8c:	2311      	movs	r3, #17
 8002b8e:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b90:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8002b94:	e6a2      	b.n	80028dc <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002b9c:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ba6:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002ba8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002baa:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002bac:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002bb0:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002bb8:	2a40      	cmp	r2, #64	; 0x40
 8002bba:	f47f ae92 	bne.w	80028e2 <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002bbe:	f7ff fda5 	bl	800270c <HAL_I2C_MemTxCpltCallback>
 8002bc2:	e788      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002bc4:	4d90      	ldr	r5, [pc, #576]	; (8002e08 <HAL_I2C_EV_IRQHandler+0x5cc>)
 8002bc6:	400d      	ands	r5, r1
 8002bc8:	2d00      	cmp	r5, #0
 8002bca:	d041      	beq.n	8002c50 <HAL_I2C_EV_IRQHandler+0x414>
 8002bcc:	0551      	lsls	r1, r2, #21
 8002bce:	d53f      	bpl.n	8002c50 <HAL_I2C_EV_IRQHandler+0x414>
 8002bd0:	2c00      	cmp	r4, #0
 8002bd2:	d13d      	bne.n	8002c50 <HAL_I2C_EV_IRQHandler+0x414>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002bd4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002bd8:	2a22      	cmp	r2, #34	; 0x22
 8002bda:	f47f af7c 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    tmp = hi2c->XferCount;
 8002bde:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002be0:	b292      	uxth	r2, r2
    if(tmp > 3U)
 8002be2:	2a03      	cmp	r2, #3
 8002be4:	d913      	bls.n	8002c0e <HAL_I2C_EV_IRQHandler+0x3d2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002be6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	1c51      	adds	r1, r2, #1
 8002bec:	6241      	str	r1, [r0, #36]	; 0x24
 8002bee:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8002bf0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 8002bf8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	f47f af6a 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c02:	6802      	ldr	r2, [r0, #0]
 8002c04:	6853      	ldr	r3, [r2, #4]
 8002c06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c0a:	6053      	str	r3, [r2, #4]
 8002c0c:	e763      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    else if((tmp == 1U) || (tmp == 0U))
 8002c0e:	2a01      	cmp	r2, #1
 8002c10:	f63f af61 	bhi.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c1a:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002c22:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c24:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	1c51      	adds	r1, r2, #1
 8002c2a:	6241      	str	r1, [r0, #36]	; 0x24
 8002c2c:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8002c2e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8002c36:	2320      	movs	r3, #32
 8002c38:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8002c3c:	6304      	str	r4, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c3e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c42:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c46:	2b40      	cmp	r3, #64	; 0x40
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c48:	d158      	bne.n	8002cfc <HAL_I2C_EV_IRQHandler+0x4c0>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002c4a:	f7ff fd60 	bl	800270e <HAL_I2C_MemRxCpltCallback>
 8002c4e:	e742      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002c50:	2c00      	cmp	r4, #0
 8002c52:	f43f af40 	beq.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002c56:	0597      	lsls	r7, r2, #22
 8002c58:	f57f af3d 	bpl.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c5c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 8002c5e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002c60:	b292      	uxth	r2, r2
 8002c62:	2a04      	cmp	r2, #4
 8002c64:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002c66:	d108      	bne.n	8002c7a <HAL_I2C_EV_IRQHandler+0x43e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c68:	6859      	ldr	r1, [r3, #4]
 8002c6a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002c6e:	6059      	str	r1, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c70:	1c51      	adds	r1, r2, #1
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	6241      	str	r1, [r0, #36]	; 0x24
 8002c76:	7013      	strb	r3, [r2, #0]
 8002c78:	e76b      	b.n	8002b52 <HAL_I2C_EV_IRQHandler+0x316>
  else if(hi2c->XferCount == 3U)
 8002c7a:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8002c7c:	b2a4      	uxth	r4, r4
 8002c7e:	2c03      	cmp	r4, #3
 8002c80:	d108      	bne.n	8002c94 <HAL_I2C_EV_IRQHandler+0x458>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c82:	6859      	ldr	r1, [r3, #4]
 8002c84:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002c88:	6059      	str	r1, [r3, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002c8a:	6819      	ldr	r1, [r3, #0]
 8002c8c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002c90:	6019      	str	r1, [r3, #0]
 8002c92:	e7ed      	b.n	8002c70 <HAL_I2C_EV_IRQHandler+0x434>
  else if(hi2c->XferCount == 2U)
 8002c94:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8002c96:	b2a4      	uxth	r4, r4
 8002c98:	2c02      	cmp	r4, #2
 8002c9a:	d1e9      	bne.n	8002c70 <HAL_I2C_EV_IRQHandler+0x434>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 8002c9c:	3901      	subs	r1, #1
 8002c9e:	2901      	cmp	r1, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ca0:	6819      	ldr	r1, [r3, #0]
 8002ca2:	bf9d      	ittte	ls
 8002ca4:	f421 6180 	bicls.w	r1, r1, #1024	; 0x400
 8002ca8:	6019      	strls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002caa:	6819      	ldrls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002cac:	f441 7100 	orrhi.w	r1, r1, #512	; 0x200
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002cb0:	bf98      	it	ls
 8002cb2:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002cb6:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	1c51      	adds	r1, r2, #1
 8002cbc:	6241      	str	r1, [r0, #36]	; 0x24
 8002cbe:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8002cc0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002cc8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	6242      	str	r2, [r0, #36]	; 0x24
 8002cce:	6802      	ldr	r2, [r0, #0]
 8002cd0:	6912      	ldr	r2, [r2, #16]
 8002cd2:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002cd4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002cd6:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002cde:	6853      	ldr	r3, [r2, #4]
 8002ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ce4:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cec:	2300      	movs	r3, #0
 8002cee:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002cf0:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002cf8:	2a40      	cmp	r2, #64	; 0x40
 8002cfa:	e7a5      	b.n	8002c48 <HAL_I2C_EV_IRQHandler+0x40c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002cfc:	f7ff fd01 	bl	8002702 <HAL_I2C_MasterRxCpltCallback>
 8002d00:	e6e9      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002d02:	4c42      	ldr	r4, [pc, #264]	; (8002e0c <HAL_I2C_EV_IRQHandler+0x5d0>)
 8002d04:	400c      	ands	r4, r1
 8002d06:	b174      	cbz	r4, 8002d26 <HAL_I2C_EV_IRQHandler+0x4ea>
 8002d08:	0596      	lsls	r6, r2, #22
 8002d0a:	d50c      	bpl.n	8002d26 <HAL_I2C_EV_IRQHandler+0x4ea>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8002d0c:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8002d0e:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8002d10:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8002d14:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002d16:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8002d1a:	bf54      	ite	pl
 8002d1c:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8002d1e:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002d20:	f7ff fcf2 	bl	8002708 <HAL_I2C_AddrCallback>
 8002d24:	e6d7      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002d26:	4c3a      	ldr	r4, [pc, #232]	; (8002e10 <HAL_I2C_EV_IRQHandler+0x5d4>)
 8002d28:	400c      	ands	r4, r1
 8002d2a:	2c00      	cmp	r4, #0
 8002d2c:	d074      	beq.n	8002e18 <HAL_I2C_EV_IRQHandler+0x5dc>
 8002d2e:	0594      	lsls	r4, r2, #22
 8002d30:	d572      	bpl.n	8002e18 <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 8002d32:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d36:	6859      	ldr	r1, [r3, #4]
 8002d38:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8002d3c:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002d3e:	2100      	movs	r1, #0
 8002d40:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d42:	6959      	ldr	r1, [r3, #20]
 8002d44:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d46:	6819      	ldr	r1, [r3, #0]
 8002d48:	f041 0101 	orr.w	r1, r1, #1
 8002d4c:	6019      	str	r1, [r3, #0]
 8002d4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002d50:	6819      	ldr	r1, [r3, #0]
 8002d52:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002d56:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002d58:	6859      	ldr	r1, [r3, #4]
 8002d5a:	0509      	lsls	r1, r1, #20
  uint32_t CurrentState = hi2c->State;
 8002d5c:	b2d2      	uxtb	r2, r2
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002d5e:	d50c      	bpl.n	8002d7a <HAL_I2C_EV_IRQHandler+0x53e>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002d60:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8002d64:	2922      	cmp	r1, #34	; 0x22
 8002d66:	d003      	beq.n	8002d70 <HAL_I2C_EV_IRQHandler+0x534>
 8002d68:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8002d6c:	292a      	cmp	r1, #42	; 0x2a
 8002d6e:	d129      	bne.n	8002dc4 <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8002d70:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002d72:	6809      	ldr	r1, [r1, #0]
 8002d74:	6849      	ldr	r1, [r1, #4]
 8002d76:	b289      	uxth	r1, r1
 8002d78:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8002d7a:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8002d7c:	b289      	uxth	r1, r1
 8002d7e:	b1e1      	cbz	r1, 8002dba <HAL_I2C_EV_IRQHandler+0x57e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d80:	6959      	ldr	r1, [r3, #20]
 8002d82:	074f      	lsls	r7, r1, #29
 8002d84:	d508      	bpl.n	8002d98 <HAL_I2C_EV_IRQHandler+0x55c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002d86:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	1c4c      	adds	r4, r1, #1
 8002d8c:	6244      	str	r4, [r0, #36]	; 0x24
 8002d8e:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 8002d90:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002d92:	3b01      	subs	r3, #1
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002d98:	6801      	ldr	r1, [r0, #0]
 8002d9a:	694b      	ldr	r3, [r1, #20]
 8002d9c:	065e      	lsls	r6, r3, #25
 8002d9e:	d508      	bpl.n	8002db2 <HAL_I2C_EV_IRQHandler+0x576>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002da0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002da2:	6909      	ldr	r1, [r1, #16]
 8002da4:	1c5c      	adds	r4, r3, #1
 8002da6:	6244      	str	r4, [r0, #36]	; 0x24
 8002da8:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 8002daa:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002dac:	3b01      	subs	r3, #1
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002db2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002dba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002dbc:	b123      	cbz	r3, 8002dc8 <HAL_I2C_EV_IRQHandler+0x58c>
    I2C_ITError(hi2c);
 8002dbe:	f7ff fca9 	bl	8002714 <I2C_ITError>
 8002dc2:	e688      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002dc4:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002dc6:	e7d4      	b.n	8002d72 <HAL_I2C_EV_IRQHandler+0x536>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8002dc8:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 8002dcc:	2902      	cmp	r1, #2
 8002dce:	d80a      	bhi.n	8002de6 <HAL_I2C_EV_IRQHandler+0x5aa>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dd0:	4a10      	ldr	r2, [pc, #64]	; (8002e14 <HAL_I2C_EV_IRQHandler+0x5d8>)
 8002dd2:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8002dd4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8002dd6:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002dd8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ddc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002de0:	f7ff fc93 	bl	800270a <HAL_I2C_ListenCpltCallback>
 8002de4:	e677      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002de6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002de8:	2b22      	cmp	r3, #34	; 0x22
 8002dea:	d002      	beq.n	8002df2 <HAL_I2C_EV_IRQHandler+0x5b6>
 8002dec:	2a22      	cmp	r2, #34	; 0x22
 8002dee:	f47f ae72 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002df2:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002df4:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002df6:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002df8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e00:	f7ff fc81 	bl	8002706 <HAL_I2C_SlaveRxCpltCallback>
 8002e04:	e667      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002e06:	bf00      	nop
 8002e08:	00010040 	.word	0x00010040
 8002e0c:	00010002 	.word	0x00010002
 8002e10:	00010010 	.word	0x00010010
 8002e14:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002e18:	4e39      	ldr	r6, [pc, #228]	; (8002f00 <HAL_I2C_EV_IRQHandler+0x6c4>)
 8002e1a:	4c3a      	ldr	r4, [pc, #232]	; (8002f04 <HAL_I2C_EV_IRQHandler+0x6c8>)
 8002e1c:	402e      	ands	r6, r5
 8002e1e:	400c      	ands	r4, r1
 8002e20:	2e00      	cmp	r6, #0
 8002e22:	d036      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002e24:	4d38      	ldr	r5, [pc, #224]	; (8002f08 <HAL_I2C_EV_IRQHandler+0x6cc>)
 8002e26:	400d      	ands	r5, r1
 8002e28:	b33d      	cbz	r5, 8002e7a <HAL_I2C_EV_IRQHandler+0x63e>
 8002e2a:	0555      	lsls	r5, r2, #21
 8002e2c:	d525      	bpl.n	8002e7a <HAL_I2C_EV_IRQHandler+0x63e>
 8002e2e:	bb24      	cbnz	r4, 8002e7a <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8002e30:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8002e34:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002e36:	b292      	uxth	r2, r2
  uint32_t CurrentState = hi2c->State;
 8002e38:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 8002e3a:	2a00      	cmp	r2, #0
 8002e3c:	f43f ae4b 	beq.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002e40:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002e42:	1c54      	adds	r4, r2, #1
 8002e44:	6244      	str	r4, [r0, #36]	; 0x24
 8002e46:	7812      	ldrb	r2, [r2, #0]
 8002e48:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8002e4a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002e4c:	3a01      	subs	r2, #1
 8002e4e:	b292      	uxth	r2, r2
 8002e50:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002e52:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002e54:	b292      	uxth	r2, r2
 8002e56:	2a00      	cmp	r2, #0
 8002e58:	f47f ae3d 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002e5c:	2929      	cmp	r1, #41	; 0x29
 8002e5e:	f47f ae3a 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e68:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e6a:	2321      	movs	r3, #33	; 0x21
 8002e6c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002e6e:	2328      	movs	r3, #40	; 0x28
 8002e70:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002e74:	f7ff fc46 	bl	8002704 <HAL_I2C_SlaveTxCpltCallback>
 8002e78:	e62d      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002e7a:	2c00      	cmp	r4, #0
 8002e7c:	f43f ae2b 	beq.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002e80:	0594      	lsls	r4, r2, #22
 8002e82:	f57f ae28 	bpl.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8002e86:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002e88:	b292      	uxth	r2, r2
 8002e8a:	2a00      	cmp	r2, #0
 8002e8c:	f47f ae5c 	bne.w	8002b48 <HAL_I2C_EV_IRQHandler+0x30c>
 8002e90:	e621      	b.n	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002e92:	4d1e      	ldr	r5, [pc, #120]	; (8002f0c <HAL_I2C_EV_IRQHandler+0x6d0>)
 8002e94:	400d      	ands	r5, r1
 8002e96:	b335      	cbz	r5, 8002ee6 <HAL_I2C_EV_IRQHandler+0x6aa>
 8002e98:	0551      	lsls	r1, r2, #21
 8002e9a:	d524      	bpl.n	8002ee6 <HAL_I2C_EV_IRQHandler+0x6aa>
 8002e9c:	bb1c      	cbnz	r4, 8002ee6 <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 8002e9e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8002ea2:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8002ea4:	b289      	uxth	r1, r1
  uint32_t CurrentState = hi2c->State;
 8002ea6:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 8002ea8:	2900      	cmp	r1, #0
 8002eaa:	f43f ae14 	beq.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002eae:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	1c4c      	adds	r4, r1, #1
 8002eb4:	6244      	str	r4, [r0, #36]	; 0x24
 8002eb6:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8002eb8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002ec0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f47f ae06 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002eca:	2a2a      	cmp	r2, #42	; 0x2a
 8002ecc:	f47f ae03 	bne.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ed0:	6802      	ldr	r2, [r0, #0]
 8002ed2:	6853      	ldr	r3, [r2, #4]
 8002ed4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ed8:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002eda:	2322      	movs	r3, #34	; 0x22
 8002edc:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002ede:	2328      	movs	r3, #40	; 0x28
 8002ee0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8002ee4:	e78c      	b.n	8002e00 <HAL_I2C_EV_IRQHandler+0x5c4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002ee6:	2c00      	cmp	r4, #0
 8002ee8:	f43f adf5 	beq.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
 8002eec:	0592      	lsls	r2, r2, #22
 8002eee:	f57f adf2 	bpl.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8002ef2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002ef4:	b292      	uxth	r2, r2
 8002ef6:	2a00      	cmp	r2, #0
 8002ef8:	f43f aded 	beq.w	8002ad6 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002efc:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002efe:	e6b7      	b.n	8002c70 <HAL_I2C_EV_IRQHandler+0x434>
 8002f00:	00100004 	.word	0x00100004
 8002f04:	00010004 	.word	0x00010004
 8002f08:	00010080 	.word	0x00010080
 8002f0c:	00010040 	.word	0x00010040

08002f10 <HAL_I2C_ER_IRQHandler>:
{
 8002f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002f12:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002f14:	4a49      	ldr	r2, [pc, #292]	; (800303c <HAL_I2C_ER_IRQHandler+0x12c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002f16:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002f18:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002f1a:	4216      	tst	r6, r2
{
 8002f1c:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002f1e:	d008      	beq.n	8002f32 <HAL_I2C_ER_IRQHandler+0x22>
 8002f20:	05e8      	lsls	r0, r5, #23
 8002f22:	d506      	bpl.n	8002f32 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002f24:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002f26:	f042 0201 	orr.w	r2, r2, #1
 8002f2a:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f2c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002f30:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002f32:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8002f36:	d008      	beq.n	8002f4a <HAL_I2C_ER_IRQHandler+0x3a>
 8002f38:	05e9      	lsls	r1, r5, #23
 8002f3a:	d506      	bpl.n	8002f4a <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002f3c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002f3e:	f042 0202 	orr.w	r2, r2, #2
 8002f42:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f44:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002f48:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002f4a:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 8002f4e:	d036      	beq.n	8002fbe <HAL_I2C_ER_IRQHandler+0xae>
 8002f50:	05ea      	lsls	r2, r5, #23
 8002f52:	d534      	bpl.n	8002fbe <HAL_I2C_ER_IRQHandler+0xae>
    tmp1 = hi2c->Mode;
 8002f54:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8002f58:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8002f5a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8002f5e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002f60:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 8002f62:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8002f64:	b2d2      	uxtb	r2, r2
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002f66:	d158      	bne.n	800301a <HAL_I2C_ER_IRQHandler+0x10a>
 8002f68:	2900      	cmp	r1, #0
 8002f6a:	d156      	bne.n	800301a <HAL_I2C_ER_IRQHandler+0x10a>
 8002f6c:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8002f70:	2921      	cmp	r1, #33	; 0x21
 8002f72:	d003      	beq.n	8002f7c <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002f74:	2a28      	cmp	r2, #40	; 0x28
 8002f76:	d150      	bne.n	800301a <HAL_I2C_ER_IRQHandler+0x10a>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002f78:	2821      	cmp	r0, #33	; 0x21
 8002f7a:	d14e      	bne.n	800301a <HAL_I2C_ER_IRQHandler+0x10a>
  uint32_t CurrentState       = hi2c->State;
 8002f7c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f80:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002f82:	2904      	cmp	r1, #4
  uint32_t CurrentState       = hi2c->State;
 8002f84:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002f86:	d001      	beq.n	8002f8c <HAL_I2C_ER_IRQHandler+0x7c>
 8002f88:	2908      	cmp	r1, #8
 8002f8a:	d12c      	bne.n	8002fe6 <HAL_I2C_ER_IRQHandler+0xd6>
 8002f8c:	2a28      	cmp	r2, #40	; 0x28
 8002f8e:	d12a      	bne.n	8002fe6 <HAL_I2C_ER_IRQHandler+0xd6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f90:	4a2b      	ldr	r2, [pc, #172]	; (8003040 <HAL_I2C_ER_IRQHandler+0x130>)
 8002f92:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f9a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fa0:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fa8:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002faa:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002fac:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fae:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002fb0:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8002fb2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002fba:	f7ff fba6 	bl	800270a <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002fbe:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 8002fc2:	d009      	beq.n	8002fd8 <HAL_I2C_ER_IRQHandler+0xc8>
 8002fc4:	05eb      	lsls	r3, r5, #23
 8002fc6:	d507      	bpl.n	8002fd8 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002fc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fca:	f043 0308 	orr.w	r3, r3, #8
 8002fce:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002fd0:	6823      	ldr	r3, [r4, #0]
 8002fd2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002fd6:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fda:	b373      	cbz	r3, 800303a <HAL_I2C_ER_IRQHandler+0x12a>
    I2C_ITError(hi2c);
 8002fdc:	4620      	mov	r0, r4
}
 8002fde:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8002fe2:	f7ff bb97 	b.w	8002714 <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002fe6:	2a21      	cmp	r2, #33	; 0x21
 8002fe8:	d123      	bne.n	8003032 <HAL_I2C_ER_IRQHandler+0x122>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fea:	4915      	ldr	r1, [pc, #84]	; (8003040 <HAL_I2C_ER_IRQHandler+0x130>)
 8002fec:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002fee:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003002:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003004:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003008:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003010:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003012:	4620      	mov	r0, r4
 8003014:	f7ff fb76 	bl	8002704 <HAL_I2C_SlaveTxCpltCallback>
 8003018:	e7d1      	b.n	8002fbe <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800301a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800301c:	f042 0204 	orr.w	r2, r2, #4
 8003020:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003022:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003026:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8003028:	bf02      	ittt	eq
 800302a:	681a      	ldreq	r2, [r3, #0]
 800302c:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8003030:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003032:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003036:	615a      	str	r2, [r3, #20]
 8003038:	e7c1      	b.n	8002fbe <HAL_I2C_ER_IRQHandler+0xae>
 800303a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800303c:	00010100 	.word	0x00010100
 8003040:	ffff0000 	.word	0xffff0000

08003044 <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003044:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003046:	b508      	push	{r3, lr}
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003048:	6803      	ldr	r3, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 800304a:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003052:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8003054:	2200      	movs	r2, #0
 8003056:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8003058:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 800305a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800305c:	650a      	str	r2, [r1, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 800305e:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8003062:	2960      	cmp	r1, #96	; 0x60
 8003064:	f04f 0120 	mov.w	r1, #32
    hi2c->State = HAL_I2C_STATE_READY;
 8003068:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800306c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003070:	d107      	bne.n	8003082 <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003072:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	f022 0201 	bic.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800307c:	f7ff fb49 	bl	8002712 <HAL_I2C_AbortCpltCallback>
 8003080:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE(hi2c);
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	f022 0201 	bic.w	r2, r2, #1
 8003088:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800308a:	f7ff fb41 	bl	8002710 <HAL_I2C_ErrorCallback>
 800308e:	bd08      	pop	{r3, pc}

08003090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003090:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003094:	4604      	mov	r4, r0
 8003096:	b918      	cbnz	r0, 80030a0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8003098:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800309a:	b002      	add	sp, #8
 800309c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030a0:	6803      	ldr	r3, [r0, #0]
 80030a2:	07dd      	lsls	r5, r3, #31
 80030a4:	d410      	bmi.n	80030c8 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030a6:	6823      	ldr	r3, [r4, #0]
 80030a8:	0798      	lsls	r0, r3, #30
 80030aa:	d458      	bmi.n	800315e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	071a      	lsls	r2, r3, #28
 80030b0:	f100 809a 	bmi.w	80031e8 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	075b      	lsls	r3, r3, #29
 80030b8:	f100 80b8 	bmi.w	800322c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030bc:	69a2      	ldr	r2, [r4, #24]
 80030be:	2a00      	cmp	r2, #0
 80030c0:	f040 8119 	bne.w	80032f6 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80030c4:	2000      	movs	r0, #0
 80030c6:	e7e8      	b.n	800309a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030c8:	4ba6      	ldr	r3, [pc, #664]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	f002 020c 	and.w	r2, r2, #12
 80030d0:	2a04      	cmp	r2, #4
 80030d2:	d007      	beq.n	80030e4 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030da:	2a08      	cmp	r2, #8
 80030dc:	d10a      	bne.n	80030f4 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	0259      	lsls	r1, r3, #9
 80030e2:	d507      	bpl.n	80030f4 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	4b9f      	ldr	r3, [pc, #636]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	039a      	lsls	r2, r3, #14
 80030ea:	d5dc      	bpl.n	80030a6 <HAL_RCC_OscConfig+0x16>
 80030ec:	6863      	ldr	r3, [r4, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1d9      	bne.n	80030a6 <HAL_RCC_OscConfig+0x16>
 80030f2:	e7d1      	b.n	8003098 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f4:	6863      	ldr	r3, [r4, #4]
 80030f6:	4d9b      	ldr	r5, [pc, #620]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 80030f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030fc:	d111      	bne.n	8003122 <HAL_RCC_OscConfig+0x92>
 80030fe:	682b      	ldr	r3, [r5, #0]
 8003100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003104:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003106:	f7fe fa63 	bl	80015d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310a:	4d96      	ldr	r5, [pc, #600]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800310c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310e:	682b      	ldr	r3, [r5, #0]
 8003110:	039b      	lsls	r3, r3, #14
 8003112:	d4c8      	bmi.n	80030a6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003114:	f7fe fa5c 	bl	80015d0 <HAL_GetTick>
 8003118:	1b80      	subs	r0, r0, r6
 800311a:	2864      	cmp	r0, #100	; 0x64
 800311c:	d9f7      	bls.n	800310e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800311e:	2003      	movs	r0, #3
 8003120:	e7bb      	b.n	800309a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003122:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003126:	d104      	bne.n	8003132 <HAL_RCC_OscConfig+0xa2>
 8003128:	682b      	ldr	r3, [r5, #0]
 800312a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800312e:	602b      	str	r3, [r5, #0]
 8003130:	e7e5      	b.n	80030fe <HAL_RCC_OscConfig+0x6e>
 8003132:	682a      	ldr	r2, [r5, #0]
 8003134:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003138:	602a      	str	r2, [r5, #0]
 800313a:	682a      	ldr	r2, [r5, #0]
 800313c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003140:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1df      	bne.n	8003106 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8003146:	f7fe fa43 	bl	80015d0 <HAL_GetTick>
 800314a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314c:	682b      	ldr	r3, [r5, #0]
 800314e:	039f      	lsls	r7, r3, #14
 8003150:	d5a9      	bpl.n	80030a6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003152:	f7fe fa3d 	bl	80015d0 <HAL_GetTick>
 8003156:	1b80      	subs	r0, r0, r6
 8003158:	2864      	cmp	r0, #100	; 0x64
 800315a:	d9f7      	bls.n	800314c <HAL_RCC_OscConfig+0xbc>
 800315c:	e7df      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800315e:	4b81      	ldr	r3, [pc, #516]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	f012 0f0c 	tst.w	r2, #12
 8003166:	d007      	beq.n	8003178 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800316e:	2a08      	cmp	r2, #8
 8003170:	d111      	bne.n	8003196 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	025e      	lsls	r6, r3, #9
 8003176:	d40e      	bmi.n	8003196 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003178:	4b7a      	ldr	r3, [pc, #488]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	0795      	lsls	r5, r2, #30
 800317e:	d502      	bpl.n	8003186 <HAL_RCC_OscConfig+0xf6>
 8003180:	68e2      	ldr	r2, [r4, #12]
 8003182:	2a01      	cmp	r2, #1
 8003184:	d188      	bne.n	8003098 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	6921      	ldr	r1, [r4, #16]
 800318a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800318e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8003192:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003194:	e78a      	b.n	80030ac <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003196:	68e2      	ldr	r2, [r4, #12]
 8003198:	4b73      	ldr	r3, [pc, #460]	; (8003368 <HAL_RCC_OscConfig+0x2d8>)
 800319a:	b1b2      	cbz	r2, 80031ca <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 800319c:	2201      	movs	r2, #1
 800319e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031a0:	f7fe fa16 	bl	80015d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a4:	4d6f      	ldr	r5, [pc, #444]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80031a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a8:	682b      	ldr	r3, [r5, #0]
 80031aa:	0798      	lsls	r0, r3, #30
 80031ac:	d507      	bpl.n	80031be <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ae:	682b      	ldr	r3, [r5, #0]
 80031b0:	6922      	ldr	r2, [r4, #16]
 80031b2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80031b6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80031ba:	602b      	str	r3, [r5, #0]
 80031bc:	e776      	b.n	80030ac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031be:	f7fe fa07 	bl	80015d0 <HAL_GetTick>
 80031c2:	1b80      	subs	r0, r0, r6
 80031c4:	2802      	cmp	r0, #2
 80031c6:	d9ef      	bls.n	80031a8 <HAL_RCC_OscConfig+0x118>
 80031c8:	e7a9      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80031ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031cc:	f7fe fa00 	bl	80015d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031d0:	4d64      	ldr	r5, [pc, #400]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80031d2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031d4:	682b      	ldr	r3, [r5, #0]
 80031d6:	0799      	lsls	r1, r3, #30
 80031d8:	f57f af68 	bpl.w	80030ac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031dc:	f7fe f9f8 	bl	80015d0 <HAL_GetTick>
 80031e0:	1b80      	subs	r0, r0, r6
 80031e2:	2802      	cmp	r0, #2
 80031e4:	d9f6      	bls.n	80031d4 <HAL_RCC_OscConfig+0x144>
 80031e6:	e79a      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031e8:	6962      	ldr	r2, [r4, #20]
 80031ea:	4b60      	ldr	r3, [pc, #384]	; (800336c <HAL_RCC_OscConfig+0x2dc>)
 80031ec:	b17a      	cbz	r2, 800320e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80031ee:	2201      	movs	r2, #1
 80031f0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80031f2:	f7fe f9ed 	bl	80015d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031f6:	4d5b      	ldr	r5, [pc, #364]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80031f8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031fa:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80031fc:	079f      	lsls	r7, r3, #30
 80031fe:	f53f af59 	bmi.w	80030b4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003202:	f7fe f9e5 	bl	80015d0 <HAL_GetTick>
 8003206:	1b80      	subs	r0, r0, r6
 8003208:	2802      	cmp	r0, #2
 800320a:	d9f6      	bls.n	80031fa <HAL_RCC_OscConfig+0x16a>
 800320c:	e787      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800320e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003210:	f7fe f9de 	bl	80015d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003214:	4d53      	ldr	r5, [pc, #332]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8003216:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003218:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800321a:	0798      	lsls	r0, r3, #30
 800321c:	f57f af4a 	bpl.w	80030b4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003220:	f7fe f9d6 	bl	80015d0 <HAL_GetTick>
 8003224:	1b80      	subs	r0, r0, r6
 8003226:	2802      	cmp	r0, #2
 8003228:	d9f6      	bls.n	8003218 <HAL_RCC_OscConfig+0x188>
 800322a:	e778      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800322c:	4b4d      	ldr	r3, [pc, #308]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 800322e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003230:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8003234:	d128      	bne.n	8003288 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003236:	9201      	str	r2, [sp, #4]
 8003238:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800323a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800323e:	641a      	str	r2, [r3, #64]	; 0x40
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003246:	9301      	str	r3, [sp, #4]
 8003248:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800324a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324c:	4d48      	ldr	r5, [pc, #288]	; (8003370 <HAL_RCC_OscConfig+0x2e0>)
 800324e:	682b      	ldr	r3, [r5, #0]
 8003250:	05d9      	lsls	r1, r3, #23
 8003252:	d51b      	bpl.n	800328c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003254:	68a3      	ldr	r3, [r4, #8]
 8003256:	4d43      	ldr	r5, [pc, #268]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 8003258:	2b01      	cmp	r3, #1
 800325a:	d127      	bne.n	80032ac <HAL_RCC_OscConfig+0x21c>
 800325c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800325e:	f043 0301 	orr.w	r3, r3, #1
 8003262:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003264:	f7fe f9b4 	bl	80015d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003268:	4d3e      	ldr	r5, [pc, #248]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800326a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800326c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003270:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003272:	079b      	lsls	r3, r3, #30
 8003274:	d539      	bpl.n	80032ea <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8003276:	2e00      	cmp	r6, #0
 8003278:	f43f af20 	beq.w	80030bc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800327c:	4a39      	ldr	r2, [pc, #228]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 800327e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003284:	6413      	str	r3, [r2, #64]	; 0x40
 8003286:	e719      	b.n	80030bc <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8003288:	2600      	movs	r6, #0
 800328a:	e7df      	b.n	800324c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003292:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003294:	f7fe f99c 	bl	80015d0 <HAL_GetTick>
 8003298:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800329a:	682b      	ldr	r3, [r5, #0]
 800329c:	05da      	lsls	r2, r3, #23
 800329e:	d4d9      	bmi.n	8003254 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032a0:	f7fe f996 	bl	80015d0 <HAL_GetTick>
 80032a4:	1bc0      	subs	r0, r0, r7
 80032a6:	2802      	cmp	r0, #2
 80032a8:	d9f7      	bls.n	800329a <HAL_RCC_OscConfig+0x20a>
 80032aa:	e738      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ac:	2b05      	cmp	r3, #5
 80032ae:	d104      	bne.n	80032ba <HAL_RCC_OscConfig+0x22a>
 80032b0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032b2:	f043 0304 	orr.w	r3, r3, #4
 80032b6:	672b      	str	r3, [r5, #112]	; 0x70
 80032b8:	e7d0      	b.n	800325c <HAL_RCC_OscConfig+0x1cc>
 80032ba:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	672a      	str	r2, [r5, #112]	; 0x70
 80032c2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80032c4:	f022 0204 	bic.w	r2, r2, #4
 80032c8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1ca      	bne.n	8003264 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80032ce:	f7fe f97f 	bl	80015d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80032d6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032da:	0798      	lsls	r0, r3, #30
 80032dc:	d5cb      	bpl.n	8003276 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032de:	f7fe f977 	bl	80015d0 <HAL_GetTick>
 80032e2:	1bc0      	subs	r0, r0, r7
 80032e4:	4540      	cmp	r0, r8
 80032e6:	d9f7      	bls.n	80032d8 <HAL_RCC_OscConfig+0x248>
 80032e8:	e719      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ea:	f7fe f971 	bl	80015d0 <HAL_GetTick>
 80032ee:	1bc0      	subs	r0, r0, r7
 80032f0:	4540      	cmp	r0, r8
 80032f2:	d9bd      	bls.n	8003270 <HAL_RCC_OscConfig+0x1e0>
 80032f4:	e713      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032f6:	4d1b      	ldr	r5, [pc, #108]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
 80032f8:	68ab      	ldr	r3, [r5, #8]
 80032fa:	f003 030c 	and.w	r3, r3, #12
 80032fe:	2b08      	cmp	r3, #8
 8003300:	f43f aeca 	beq.w	8003098 <HAL_RCC_OscConfig+0x8>
 8003304:	4e1b      	ldr	r6, [pc, #108]	; (8003374 <HAL_RCC_OscConfig+0x2e4>)
 8003306:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003308:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800330a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800330c:	d134      	bne.n	8003378 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800330e:	f7fe f95f 	bl	80015d0 <HAL_GetTick>
 8003312:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003314:	682b      	ldr	r3, [r5, #0]
 8003316:	0199      	lsls	r1, r3, #6
 8003318:	d41e      	bmi.n	8003358 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800331a:	6a22      	ldr	r2, [r4, #32]
 800331c:	69e3      	ldr	r3, [r4, #28]
 800331e:	4313      	orrs	r3, r2
 8003320:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003322:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003326:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003328:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800332c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800332e:	4c0d      	ldr	r4, [pc, #52]	; (8003364 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003330:	0852      	lsrs	r2, r2, #1
 8003332:	3a01      	subs	r2, #1
 8003334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003338:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800333a:	2301      	movs	r3, #1
 800333c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800333e:	f7fe f947 	bl	80015d0 <HAL_GetTick>
 8003342:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	019a      	lsls	r2, r3, #6
 8003348:	f53f aebc 	bmi.w	80030c4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800334c:	f7fe f940 	bl	80015d0 <HAL_GetTick>
 8003350:	1b40      	subs	r0, r0, r5
 8003352:	2802      	cmp	r0, #2
 8003354:	d9f6      	bls.n	8003344 <HAL_RCC_OscConfig+0x2b4>
 8003356:	e6e2      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003358:	f7fe f93a 	bl	80015d0 <HAL_GetTick>
 800335c:	1bc0      	subs	r0, r0, r7
 800335e:	2802      	cmp	r0, #2
 8003360:	d9d8      	bls.n	8003314 <HAL_RCC_OscConfig+0x284>
 8003362:	e6dc      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
 8003364:	40023800 	.word	0x40023800
 8003368:	42470000 	.word	0x42470000
 800336c:	42470e80 	.word	0x42470e80
 8003370:	40007000 	.word	0x40007000
 8003374:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8003378:	f7fe f92a 	bl	80015d0 <HAL_GetTick>
 800337c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337e:	682b      	ldr	r3, [r5, #0]
 8003380:	019b      	lsls	r3, r3, #6
 8003382:	f57f ae9f 	bpl.w	80030c4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003386:	f7fe f923 	bl	80015d0 <HAL_GetTick>
 800338a:	1b00      	subs	r0, r0, r4
 800338c:	2802      	cmp	r0, #2
 800338e:	d9f6      	bls.n	800337e <HAL_RCC_OscConfig+0x2ee>
 8003390:	e6c5      	b.n	800311e <HAL_RCC_OscConfig+0x8e>
 8003392:	bf00      	nop

08003394 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003394:	4913      	ldr	r1, [pc, #76]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8003396:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003398:	688b      	ldr	r3, [r1, #8]
 800339a:	f003 030c 	and.w	r3, r3, #12
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d003      	beq.n	80033aa <HAL_RCC_GetSysClockFreq+0x16>
 80033a2:	2b08      	cmp	r3, #8
 80033a4:	d003      	beq.n	80033ae <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033a6:	4810      	ldr	r0, [pc, #64]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80033a8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80033aa:	4810      	ldr	r0, [pc, #64]	; (80033ec <HAL_RCC_GetSysClockFreq+0x58>)
 80033ac:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033ae:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033b0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033b4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b8:	bf14      	ite	ne
 80033ba:	480c      	ldrne	r0, [pc, #48]	; (80033ec <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033bc:	480a      	ldreq	r0, [pc, #40]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033be:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80033c2:	bf18      	it	ne
 80033c4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033c6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ca:	fba1 0100 	umull	r0, r1, r1, r0
 80033ce:	f7fd fb41 	bl	8000a54 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80033d2:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x50>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80033da:	3301      	adds	r3, #1
 80033dc:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80033de:	fbb0 f0f3 	udiv	r0, r0, r3
 80033e2:	bd08      	pop	{r3, pc}
 80033e4:	40023800 	.word	0x40023800
 80033e8:	00f42400 	.word	0x00f42400
 80033ec:	007a1200 	.word	0x007a1200

080033f0 <HAL_RCC_ClockConfig>:
{
 80033f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f4:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80033f6:	4604      	mov	r4, r0
 80033f8:	b910      	cbnz	r0, 8003400 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80033fa:	2001      	movs	r0, #1
 80033fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003400:	4b44      	ldr	r3, [pc, #272]	; (8003514 <HAL_RCC_ClockConfig+0x124>)
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	f002 020f 	and.w	r2, r2, #15
 8003408:	428a      	cmp	r2, r1
 800340a:	d328      	bcc.n	800345e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800340c:	6821      	ldr	r1, [r4, #0]
 800340e:	078f      	lsls	r7, r1, #30
 8003410:	d42d      	bmi.n	800346e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003412:	07c8      	lsls	r0, r1, #31
 8003414:	d440      	bmi.n	8003498 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003416:	4b3f      	ldr	r3, [pc, #252]	; (8003514 <HAL_RCC_ClockConfig+0x124>)
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	f002 020f 	and.w	r2, r2, #15
 800341e:	4295      	cmp	r5, r2
 8003420:	d366      	bcc.n	80034f0 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003422:	6822      	ldr	r2, [r4, #0]
 8003424:	0751      	lsls	r1, r2, #29
 8003426:	d46c      	bmi.n	8003502 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003428:	0713      	lsls	r3, r2, #28
 800342a:	d507      	bpl.n	800343c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800342c:	4a3a      	ldr	r2, [pc, #232]	; (8003518 <HAL_RCC_ClockConfig+0x128>)
 800342e:	6921      	ldr	r1, [r4, #16]
 8003430:	6893      	ldr	r3, [r2, #8]
 8003432:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003436:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800343a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800343c:	f7ff ffaa 	bl	8003394 <HAL_RCC_GetSysClockFreq>
 8003440:	4b35      	ldr	r3, [pc, #212]	; (8003518 <HAL_RCC_ClockConfig+0x128>)
 8003442:	4a36      	ldr	r2, [pc, #216]	; (800351c <HAL_RCC_ClockConfig+0x12c>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800344a:	5cd3      	ldrb	r3, [r2, r3]
 800344c:	40d8      	lsrs	r0, r3
 800344e:	4b34      	ldr	r3, [pc, #208]	; (8003520 <HAL_RCC_ClockConfig+0x130>)
 8003450:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003452:	2000      	movs	r0, #0
 8003454:	f7fe f872 	bl	800153c <HAL_InitTick>
  return HAL_OK;
 8003458:	2000      	movs	r0, #0
 800345a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345e:	b2ca      	uxtb	r2, r1
 8003460:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 030f 	and.w	r3, r3, #15
 8003468:	4299      	cmp	r1, r3
 800346a:	d1c6      	bne.n	80033fa <HAL_RCC_ClockConfig+0xa>
 800346c:	e7ce      	b.n	800340c <HAL_RCC_ClockConfig+0x1c>
 800346e:	4b2a      	ldr	r3, [pc, #168]	; (8003518 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003470:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003474:	bf1e      	ittt	ne
 8003476:	689a      	ldrne	r2, [r3, #8]
 8003478:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 800347c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800347e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003480:	bf42      	ittt	mi
 8003482:	689a      	ldrmi	r2, [r3, #8]
 8003484:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8003488:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	68a0      	ldr	r0, [r4, #8]
 800348e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003492:	4302      	orrs	r2, r0
 8003494:	609a      	str	r2, [r3, #8]
 8003496:	e7bc      	b.n	8003412 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003498:	6862      	ldr	r2, [r4, #4]
 800349a:	4b1f      	ldr	r3, [pc, #124]	; (8003518 <HAL_RCC_ClockConfig+0x128>)
 800349c:	2a01      	cmp	r2, #1
 800349e:	d11d      	bne.n	80034dc <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a6:	d0a8      	beq.n	80033fa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034a8:	4e1b      	ldr	r6, [pc, #108]	; (8003518 <HAL_RCC_ClockConfig+0x128>)
 80034aa:	68b3      	ldr	r3, [r6, #8]
 80034ac:	f023 0303 	bic.w	r3, r3, #3
 80034b0:	4313      	orrs	r3, r2
 80034b2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80034b4:	f7fe f88c 	bl	80015d0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80034bc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034be:	68b3      	ldr	r3, [r6, #8]
 80034c0:	6862      	ldr	r2, [r4, #4]
 80034c2:	f003 030c 	and.w	r3, r3, #12
 80034c6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80034ca:	d0a4      	beq.n	8003416 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034cc:	f7fe f880 	bl	80015d0 <HAL_GetTick>
 80034d0:	1bc0      	subs	r0, r0, r7
 80034d2:	4540      	cmp	r0, r8
 80034d4:	d9f3      	bls.n	80034be <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80034d6:	2003      	movs	r0, #3
}
 80034d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034dc:	1e91      	subs	r1, r2, #2
 80034de:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e0:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034e2:	d802      	bhi.n	80034ea <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80034e8:	e7dd      	b.n	80034a6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ea:	f013 0f02 	tst.w	r3, #2
 80034ee:	e7da      	b.n	80034a6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f0:	b2ea      	uxtb	r2, r5
 80034f2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	429d      	cmp	r5, r3
 80034fc:	f47f af7d 	bne.w	80033fa <HAL_RCC_ClockConfig+0xa>
 8003500:	e78f      	b.n	8003422 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003502:	4905      	ldr	r1, [pc, #20]	; (8003518 <HAL_RCC_ClockConfig+0x128>)
 8003504:	68e0      	ldr	r0, [r4, #12]
 8003506:	688b      	ldr	r3, [r1, #8]
 8003508:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800350c:	4303      	orrs	r3, r0
 800350e:	608b      	str	r3, [r1, #8]
 8003510:	e78a      	b.n	8003428 <HAL_RCC_ClockConfig+0x38>
 8003512:	bf00      	nop
 8003514:	40023c00 	.word	0x40023c00
 8003518:	40023800 	.word	0x40023800
 800351c:	0800459e 	.word	0x0800459e
 8003520:	20000004 	.word	0x20000004

08003524 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003524:	4b01      	ldr	r3, [pc, #4]	; (800352c <HAL_RCC_GetHCLKFreq+0x8>)
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	20000004 	.word	0x20000004

08003530 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003530:	4b04      	ldr	r3, [pc, #16]	; (8003544 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003532:	4a05      	ldr	r2, [pc, #20]	; (8003548 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800353a:	5cd3      	ldrb	r3, [r2, r3]
 800353c:	4a03      	ldr	r2, [pc, #12]	; (800354c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800353e:	6810      	ldr	r0, [r2, #0]
}
 8003540:	40d8      	lsrs	r0, r3
 8003542:	4770      	bx	lr
 8003544:	40023800 	.word	0x40023800
 8003548:	080045ae 	.word	0x080045ae
 800354c:	20000004 	.word	0x20000004

08003550 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003550:	6a03      	ldr	r3, [r0, #32]
 8003552:	f023 0301 	bic.w	r3, r3, #1
 8003556:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003558:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800355a:	6842      	ldr	r2, [r0, #4]
{
 800355c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800355e:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003560:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003562:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003566:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003568:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800356a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800356e:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003570:	4c0c      	ldr	r4, [pc, #48]	; (80035a4 <TIM_OC1_SetConfig+0x54>)
 8003572:	42a0      	cmp	r0, r4
 8003574:	d009      	beq.n	800358a <TIM_OC1_SetConfig+0x3a>
 8003576:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800357a:	42a0      	cmp	r0, r4
 800357c:	d005      	beq.n	800358a <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800357e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003580:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003582:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003584:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003586:	6203      	str	r3, [r0, #32]
} 
 8003588:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 800358a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 800358c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800358e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003592:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003594:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003596:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800359a:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800359c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80035a0:	4322      	orrs	r2, r4
 80035a2:	e7ec      	b.n	800357e <TIM_OC1_SetConfig+0x2e>
 80035a4:	40010000 	.word	0x40010000

080035a8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035a8:	6a03      	ldr	r3, [r0, #32]
 80035aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035ae:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035b0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80035b2:	6842      	ldr	r2, [r0, #4]
{
 80035b4:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035b6:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80035ba:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80035be:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035c0:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80035c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035c6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80035ca:	4c0e      	ldr	r4, [pc, #56]	; (8003604 <TIM_OC3_SetConfig+0x5c>)
 80035cc:	42a0      	cmp	r0, r4
 80035ce:	d009      	beq.n	80035e4 <TIM_OC3_SetConfig+0x3c>
 80035d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80035d4:	42a0      	cmp	r0, r4
 80035d6:	d005      	beq.n	80035e4 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035d8:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80035da:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80035dc:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80035de:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035e0:	6203      	str	r3, [r0, #32]
}
 80035e2:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035e4:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035e6:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80035e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035ec:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035f0:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035f2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035f6:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80035f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035fc:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8003600:	e7ea      	b.n	80035d8 <TIM_OC3_SetConfig+0x30>
 8003602:	bf00      	nop
 8003604:	40010000 	.word	0x40010000

08003608 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003608:	6a03      	ldr	r3, [r0, #32]
 800360a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800360e:	6203      	str	r3, [r0, #32]
{
 8003610:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003612:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003614:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003616:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003618:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800361a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800361e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003622:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003624:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003628:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800362c:	4d09      	ldr	r5, [pc, #36]	; (8003654 <TIM_OC4_SetConfig+0x4c>)
 800362e:	42a8      	cmp	r0, r5
 8003630:	d009      	beq.n	8003646 <TIM_OC4_SetConfig+0x3e>
 8003632:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003636:	42a8      	cmp	r0, r5
 8003638:	d005      	beq.n	8003646 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800363a:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800363c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800363e:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003640:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003642:	6204      	str	r4, [r0, #32]
}
 8003644:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003646:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003648:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800364c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003650:	e7f3      	b.n	800363a <TIM_OC4_SetConfig+0x32>
 8003652:	bf00      	nop
 8003654:	40010000 	.word	0x40010000

08003658 <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 8003658:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800365a:	2302      	movs	r3, #2
 800365c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8003660:	6813      	ldr	r3, [r2, #0]
 8003662:	f043 0301 	orr.w	r3, r3, #1
 8003666:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8003668:	2301      	movs	r3, #1
 800366a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 800366e:	2000      	movs	r0, #0
 8003670:	4770      	bx	lr

08003672 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003672:	6803      	ldr	r3, [r0, #0]
 8003674:	68da      	ldr	r2, [r3, #12]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	f042 0201 	orr.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]
}
 8003684:	2000      	movs	r0, #0
 8003686:	4770      	bx	lr

08003688 <HAL_TIM_PWM_MspInit>:
 8003688:	4770      	bx	lr

0800368a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800368a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800368e:	2b01      	cmp	r3, #1
{
 8003690:	b570      	push	{r4, r5, r6, lr}
 8003692:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003696:	d01c      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8003698:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800369c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800369e:	2201      	movs	r2, #1
 80036a0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 80036a4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036a6:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80036aa:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80036ae:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80036b0:	680a      	ldr	r2, [r1, #0]
 80036b2:	2a40      	cmp	r2, #64	; 0x40
 80036b4:	d079      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x120>
 80036b6:	d819      	bhi.n	80036ec <HAL_TIM_ConfigClockSource+0x62>
 80036b8:	2a10      	cmp	r2, #16
 80036ba:	f000 8093 	beq.w	80037e4 <HAL_TIM_ConfigClockSource+0x15a>
 80036be:	d80a      	bhi.n	80036d6 <HAL_TIM_ConfigClockSource+0x4c>
 80036c0:	2a00      	cmp	r2, #0
 80036c2:	f000 8089 	beq.w	80037d8 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80036cc:	2300      	movs	r3, #0
 80036ce:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80036d2:	4618      	mov	r0, r3
}
 80036d4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80036d6:	2a20      	cmp	r2, #32
 80036d8:	f000 808a 	beq.w	80037f0 <HAL_TIM_ConfigClockSource+0x166>
 80036dc:	2a30      	cmp	r2, #48	; 0x30
 80036de:	d1f2      	bne.n	80036c6 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80036e0:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80036e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80036e6:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80036ea:	e036      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80036ec:	2a70      	cmp	r2, #112	; 0x70
 80036ee:	d036      	beq.n	800375e <HAL_TIM_ConfigClockSource+0xd4>
 80036f0:	d81b      	bhi.n	800372a <HAL_TIM_ConfigClockSource+0xa0>
 80036f2:	2a50      	cmp	r2, #80	; 0x50
 80036f4:	d042      	beq.n	800377c <HAL_TIM_ConfigClockSource+0xf2>
 80036f6:	2a60      	cmp	r2, #96	; 0x60
 80036f8:	d1e5      	bne.n	80036c6 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036fa:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80036fc:	684d      	ldr	r5, [r1, #4]
 80036fe:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003700:	f024 0410 	bic.w	r4, r4, #16
 8003704:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003706:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003708:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800370a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800370e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003712:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003716:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800371a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800371c:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800371e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003720:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003724:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8003728:	e017      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800372a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800372e:	d011      	beq.n	8003754 <HAL_TIM_ConfigClockSource+0xca>
 8003730:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003734:	d1c7      	bne.n	80036c6 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003736:	688a      	ldr	r2, [r1, #8]
 8003738:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800373a:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800373c:	68c9      	ldr	r1, [r1, #12]
 800373e:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003740:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003744:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003748:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800374a:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003752:	e002      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	e7b3      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800375e:	688a      	ldr	r2, [r1, #8]
 8003760:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003762:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003764:	68c9      	ldr	r1, [r1, #12]
 8003766:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003768:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800376c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003770:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8003772:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003774:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003776:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800377a:	e7ee      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800377c:	684c      	ldr	r4, [r1, #4]
 800377e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003780:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003782:	6a1d      	ldr	r5, [r3, #32]
 8003784:	f025 0501 	bic.w	r5, r5, #1
 8003788:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800378a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800378c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003790:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003794:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003798:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800379a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800379c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800379e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80037a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80037a4:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80037a8:	e7d7      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80037aa:	684c      	ldr	r4, [r1, #4]
 80037ac:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80037ae:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037b0:	6a1d      	ldr	r5, [r3, #32]
 80037b2:	f025 0501 	bic.w	r5, r5, #1
 80037b6:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80037b8:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037ba:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037be:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037c2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80037c6:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80037c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037ca:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80037cc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80037ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80037d2:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80037d6:	e7c0      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80037d8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80037da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80037de:	f042 0207 	orr.w	r2, r2, #7
 80037e2:	e7ba      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80037e4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80037e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80037ea:	f042 0217 	orr.w	r2, r2, #23
 80037ee:	e7b4      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80037f0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80037f2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80037f6:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80037fa:	e7ae      	b.n	800375a <HAL_TIM_ConfigClockSource+0xd0>

080037fc <HAL_TIM_PeriodElapsedCallback>:
 80037fc:	4770      	bx	lr

080037fe <HAL_TIM_OC_DelayElapsedCallback>:
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_IC_CaptureCallback>:
 8003800:	4770      	bx	lr

08003802 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003802:	4770      	bx	lr

08003804 <HAL_TIM_TriggerCallback>:
 8003804:	4770      	bx	lr

08003806 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003806:	6803      	ldr	r3, [r0, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	0791      	lsls	r1, r2, #30
{
 800380c:	b510      	push	{r4, lr}
 800380e:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003810:	d50e      	bpl.n	8003830 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003812:	68da      	ldr	r2, [r3, #12]
 8003814:	0792      	lsls	r2, r2, #30
 8003816:	d50b      	bpl.n	8003830 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003818:	f06f 0202 	mvn.w	r2, #2
 800381c:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800381e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003820:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003822:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003824:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003826:	d077      	beq.n	8003918 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8003828:	f7ff ffea 	bl	8003800 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800382c:	2300      	movs	r3, #0
 800382e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	0750      	lsls	r0, r2, #29
 8003836:	d510      	bpl.n	800385a <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	0751      	lsls	r1, r2, #29
 800383c:	d50d      	bpl.n	800385a <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800383e:	f06f 0204 	mvn.w	r2, #4
 8003842:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003844:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003846:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003848:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800384c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800384e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003850:	d068      	beq.n	8003924 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003852:	f7ff ffd5 	bl	8003800 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003856:	2300      	movs	r3, #0
 8003858:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800385a:	6823      	ldr	r3, [r4, #0]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	0712      	lsls	r2, r2, #28
 8003860:	d50f      	bpl.n	8003882 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003862:	68da      	ldr	r2, [r3, #12]
 8003864:	0710      	lsls	r0, r2, #28
 8003866:	d50c      	bpl.n	8003882 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003868:	f06f 0208 	mvn.w	r2, #8
 800386c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800386e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003870:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003872:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003874:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003876:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003878:	d05a      	beq.n	8003930 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800387a:	f7ff ffc1 	bl	8003800 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800387e:	2300      	movs	r3, #0
 8003880:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003882:	6823      	ldr	r3, [r4, #0]
 8003884:	691a      	ldr	r2, [r3, #16]
 8003886:	06d2      	lsls	r2, r2, #27
 8003888:	d510      	bpl.n	80038ac <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	06d0      	lsls	r0, r2, #27
 800388e:	d50d      	bpl.n	80038ac <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003890:	f06f 0210 	mvn.w	r2, #16
 8003894:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003896:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003898:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800389a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800389e:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80038a0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038a2:	d04b      	beq.n	800393c <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80038a4:	f7ff ffac 	bl	8003800 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a8:	2300      	movs	r3, #0
 80038aa:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80038ac:	6823      	ldr	r3, [r4, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	07d1      	lsls	r1, r2, #31
 80038b2:	d508      	bpl.n	80038c6 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	07d2      	lsls	r2, r2, #31
 80038b8:	d505      	bpl.n	80038c6 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038ba:	f06f 0201 	mvn.w	r2, #1
 80038be:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80038c0:	4620      	mov	r0, r4
 80038c2:	f7ff ff9b 	bl	80037fc <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	691a      	ldr	r2, [r3, #16]
 80038ca:	0610      	lsls	r0, r2, #24
 80038cc:	d508      	bpl.n	80038e0 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80038ce:	68da      	ldr	r2, [r3, #12]
 80038d0:	0611      	lsls	r1, r2, #24
 80038d2:	d505      	bpl.n	80038e0 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80038da:	4620      	mov	r0, r4
 80038dc:	f000 f9cf 	bl	8003c7e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	0652      	lsls	r2, r2, #25
 80038e6:	d508      	bpl.n	80038fa <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	0650      	lsls	r0, r2, #25
 80038ec:	d505      	bpl.n	80038fa <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80038f4:	4620      	mov	r0, r4
 80038f6:	f7ff ff85 	bl	8003804 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	691a      	ldr	r2, [r3, #16]
 80038fe:	0691      	lsls	r1, r2, #26
 8003900:	d522      	bpl.n	8003948 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	0692      	lsls	r2, r2, #26
 8003906:	d51f      	bpl.n	8003948 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003908:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800390c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800390e:	611a      	str	r2, [r3, #16]
}
 8003910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003914:	f000 b9b2 	b.w	8003c7c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003918:	f7ff ff71 	bl	80037fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800391c:	4620      	mov	r0, r4
 800391e:	f7ff ff70 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
 8003922:	e783      	b.n	800382c <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003924:	f7ff ff6b 	bl	80037fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003928:	4620      	mov	r0, r4
 800392a:	f7ff ff6a 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
 800392e:	e792      	b.n	8003856 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003930:	f7ff ff65 	bl	80037fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003934:	4620      	mov	r0, r4
 8003936:	f7ff ff64 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
 800393a:	e7a0      	b.n	800387e <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393c:	f7ff ff5f 	bl	80037fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003940:	4620      	mov	r0, r4
 8003942:	f7ff ff5e 	bl	8003802 <HAL_TIM_PWM_PulseFinishedCallback>
 8003946:	e7af      	b.n	80038a8 <HAL_TIM_IRQHandler+0xa2>
 8003948:	bd10      	pop	{r4, pc}
	...

0800394c <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800394c:	4a2e      	ldr	r2, [pc, #184]	; (8003a08 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 800394e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003950:	4290      	cmp	r0, r2
 8003952:	d012      	beq.n	800397a <TIM_Base_SetConfig+0x2e>
 8003954:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003958:	d00f      	beq.n	800397a <TIM_Base_SetConfig+0x2e>
 800395a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800395e:	4290      	cmp	r0, r2
 8003960:	d00b      	beq.n	800397a <TIM_Base_SetConfig+0x2e>
 8003962:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003966:	4290      	cmp	r0, r2
 8003968:	d007      	beq.n	800397a <TIM_Base_SetConfig+0x2e>
 800396a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800396e:	4290      	cmp	r0, r2
 8003970:	d003      	beq.n	800397a <TIM_Base_SetConfig+0x2e>
 8003972:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003976:	4290      	cmp	r0, r2
 8003978:	d11d      	bne.n	80039b6 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800397a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800397c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003980:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003982:	4a21      	ldr	r2, [pc, #132]	; (8003a08 <TIM_Base_SetConfig+0xbc>)
 8003984:	4290      	cmp	r0, r2
 8003986:	d104      	bne.n	8003992 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003988:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800398a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800398e:	4313      	orrs	r3, r2
 8003990:	e028      	b.n	80039e4 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003992:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003996:	d0f7      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 8003998:	4a1c      	ldr	r2, [pc, #112]	; (8003a0c <TIM_Base_SetConfig+0xc0>)
 800399a:	4290      	cmp	r0, r2
 800399c:	d0f4      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 800399e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039a2:	4290      	cmp	r0, r2
 80039a4:	d0f0      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039aa:	4290      	cmp	r0, r2
 80039ac:	d0ec      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039ae:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80039b2:	4290      	cmp	r0, r2
 80039b4:	d0e8      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039b6:	4a16      	ldr	r2, [pc, #88]	; (8003a10 <TIM_Base_SetConfig+0xc4>)
 80039b8:	4290      	cmp	r0, r2
 80039ba:	d0e5      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039c0:	4290      	cmp	r0, r2
 80039c2:	d0e1      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039c8:	4290      	cmp	r0, r2
 80039ca:	d0dd      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039cc:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80039d0:	4290      	cmp	r0, r2
 80039d2:	d0d9      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039d8:	4290      	cmp	r0, r2
 80039da:	d0d5      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
 80039dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039e0:	4290      	cmp	r0, r2
 80039e2:	d0d1      	beq.n	8003988 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 80039e4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039e6:	688b      	ldr	r3, [r1, #8]
 80039e8:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80039ea:	680b      	ldr	r3, [r1, #0]
 80039ec:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80039ee:	4b06      	ldr	r3, [pc, #24]	; (8003a08 <TIM_Base_SetConfig+0xbc>)
 80039f0:	4298      	cmp	r0, r3
 80039f2:	d006      	beq.n	8003a02 <TIM_Base_SetConfig+0xb6>
 80039f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f8:	4298      	cmp	r0, r3
 80039fa:	d002      	beq.n	8003a02 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80039fc:	2301      	movs	r3, #1
 80039fe:	6143      	str	r3, [r0, #20]
}
 8003a00:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8003a02:	690b      	ldr	r3, [r1, #16]
 8003a04:	6303      	str	r3, [r0, #48]	; 0x30
 8003a06:	e7f9      	b.n	80039fc <TIM_Base_SetConfig+0xb0>
 8003a08:	40010000 	.word	0x40010000
 8003a0c:	40000400 	.word	0x40000400
 8003a10:	40014000 	.word	0x40014000

08003a14 <HAL_TIM_Base_Init>:
{ 
 8003a14:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003a16:	4604      	mov	r4, r0
 8003a18:	b1a0      	cbz	r0, 8003a44 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003a1a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003a1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a22:	b91b      	cbnz	r3, 8003a2c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003a24:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003a28:	f7fd fcca 	bl	80013c0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003a32:	6820      	ldr	r0, [r4, #0]
 8003a34:	1d21      	adds	r1, r4, #4
 8003a36:	f7ff ff89 	bl	800394c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003a40:	2000      	movs	r0, #0
 8003a42:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003a44:	2001      	movs	r0, #1
}
 8003a46:	bd10      	pop	{r4, pc}

08003a48 <HAL_TIM_PWM_Init>:
{
 8003a48:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003a4a:	4604      	mov	r4, r0
 8003a4c:	b1a0      	cbz	r0, 8003a78 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003a4e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003a52:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a56:	b91b      	cbnz	r3, 8003a60 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003a58:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003a5c:	f7ff fe14 	bl	8003688 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8003a60:	2302      	movs	r3, #2
 8003a62:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003a66:	6820      	ldr	r0, [r4, #0]
 8003a68:	1d21      	adds	r1, r4, #4
 8003a6a:	f7ff ff6f 	bl	800394c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003a74:	2000      	movs	r0, #0
 8003a76:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003a78:	2001      	movs	r0, #1
}  
 8003a7a:	bd10      	pop	{r4, pc}

08003a7c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a7c:	6a03      	ldr	r3, [r0, #32]
 8003a7e:	f023 0310 	bic.w	r3, r3, #16
 8003a82:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003a84:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8003a86:	6842      	ldr	r2, [r0, #4]
{
 8003a88:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8003a8a:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a8c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a8e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a92:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a96:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003a98:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a9c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003aa0:	4c0d      	ldr	r4, [pc, #52]	; (8003ad8 <TIM_OC2_SetConfig+0x5c>)
 8003aa2:	42a0      	cmp	r0, r4
 8003aa4:	d009      	beq.n	8003aba <TIM_OC2_SetConfig+0x3e>
 8003aa6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003aaa:	42a0      	cmp	r0, r4
 8003aac:	d005      	beq.n	8003aba <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8003aae:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003ab0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003ab2:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003ab4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003ab6:	6203      	str	r3, [r0, #32]
}
 8003ab8:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003aba:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003abc:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003abe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ac2:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ac6:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ac8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003acc:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ace:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ad2:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8003ad6:	e7ea      	b.n	8003aae <TIM_OC2_SetConfig+0x32>
 8003ad8:	40010000 	.word	0x40010000

08003adc <HAL_TIM_PWM_ConfigChannel>:
{
 8003adc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003ade:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003ae2:	2b01      	cmp	r3, #1
{
 8003ae4:	4604      	mov	r4, r0
 8003ae6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003aea:	d025      	beq.n	8003b38 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8003aec:	2301      	movs	r3, #1
 8003aee:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8003af2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 8003af6:	2a0c      	cmp	r2, #12
 8003af8:	d818      	bhi.n	8003b2c <HAL_TIM_PWM_ConfigChannel+0x50>
 8003afa:	e8df f002 	tbb	[pc, r2]
 8003afe:	1707      	.short	0x1707
 8003b00:	171e1717 	.word	0x171e1717
 8003b04:	172f1717 	.word	0x172f1717
 8003b08:	1717      	.short	0x1717
 8003b0a:	40          	.byte	0x40
 8003b0b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b0c:	6820      	ldr	r0, [r4, #0]
 8003b0e:	f7ff fd1f 	bl	8003550 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b12:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b14:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b16:	699a      	ldr	r2, [r3, #24]
 8003b18:	f042 0208 	orr.w	r2, r2, #8
 8003b1c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b1e:	699a      	ldr	r2, [r3, #24]
 8003b20:	f022 0204 	bic.w	r2, r2, #4
 8003b24:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b26:	699a      	ldr	r2, [r3, #24]
 8003b28:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b2a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003b2c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003b2e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003b30:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003b34:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8003b38:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b3a:	6820      	ldr	r0, [r4, #0]
 8003b3c:	f7ff ff9e 	bl	8003a7c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b40:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b42:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b44:	699a      	ldr	r2, [r3, #24]
 8003b46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b54:	699a      	ldr	r2, [r3, #24]
 8003b56:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003b5a:	e7e6      	b.n	8003b2a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b5c:	6820      	ldr	r0, [r4, #0]
 8003b5e:	f7ff fd23 	bl	80035a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b62:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003b64:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b66:	69da      	ldr	r2, [r3, #28]
 8003b68:	f042 0208 	orr.w	r2, r2, #8
 8003b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b6e:	69da      	ldr	r2, [r3, #28]
 8003b70:	f022 0204 	bic.w	r2, r2, #4
 8003b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003b76:	69da      	ldr	r2, [r3, #28]
 8003b78:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003b7a:	61da      	str	r2, [r3, #28]
    break;
 8003b7c:	e7d6      	b.n	8003b2c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b7e:	6820      	ldr	r0, [r4, #0]
 8003b80:	f7ff fd42 	bl	8003608 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b84:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003b86:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b88:	69da      	ldr	r2, [r3, #28]
 8003b8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b8e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b90:	69da      	ldr	r2, [r3, #28]
 8003b92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b96:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003b98:	69da      	ldr	r2, [r3, #28]
 8003b9a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003b9e:	e7ec      	b.n	8003b7a <HAL_TIM_PWM_ConfigChannel+0x9e>

08003ba0 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8003ba0:	6a03      	ldr	r3, [r0, #32]
{
 8003ba2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8003ba4:	2401      	movs	r4, #1
 8003ba6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003ba8:	ea23 0304 	bic.w	r3, r3, r4
 8003bac:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8003bae:	6a03      	ldr	r3, [r0, #32]
 8003bb0:	408a      	lsls	r2, r1
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	6202      	str	r2, [r0, #32]
 8003bb6:	bd10      	pop	{r4, pc}

08003bb8 <HAL_TIM_PWM_Start>:
{
 8003bb8:	b510      	push	{r4, lr}
 8003bba:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	6800      	ldr	r0, [r0, #0]
 8003bc0:	f7ff ffee 	bl	8003ba0 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <HAL_TIM_PWM_Start+0x30>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d003      	beq.n	8003bd4 <HAL_TIM_PWM_Start+0x1c>
 8003bcc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d103      	bne.n	8003bdc <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8003bd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bda:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	f042 0201 	orr.w	r2, r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
} 
 8003be4:	2000      	movs	r0, #0
 8003be6:	bd10      	pop	{r4, pc}
 8003be8:	40010000 	.word	0x40010000

08003bec <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003bec:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003bf0:	2b01      	cmp	r3, #1
{
 8003bf2:	b510      	push	{r4, lr}
 8003bf4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003bf8:	d018      	beq.n	8003c2c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003bfa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003bfe:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003c00:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c02:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c04:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c06:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c0a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	4322      	orrs	r2, r4
 8003c10:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003c12:	689a      	ldr	r2, [r3, #8]
 8003c14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c18:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c1a:	689a      	ldr	r2, [r3, #8]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003c20:	2301      	movs	r3, #1
 8003c22:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003c26:	2300      	movs	r3, #0
 8003c28:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003c2c:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8003c2e:	bd10      	pop	{r4, pc}

08003c30 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003c30:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d01f      	beq.n	8003c78 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c38:	68cb      	ldr	r3, [r1, #12]
 8003c3a:	688a      	ldr	r2, [r1, #8]
 8003c3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c40:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c42:	684a      	ldr	r2, [r1, #4]
 8003c44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c48:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c4a:	680a      	ldr	r2, [r1, #0]
 8003c4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c50:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c52:	690a      	ldr	r2, [r1, #16]
 8003c54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c58:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c5a:	694a      	ldr	r2, [r1, #20]
 8003c5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c60:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c62:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003c68:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c6a:	6802      	ldr	r2, [r0, #0]
 8003c6c:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8003c74:	4618      	mov	r0, r3
 8003c76:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003c78:	2002      	movs	r0, #2
}
 8003c7a:	4770      	bx	lr

08003c7c <HAL_TIMEx_CommutationCallback>:
 8003c7c:	4770      	bx	lr

08003c7e <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c7e:	4770      	bx	lr

08003c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003c80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cb8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003c84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003c86:	e003      	b.n	8003c90 <LoopCopyDataInit>

08003c88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003c88:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003c8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003c8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003c8e:	3104      	adds	r1, #4

08003c90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c90:	480b      	ldr	r0, [pc, #44]	; (8003cc0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c92:	4b0c      	ldr	r3, [pc, #48]	; (8003cc4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003c94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003c96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003c98:	d3f6      	bcc.n	8003c88 <CopyDataInit>
  ldr  r2, =_sbss
 8003c9a:	4a0b      	ldr	r2, [pc, #44]	; (8003cc8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003c9c:	e002      	b.n	8003ca4 <LoopFillZerobss>

08003c9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003c9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ca0:	f842 3b04 	str.w	r3, [r2], #4

08003ca4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ca4:	4b09      	ldr	r3, [pc, #36]	; (8003ccc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003ca6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003ca8:	d3f9      	bcc.n	8003c9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003caa:	f7fd fc21 	bl	80014f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cae:	f000 f811 	bl	8003cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cb2:	f7fd f9d3 	bl	800105c <main>
  bx  lr    
 8003cb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003cb8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003cbc:	080045fc 	.word	0x080045fc
  ldr  r0, =_sdata
 8003cc0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003cc4:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003cc8:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003ccc:	2000020c 	.word	0x2000020c

08003cd0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003cd0:	e7fe      	b.n	8003cd0 <CAN1_RX0_IRQHandler>
	...

08003cd4 <__libc_init_array>:
 8003cd4:	b570      	push	{r4, r5, r6, lr}
 8003cd6:	4e0d      	ldr	r6, [pc, #52]	; (8003d0c <__libc_init_array+0x38>)
 8003cd8:	4c0d      	ldr	r4, [pc, #52]	; (8003d10 <__libc_init_array+0x3c>)
 8003cda:	1ba4      	subs	r4, r4, r6
 8003cdc:	10a4      	asrs	r4, r4, #2
 8003cde:	2500      	movs	r5, #0
 8003ce0:	42a5      	cmp	r5, r4
 8003ce2:	d109      	bne.n	8003cf8 <__libc_init_array+0x24>
 8003ce4:	4e0b      	ldr	r6, [pc, #44]	; (8003d14 <__libc_init_array+0x40>)
 8003ce6:	4c0c      	ldr	r4, [pc, #48]	; (8003d18 <__libc_init_array+0x44>)
 8003ce8:	f000 fc44 	bl	8004574 <_init>
 8003cec:	1ba4      	subs	r4, r4, r6
 8003cee:	10a4      	asrs	r4, r4, #2
 8003cf0:	2500      	movs	r5, #0
 8003cf2:	42a5      	cmp	r5, r4
 8003cf4:	d105      	bne.n	8003d02 <__libc_init_array+0x2e>
 8003cf6:	bd70      	pop	{r4, r5, r6, pc}
 8003cf8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003cfc:	4798      	blx	r3
 8003cfe:	3501      	adds	r5, #1
 8003d00:	e7ee      	b.n	8003ce0 <__libc_init_array+0xc>
 8003d02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d06:	4798      	blx	r3
 8003d08:	3501      	adds	r5, #1
 8003d0a:	e7f2      	b.n	8003cf2 <__libc_init_array+0x1e>
 8003d0c:	080045f4 	.word	0x080045f4
 8003d10:	080045f4 	.word	0x080045f4
 8003d14:	080045f4 	.word	0x080045f4
 8003d18:	080045f8 	.word	0x080045f8

08003d1c <siprintf>:
 8003d1c:	b40e      	push	{r1, r2, r3}
 8003d1e:	b500      	push	{lr}
 8003d20:	b09c      	sub	sp, #112	; 0x70
 8003d22:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003d26:	ab1d      	add	r3, sp, #116	; 0x74
 8003d28:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003d2c:	9002      	str	r0, [sp, #8]
 8003d2e:	9006      	str	r0, [sp, #24]
 8003d30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d34:	480a      	ldr	r0, [pc, #40]	; (8003d60 <siprintf+0x44>)
 8003d36:	9104      	str	r1, [sp, #16]
 8003d38:	9107      	str	r1, [sp, #28]
 8003d3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003d3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d42:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003d46:	6800      	ldr	r0, [r0, #0]
 8003d48:	9301      	str	r3, [sp, #4]
 8003d4a:	a902      	add	r1, sp, #8
 8003d4c:	f000 f866 	bl	8003e1c <_svfiprintf_r>
 8003d50:	9b02      	ldr	r3, [sp, #8]
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
 8003d56:	b01c      	add	sp, #112	; 0x70
 8003d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d5c:	b003      	add	sp, #12
 8003d5e:	4770      	bx	lr
 8003d60:	20000010 	.word	0x20000010

08003d64 <__ssputs_r>:
 8003d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d68:	688e      	ldr	r6, [r1, #8]
 8003d6a:	429e      	cmp	r6, r3
 8003d6c:	4682      	mov	sl, r0
 8003d6e:	460c      	mov	r4, r1
 8003d70:	4691      	mov	r9, r2
 8003d72:	4698      	mov	r8, r3
 8003d74:	d835      	bhi.n	8003de2 <__ssputs_r+0x7e>
 8003d76:	898a      	ldrh	r2, [r1, #12]
 8003d78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d7c:	d031      	beq.n	8003de2 <__ssputs_r+0x7e>
 8003d7e:	6825      	ldr	r5, [r4, #0]
 8003d80:	6909      	ldr	r1, [r1, #16]
 8003d82:	1a6f      	subs	r7, r5, r1
 8003d84:	6965      	ldr	r5, [r4, #20]
 8003d86:	2302      	movs	r3, #2
 8003d88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d8c:	fb95 f5f3 	sdiv	r5, r5, r3
 8003d90:	f108 0301 	add.w	r3, r8, #1
 8003d94:	443b      	add	r3, r7
 8003d96:	429d      	cmp	r5, r3
 8003d98:	bf38      	it	cc
 8003d9a:	461d      	movcc	r5, r3
 8003d9c:	0553      	lsls	r3, r2, #21
 8003d9e:	d531      	bpl.n	8003e04 <__ssputs_r+0xa0>
 8003da0:	4629      	mov	r1, r5
 8003da2:	f000 fb39 	bl	8004418 <_malloc_r>
 8003da6:	4606      	mov	r6, r0
 8003da8:	b950      	cbnz	r0, 8003dc0 <__ssputs_r+0x5c>
 8003daa:	230c      	movs	r3, #12
 8003dac:	f8ca 3000 	str.w	r3, [sl]
 8003db0:	89a3      	ldrh	r3, [r4, #12]
 8003db2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003db6:	81a3      	strh	r3, [r4, #12]
 8003db8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dc0:	463a      	mov	r2, r7
 8003dc2:	6921      	ldr	r1, [r4, #16]
 8003dc4:	f000 fab4 	bl	8004330 <memcpy>
 8003dc8:	89a3      	ldrh	r3, [r4, #12]
 8003dca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003dce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dd2:	81a3      	strh	r3, [r4, #12]
 8003dd4:	6126      	str	r6, [r4, #16]
 8003dd6:	6165      	str	r5, [r4, #20]
 8003dd8:	443e      	add	r6, r7
 8003dda:	1bed      	subs	r5, r5, r7
 8003ddc:	6026      	str	r6, [r4, #0]
 8003dde:	60a5      	str	r5, [r4, #8]
 8003de0:	4646      	mov	r6, r8
 8003de2:	4546      	cmp	r6, r8
 8003de4:	bf28      	it	cs
 8003de6:	4646      	movcs	r6, r8
 8003de8:	4632      	mov	r2, r6
 8003dea:	4649      	mov	r1, r9
 8003dec:	6820      	ldr	r0, [r4, #0]
 8003dee:	f000 faaa 	bl	8004346 <memmove>
 8003df2:	68a3      	ldr	r3, [r4, #8]
 8003df4:	1b9b      	subs	r3, r3, r6
 8003df6:	60a3      	str	r3, [r4, #8]
 8003df8:	6823      	ldr	r3, [r4, #0]
 8003dfa:	441e      	add	r6, r3
 8003dfc:	6026      	str	r6, [r4, #0]
 8003dfe:	2000      	movs	r0, #0
 8003e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e04:	462a      	mov	r2, r5
 8003e06:	f000 fb65 	bl	80044d4 <_realloc_r>
 8003e0a:	4606      	mov	r6, r0
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	d1e1      	bne.n	8003dd4 <__ssputs_r+0x70>
 8003e10:	6921      	ldr	r1, [r4, #16]
 8003e12:	4650      	mov	r0, sl
 8003e14:	f000 fab2 	bl	800437c <_free_r>
 8003e18:	e7c7      	b.n	8003daa <__ssputs_r+0x46>
	...

08003e1c <_svfiprintf_r>:
 8003e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e20:	b09d      	sub	sp, #116	; 0x74
 8003e22:	4680      	mov	r8, r0
 8003e24:	9303      	str	r3, [sp, #12]
 8003e26:	898b      	ldrh	r3, [r1, #12]
 8003e28:	061c      	lsls	r4, r3, #24
 8003e2a:	460d      	mov	r5, r1
 8003e2c:	4616      	mov	r6, r2
 8003e2e:	d50f      	bpl.n	8003e50 <_svfiprintf_r+0x34>
 8003e30:	690b      	ldr	r3, [r1, #16]
 8003e32:	b96b      	cbnz	r3, 8003e50 <_svfiprintf_r+0x34>
 8003e34:	2140      	movs	r1, #64	; 0x40
 8003e36:	f000 faef 	bl	8004418 <_malloc_r>
 8003e3a:	6028      	str	r0, [r5, #0]
 8003e3c:	6128      	str	r0, [r5, #16]
 8003e3e:	b928      	cbnz	r0, 8003e4c <_svfiprintf_r+0x30>
 8003e40:	230c      	movs	r3, #12
 8003e42:	f8c8 3000 	str.w	r3, [r8]
 8003e46:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4a:	e0c5      	b.n	8003fd8 <_svfiprintf_r+0x1bc>
 8003e4c:	2340      	movs	r3, #64	; 0x40
 8003e4e:	616b      	str	r3, [r5, #20]
 8003e50:	2300      	movs	r3, #0
 8003e52:	9309      	str	r3, [sp, #36]	; 0x24
 8003e54:	2320      	movs	r3, #32
 8003e56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e5a:	2330      	movs	r3, #48	; 0x30
 8003e5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e60:	f04f 0b01 	mov.w	fp, #1
 8003e64:	4637      	mov	r7, r6
 8003e66:	463c      	mov	r4, r7
 8003e68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d13c      	bne.n	8003eea <_svfiprintf_r+0xce>
 8003e70:	ebb7 0a06 	subs.w	sl, r7, r6
 8003e74:	d00b      	beq.n	8003e8e <_svfiprintf_r+0x72>
 8003e76:	4653      	mov	r3, sl
 8003e78:	4632      	mov	r2, r6
 8003e7a:	4629      	mov	r1, r5
 8003e7c:	4640      	mov	r0, r8
 8003e7e:	f7ff ff71 	bl	8003d64 <__ssputs_r>
 8003e82:	3001      	adds	r0, #1
 8003e84:	f000 80a3 	beq.w	8003fce <_svfiprintf_r+0x1b2>
 8003e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e8a:	4453      	add	r3, sl
 8003e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e8e:	783b      	ldrb	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 809c 	beq.w	8003fce <_svfiprintf_r+0x1b2>
 8003e96:	2300      	movs	r3, #0
 8003e98:	f04f 32ff 	mov.w	r2, #4294967295
 8003e9c:	9304      	str	r3, [sp, #16]
 8003e9e:	9307      	str	r3, [sp, #28]
 8003ea0:	9205      	str	r2, [sp, #20]
 8003ea2:	9306      	str	r3, [sp, #24]
 8003ea4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ea8:	931a      	str	r3, [sp, #104]	; 0x68
 8003eaa:	2205      	movs	r2, #5
 8003eac:	7821      	ldrb	r1, [r4, #0]
 8003eae:	4850      	ldr	r0, [pc, #320]	; (8003ff0 <_svfiprintf_r+0x1d4>)
 8003eb0:	f7fc f98e 	bl	80001d0 <memchr>
 8003eb4:	1c67      	adds	r7, r4, #1
 8003eb6:	9b04      	ldr	r3, [sp, #16]
 8003eb8:	b9d8      	cbnz	r0, 8003ef2 <_svfiprintf_r+0xd6>
 8003eba:	06d9      	lsls	r1, r3, #27
 8003ebc:	bf44      	itt	mi
 8003ebe:	2220      	movmi	r2, #32
 8003ec0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ec4:	071a      	lsls	r2, r3, #28
 8003ec6:	bf44      	itt	mi
 8003ec8:	222b      	movmi	r2, #43	; 0x2b
 8003eca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ece:	7822      	ldrb	r2, [r4, #0]
 8003ed0:	2a2a      	cmp	r2, #42	; 0x2a
 8003ed2:	d016      	beq.n	8003f02 <_svfiprintf_r+0xe6>
 8003ed4:	9a07      	ldr	r2, [sp, #28]
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	200a      	movs	r0, #10
 8003eda:	4627      	mov	r7, r4
 8003edc:	3401      	adds	r4, #1
 8003ede:	783b      	ldrb	r3, [r7, #0]
 8003ee0:	3b30      	subs	r3, #48	; 0x30
 8003ee2:	2b09      	cmp	r3, #9
 8003ee4:	d951      	bls.n	8003f8a <_svfiprintf_r+0x16e>
 8003ee6:	b1c9      	cbz	r1, 8003f1c <_svfiprintf_r+0x100>
 8003ee8:	e011      	b.n	8003f0e <_svfiprintf_r+0xf2>
 8003eea:	2b25      	cmp	r3, #37	; 0x25
 8003eec:	d0c0      	beq.n	8003e70 <_svfiprintf_r+0x54>
 8003eee:	4627      	mov	r7, r4
 8003ef0:	e7b9      	b.n	8003e66 <_svfiprintf_r+0x4a>
 8003ef2:	4a3f      	ldr	r2, [pc, #252]	; (8003ff0 <_svfiprintf_r+0x1d4>)
 8003ef4:	1a80      	subs	r0, r0, r2
 8003ef6:	fa0b f000 	lsl.w	r0, fp, r0
 8003efa:	4318      	orrs	r0, r3
 8003efc:	9004      	str	r0, [sp, #16]
 8003efe:	463c      	mov	r4, r7
 8003f00:	e7d3      	b.n	8003eaa <_svfiprintf_r+0x8e>
 8003f02:	9a03      	ldr	r2, [sp, #12]
 8003f04:	1d11      	adds	r1, r2, #4
 8003f06:	6812      	ldr	r2, [r2, #0]
 8003f08:	9103      	str	r1, [sp, #12]
 8003f0a:	2a00      	cmp	r2, #0
 8003f0c:	db01      	blt.n	8003f12 <_svfiprintf_r+0xf6>
 8003f0e:	9207      	str	r2, [sp, #28]
 8003f10:	e004      	b.n	8003f1c <_svfiprintf_r+0x100>
 8003f12:	4252      	negs	r2, r2
 8003f14:	f043 0302 	orr.w	r3, r3, #2
 8003f18:	9207      	str	r2, [sp, #28]
 8003f1a:	9304      	str	r3, [sp, #16]
 8003f1c:	783b      	ldrb	r3, [r7, #0]
 8003f1e:	2b2e      	cmp	r3, #46	; 0x2e
 8003f20:	d10e      	bne.n	8003f40 <_svfiprintf_r+0x124>
 8003f22:	787b      	ldrb	r3, [r7, #1]
 8003f24:	2b2a      	cmp	r3, #42	; 0x2a
 8003f26:	f107 0101 	add.w	r1, r7, #1
 8003f2a:	d132      	bne.n	8003f92 <_svfiprintf_r+0x176>
 8003f2c:	9b03      	ldr	r3, [sp, #12]
 8003f2e:	1d1a      	adds	r2, r3, #4
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	9203      	str	r2, [sp, #12]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	bfb8      	it	lt
 8003f38:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f3c:	3702      	adds	r7, #2
 8003f3e:	9305      	str	r3, [sp, #20]
 8003f40:	4c2c      	ldr	r4, [pc, #176]	; (8003ff4 <_svfiprintf_r+0x1d8>)
 8003f42:	7839      	ldrb	r1, [r7, #0]
 8003f44:	2203      	movs	r2, #3
 8003f46:	4620      	mov	r0, r4
 8003f48:	f7fc f942 	bl	80001d0 <memchr>
 8003f4c:	b138      	cbz	r0, 8003f5e <_svfiprintf_r+0x142>
 8003f4e:	2340      	movs	r3, #64	; 0x40
 8003f50:	1b00      	subs	r0, r0, r4
 8003f52:	fa03 f000 	lsl.w	r0, r3, r0
 8003f56:	9b04      	ldr	r3, [sp, #16]
 8003f58:	4303      	orrs	r3, r0
 8003f5a:	9304      	str	r3, [sp, #16]
 8003f5c:	3701      	adds	r7, #1
 8003f5e:	7839      	ldrb	r1, [r7, #0]
 8003f60:	4825      	ldr	r0, [pc, #148]	; (8003ff8 <_svfiprintf_r+0x1dc>)
 8003f62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f66:	2206      	movs	r2, #6
 8003f68:	1c7e      	adds	r6, r7, #1
 8003f6a:	f7fc f931 	bl	80001d0 <memchr>
 8003f6e:	2800      	cmp	r0, #0
 8003f70:	d035      	beq.n	8003fde <_svfiprintf_r+0x1c2>
 8003f72:	4b22      	ldr	r3, [pc, #136]	; (8003ffc <_svfiprintf_r+0x1e0>)
 8003f74:	b9fb      	cbnz	r3, 8003fb6 <_svfiprintf_r+0x19a>
 8003f76:	9b03      	ldr	r3, [sp, #12]
 8003f78:	3307      	adds	r3, #7
 8003f7a:	f023 0307 	bic.w	r3, r3, #7
 8003f7e:	3308      	adds	r3, #8
 8003f80:	9303      	str	r3, [sp, #12]
 8003f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f84:	444b      	add	r3, r9
 8003f86:	9309      	str	r3, [sp, #36]	; 0x24
 8003f88:	e76c      	b.n	8003e64 <_svfiprintf_r+0x48>
 8003f8a:	fb00 3202 	mla	r2, r0, r2, r3
 8003f8e:	2101      	movs	r1, #1
 8003f90:	e7a3      	b.n	8003eda <_svfiprintf_r+0xbe>
 8003f92:	2300      	movs	r3, #0
 8003f94:	9305      	str	r3, [sp, #20]
 8003f96:	4618      	mov	r0, r3
 8003f98:	240a      	movs	r4, #10
 8003f9a:	460f      	mov	r7, r1
 8003f9c:	3101      	adds	r1, #1
 8003f9e:	783a      	ldrb	r2, [r7, #0]
 8003fa0:	3a30      	subs	r2, #48	; 0x30
 8003fa2:	2a09      	cmp	r2, #9
 8003fa4:	d903      	bls.n	8003fae <_svfiprintf_r+0x192>
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0ca      	beq.n	8003f40 <_svfiprintf_r+0x124>
 8003faa:	9005      	str	r0, [sp, #20]
 8003fac:	e7c8      	b.n	8003f40 <_svfiprintf_r+0x124>
 8003fae:	fb04 2000 	mla	r0, r4, r0, r2
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e7f1      	b.n	8003f9a <_svfiprintf_r+0x17e>
 8003fb6:	ab03      	add	r3, sp, #12
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	462a      	mov	r2, r5
 8003fbc:	4b10      	ldr	r3, [pc, #64]	; (8004000 <_svfiprintf_r+0x1e4>)
 8003fbe:	a904      	add	r1, sp, #16
 8003fc0:	4640      	mov	r0, r8
 8003fc2:	f3af 8000 	nop.w
 8003fc6:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003fca:	4681      	mov	r9, r0
 8003fcc:	d1d9      	bne.n	8003f82 <_svfiprintf_r+0x166>
 8003fce:	89ab      	ldrh	r3, [r5, #12]
 8003fd0:	065b      	lsls	r3, r3, #25
 8003fd2:	f53f af38 	bmi.w	8003e46 <_svfiprintf_r+0x2a>
 8003fd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003fd8:	b01d      	add	sp, #116	; 0x74
 8003fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fde:	ab03      	add	r3, sp, #12
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	462a      	mov	r2, r5
 8003fe4:	4b06      	ldr	r3, [pc, #24]	; (8004000 <_svfiprintf_r+0x1e4>)
 8003fe6:	a904      	add	r1, sp, #16
 8003fe8:	4640      	mov	r0, r8
 8003fea:	f000 f881 	bl	80040f0 <_printf_i>
 8003fee:	e7ea      	b.n	8003fc6 <_svfiprintf_r+0x1aa>
 8003ff0:	080045b6 	.word	0x080045b6
 8003ff4:	080045bc 	.word	0x080045bc
 8003ff8:	080045c0 	.word	0x080045c0
 8003ffc:	00000000 	.word	0x00000000
 8004000:	08003d65 	.word	0x08003d65

08004004 <_printf_common>:
 8004004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004008:	4691      	mov	r9, r2
 800400a:	461f      	mov	r7, r3
 800400c:	688a      	ldr	r2, [r1, #8]
 800400e:	690b      	ldr	r3, [r1, #16]
 8004010:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004014:	4293      	cmp	r3, r2
 8004016:	bfb8      	it	lt
 8004018:	4613      	movlt	r3, r2
 800401a:	f8c9 3000 	str.w	r3, [r9]
 800401e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004022:	4606      	mov	r6, r0
 8004024:	460c      	mov	r4, r1
 8004026:	b112      	cbz	r2, 800402e <_printf_common+0x2a>
 8004028:	3301      	adds	r3, #1
 800402a:	f8c9 3000 	str.w	r3, [r9]
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	0699      	lsls	r1, r3, #26
 8004032:	bf42      	ittt	mi
 8004034:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004038:	3302      	addmi	r3, #2
 800403a:	f8c9 3000 	strmi.w	r3, [r9]
 800403e:	6825      	ldr	r5, [r4, #0]
 8004040:	f015 0506 	ands.w	r5, r5, #6
 8004044:	d107      	bne.n	8004056 <_printf_common+0x52>
 8004046:	f104 0a19 	add.w	sl, r4, #25
 800404a:	68e3      	ldr	r3, [r4, #12]
 800404c:	f8d9 2000 	ldr.w	r2, [r9]
 8004050:	1a9b      	subs	r3, r3, r2
 8004052:	429d      	cmp	r5, r3
 8004054:	db29      	blt.n	80040aa <_printf_common+0xa6>
 8004056:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800405a:	6822      	ldr	r2, [r4, #0]
 800405c:	3300      	adds	r3, #0
 800405e:	bf18      	it	ne
 8004060:	2301      	movne	r3, #1
 8004062:	0692      	lsls	r2, r2, #26
 8004064:	d42e      	bmi.n	80040c4 <_printf_common+0xc0>
 8004066:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800406a:	4639      	mov	r1, r7
 800406c:	4630      	mov	r0, r6
 800406e:	47c0      	blx	r8
 8004070:	3001      	adds	r0, #1
 8004072:	d021      	beq.n	80040b8 <_printf_common+0xb4>
 8004074:	6823      	ldr	r3, [r4, #0]
 8004076:	68e5      	ldr	r5, [r4, #12]
 8004078:	f8d9 2000 	ldr.w	r2, [r9]
 800407c:	f003 0306 	and.w	r3, r3, #6
 8004080:	2b04      	cmp	r3, #4
 8004082:	bf08      	it	eq
 8004084:	1aad      	subeq	r5, r5, r2
 8004086:	68a3      	ldr	r3, [r4, #8]
 8004088:	6922      	ldr	r2, [r4, #16]
 800408a:	bf0c      	ite	eq
 800408c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004090:	2500      	movne	r5, #0
 8004092:	4293      	cmp	r3, r2
 8004094:	bfc4      	itt	gt
 8004096:	1a9b      	subgt	r3, r3, r2
 8004098:	18ed      	addgt	r5, r5, r3
 800409a:	f04f 0900 	mov.w	r9, #0
 800409e:	341a      	adds	r4, #26
 80040a0:	454d      	cmp	r5, r9
 80040a2:	d11b      	bne.n	80040dc <_printf_common+0xd8>
 80040a4:	2000      	movs	r0, #0
 80040a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040aa:	2301      	movs	r3, #1
 80040ac:	4652      	mov	r2, sl
 80040ae:	4639      	mov	r1, r7
 80040b0:	4630      	mov	r0, r6
 80040b2:	47c0      	blx	r8
 80040b4:	3001      	adds	r0, #1
 80040b6:	d103      	bne.n	80040c0 <_printf_common+0xbc>
 80040b8:	f04f 30ff 	mov.w	r0, #4294967295
 80040bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c0:	3501      	adds	r5, #1
 80040c2:	e7c2      	b.n	800404a <_printf_common+0x46>
 80040c4:	18e1      	adds	r1, r4, r3
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	2030      	movs	r0, #48	; 0x30
 80040ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040ce:	4422      	add	r2, r4
 80040d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040d8:	3302      	adds	r3, #2
 80040da:	e7c4      	b.n	8004066 <_printf_common+0x62>
 80040dc:	2301      	movs	r3, #1
 80040de:	4622      	mov	r2, r4
 80040e0:	4639      	mov	r1, r7
 80040e2:	4630      	mov	r0, r6
 80040e4:	47c0      	blx	r8
 80040e6:	3001      	adds	r0, #1
 80040e8:	d0e6      	beq.n	80040b8 <_printf_common+0xb4>
 80040ea:	f109 0901 	add.w	r9, r9, #1
 80040ee:	e7d7      	b.n	80040a0 <_printf_common+0x9c>

080040f0 <_printf_i>:
 80040f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80040f4:	4617      	mov	r7, r2
 80040f6:	7e0a      	ldrb	r2, [r1, #24]
 80040f8:	b085      	sub	sp, #20
 80040fa:	2a6e      	cmp	r2, #110	; 0x6e
 80040fc:	4698      	mov	r8, r3
 80040fe:	4606      	mov	r6, r0
 8004100:	460c      	mov	r4, r1
 8004102:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004104:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004108:	f000 80bc 	beq.w	8004284 <_printf_i+0x194>
 800410c:	d81a      	bhi.n	8004144 <_printf_i+0x54>
 800410e:	2a63      	cmp	r2, #99	; 0x63
 8004110:	d02e      	beq.n	8004170 <_printf_i+0x80>
 8004112:	d80a      	bhi.n	800412a <_printf_i+0x3a>
 8004114:	2a00      	cmp	r2, #0
 8004116:	f000 80c8 	beq.w	80042aa <_printf_i+0x1ba>
 800411a:	2a58      	cmp	r2, #88	; 0x58
 800411c:	f000 808a 	beq.w	8004234 <_printf_i+0x144>
 8004120:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004124:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004128:	e02a      	b.n	8004180 <_printf_i+0x90>
 800412a:	2a64      	cmp	r2, #100	; 0x64
 800412c:	d001      	beq.n	8004132 <_printf_i+0x42>
 800412e:	2a69      	cmp	r2, #105	; 0x69
 8004130:	d1f6      	bne.n	8004120 <_printf_i+0x30>
 8004132:	6821      	ldr	r1, [r4, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	f011 0f80 	tst.w	r1, #128	; 0x80
 800413a:	d023      	beq.n	8004184 <_printf_i+0x94>
 800413c:	1d11      	adds	r1, r2, #4
 800413e:	6019      	str	r1, [r3, #0]
 8004140:	6813      	ldr	r3, [r2, #0]
 8004142:	e027      	b.n	8004194 <_printf_i+0xa4>
 8004144:	2a73      	cmp	r2, #115	; 0x73
 8004146:	f000 80b4 	beq.w	80042b2 <_printf_i+0x1c2>
 800414a:	d808      	bhi.n	800415e <_printf_i+0x6e>
 800414c:	2a6f      	cmp	r2, #111	; 0x6f
 800414e:	d02a      	beq.n	80041a6 <_printf_i+0xb6>
 8004150:	2a70      	cmp	r2, #112	; 0x70
 8004152:	d1e5      	bne.n	8004120 <_printf_i+0x30>
 8004154:	680a      	ldr	r2, [r1, #0]
 8004156:	f042 0220 	orr.w	r2, r2, #32
 800415a:	600a      	str	r2, [r1, #0]
 800415c:	e003      	b.n	8004166 <_printf_i+0x76>
 800415e:	2a75      	cmp	r2, #117	; 0x75
 8004160:	d021      	beq.n	80041a6 <_printf_i+0xb6>
 8004162:	2a78      	cmp	r2, #120	; 0x78
 8004164:	d1dc      	bne.n	8004120 <_printf_i+0x30>
 8004166:	2278      	movs	r2, #120	; 0x78
 8004168:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800416c:	496e      	ldr	r1, [pc, #440]	; (8004328 <_printf_i+0x238>)
 800416e:	e064      	b.n	800423a <_printf_i+0x14a>
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004176:	1d11      	adds	r1, r2, #4
 8004178:	6019      	str	r1, [r3, #0]
 800417a:	6813      	ldr	r3, [r2, #0]
 800417c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004180:	2301      	movs	r3, #1
 8004182:	e0a3      	b.n	80042cc <_printf_i+0x1dc>
 8004184:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004188:	f102 0104 	add.w	r1, r2, #4
 800418c:	6019      	str	r1, [r3, #0]
 800418e:	d0d7      	beq.n	8004140 <_printf_i+0x50>
 8004190:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004194:	2b00      	cmp	r3, #0
 8004196:	da03      	bge.n	80041a0 <_printf_i+0xb0>
 8004198:	222d      	movs	r2, #45	; 0x2d
 800419a:	425b      	negs	r3, r3
 800419c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80041a0:	4962      	ldr	r1, [pc, #392]	; (800432c <_printf_i+0x23c>)
 80041a2:	220a      	movs	r2, #10
 80041a4:	e017      	b.n	80041d6 <_printf_i+0xe6>
 80041a6:	6820      	ldr	r0, [r4, #0]
 80041a8:	6819      	ldr	r1, [r3, #0]
 80041aa:	f010 0f80 	tst.w	r0, #128	; 0x80
 80041ae:	d003      	beq.n	80041b8 <_printf_i+0xc8>
 80041b0:	1d08      	adds	r0, r1, #4
 80041b2:	6018      	str	r0, [r3, #0]
 80041b4:	680b      	ldr	r3, [r1, #0]
 80041b6:	e006      	b.n	80041c6 <_printf_i+0xd6>
 80041b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041bc:	f101 0004 	add.w	r0, r1, #4
 80041c0:	6018      	str	r0, [r3, #0]
 80041c2:	d0f7      	beq.n	80041b4 <_printf_i+0xc4>
 80041c4:	880b      	ldrh	r3, [r1, #0]
 80041c6:	4959      	ldr	r1, [pc, #356]	; (800432c <_printf_i+0x23c>)
 80041c8:	2a6f      	cmp	r2, #111	; 0x6f
 80041ca:	bf14      	ite	ne
 80041cc:	220a      	movne	r2, #10
 80041ce:	2208      	moveq	r2, #8
 80041d0:	2000      	movs	r0, #0
 80041d2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80041d6:	6865      	ldr	r5, [r4, #4]
 80041d8:	60a5      	str	r5, [r4, #8]
 80041da:	2d00      	cmp	r5, #0
 80041dc:	f2c0 809c 	blt.w	8004318 <_printf_i+0x228>
 80041e0:	6820      	ldr	r0, [r4, #0]
 80041e2:	f020 0004 	bic.w	r0, r0, #4
 80041e6:	6020      	str	r0, [r4, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d13f      	bne.n	800426c <_printf_i+0x17c>
 80041ec:	2d00      	cmp	r5, #0
 80041ee:	f040 8095 	bne.w	800431c <_printf_i+0x22c>
 80041f2:	4675      	mov	r5, lr
 80041f4:	2a08      	cmp	r2, #8
 80041f6:	d10b      	bne.n	8004210 <_printf_i+0x120>
 80041f8:	6823      	ldr	r3, [r4, #0]
 80041fa:	07da      	lsls	r2, r3, #31
 80041fc:	d508      	bpl.n	8004210 <_printf_i+0x120>
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	6862      	ldr	r2, [r4, #4]
 8004202:	429a      	cmp	r2, r3
 8004204:	bfde      	ittt	le
 8004206:	2330      	movle	r3, #48	; 0x30
 8004208:	f805 3c01 	strble.w	r3, [r5, #-1]
 800420c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004210:	ebae 0305 	sub.w	r3, lr, r5
 8004214:	6123      	str	r3, [r4, #16]
 8004216:	f8cd 8000 	str.w	r8, [sp]
 800421a:	463b      	mov	r3, r7
 800421c:	aa03      	add	r2, sp, #12
 800421e:	4621      	mov	r1, r4
 8004220:	4630      	mov	r0, r6
 8004222:	f7ff feef 	bl	8004004 <_printf_common>
 8004226:	3001      	adds	r0, #1
 8004228:	d155      	bne.n	80042d6 <_printf_i+0x1e6>
 800422a:	f04f 30ff 	mov.w	r0, #4294967295
 800422e:	b005      	add	sp, #20
 8004230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004234:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004238:	493c      	ldr	r1, [pc, #240]	; (800432c <_printf_i+0x23c>)
 800423a:	6822      	ldr	r2, [r4, #0]
 800423c:	6818      	ldr	r0, [r3, #0]
 800423e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004242:	f100 0504 	add.w	r5, r0, #4
 8004246:	601d      	str	r5, [r3, #0]
 8004248:	d001      	beq.n	800424e <_printf_i+0x15e>
 800424a:	6803      	ldr	r3, [r0, #0]
 800424c:	e002      	b.n	8004254 <_printf_i+0x164>
 800424e:	0655      	lsls	r5, r2, #25
 8004250:	d5fb      	bpl.n	800424a <_printf_i+0x15a>
 8004252:	8803      	ldrh	r3, [r0, #0]
 8004254:	07d0      	lsls	r0, r2, #31
 8004256:	bf44      	itt	mi
 8004258:	f042 0220 	orrmi.w	r2, r2, #32
 800425c:	6022      	strmi	r2, [r4, #0]
 800425e:	b91b      	cbnz	r3, 8004268 <_printf_i+0x178>
 8004260:	6822      	ldr	r2, [r4, #0]
 8004262:	f022 0220 	bic.w	r2, r2, #32
 8004266:	6022      	str	r2, [r4, #0]
 8004268:	2210      	movs	r2, #16
 800426a:	e7b1      	b.n	80041d0 <_printf_i+0xe0>
 800426c:	4675      	mov	r5, lr
 800426e:	fbb3 f0f2 	udiv	r0, r3, r2
 8004272:	fb02 3310 	mls	r3, r2, r0, r3
 8004276:	5ccb      	ldrb	r3, [r1, r3]
 8004278:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800427c:	4603      	mov	r3, r0
 800427e:	2800      	cmp	r0, #0
 8004280:	d1f5      	bne.n	800426e <_printf_i+0x17e>
 8004282:	e7b7      	b.n	80041f4 <_printf_i+0x104>
 8004284:	6808      	ldr	r0, [r1, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	6949      	ldr	r1, [r1, #20]
 800428a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800428e:	d004      	beq.n	800429a <_printf_i+0x1aa>
 8004290:	1d10      	adds	r0, r2, #4
 8004292:	6018      	str	r0, [r3, #0]
 8004294:	6813      	ldr	r3, [r2, #0]
 8004296:	6019      	str	r1, [r3, #0]
 8004298:	e007      	b.n	80042aa <_printf_i+0x1ba>
 800429a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800429e:	f102 0004 	add.w	r0, r2, #4
 80042a2:	6018      	str	r0, [r3, #0]
 80042a4:	6813      	ldr	r3, [r2, #0]
 80042a6:	d0f6      	beq.n	8004296 <_printf_i+0x1a6>
 80042a8:	8019      	strh	r1, [r3, #0]
 80042aa:	2300      	movs	r3, #0
 80042ac:	6123      	str	r3, [r4, #16]
 80042ae:	4675      	mov	r5, lr
 80042b0:	e7b1      	b.n	8004216 <_printf_i+0x126>
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	1d11      	adds	r1, r2, #4
 80042b6:	6019      	str	r1, [r3, #0]
 80042b8:	6815      	ldr	r5, [r2, #0]
 80042ba:	6862      	ldr	r2, [r4, #4]
 80042bc:	2100      	movs	r1, #0
 80042be:	4628      	mov	r0, r5
 80042c0:	f7fb ff86 	bl	80001d0 <memchr>
 80042c4:	b108      	cbz	r0, 80042ca <_printf_i+0x1da>
 80042c6:	1b40      	subs	r0, r0, r5
 80042c8:	6060      	str	r0, [r4, #4]
 80042ca:	6863      	ldr	r3, [r4, #4]
 80042cc:	6123      	str	r3, [r4, #16]
 80042ce:	2300      	movs	r3, #0
 80042d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042d4:	e79f      	b.n	8004216 <_printf_i+0x126>
 80042d6:	6923      	ldr	r3, [r4, #16]
 80042d8:	462a      	mov	r2, r5
 80042da:	4639      	mov	r1, r7
 80042dc:	4630      	mov	r0, r6
 80042de:	47c0      	blx	r8
 80042e0:	3001      	adds	r0, #1
 80042e2:	d0a2      	beq.n	800422a <_printf_i+0x13a>
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	079b      	lsls	r3, r3, #30
 80042e8:	d507      	bpl.n	80042fa <_printf_i+0x20a>
 80042ea:	2500      	movs	r5, #0
 80042ec:	f104 0919 	add.w	r9, r4, #25
 80042f0:	68e3      	ldr	r3, [r4, #12]
 80042f2:	9a03      	ldr	r2, [sp, #12]
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	429d      	cmp	r5, r3
 80042f8:	db05      	blt.n	8004306 <_printf_i+0x216>
 80042fa:	68e0      	ldr	r0, [r4, #12]
 80042fc:	9b03      	ldr	r3, [sp, #12]
 80042fe:	4298      	cmp	r0, r3
 8004300:	bfb8      	it	lt
 8004302:	4618      	movlt	r0, r3
 8004304:	e793      	b.n	800422e <_printf_i+0x13e>
 8004306:	2301      	movs	r3, #1
 8004308:	464a      	mov	r2, r9
 800430a:	4639      	mov	r1, r7
 800430c:	4630      	mov	r0, r6
 800430e:	47c0      	blx	r8
 8004310:	3001      	adds	r0, #1
 8004312:	d08a      	beq.n	800422a <_printf_i+0x13a>
 8004314:	3501      	adds	r5, #1
 8004316:	e7eb      	b.n	80042f0 <_printf_i+0x200>
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1a7      	bne.n	800426c <_printf_i+0x17c>
 800431c:	780b      	ldrb	r3, [r1, #0]
 800431e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004322:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004326:	e765      	b.n	80041f4 <_printf_i+0x104>
 8004328:	080045d8 	.word	0x080045d8
 800432c:	080045c7 	.word	0x080045c7

08004330 <memcpy>:
 8004330:	b510      	push	{r4, lr}
 8004332:	1e43      	subs	r3, r0, #1
 8004334:	440a      	add	r2, r1
 8004336:	4291      	cmp	r1, r2
 8004338:	d100      	bne.n	800433c <memcpy+0xc>
 800433a:	bd10      	pop	{r4, pc}
 800433c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004340:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004344:	e7f7      	b.n	8004336 <memcpy+0x6>

08004346 <memmove>:
 8004346:	4288      	cmp	r0, r1
 8004348:	b510      	push	{r4, lr}
 800434a:	eb01 0302 	add.w	r3, r1, r2
 800434e:	d803      	bhi.n	8004358 <memmove+0x12>
 8004350:	1e42      	subs	r2, r0, #1
 8004352:	4299      	cmp	r1, r3
 8004354:	d10c      	bne.n	8004370 <memmove+0x2a>
 8004356:	bd10      	pop	{r4, pc}
 8004358:	4298      	cmp	r0, r3
 800435a:	d2f9      	bcs.n	8004350 <memmove+0xa>
 800435c:	1881      	adds	r1, r0, r2
 800435e:	1ad2      	subs	r2, r2, r3
 8004360:	42d3      	cmn	r3, r2
 8004362:	d100      	bne.n	8004366 <memmove+0x20>
 8004364:	bd10      	pop	{r4, pc}
 8004366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800436a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800436e:	e7f7      	b.n	8004360 <memmove+0x1a>
 8004370:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004374:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004378:	e7eb      	b.n	8004352 <memmove+0xc>
	...

0800437c <_free_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4605      	mov	r5, r0
 8004380:	2900      	cmp	r1, #0
 8004382:	d045      	beq.n	8004410 <_free_r+0x94>
 8004384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004388:	1f0c      	subs	r4, r1, #4
 800438a:	2b00      	cmp	r3, #0
 800438c:	bfb8      	it	lt
 800438e:	18e4      	addlt	r4, r4, r3
 8004390:	f000 f8d6 	bl	8004540 <__malloc_lock>
 8004394:	4a1f      	ldr	r2, [pc, #124]	; (8004414 <_free_r+0x98>)
 8004396:	6813      	ldr	r3, [r2, #0]
 8004398:	4610      	mov	r0, r2
 800439a:	b933      	cbnz	r3, 80043aa <_free_r+0x2e>
 800439c:	6063      	str	r3, [r4, #4]
 800439e:	6014      	str	r4, [r2, #0]
 80043a0:	4628      	mov	r0, r5
 80043a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043a6:	f000 b8cc 	b.w	8004542 <__malloc_unlock>
 80043aa:	42a3      	cmp	r3, r4
 80043ac:	d90c      	bls.n	80043c8 <_free_r+0x4c>
 80043ae:	6821      	ldr	r1, [r4, #0]
 80043b0:	1862      	adds	r2, r4, r1
 80043b2:	4293      	cmp	r3, r2
 80043b4:	bf04      	itt	eq
 80043b6:	681a      	ldreq	r2, [r3, #0]
 80043b8:	685b      	ldreq	r3, [r3, #4]
 80043ba:	6063      	str	r3, [r4, #4]
 80043bc:	bf04      	itt	eq
 80043be:	1852      	addeq	r2, r2, r1
 80043c0:	6022      	streq	r2, [r4, #0]
 80043c2:	6004      	str	r4, [r0, #0]
 80043c4:	e7ec      	b.n	80043a0 <_free_r+0x24>
 80043c6:	4613      	mov	r3, r2
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	b10a      	cbz	r2, 80043d0 <_free_r+0x54>
 80043cc:	42a2      	cmp	r2, r4
 80043ce:	d9fa      	bls.n	80043c6 <_free_r+0x4a>
 80043d0:	6819      	ldr	r1, [r3, #0]
 80043d2:	1858      	adds	r0, r3, r1
 80043d4:	42a0      	cmp	r0, r4
 80043d6:	d10b      	bne.n	80043f0 <_free_r+0x74>
 80043d8:	6820      	ldr	r0, [r4, #0]
 80043da:	4401      	add	r1, r0
 80043dc:	1858      	adds	r0, r3, r1
 80043de:	4282      	cmp	r2, r0
 80043e0:	6019      	str	r1, [r3, #0]
 80043e2:	d1dd      	bne.n	80043a0 <_free_r+0x24>
 80043e4:	6810      	ldr	r0, [r2, #0]
 80043e6:	6852      	ldr	r2, [r2, #4]
 80043e8:	605a      	str	r2, [r3, #4]
 80043ea:	4401      	add	r1, r0
 80043ec:	6019      	str	r1, [r3, #0]
 80043ee:	e7d7      	b.n	80043a0 <_free_r+0x24>
 80043f0:	d902      	bls.n	80043f8 <_free_r+0x7c>
 80043f2:	230c      	movs	r3, #12
 80043f4:	602b      	str	r3, [r5, #0]
 80043f6:	e7d3      	b.n	80043a0 <_free_r+0x24>
 80043f8:	6820      	ldr	r0, [r4, #0]
 80043fa:	1821      	adds	r1, r4, r0
 80043fc:	428a      	cmp	r2, r1
 80043fe:	bf04      	itt	eq
 8004400:	6811      	ldreq	r1, [r2, #0]
 8004402:	6852      	ldreq	r2, [r2, #4]
 8004404:	6062      	str	r2, [r4, #4]
 8004406:	bf04      	itt	eq
 8004408:	1809      	addeq	r1, r1, r0
 800440a:	6021      	streq	r1, [r4, #0]
 800440c:	605c      	str	r4, [r3, #4]
 800440e:	e7c7      	b.n	80043a0 <_free_r+0x24>
 8004410:	bd38      	pop	{r3, r4, r5, pc}
 8004412:	bf00      	nop
 8004414:	20000094 	.word	0x20000094

08004418 <_malloc_r>:
 8004418:	b570      	push	{r4, r5, r6, lr}
 800441a:	1ccd      	adds	r5, r1, #3
 800441c:	f025 0503 	bic.w	r5, r5, #3
 8004420:	3508      	adds	r5, #8
 8004422:	2d0c      	cmp	r5, #12
 8004424:	bf38      	it	cc
 8004426:	250c      	movcc	r5, #12
 8004428:	2d00      	cmp	r5, #0
 800442a:	4606      	mov	r6, r0
 800442c:	db01      	blt.n	8004432 <_malloc_r+0x1a>
 800442e:	42a9      	cmp	r1, r5
 8004430:	d903      	bls.n	800443a <_malloc_r+0x22>
 8004432:	230c      	movs	r3, #12
 8004434:	6033      	str	r3, [r6, #0]
 8004436:	2000      	movs	r0, #0
 8004438:	bd70      	pop	{r4, r5, r6, pc}
 800443a:	f000 f881 	bl	8004540 <__malloc_lock>
 800443e:	4a23      	ldr	r2, [pc, #140]	; (80044cc <_malloc_r+0xb4>)
 8004440:	6814      	ldr	r4, [r2, #0]
 8004442:	4621      	mov	r1, r4
 8004444:	b991      	cbnz	r1, 800446c <_malloc_r+0x54>
 8004446:	4c22      	ldr	r4, [pc, #136]	; (80044d0 <_malloc_r+0xb8>)
 8004448:	6823      	ldr	r3, [r4, #0]
 800444a:	b91b      	cbnz	r3, 8004454 <_malloc_r+0x3c>
 800444c:	4630      	mov	r0, r6
 800444e:	f000 f867 	bl	8004520 <_sbrk_r>
 8004452:	6020      	str	r0, [r4, #0]
 8004454:	4629      	mov	r1, r5
 8004456:	4630      	mov	r0, r6
 8004458:	f000 f862 	bl	8004520 <_sbrk_r>
 800445c:	1c43      	adds	r3, r0, #1
 800445e:	d126      	bne.n	80044ae <_malloc_r+0x96>
 8004460:	230c      	movs	r3, #12
 8004462:	6033      	str	r3, [r6, #0]
 8004464:	4630      	mov	r0, r6
 8004466:	f000 f86c 	bl	8004542 <__malloc_unlock>
 800446a:	e7e4      	b.n	8004436 <_malloc_r+0x1e>
 800446c:	680b      	ldr	r3, [r1, #0]
 800446e:	1b5b      	subs	r3, r3, r5
 8004470:	d41a      	bmi.n	80044a8 <_malloc_r+0x90>
 8004472:	2b0b      	cmp	r3, #11
 8004474:	d90f      	bls.n	8004496 <_malloc_r+0x7e>
 8004476:	600b      	str	r3, [r1, #0]
 8004478:	50cd      	str	r5, [r1, r3]
 800447a:	18cc      	adds	r4, r1, r3
 800447c:	4630      	mov	r0, r6
 800447e:	f000 f860 	bl	8004542 <__malloc_unlock>
 8004482:	f104 000b 	add.w	r0, r4, #11
 8004486:	1d23      	adds	r3, r4, #4
 8004488:	f020 0007 	bic.w	r0, r0, #7
 800448c:	1ac3      	subs	r3, r0, r3
 800448e:	d01b      	beq.n	80044c8 <_malloc_r+0xb0>
 8004490:	425a      	negs	r2, r3
 8004492:	50e2      	str	r2, [r4, r3]
 8004494:	bd70      	pop	{r4, r5, r6, pc}
 8004496:	428c      	cmp	r4, r1
 8004498:	bf0d      	iteet	eq
 800449a:	6863      	ldreq	r3, [r4, #4]
 800449c:	684b      	ldrne	r3, [r1, #4]
 800449e:	6063      	strne	r3, [r4, #4]
 80044a0:	6013      	streq	r3, [r2, #0]
 80044a2:	bf18      	it	ne
 80044a4:	460c      	movne	r4, r1
 80044a6:	e7e9      	b.n	800447c <_malloc_r+0x64>
 80044a8:	460c      	mov	r4, r1
 80044aa:	6849      	ldr	r1, [r1, #4]
 80044ac:	e7ca      	b.n	8004444 <_malloc_r+0x2c>
 80044ae:	1cc4      	adds	r4, r0, #3
 80044b0:	f024 0403 	bic.w	r4, r4, #3
 80044b4:	42a0      	cmp	r0, r4
 80044b6:	d005      	beq.n	80044c4 <_malloc_r+0xac>
 80044b8:	1a21      	subs	r1, r4, r0
 80044ba:	4630      	mov	r0, r6
 80044bc:	f000 f830 	bl	8004520 <_sbrk_r>
 80044c0:	3001      	adds	r0, #1
 80044c2:	d0cd      	beq.n	8004460 <_malloc_r+0x48>
 80044c4:	6025      	str	r5, [r4, #0]
 80044c6:	e7d9      	b.n	800447c <_malloc_r+0x64>
 80044c8:	bd70      	pop	{r4, r5, r6, pc}
 80044ca:	bf00      	nop
 80044cc:	20000094 	.word	0x20000094
 80044d0:	20000098 	.word	0x20000098

080044d4 <_realloc_r>:
 80044d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d6:	4607      	mov	r7, r0
 80044d8:	4614      	mov	r4, r2
 80044da:	460e      	mov	r6, r1
 80044dc:	b921      	cbnz	r1, 80044e8 <_realloc_r+0x14>
 80044de:	4611      	mov	r1, r2
 80044e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044e4:	f7ff bf98 	b.w	8004418 <_malloc_r>
 80044e8:	b922      	cbnz	r2, 80044f4 <_realloc_r+0x20>
 80044ea:	f7ff ff47 	bl	800437c <_free_r>
 80044ee:	4625      	mov	r5, r4
 80044f0:	4628      	mov	r0, r5
 80044f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044f4:	f000 f826 	bl	8004544 <_malloc_usable_size_r>
 80044f8:	4284      	cmp	r4, r0
 80044fa:	d90f      	bls.n	800451c <_realloc_r+0x48>
 80044fc:	4621      	mov	r1, r4
 80044fe:	4638      	mov	r0, r7
 8004500:	f7ff ff8a 	bl	8004418 <_malloc_r>
 8004504:	4605      	mov	r5, r0
 8004506:	2800      	cmp	r0, #0
 8004508:	d0f2      	beq.n	80044f0 <_realloc_r+0x1c>
 800450a:	4631      	mov	r1, r6
 800450c:	4622      	mov	r2, r4
 800450e:	f7ff ff0f 	bl	8004330 <memcpy>
 8004512:	4631      	mov	r1, r6
 8004514:	4638      	mov	r0, r7
 8004516:	f7ff ff31 	bl	800437c <_free_r>
 800451a:	e7e9      	b.n	80044f0 <_realloc_r+0x1c>
 800451c:	4635      	mov	r5, r6
 800451e:	e7e7      	b.n	80044f0 <_realloc_r+0x1c>

08004520 <_sbrk_r>:
 8004520:	b538      	push	{r3, r4, r5, lr}
 8004522:	4c06      	ldr	r4, [pc, #24]	; (800453c <_sbrk_r+0x1c>)
 8004524:	2300      	movs	r3, #0
 8004526:	4605      	mov	r5, r0
 8004528:	4608      	mov	r0, r1
 800452a:	6023      	str	r3, [r4, #0]
 800452c:	f000 f814 	bl	8004558 <_sbrk>
 8004530:	1c43      	adds	r3, r0, #1
 8004532:	d102      	bne.n	800453a <_sbrk_r+0x1a>
 8004534:	6823      	ldr	r3, [r4, #0]
 8004536:	b103      	cbz	r3, 800453a <_sbrk_r+0x1a>
 8004538:	602b      	str	r3, [r5, #0]
 800453a:	bd38      	pop	{r3, r4, r5, pc}
 800453c:	20000208 	.word	0x20000208

08004540 <__malloc_lock>:
 8004540:	4770      	bx	lr

08004542 <__malloc_unlock>:
 8004542:	4770      	bx	lr

08004544 <_malloc_usable_size_r>:
 8004544:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004548:	2800      	cmp	r0, #0
 800454a:	f1a0 0004 	sub.w	r0, r0, #4
 800454e:	bfbc      	itt	lt
 8004550:	580b      	ldrlt	r3, [r1, r0]
 8004552:	18c0      	addlt	r0, r0, r3
 8004554:	4770      	bx	lr
	...

08004558 <_sbrk>:
 8004558:	4b04      	ldr	r3, [pc, #16]	; (800456c <_sbrk+0x14>)
 800455a:	6819      	ldr	r1, [r3, #0]
 800455c:	4602      	mov	r2, r0
 800455e:	b909      	cbnz	r1, 8004564 <_sbrk+0xc>
 8004560:	4903      	ldr	r1, [pc, #12]	; (8004570 <_sbrk+0x18>)
 8004562:	6019      	str	r1, [r3, #0]
 8004564:	6818      	ldr	r0, [r3, #0]
 8004566:	4402      	add	r2, r0
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	4770      	bx	lr
 800456c:	2000009c 	.word	0x2000009c
 8004570:	2000020c 	.word	0x2000020c

08004574 <_init>:
 8004574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004576:	bf00      	nop
 8004578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457a:	bc08      	pop	{r3}
 800457c:	469e      	mov	lr, r3
 800457e:	4770      	bx	lr

08004580 <_fini>:
 8004580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004582:	bf00      	nop
 8004584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004586:	bc08      	pop	{r3}
 8004588:	469e      	mov	lr, r3
 800458a:	4770      	bx	lr
