#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Oct  3 16:04:50 2019
# Process ID: 16564
# Current directory: C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1
# Command line: vivado.exe -log Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller.tcl
# Log file: C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/Controller.vds
# Journal file: C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Controller.tcl -notrace
Command: synth_design -top Controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 728.598 ; gain = 178.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/RGB.vhd:20]
INFO: [Synth 8-3491] module 'VideoMemory' declared at 'C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/realtime/VideoMemory_stub.vhdl:5' bound to instance 'VideMemory_map' of component 'VideoMemory' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/RGB.vhd:64]
INFO: [Synth 8-638] synthesizing module 'VideoMemory' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/realtime/VideoMemory_stub.vhdl:21]
INFO: [Synth 8-3491] module 'VGATiming' declared at 'C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/VGATiming.vhd:5' bound to instance 'VGATiming_map' of component 'VGATiming' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/RGB.vhd:78]
INFO: [Synth 8-638] synthesizing module 'VGATiming' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/VGATiming.vhd:29]
	Parameter g_Vvisible bound to: 480 - type: integer 
	Parameter g_Vfront bound to: 10 - type: integer 
	Parameter g_Vback bound to: 33 - type: integer 
	Parameter g_Vsync bound to: 2 - type: integer 
	Parameter g_Vframe bound to: 525 - type: integer 
	Parameter g_Hvisible bound to: 640 - type: integer 
	Parameter g_Hfront bound to: 16 - type: integer 
	Parameter g_Hsync bound to: 96 - type: integer 
	Parameter g_Hback bound to: 48 - type: integer 
	Parameter g_Hline bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ClockingWizard' declared at 'C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/realtime/ClockingWizard_stub.vhdl:5' bound to instance 'clock' of component 'ClockingWizard' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/VGATiming.vhd:60]
INFO: [Synth 8-638] synthesizing module 'ClockingWizard' [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/realtime/ClockingWizard_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'VGATiming' (1#1) [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/VGATiming.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Controller' (2#1) [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/sources_1/new/RGB.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 795.691 ; gain = 245.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 795.691 ; gain = 245.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 795.691 ; gain = 245.215
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc] for cell 'VGATiming_map/clock'
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 910.801 ; gain = 1.637
Finished Parsing XDC File [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc] for cell 'VGATiming_map/clock'
Parsing XDC File [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/VideoMemory/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideMemory_map'
Finished Parsing XDC File [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/VideoMemory/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideMemory_map'
Parsing XDC File [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 914.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 914.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:02:23 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:02:23 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHz. (constraint file  C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHz. (constraint file  C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/.Xil/Vivado-16564-DESKTOP-HH6DDCC/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VGATiming_map/clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VideMemory_map. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:02:24 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:02:26 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module VGATiming 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:02:39 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'VGATiming_map/clock/PixelClk' to pin 'VGATiming_map/clock/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:03:25 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:03:26 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:03:28 . Memory (MB): peak = 914.801 ; gain = 364.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |VideoMemory    |         1|
|2     |ClockingWizard |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ClockingWizard_bbox_1 |     1|
|2     |VideoMemory_bbox_0    |     1|
|3     |CARRY4                |     5|
|4     |LUT1                  |     1|
|5     |LUT2                  |     3|
|6     |LUT3                  |     3|
|7     |LUT4                  |     8|
|8     |LUT5                  |     9|
|9     |LUT6                  |    21|
|10    |FDRE                  |    39|
|11    |OBUF                  |    14|
+------+----------------------+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |   110|
|2     |  VGATiming_map |VGATiming |    61|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:03:45 . Memory (MB): peak = 918.777 ; gain = 368.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:02:51 . Memory (MB): peak = 918.777 ; gain = 249.191
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:03:47 . Memory (MB): peak = 918.777 ; gain = 368.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 931.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:04:24 . Memory (MB): peak = 931.160 ; gain = 640.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wille/Desktop/Data_D/VivadoProjects/VGA_scherm/VGA_scherm.runs/synth_1/Controller.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 931.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Controller_utilization_synth.rpt -pb Controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 16:09:44 2019...
