<div width="100%" height="100%" align="center">
  
<h1 align="center">
  <p align="center">Verilog HDLì„ ì´ìš©í•œ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„</p>
  <a href="http://www.kwangmoonkag.co.kr/sub3/sub3_1.html?target=Board_List&DB=sub3_1&Mode=View&Num=892&page=1&S=S&val=0&Word=&Board_TYPE=&PHPSESSID=6420b33fe037cba3f299595b169af2db">
    <img width="50%" src="cover.jpg" />
  </a>
</h1>
  
<b>ì´ìŠ¹ì€ ì €</b></br>
ê´‘ë¬¸ê° Â· 2022ë…„ 1ì›” 15ì¼ ì¶œì‹œ</b> 

</div>

## :bulb: ëª©í‘œ

- **Verilog HDLë¥¼ ê³µë¶€í•œë‹¤.**

  > Verilog HDL ê¸°ìˆ  ë°©ë²•ì„ ì‚¬ìš©í•œ íšŒë¡œ ì„¤ê³„ë¥¼ ê³µë¶€í•œë‹¤.

</br>

## ğŸš© ì •ë¦¬í•œ ë¬¸ì„œ ëª©ë¡

### ğŸ“” ì»´í“¨í„° ê¸°ì´ˆ

 - [Digital System](https://github.com/erectbranch/Verilog_HDL_Basic/tree/master/ch01)

   > ADC, DAC, bit, byte

   > switching devices, logic gates, logic levels, CMOS, CMOS inverter, CMOS NAND gate

   > FPGA, ASIC

 - [Boolean Algebra](https://github.com/erectbranch/Verilog_HDL_Basic/tree/master/ch01)

    > Axiom, DeMorgan Theorem, Boolean Equation(SOP, POS), Karnaugh Map

<br/>

## :mag: ëª©ì°¨

### Chapter 01. ë””ì§€í„¸ ì‹œìŠ¤í…œ(Digital System)

    ã€€1.1 ë””ì§€í„¸ê³¼ ì•„ë‚ ë¡œê·¸(Digital and Analog)

    ã€€1.2 ë¹„íŠ¸, ë°”ì´íŠ¸, ì›Œë“œ(Bit, Byte, and Word)

    ã€€1.3 ìˆ˜(Numbers)

    ã€€1.4 ìŠ¤ìœ„ì¹­ ì†Œì(Switching Devices)

    ã€€1.5 ë…¼ë¦¬ ê²Œì´íŠ¸(Logic Gates)

    ã€€1.6 ë…¼ë¦¬ ë ˆë²¨(Logic Levels)

    ã€€1.7 CMOS

    ã€€1.8 FPGAì™€ ASIC

### Chapter 02. ë¶€ìš¸ ëŒ€ìˆ˜(Boolean Algebra)

    ã€€2.1 ê³µë¦¬ (Axiom)

    ã€€2.2 ì •ë¦¬(Theorem)

    ã€€2.3 ë“œëª¨ë¥´ê°„ ì •ë¦¬(DeMorgan Theorem)

    ã€€2.4 ë…¼ë¦¬ì‹(Boolean Equation)

    ã€€2.5 ì¹´ë…¸ë§µ(Karnaugh Map)

### Chapter 03. Verilog HDL

    ã€€3.1 ì†Œê°œ(Introduction)

    ã€€3.2 ê¸°ë³¸ ë¬¸ë²•(Basics)

    ã€€3.3 ì—°ì‚°ì(Operators)

    ã€€3.4 ëª¨ë“ˆ ì—°ê²°(Instantiation)

    ã€€3.5 ëª¨ë¸ë§ ë ˆë²¨(Level of Modeling)

    ã€€3.6 í…ŒìŠ¤íŠ¸ ë²¤ì¹˜(Testbench)

    ã€€3.7 ì‹œìŠ¤í…œ íƒœìŠ¤í¬(System Task)

### Chapter 04. ì¡°í•©íšŒë¡œ(Combinational Logic)

    ã€€4.1 ê²Œì´íŠ¸(Gates)

    ã€€4.2 ëª¨ë“ˆ(Module)

    ã€€4.3 ì¡°í•©íšŒë¡œ ê¸°ìˆ  ë°©ë²•(Combinational Logic Design)

    ã€€4.4 ë°ì´í„° ì „ì†¡ ì¡°í•©íšŒë¡œ(Data Logic)

    ã€€4.5 ì‚°ìˆ ì—°ì‚° ì¡°í•©íšŒë¡œ(Arithmetic Logic)

    ã€€4.6 ì¡°í•©íšŒë¡œ í…ŒìŠ¤íŠ¸ ë²¤ì¹˜(Testbench)

### Chapter 05. ìˆœì°¨íšŒë¡œ(Sequential Logic)

    ã€€5.1 ê¸°ì–µì†Œì(Memory)

    ã€€5.2 ë¸”ë¡œí‚¹ê³¼ ë„Œë¸”ë¡œí‚¹(Blocking and Non-blocking)

    ã€€5.3 ë™ê¸°ì‹ ìˆœì°¨ íšŒë¡œ(Synchronous Sequential Logic)

    ã€€5.4 FSM(Finite State Machine)

    ã€€5.5 FMS ê¸°ìˆ  ë°©ë²•(FSM Design)

    ã€€5.6 ì‹ í˜¸ë“± ì œì–´ê¸° FSM(Traffic Signal Controller)

    ã€€5.7 ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„°(Shift Register)

    ã€€5.8 Verilog HDL ê¸°ìˆ ë°©ë²• ìš”ì•½(Summary)

### Chapter 06. íƒ€ì´ë°(Timing)

    ã€€6.1 ì¡°í•©íšŒë¡œ íƒ€ì´ë°(Combinational Logic Timing)

    ã€€6.2 ìˆœì°¨íšŒë¡œ íƒ€ì´ë°(Sequential Logic Timing)

    ã€€6.3 ì…ì¶œë ¥ í˜•íƒœì™€ íƒ€ì´ë°(Critical Path)

    ã€€6.4 Verilog HDLì—ì„œì˜ ë”œë ˆì´(Delay)

### Chapter 07. ICë¥¼ ì´ìš©í•œ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ì‹¤ìŠµ(Digital System Design using IC)

    ã€€7.1 ì‹¤ìŠµ ì „ì— ì•Œì•„ì•¼ í•  ê²ƒë“¤(Basics)

    ã€€7.2 ì„¸ê·¸ë¨¼íŠ¸ ë””ì½”ë” ì„¤ê³„(Segment Decoder)

    ã€€7.3 2ë¹„íŠ¸ ë‹¤ìš´ ì¹´ìš´í„° ì„¤ê³„(2-bit Down Counter)

    ã€€7.4 ë²¤ë”©ë¨¸ì‹  ì œì–´ê¸° ì„¤ê³„(Vending Machine)

    ã€€7.5 ICë¥¼ ì´ìš©í•œ ë””ì§€í„¸ íšŒë¡œ ì„¤ê³„ ì •ë¦¬(Summary)

### Chapter 08. Verilog HDLì„ ì´ìš©í•œ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ì‹¤ìŠµ(Digital System Design using Verilog HDL)

    ã€€8.1 ì„¸ê·¸ë¨¼íŠ¸ ë””ì½”ë” ì„¤ê³„(Segment Decoder)

    ã€€8.2 Verilog HDL ì‹œë®¬ë ˆì´ì…˜(Simulation)

    ã€€8.3 FPGA íšŒë¡œ êµ¬í˜„(FPGA Implementation)

    ã€€8.4 ì„¸ê·¸ë¨¼íŠ¸ ë””ìŠ¤í”Œë ˆì´ ì»¨íŠ¸ë¡¤ëŸ¬ ì„¤ê³„(Display Controller)

    ã€€8.5 ìŠ¤í†±ì›Œì¹˜ ì„¤ê³„(Stopwatch)

    ã€€8.6 ALU ì„¤ê³„(Arithmetic Logic Unit)

    ã€€8.7 UART ì„¤ê³„(Universal Asynchronous Receiver and Transmitter)

    ã€€8.8 ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„°(Shift Register)ë¥¼ ì´ìš©í•œ UART ì„¤ê³„

    ã€€8.9 ë§ˆì´í¬ë¡œí”„ë¡œì„¸ì„œ ì„¤ê³„(Microprocessor)

### ë¶€ë¡. ì‹¤ìŠµë³´ë“œ ì„¤ëª…ì„œ (User Manual)

    ã€€1. SPL-Lab100 ë³´ë“œ ê°œìš”(Overview)

    ã€€2. ì…ì¶œë ¥(General User Input/Output)