* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 16 2019 21:17:27

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP15/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP15/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP15/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP15/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2Drone
Used Logic Cell: 730/5280
Used Logic Tile: 142/660
Used IO Cell:    5/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_c_g
Clock Source: clk_system 
Clock Driver: clk_system_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 324
Fanout to Tile: 102


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   3 2 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   8 8 2 8 0 0 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   7 5 8 1 2 0 7 6 7 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   8 8 1 8 1 0 6 8 8 7 2 1 0 0 0 0 0 0 0 0 0 0 0 0   
26|   3 8 8 7 4 0 8 7 8 6 3 3 0 0 0 0 0 0 0 0 0 0 0 0   
25|   8 7 2 1 5 0 8 8 8 7 8 7 5 0 0 0 0 0 0 0 0 0 0 0   
24|   7 8 2 8 6 0 8 8 8 4 8 5 8 0 0 0 0 0 0 0 0 0 0 0   
23|   8 6 5 5 6 0 8 8 8 7 4 6 2 0 0 0 0 0 0 0 0 0 0 0   
22|   7 7 4 2 5 0 8 8 6 6 1 4 1 0 0 0 0 0 0 0 0 0 0 0   
21|   8 8 8 4 4 0 6 4 3 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   5 8 7 5 0 0 1 7 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   8 3 8 5 6 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   8 4 8 7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   8 8 2 6 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 2 8 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 3 2 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.14

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     6  4  1  2  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|    22 16  4 16  0  0  9  0  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     7 12 16  2  7  0 22 14 14  6  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     8 22  2 16  1  0 18 17 17 17  8  4  0  0  0  0  0  0  0  0  0  0  0  0    
26|     7  8 16 22 14  0 15 18 18 22  6 12  0  0  0  0  0  0  0  0  0  0  0  0    
25|    16  7  5  2 16  0 19 21 21 19 16 20 12  0  0  0  0  0  0  0  0  0  0  0    
24|    15  8  3 16 17  0 24 22 17 15 16 17  9  0  0  0  0  0  0  0  0  0  0  0    
23|    22  9 10 14 19  0 22 17 16 15 15 16  6  0  0  0  0  0  0  0  0  0  0  0    
22|     7 13 10  8 15  0 17 20 19 18  4  7  4  0  0  0  0  0  0  0  0  0  0  0    
21|     8 22 16 11  8  0 20  4 10 10  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|    13  8 13 11  0  0  4 20  0 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|    15 12 13 16 12  0  2  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|    16  9 18 17 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|    16 20  7 20 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  6 11 19  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  6  5 18 14  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  2  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 11.88

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     6  4  1  2  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|    22 23  4 16  0  0 12  0 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     7 12 23  2  8  0 25 24 22  8  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     8 22  2 16  1  0 24 32 17 26  8  4  0  0  0  0  0  0  0  0  0  0  0  0    
26|     7  8 16 28 16  0 30 26 18 22  6 12  0  0  0  0  0  0  0  0  0  0  0  0    
25|    23  7  5  2 19  0 21 28 29 27 16 22 13  0  0  0  0  0  0  0  0  0  0  0    
24|    15  8  3 16 19  0 24 27 30 16 17 20 15  0  0  0  0  0  0  0  0  0  0  0    
23|    22 12 14 17 20  0 22 26 25 28 16 24  7  0  0  0  0  0  0  0  0  0  0  0    
22|     7 16 10  8 19  0 28 22 22 23  4 16  4  0  0  0  0  0  0  0  0  0  0  0    
21|     8 22 23 13  8  0 20  4 12 12  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|    16  8 21 13  0  0  4 27  0 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|    21 12 23 17 14  0  2  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|    16 13 32 22 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|    17 27  7 24 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  6 26 27  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0 11  7 26 14  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  2  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 14.67

***** Run Time Info *****
Run Time:  1
