library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity DrinksFSM is
	port( clk	: in std_logic;
			reset	: in std_logic;
			V, C	: in std_logic;
			drink	: out std_logic);
end DrinksFSM;