INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/sources_1/new/main_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_segment_LED_Display_Controller
