Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.1 Build EDK_H.11.3

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Created pcores directory
Copied file bitgen.ut from $XILINX_EDK/data/xflow directory to etc directory
Copied file bitgen_spartan3.ut from $XILINX_EDK/data directory to etc directory
Copied file fast_runtime.opt from $XILINX_EDK/data/xflow directory to etc directory
WARNING:MDT - Created an empty F:\fpga\proj\huffman_encode\data\system.ucf. If your design needs any constraints, please make changes to this UCF file.
Project Opened.

Assigned Driver huffman_encode_testharness 1.00.a for instance huffman_encode_testharness_0
WARNING:MDT - plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:96 - ADDRESS specified by PARAMETER C_RNG0_BASEADDR is ignored
WARNING:MDT - plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:96 - ADDRESS specified by PARAMETER C_RNG0_BASEADDR is ignored
INFO:MDT - Trying to assign some memory to PowerPC reset address.
INFO:MDT - PowerPC reset address is already allocated.
INFO:MDT - Trying to assign some big memory to address 0x0.
INFO:MDT - There is no memory found can be addressed at 0x0.
INFO:MDT - Standard address map is applied.

Saving MSS changes, if any.

Loading Project File..
At Local date and time: Mon Apr 25 17:00:03 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make libs; exit;" Started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss
libgen
Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 

Output Directory (-od)		: F:\fpga\proj\huffman_encode\
Part (-p)			: virtex2p

Software Specification file	: system.mss
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
WARNING:MDT - Peripheral dcm_0 is not connected to any of the processors in the
   system. Check for the following reasons.
   1. dcm_0 is not connected to any of the buses connected to a processor. 
   2. dcm_0 does not have adresses set correctly. 
   3. dcm_0's address is not within any of the bridge windows connected to a
   processor.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - RS232_Uart_1
  - LEDs_4Bit
  - DIPSWs_4Bit
  - huffman_encode_testharness_0
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\standalone_v1_00_a\ ...

Copying files for driver uartlite_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_00_b\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\uartlite_v1_00_b\ ...

Copying files for driver gpio_v2_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\gpio_v2_00_a\ ...

Copying files for driver huffman_encode_testharness_v1_00_a from
F:\fpga\proj\huffman_encode\drivers\huffman_encode_testharness_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\huffman_encode_testharness_v1_00_a\
...

Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\cpu_ppc405_v1_00_a\ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
powerpc-eabi-ar: creating ../../../lib/libxil.
Compiling ipi
Compiling bs
Compiling uartlit
Compiling gpi
Compiling huffman_encode_testharnes
Compiling cpu_ppc40

Libraries generated in F:\fpga\proj\huffman_encode\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_1\libsrc\standalone_v1_00_a\ ...

Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_1\libsrc\cpu_ppc405_v1_00_a\ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
powerpc-eabi-ar: creating ../../../lib/libxil.
Compiling bs
Compiling cpu_ppc40

Libraries generated in F:\fpga\proj\huffman_encode\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
Done.
At Local date and time: Mon Apr 25 17:00:58 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make bits; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
ppc405_0_wrapper (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 -
Running XST synthesis
ppc405_1_wrapper (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 -
Running XST synthesis
jtagppc_0_wrapper (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 -
Running XST synthesis
reset_block_wrapper (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Running XST synthesis
plb_wrapper (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Running XST
synthesis
opb_wrapper (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Running XST
synthesis
plb2opb_wrapper (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Running
XST synthesis
rs232_uart_1_wrapper (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103
- Running XST synthesis
leds_4bit_wrapper (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 -
Running XST synthesis
dipsws_4bit_wrapper (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 -
Running XST synthesis
plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Running XST synthesis
plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Running XST synthesis
dcm_0_wrapper (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Running XST
synthesis
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis
ERROR:MDT - HDL synthesis failed!
INFO:MDT - Refer to
   F:\fpga\proj\huffman_encode\synthesis\huffman_encode_testharness_0_wrapper_xs
   t.srp for details
ERROR:MDT - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done.
At Local date and time: Mon Apr 25 17:10:11 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make bits; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
ppc405_0_wrapper (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 -
Running XST synthesis
ppc405_1_wrapper (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 -
Running XST synthesis
jtagppc_0_wrapper (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 -
Running XST synthesis
reset_block_wrapper (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Running XST synthesis
plb_wrapper (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Running XST
synthesis
opb_wrapper (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Running XST
synthesis
plb2opb_wrapper (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Running
XST synthesis
rs232_uart_1_wrapper (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103
- Running XST synthesis
leds_4bit_wrapper (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 -
Running XST synthesis
dipsws_4bit_wrapper (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 -
Running XST synthesis
plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Running XST synthesis
plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Running XST synthesis
dcm_0_wrapper (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Running XST
synthesis
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis
ERROR:MDT - HDL synthesis failed!
INFO:MDT - Refer to
   F:\fpga\proj\huffman_encode\synthesis\huffman_encode_testharness_0_wrapper_xs
   t.srp for details
ERROR:MDT - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done.
At Local date and time: Mon Apr 25 17:19:52 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make bits; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 4.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
ppc405_0_wrapper (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 -
Running XST synthesis
ppc405_1_wrapper (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 -
Running XST synthesis
jtagppc_0_wrapper (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 -
Running XST synthesis
reset_block_wrapper (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Running XST synthesis
plb_wrapper (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Running XST
synthesis
opb_wrapper (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Running XST
synthesis
plb2opb_wrapper (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Running
XST synthesis
rs232_uart_1_wrapper (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103
- Running XST synthesis
leds_4bit_wrapper (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 -
Running XST synthesis
dipsws_4bit_wrapper (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 -
Running XST synthesis
plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Running XST synthesis
plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Running XST synthesis
dcm_0_wrapper (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Running XST
synthesis
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 255.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 85
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1725: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1731: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1737: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1745: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1753: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1761: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1769: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1777: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1785: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1793: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1801: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1807: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1
# Others                           : 14
#      dcm_0_wrapper               : 1
#      dipsws_4bit_wrapper         : 1
#      huffman_encode_testharness_0_wrapper: 1
#      jtagppc_0_wrapper           : 1
#      leds_4bit_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                 12  out of    556     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1614 / 1606
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            dipsws_4bit:GPIO_IO_O<0> (PAD)
  Destination:       fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0> (PAD)

  Data Path: dipsws_4bit:GPIO_IO_O<0> to fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dipsws_4bit_wrapper:GPIO_IO_O<0>    1   0.000   0.332  dipsws_4bit (fpga_0_DIPSWs_4Bit_GPIO_IO_O<0>)
     IOBUF:I->IO               2.592          iobuf_6 (fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 14.70 / 14.90 s | Elapsed : 14.00 / 15.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  
.... Copying flowfile c:/Xilinx/xilinx/data/fpga.flw into working directory
F:/fpga/proj/huffman_encode/implementation 

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTAC
HMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,530 out of  27,392    5%
  Number of 4 input LUTs:           1,676 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,578 out of  13,696   11%
  Number of Slices containing only related logic:   1,578 out of   1,578  100%
  Number of Slices containing unrelated logic:          0 out of   1,578    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,061 out of  27,392    7%
  Number used as logic:             1,676
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,393,944
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  197 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 85
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-03-25".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1578 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:990e93) REAL time: 9 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 9 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 17 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 17 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 17 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 17 secs 

Phase 7.8
.........................
....
...................................
....................................
.
....
.....
Phase 7.8 (Checksum:ebbc60) REAL time: 33 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 33 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 43 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 43 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 44 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 44 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 47 secs 
Total CPU time to Placer completion: 45 secs 

Starting Router
Phase 1: 16182 unrouted;       REAL time: 1 mins 1 secs 
Phase 2: 13765 unrouted;       REAL time: 1 mins 3 secs 
Phase 3: 2912 unrouted;       REAL time: 1 mins 51 secs 
Phase 4: 2912 unrouted; (83899)      REAL time: 1 mins 52 secs 

Phase 5: 3025 unrouted; (0)      REAL time: 1 mins 53 secs 
Phase 6: 3025 unrouted; (0)      REAL time: 1 mins 53 secs 
Phase 7: 0 unrouted; (0)      REAL time: 2 mins 13 secs 
Phase 8: 0 unrouted; (0)      REAL time: 2 mins 16 secs 

Total REAL time to Router completion: 2 mins 19 secs 
Total CPU time to Router completion: 2 mins 16 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1214 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.662ns    | 8    
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 22 secs 
Total CPU time to PAR completion: 2 mins 19 secs 

Peak Memory Usage:  231 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd


PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-03-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 255585 paths, 0 nets, and 12588 connections

Design statistics:
   Minimum period:   9.662ns (Maximum frequency: 103.498MHz)


Analysis completed Mon Apr 25 17:27:38 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 10 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Mon Apr 25 17:27:44 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
Done.
At Local date and time: Mon Apr 25 17:35:02 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make init_bram; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5354	    812	  16396	  22562	   5822	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.
Done.
At Local date and time: Mon Apr 25 17:45:30 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; xdsgen -inp F:/fpga/proj/huffman_encode/system.xmp -odir . ; exit;" Started...
Starting xdsgen in F:\fpga\proj\huffman_encode
Attempting use HTML Generation resources in c:\Xilinx.
Attempting use HTML Generation resources in C:\EDK.
HTML Generation Resources from C:\EDK\data\xdsgen\xsl.
Creating image directory F:\fpga\proj\huffman_encode\report\imgs
Creating datasheet work area in [F:\fpga\proj\huffman_encode\report\.dswkshop].
Main working datasheet is MdtXdsGen_HTMLDatasheet.xsl
The output filename F:\fpga\proj\huffman_encode\report\system.html
Reading XMP file F:\fpga\proj\huffman_encode\system.xmp
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
Initializing SVG Render
Setting SVG workshop directory to [F:\fpga\proj\huffman_encode\report\.dswkshop]
Attempting use SVG environment in [c:\Xilinx].
Could not locate c:\Xilinx\data\xdsgen
Attempting use SVG environment in [C:\EDK].
Found valid SVG rendering enviroment in [C:\EDK\data\xdsgen\xsl]
Attempting use JVM from c:\Xilinx\java\nt\jre\bin\client\jvm.dll.
Located valid JVM in [c:\Xilinx\java\nt\jre\bin\client\jvm.dll]
SVG Rendering work directory locked to
[F:\fpga\proj\huffman_encode\report\.dswkshop]
Rendering --- ppc405_0.jpg
Rendering --- ppc405_1.jpg
Rendering --- jtagppc_0.jpg
Rendering --- reset_block.jpg
Rendering --- plb.jpg
Rendering --- opb.jpg
Rendering --- plb2opb.jpg
Rendering --- RS232_Uart_1.jpg
Rendering --- LEDs_4Bit.jpg
Rendering --- DIPSWs_4Bit.jpg
Rendering --- plb_bram_if_cntlr_1.jpg
Rendering --- plb_bram_if_cntlr_1_bram.jpg
Rendering --- dcm_0.jpg
Rendering --- huffman_encode_testharness_0.jpg
The output file name is F:\fpga\proj\huffman_encode\report\system.html
Datasheet generation completed.
Done.
At Local date and time: Mon Apr 25 17:48:11 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make bits; exit;" Started...
make: Nothing to be done for `bits'.
Done.
At Local date and time: Mon Apr 25 17:48:16 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make init_bram; exit;" Started...
make: Nothing to be done for `init_bram'.
Done.
At Local date and time: Mon Apr 25 17:56:01 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 17:56:49 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 17:57:43 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5346	    812	  16404	  22562	   5822	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:03:06 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5242	    812	  16396	  22450	   57b2	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.
*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:05:50 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5230	    812	  16404	  22446	   57ae	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:06:42 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5170	    812	  16404	  22386	   5772	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:10:17 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5186	    812	  16404	  22402	   5782	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:12:12 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
drivers/huffman_encode_testharness_v1_00_a/src/test1.c: In function `HUFFMAN_ENCODE_TESTHARNESS_Test1':
drivers/huffman_encode_testharness_v1_00_a/src/test1.c:249: error: parse error before "else"
make: *** [TestApp_Peripheral/executable.elf] Error 1
Done.
At Local date and time: Mon Apr 25 18:12:39 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5206	    812	  16396	  22414	   578e	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:13:16 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5226	    812	  16396	  22434	   57a2	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:14:40 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5270	    812	  16396	  22478	   57ce	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:15:53 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5218	    812	  16404	  22434	   57a2	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:16:26 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5218	    812	  16404	  22434	   57a2	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:17:17 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:18:30 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 18:21:08 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5186	    812	  16404	  22402	   5782	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 20:48:15 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5150	    812	  16404	  22366	   575e	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      2 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 20:52:10 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5086	    812	  16404	  22302	   571e	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 20:53:06 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5082	    812	  16396	  22290	   5712	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 20:55:09 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5086	    812	  16404	  22302	   571e	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 20:59:29 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5150	    812	  16404	  22366	   575e	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 21:00:32 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5146	    812	  16396	  22354	   5752	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....
Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 21:09:15 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5146	    812	  16396	  22354	   5752	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 21:47:43 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 76.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 84
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1725: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1731: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1737: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1745: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1753: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1761: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1769: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1777: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1785: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1793: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1801: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1807: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1
# Others                           : 14
#      dcm_0_wrapper               : 1
#      dipsws_4bit_wrapper         : 1
#      huffman_encode_testharness_0_wrapper: 1
#      jtagppc_0_wrapper           : 1
#      leds_4bit_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                 12  out of    556     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1614 / 1606
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            dipsws_4bit:GPIO_IO_O<0> (PAD)
  Destination:       fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0> (PAD)

  Data Path: dipsws_4bit:GPIO_IO_O<0> to fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dipsws_4bit_wrapper:GPIO_IO_O<0>    1   0.000   0.332  dipsws_4bit (fpga_0_DIPSWs_4Bit_GPIO_IO_O<0>)
     IOBUF:I->IO               2.592          iobuf_6 (fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 15.31 / 15.47 s | Elapsed : 15.00 / 15.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTAC
HMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,531 out of  27,392    5%
  Number of 4 input LUTs:           1,676 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,578 out of  13,696   11%
  Number of Slices containing only related logic:   1,578 out of   1,578  100%
  Number of Slices containing unrelated logic:          0 out of   1,578    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,061 out of  27,392    7%
  Number used as logic:             1,676
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,393,952
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  197 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 84
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-03-25".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1578 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:990e93) REAL time: 9 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 9 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 17 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 17 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 17 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 18 secs 

Phase 7.8
.....................................
.............
........
......
................................................
....
.....
......
Phase 7.8 (Checksum:f546db) REAL time: 35 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 35 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 46 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 46 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 46 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 46 secs 
Writing design to file system.ncd

Total REAL time to Placer completion: 49 secs 
Total CPU time to Placer completion: 48 secs 

Starting Router
Phase 1: 16183 unrouted;       REAL time: 1 mins 4 secs 

Phase 2: 13781 unrouted;       REAL time: 1 mins 5 secs 
Phase 3: 3002 unrouted;       REAL time: 1 mins 50 secs 

Phase 4: 3002 unrouted; (37034)      REAL time: 1 mins 51 secs 
Phase 5: 3035 unrouted; (0)      REAL time: 1 mins 51 secs 

Phase 6: 3040 unrouted; (0)      REAL time: 1 mins 52 secs 
Phase 7: 0 unrouted; (0)      REAL time: 2 mins 2 secs 
Phase 8: 0 unrouted; (916)      REAL time: 2 mins 5 secs 
Phase 9: 0 unrouted; (2)      REAL time: 2 mins 15 secs 
Phase 10: 0 unrouted; (0)      REAL time: 2 mins 21 secs 
Phase 11: 0 unrouted; (0)      REAL time: 2 mins 24 secs 

Total REAL time to Router completion: 2 mins 26 secs 
Total CPU time to Router completion: 2 mins 24 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1214 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.932ns    | 9    
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 30 secs 
Total CPU time to PAR completion: 2 mins 26 secs 

Peak Memory Usage:  243 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd

PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-03-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 255586 paths, 0 nets, and 12589 connections

Design statistics:
   Minimum period:   9.932ns (Maximum frequency: 100.685MHz)


Analysis completed Mon Apr 25 21:52:37 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 10 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Mon Apr 25 21:52:44 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 21:57:58 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5178	    812	  16396	  22386	   5772	TestApp_Peripheral/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Mon Apr 25 22:05:29 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; xdsgen -inp F:/fpga/proj/huffman_encode/system.xmp -odir . ; exit;" Started...
Starting xdsgen in F:\fpga\proj\huffman_encode
Attempting use HTML Generation resources in c:\Xilinx.
Attempting use HTML Generation resources in C:\EDK.
HTML Generation Resources from C:\EDK\data\xdsgen\xsl.
Creating image directory F:\fpga\proj\huffman_encode\report\imgs
Creating datasheet work area in [F:\fpga\proj\huffman_encode\report\.dswkshop].
Main working datasheet is MdtXdsGen_HTMLDatasheet.xsl
The output filename F:\fpga\proj\huffman_encode\report\system.html
Reading XMP file F:\fpga\proj\huffman_encode\system.xmp
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
Initializing SVG Render
Setting SVG workshop directory to [F:\fpga\proj\huffman_encode\report\.dswkshop]
Attempting use SVG environment in [c:\Xilinx].
Could not locate c:\Xilinx\data\xdsgen
Attempting use SVG environment in [C:\EDK].
Found valid SVG rendering enviroment in [C:\EDK\data\xdsgen\xsl]
Attempting use JVM from c:\Xilinx\java\nt\jre\bin\client\jvm.dll.
Located valid JVM in [c:\Xilinx\java\nt\jre\bin\client\jvm.dll]
SVG Rendering work directory locked to
[F:\fpga\proj\huffman_encode\report\.dswkshop]
Rendering --- ppc405_0.jpg
Rendering --- ppc405_1.jpg
Rendering --- jtagppc_0.jpg
Rendering --- reset_block.jpg
Rendering --- plb.jpg
Rendering --- opb.jpg
Rendering --- plb2opb.jpg
Rendering --- RS232_Uart_1.jpg
Rendering --- LEDs_4Bit.jpg
Rendering --- DIPSWs_4Bit.jpg
Rendering --- plb_bram_if_cntlr_1.jpg
Rendering --- plb_bram_if_cntlr_1_bram.jpg
Rendering --- dcm_0.jpg
Rendering --- huffman_encode_testharness_0.jpg
The output file name is F:\fpga\proj\huffman_encode\report\system.html
Datasheet generation completed.
Done.
At Local date and time: Tue Apr 26 20:55:56 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 79.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 83
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1725: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1731: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1737: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1745: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1753: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1761: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1769: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1777: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1785: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1793: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1801: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1807: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd".
Unit <system> synthesized.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1
# Others                           : 14
#      dcm_0_wrapper               : 1
#      dipsws_4bit_wrapper         : 1
#      huffman_encode_testharness_0_wrapper: 1
#      jtagppc_0_wrapper           : 1
#      leds_4bit_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                 12  out of    556     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1614 / 1606
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            dipsws_4bit:GPIO_IO_O<0> (PAD)
  Destination:       fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0> (PAD)

  Data Path: dipsws_4bit:GPIO_IO_O<0> to fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dipsws_4bit_wrapper:GPIO_IO_O<0>    1   0.000   0.332  dipsws_4bit (fpga_0_DIPSWs_4Bit_GPIO_IO_O<0>)
     IOBUF:I->IO               2.592          iobuf_6 (fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 15.26 / 15.53 s | Elapsed : 15.00 / 16.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   ou
tput pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTAC
HMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,534 out of  27,392    5%
  Number of 4 input LUTs:           1,689 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,585 out of  13,696   11%
  Number of Slices containing only related logic:   1,585 out of   1,585  100%
  Number of Slices containing unrelated logic:          0 out of   1,585    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,074 out of  27,392    7%
  Number used as logic:             1,689
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,394,060
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  197 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 83
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-03-25".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1585 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:990f1f) REAL time: 10 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 10 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 18 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 18 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 18 secs 

Phase 7.8
...............
...........
...
................................
..................................
.............
....
....
Phase 7.8 (Checksum:ef3f2a) REAL time: 36 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 36 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 46 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 46 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 46 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 47 secs 
Writing design to file system.ncd

Total REAL time to Placer completion: 49 secs 
Total CPU time to Placer completion: 47 secs 

Starting Router
Phase 1: 16236 unrouted;       REAL time: 1 mins 4 secs 
Phase 2: 13806 unrouted;       REAL time: 1 mins 5 secs 
Phase 3: 2847 unrouted;       REAL time: 1 mins 56 secs 

Phase 4: 2847 unrouted; (214918)      REAL time: 1 mins 56 secs 
Phase 5: 2994 unrouted; (137)      REAL time: 2 mins 1 secs 

Phase 6: 3000 unrouted; (0)      REAL time: 2 mins 2 secs 
Phase 7: 0 unrouted; (12779)      REAL time: 2 mins 23 secs 
Phase 8: 0 unrouted; (22700)      REAL time: 2 mins 26 secs 
Phase 9: 0 unrouted; (488)      REAL time: 2 mins 45 secs 
Phase 10: 0 unrouted; (403)      REAL time: 2 mins 52 secs 
Phase 11: 0 unrouted; (403)      REAL time: 2 mins 58 secs 
Phase 12: 0 unrouted; (323)      REAL time: 3 mins 16 secs 
Phase 13: 0 unrouted; (268)      REAL time: 3 mins 26 secs 
Phase 14: 0 unrouted; (148)      REAL time: 4 mins 
Phase 15: 0 unrouted; (0)      REAL time: 4 mins 41 secs 
Phase 16: 0 unrouted; (0)      REAL time: 4 mins 42 secs 

Total REAL time to Router completion: 4 mins 45 secs 
Total CPU time to Router completion: 4 mins 33 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1217 |  0.274     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.993ns    | 12   
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 mins 48 secs 
Total CPU time to PAR completion: 4 mins 35 secs 

Peak Memory Usage:  241 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0
Writing design to file system.ncd

PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-03-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 254648 paths, 0 nets, and 12639 connections

Design statistics:
   Minimum period:   9.993ns (Maximum frequency: 100.070MHz)


Analysis completed Tue Apr 26 21:03:14 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 10 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Tue Apr 26 21:03:19 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Tue Apr 26 21:13:01 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 4.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 79.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 83
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1725: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1731: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1737: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1745: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1753: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1761: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1769: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1777: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1785: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1793: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1801: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1807: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd".
Unit <system> synthesized.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1
# Others                           : 14
#      dcm_0_wrapper               : 1
#      dipsws_4bit_wrapper         : 1
#      huffman_encode_testharness_0_wrapper: 1
#      jtagppc_0_wrapper           : 1
#      leds_4bit_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                 12  out of    556     2%  

=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1614 / 1606
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            dipsws_4bit:GPIO_IO_O<0> (PAD)
  Destination:       fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0> (PAD)

  Data Path: dipsws_4bit:GPIO_IO_O<0> to fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dipsws_4bit_wrapper:GPIO_IO_O<0>    1   0.000   0.332  dipsws_4bit (fpga_0_DIPSWs_4Bit_GPIO_IO_O<0>)
     IOBUF:I->IO               2.592          iobuf_6 (fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 16.09 / 16.26 s | Elapsed : 16.00 / 16.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   ou
tput pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTAC
HMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,534 out of  27,392    5%
  Number of 4 input LUTs:           1,690 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,585 out of  13,696   11%
  Number of Slices containing only related logic:   1,585 out of   1,585  100%
  Number of Slices containing unrelated logic:          0 out of   1,585    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,075 out of  27,392    7%
  Number used as logic:             1,690
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,394,069
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  197 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 83
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-03-25".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1585 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:990f1f) REAL time: 10 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 10 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 18 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 18 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 18 secs 

Phase 7.8
.............
..................
...
...................
........
....
....
Phase 7.8 (Checksum:f2cb1d) REAL time: 32 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 32 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 43 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 43 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 44 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 44 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 46 secs 
Total CPU time to Placer completion: 44 secs 

Starting Router
Phase 1: 16242 unrouted;       REAL time: 1 mins 1 secs 
Phase 2: 13834 unrouted;       REAL time: 1 mins 3 secs 
Phase 3: 2751 unrouted;       REAL time: 1 mins 55 secs 

Phase 4: 2751 unrouted; (106685)      REAL time: 1 mins 55 secs 
Phase 5: 2860 unrouted; (1116)      REAL time: 1 mins 57 secs 

Phase 6: 2858 unrouted; (1049)      REAL time: 1 mins 57 secs 
Phase 7: 2785 unrouted; (0)      REAL time: 2 mins 2 secs 

Phase 8: 2785 unrouted; (0)      REAL time: 2 mins 3 secs 
Phase 9: 0 unrouted; (3886)      REAL time: 2 mins 29 secs 
Phase 10: 0 unrouted; (11600)      REAL time: 2 mins 32 secs 
Phase 11: 0 unrouted; (4066)      REAL time: 2 mins 46 secs 
Phase 12: 0 unrouted; (989)      REAL time: 3 mins 3 secs 
Phase 13: 0 unrouted; (0)      REAL time: 3 mins 31 secs 
Phase 14: 0 unrouted; (0)      REAL time: 3 mins 33 secs 

Total REAL time to Router completion: 3 mins 36 secs 
Total CPU time to Router completion: 3 mins 29 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1217 |  0.265     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.946ns    | 11   
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 39 secs 
Total CPU time to PAR completion: 3 mins 32 secs 

Peak Memory Usage:  235 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd


PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-03-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 254654 paths, 0 nets, and 12645 connections

Design statistics:
   Minimum period:   9.946ns (Maximum frequency: 100.543MHz)


Analysis completed Tue Apr 26 21:19:10 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 9 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Tue Apr 26 21:19:16 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Tue Apr 26 21:26:00 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 6.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 77.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 83
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1725: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1731: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1737: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1745: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1753: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1761: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1769: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1777: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1785: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1793: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1801: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1807: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1
# Others                           : 14
#      dcm_0_wrapper               : 1
#      dipsws_4bit_wrapper         : 1
#      huffman_encode_testharness_0_wrapper: 1
#      jtagppc_0_wrapper           : 1
#      leds_4bit_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                 12  out of    556     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1614 / 1606
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            dipsws_4bit:GPIO_IO_O<0> (PAD)
  Destination:       fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0> (PAD)

  Data Path: dipsws_4bit:GPIO_IO_O<0> to fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dipsws_4bit_wrapper:GPIO_IO_O<0>    1   0.000   0.332  dipsws_4bit (fpga_0_DIPSWs_4Bit_GPIO_IO_O<0>)
     IOBUF:I->IO               2.592          iobuf_6 (fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 15.58 / 15.74 s | Elapsed : 16.00 / 16.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTAC
HMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,534 out of  27,392    5%
  Number of 4 input LUTs:           1,689 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,584 out of  13,696   11%
  Number of Slices containing only related logic:   1,584 out of   1,584  100%
  Number of Slices containing unrelated logic:          0 out of   1,584    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,074 out of  27,392    7%
  Number used as logic:             1,689
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,394,063
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  197 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 83
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-03-25".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1584 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:990f0b) REAL time: 10 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 10 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 18 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 18 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 18 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 18 secs 

Phase 7.8
..........
...................
....
.............................
.............................
..............
......
.....
Phase 7.8 (Checksum:ebdaba) REAL time: 35 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 35 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 45 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 45 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 46 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 46 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 49 secs 
Total CPU time to Placer completion: 46 secs 

Starting Router
Phase 1: 16263 unrouted;       REAL time: 1 mins 3 secs 
Phase 2: 13870 unrouted;       REAL time: 1 mins 5 secs 
Phase 3: 2830 unrouted;       REAL time: 1 mins 57 secs 
Phase 4: 2830 unrouted; (44550)      REAL time: 1 mins 58 secs 

Phase 5: 2875 unrouted; (378)      REAL time: 1 mins 59 secs 

Phase 6: 2880 unrouted; (0)      REAL time: 1 mins 59 secs 
Phase 7: 0 unrouted; (0)      REAL time: 2 mins 13 secs 
Phase 8: 0 unrouted; (35)      REAL time: 2 mins 16 secs 
Phase 9: 0 unrouted; (31)      REAL time: 2 mins 33 secs 
Phase 10: 0 unrouted; (4)      REAL time: 2 mins 46 secs 
Phase 11: 0 unrouted; (0)      REAL time: 3 mins 
Phase 12: 0 unrouted; (0)      REAL time: 3 mins 3 secs 

Total REAL time to Router completion: 3 mins 5 secs 
Total CPU time to Router completion: 3 mins 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1217 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.984ns    | 12   
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 9 secs 
Total CPU time to PAR completion: 3 mins 4 secs 

Peak Memory Usage:  248 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd


PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-03-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 254653 paths, 0 nets, and 12666 connections

Design statistics:
   Minimum period:   9.984ns (Maximum frequency: 100.160MHz)


Analysis completed Tue Apr 26 21:31:33 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 9 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Tue Apr 26 21:31:39 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Wed Apr 27 00:19:19 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Wed Apr 27 00:19:53 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; xdsgen -inp F:/fpga/proj/huffman_encode/system.xmp -odir . ; exit;" Started...
Starting xdsgen in F:\fpga\proj\huffman_encode
Attempting use HTML Generation resources in c:\Xilinx.
Attempting use HTML Generation resources in C:\EDK.
HTML Generation Resources from C:\EDK\data\xdsgen\xsl.
Creating image directory F:\fpga\proj\huffman_encode\report\imgs
Creating datasheet work area in [F:\fpga\proj\huffman_encode\report\.dswkshop].
Main working datasheet is MdtXdsGen_HTMLDatasheet.xsl
The output filename F:\fpga\proj\huffman_encode\report\system.html
Reading XMP file F:\fpga\proj\huffman_encode\system.xmp
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
Initializing SVG Render
Setting SVG workshop directory to [F:\fpga\proj\huffman_encode\report\.dswkshop]
Attempting use SVG environment in [c:\Xilinx].
Could not locate c:\Xilinx\data\xdsgen
Attempting use SVG environment in [C:\EDK].
Found valid SVG rendering enviroment in [C:\EDK\data\xdsgen\xsl]
Attempting use JVM from c:\Xilinx\java\nt\jre\bin\client\jvm.dll.
Located valid JVM in [c:\Xilinx\java\nt\jre\bin\client\jvm.dll]
SVG Rendering work directory locked to
[F:\fpga\proj\huffman_encode\report\.dswkshop]
Rendering --- ppc405_0.jpg
Rendering --- ppc405_1.jpg
Rendering --- jtagppc_0.jpg
Rendering --- reset_block.jpg
Rendering --- plb.jpg
Rendering --- opb.jpg
Rendering --- plb2opb.jpg
Rendering --- RS232_Uart_1.jpg
Rendering --- LEDs_4Bit.jpg
Rendering --- DIPSWs_4Bit.jpg
Rendering --- plb_bram_if_cntlr_1.jpg
Rendering --- plb_bram_if_cntlr_1_bram.jpg
Rendering --- dcm_0.jpg
Rendering --- huffman_encode_testharness_0.jpg
The output file name is F:\fpga\proj\huffman_encode\report\system.html
Datasheet generation completed.
Done.
At Local date and time: Thu Apr 28 21:34:40 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.1 - platgen EDK_H.11.3
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:38
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:35
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:47 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:39 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:46 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:34 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:37 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Performing XLPP processing on licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. A batch
   file, synthesis.sh, has been created that allows you to synthesize those
   instances in your specified synthesis tool of choice.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 73.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 81
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Release 7.1.01i - xst H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1725: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1731: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1737: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1745: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1753: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1761: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1769: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1777: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1785: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1793: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1801: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd" line 1807: Generating a Black Box for component <IBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "f:/fpga/proj/huffman_encode/synthesis/../hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1
# Others                           : 14
#      dcm_0_wrapper               : 1
#      dipsws_4bit_wrapper         : 1
#      huffman_encode_testharness_0_wrapper: 1
#      jtagppc_0_wrapper           : 1
#      leds_4bit_wrapper           : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_uart_1_wrapper        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of bonded IOBs:                 12  out of    556     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.924ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1614 / 1606
-------------------------------------------------------------------------
Delay:               2.924ns (Levels of Logic = 1)
  Source:            dipsws_4bit:GPIO_IO_O<0> (PAD)
  Destination:       fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0> (PAD)

  Data Path: dipsws_4bit:GPIO_IO_O<0> to fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dipsws_4bit_wrapper:GPIO_IO_O<0>    1   0.000   0.332  dipsws_4bit (fpga_0_DIPSWs_4Bit_GPIO_IO_O<0>)
     IOBUF:I->IO               2.592          iobuf_6 (fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>)
    ----------------------------------------
    Total                      2.924ns (2.592ns logic, 0.332ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 15.53 / 15.70 s | Elapsed : 15.00 / 15.00 s
 
--> 

Total memory usage is 160424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   ou
tput pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTAC
HMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,534 out of  27,392    5%
  Number of 4 input LUTs:           1,689 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,584 out of  13,696   11%
  Number of Slices containing only related logic:   1,584 out of   1,584  100%
  Number of Slices containing unrelated logic:          0 out of   1,584    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,074 out of  27,392    7%
  Number used as logic:             1,689
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,394,060
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  197 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 81
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-03-25".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1584 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:990f0b) REAL time: 10 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 10 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 22 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 22 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 22 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 22 secs 

Phase 7.8
.......
.......................
....
.............................................
.
....
.....
Phase 7.8 (Checksum:eea538) REAL time: 38 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 38 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 48 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 49 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 49 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 49 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 52 secs 
Total CPU time to Placer completion: 45 secs 

Starting Router
Phase 1: 16265 unrouted;       REAL time: 1 mins 6 secs 
Phase 2: 13834 unrouted;       REAL time: 1 mins 8 secs 
Phase 3: 2939 unrouted;       REAL time: 1 mins 49 secs 

Phase 4: 2939 unrouted; (20050)      REAL time: 1 mins 49 secs 
Phase 5: 2977 unrouted; (70)      REAL time: 1 mins 50 secs 

Phase 6: 2990 unrouted; (0)      REAL time: 1 mins 50 secs 
Phase 7: 0 unrouted; (0)      REAL time: 2 mins 6 secs 
Phase 8: 0 unrouted; (230)      REAL time: 2 mins 9 secs 
Phase 9: 0 unrouted; (0)      REAL time: 2 mins 20 secs 
Phase 10: 0 unrouted; (0)      REAL time: 2 mins 23 secs 

Total REAL time to Router completion: 2 mins 26 secs 
Total CPU time to Router completion: 2 mins 16 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1217 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.611     |  4.434      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.957ns    | 9    
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 30 secs 
Total CPU time to PAR completion: 2 mins 19 secs 

Peak Memory Usage:  248 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd

PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-03-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 254663 paths, 0 nets, and 12668 connections

Design statistics:
   Minimum period:   9.957ns (Maximum frequency: 100.432MHz)


Analysis completed Thu Apr 28 21:39:39 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 11 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Thu Apr 28 21:39:46 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 TestApp_Peripheral/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.1 Build EDK_H.11.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:32 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:35 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
37 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:55 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Peripheral/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Peripheral/executable.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
done.
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
Project Opened.
At Local date and time: Sun Apr 10 01:31:53 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.2 - platgen EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:40 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:47 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 66.00 seconds
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.2 - platgen EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:40 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:47 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_encode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_encode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_encode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_encode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_encode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_encode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_encode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_encode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_encode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_encode\system.mhs:164 - Copying cache
implementation netlist
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Copying cache implementation
netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_encode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_encode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
huffman_encode_testharness_0_wrapper (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\system.mhs:178 - Running XST synthesis
Process Terminated.
Done.
Saved project XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.2 Build EDK_H.12.5.1

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

WARNING:Portability:111 - Message file "MDT.msg" wasn't found.
Assigned Driver ddr 1.00.b for instance plb_ddr_0
Assigned Driver ddr 1.00.b for instance plb_ddr_0
At Local date and time: Sun Apr 17 19:15:41 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngc
Release 7.1.01i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt
system.ngc  

Using Flow File: F:/fpga/proj/huffman_encode/implementation/fpga.flw 
Using Option File(s): 
 F:/fpga/proj/huffman_encode/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
F:/fpga/proj/huffman_encode/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.01i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -uc
system.ucf F:/fpga/proj/huffman_encode/implementation/system.ngc system.ngd 

Reading NGO file 'F:/fpga/proj/huffman_encode/implementation/system.ngc' ...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/huffman_encode_testharness_0_wrapper
.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dcm_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc
"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/reset_block_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/dipsws_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb2opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/opb_wrapper.ngc"...
Loading design module
"F:/fpga/proj/huffman_encode/implementation/plb_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF
TS_sys_clk_pin*1.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I0/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I9/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I8/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I7/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I6/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I5/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I4/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I3/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_C
ONTROLLER/I_VAC_CALC/Counter_Bit_I2/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_VAC_CALC/Counter_Bit_I1/FDRE_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I11' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I8' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I10' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I9' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I1' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I2' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I3' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I4' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I5' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I6' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_DELAY_MUX/FDRE_I7' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_RDFIFO/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OU
   T' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_O
   UT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_ADDR
   ESS_COUNTER/I_SIZE_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_WRCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_RDCE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_BKEND_CE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_ADDR_S_H_REG2' has unconnected output pin

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Map H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:       1,532 out of  27,392    5%
  Number of 4 input LUTs:           1,720 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:        1,599 out of  13,696   11%
  Number of Slices containing only related logic:   1,599 out of   1,599  100%
  Number of Slices containing unrelated logic:          0 out of   1,599    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,105 out of  27,392    7%
  Number used as logic:             1,720
  Number used as a route-thru:        129
  Number used for Dual Port RAMs:     204
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      52

  Number of bonded IOBs:               12 out of     556    2%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                66 out of     136   48%
  Number of MULT18X18s:                 2 out of     136    1%
  Number of GCLKs:                      1 out of      16    6%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,394,326
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  198 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - par H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
WARNING:Par:331 - You are using an evaluation version of Xilinx Software. In 92
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)

Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 556     2%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of MULT18X18s                2 out of 136     1%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  66 out of 136    48%
   Number of SLICEs                 1599 out of 13696  11%


Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:991037) REAL time: 10 secs 

Phase 2.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires specialdesign considerations when operating above 350 MHz in the -7
   speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 2.31 (Checksum:1312cfe) REAL time: 10 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 19 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 19 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 19 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 19 secs 

Phase 7.8
..................................................
.........
..................
..................
......
....
....
Phase 7.8 (Checksum:f53187) REAL time: 36 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 36 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 46 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 46 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 46 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 46 secs 
Writing design to file system.ncd

Total REAL time to Placer completion: 49 secs 
Total CPU time to Placer completion: 47 secs 

Starting Router
Phase 1: 16416 unrouted;       REAL time: 1 mins 3 secs 

Phase 2: 13987 unrouted;       REAL time: 1 mins 5 secs 
Phase 3: 3027 unrouted;       REAL time: 1 mins 55 secs 

Phase 4: 3027 unrouted; (113149)      REAL time: 1 mins 56 secs 
Phase 5: 3119 unrouted; (21)      REAL time: 2 mins 7 secs 

Phase 6: 3121 unrouted; (0)      REAL time: 2 mins 7 secs 
Phase 7: 0 unrouted; (144)      REAL time: 2 mins 23 secs 
Phase 8: 0 unrouted; (3013)      REAL time: 2 mins 25 secs 
Phase 9: 0 unrouted; (426)      REAL time: 2 mins 46 secs 
Phase 10: 0 unrouted; (268)      REAL time: 2 mins 54 secs 
Phase 11: 0 unrouted; (0)      REAL time: 3 mins 1 secs 
Phase 12: 0 unrouted; (0)      REAL time: 3 mins 4 secs 

Total REAL time to Router completion: 3 mins 7 secs 
Total CPU time to Router completion: 3 mins 3 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1215 |  0.268     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.602      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A  
  pin" 10 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.972ns    | 9    
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |      
       HIGH 50%                             |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 10 secs 
Total CPU time to PAR completion: 3 mins 6 secs 

Peak Memory Usage:  245 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd

PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.01i - Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 7.1.01i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.91 2005-07-22)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 252942 paths, 0 nets, and 12819 connections

Design statistics:
   Minimum period:   9.972ns (Maximum frequency: 100.281MHz)


Analysis completed Sun Apr 17 19:19:42 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 9 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.01i - Bitgen H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
Opened constraints file system.pcf.

Sun Apr 17 19:19:47 2005
Running DRC.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
cp -f C:/EDK/sw/lib/ppc405/ppc_bootloop.elf bootloops/ppc405_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.2 Build EDK_H.12.5.1
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:36 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to 
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to 
huffman_encode_testharness (huffman_encode_testharness_0) -
F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\data\huffm
an_encode_testharness_v2_1_0.mpd:33 - tool overriding c_family value virtex2p to

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc405_0.elf tag plb_bram_if_cntlr_1_bram  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
At Local date and time: Sun Apr 17 20:39:33 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.01i - iMPACT H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
No resources.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 6.2.2.2.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1018).
 Driver windrvr6.sys version = 6.2.2.2.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1770038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1018.
CPLD file version = 0006h.
CPLD version = 0006h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 3 -attr configFileName -value
"implementation/download.bit"
'3': Loading file 'implementation/download.bit' ...
done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 3 
Validating chain...
Boundary-scan chain validated successfully.
'3':Programming  device...
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT:580 - '3':Checking done pin ....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done.
Linker Script generated successfully.
At Local date and time: Sun Apr 17 20:56:30 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" Started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss
libgen
Xilinx EDK 7.1.2 Build EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 
Output Directory (-od)		: F:\fpga\proj\huffman_encode\
Part (-p)			: virtex2p

Software Specification file	: system.mss
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_encode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_encode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:40 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:47 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
WARNING:MDT - Peripheral dcm_0 is not connected to any of the processors in the
   system. Check for the following reasons.
   1. dcm_0 is not connected to any of the buses connected to a processor. 
   2. dcm_0 does not have adresses set correctly. 
   3. dcm_0's address is not within any of the bridge windows connected to a
   processor.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - RS232_Uart_1
  - LEDs_4Bit
  - DIPSWs_4Bit
  - huffman_encode_testharness_0
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\standalone_v1_00_a\ ...

Copying files for driver uartlite_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_00_b\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\uartlite_v1_00_b\ ...

Copying files for driver gpio_v2_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\gpio_v2_00_a\ ...

Copying files for driver huffman_encode_testharness_v1_00_a from
F:\fpga\proj\huffman_encode\drivers\huffman_encode_testharness_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\huffman_encode_testharness_v1_00_a\
...

Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_0\libsrc\cpu_ppc405_v1_00_a\ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
powerpc-eabi-ar: creating ../../../lib/libxil.
Compiling ipi
Compiling bs
Compiling uartlit
Compiling gpi
Compiling huffman_encode_testharnes
Compiling cpu_ppc40

Libraries generated in F:\fpga\proj\huffman_encode\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_1\libsrc\standalone_v1_00_a\ ...

Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
F:\fpga\proj\huffman_encode\ppc405_1\libsrc\cpu_ppc405_v1_00_a\ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
powerpc-eabi-ar: creating ../../../lib/libxil.
Compiling bs
Done.
At Local date and time: Sun Apr 17 20:57:13 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" Started...
make: Nothing to be done for `TestApp_Peripheral_program'.
Done.
At Local date and time: Sun Apr 17 20:59:50 2005
Command xbash -q -c "cd /cygdrive/f/fpga/proj/huffman_encode/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" Started...
powerpc-eabi-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
       -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g   -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5178	    812	  16392	  22382	   576e	TestApp_Peripheral/executable.elf
Done.
No changes to be saved in XMP file
