
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121363                       # Number of seconds simulated
sim_ticks                                121362576000                       # Number of ticks simulated
final_tick                               121362576000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294676                       # Simulator instruction rate (inst/s)
host_op_rate                                   341645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180326007                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688664                       # Number of bytes of host memory used
host_seconds                                   673.02                       # Real time elapsed on the host
sim_insts                                   198322026                       # Number of instructions simulated
sim_ops                                     229933355                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          272512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          350400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       846400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1469312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       272512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        272512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         9152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           143                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                143                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2245437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2887216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       6974143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12106796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2245437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2245437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           75410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                75410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           75410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2245437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2887216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      6974143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             12182207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        143                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      143                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1466112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1469312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  121362504500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  143                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.810892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.635345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.271497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3408     56.93%     56.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1143     19.09%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          269      4.49%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          131      2.19%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          118      1.97%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           87      1.45%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      0.99%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.79%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          724     12.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3254.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    445.719037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7587.354665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            5     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.113940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     57.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1880939179                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2310464179                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82108.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               100858.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        12.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     12.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      62                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5253560.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24254580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12872640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91713300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 626400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2974857600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            693495630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            191154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5949132180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4667379360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      23391807570                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            37997433930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            313.090205                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         119343546965                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    393475000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1267106000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  94142680250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12154619379                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     358408285                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13046287086                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18571140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9844230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71849820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1990818960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            467020380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            123491040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4162727100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3117092160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      25170419430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35132273490                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            289.481936                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         120015718634                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    250818000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     847666000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 102769634250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8117454748                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     248246116                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9128756886                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                74891684                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40729238                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8839944                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             51844544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                38240920                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.760741                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15971087                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1657827                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4422335                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3559483                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           862852                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       105230                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        242725153                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10277466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      388178277                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    74891684                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           57771490                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     222899392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17703474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5068                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         46964                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         9190                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 145971178                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 73541                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          242089817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.917108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.058386                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23544576      9.73%      9.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 75823949     31.32%     41.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 39875543     16.47%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                102845749     42.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            242089817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.308545                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.599250                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21001078                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16239127                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 193283293                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2782747                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8783572                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             31755034                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 80325                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              399349429                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              36339740                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                8783572                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47534177                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12650089                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         547222                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 169293257                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3281500                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              361164984                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              18579865                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1050092                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 109926                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 172900                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1235191                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           485323312                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1695141918                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        464872136                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                179574490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9843                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6832                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4580530                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             46849480                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28528768                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1413167                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6444920                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  342615296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12366                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 289929559                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7843969                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       112694306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    318098346                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            851                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     242089817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.197612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.081328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            87361773     36.09%     36.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            52892208     21.85%     57.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            70083480     28.95%     86.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30139370     12.45%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1612649      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 337      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       242089817                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                35224648     68.15%     68.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   7375      0.01%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11128663     21.53%     89.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5323924     10.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             222211103     76.64%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1779156      0.61%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41301201     14.25%     91.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24635127      8.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              289929559                       # Type of FU issued
system.cpu.iq.rate                           1.194477                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51684624                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.178266                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          881477482                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         455334942                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    267411435                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              341614153                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1722471                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21238340                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       524235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        13181                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6727497                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1348746                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         60565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8783572                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7395825                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                112038                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           342628120                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              46849480                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28528768                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6615                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  13683                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 83766                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          13181                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        7566287                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2049932                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9616219                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             273650898                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35274484                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16278661                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           458                       # number of nop insts executed
system.cpu.iew.exec_refs                     58560530                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 39843373                       # Number of branches executed
system.cpu.iew.exec_stores                   23286046                       # Number of stores executed
system.cpu.iew.exec_rate                     1.127411                       # Inst execution rate
system.cpu.iew.wb_sent                      267926536                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     267411451                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 163109505                       # num instructions producing a value
system.cpu.iew.wb_consumers                 363959853                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.101705                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.448152                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        93710879                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8771779                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    226188271                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.016557                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.511279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    115690754     51.15%     51.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53679702     23.73%     74.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29570242     13.07%     87.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13057851      5.77%     93.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5280327      2.33%     96.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3187675      1.41%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1952645      0.86%     98.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       988537      0.44%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2780538      1.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    226188271                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322026                       # Number of instructions committed
system.cpu.commit.committedOps              229933355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412411                       # Number of memory references committed
system.cpu.commit.loads                      25611140                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642991                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035027                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896978     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611140     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801255      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933355                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2780538                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    547051005                       # The number of ROB reads
system.cpu.rob.rob_writes                   663220583                       # The number of ROB writes
system.cpu.timesIdled                           11422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          635336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322026                       # Number of Instructions Simulated
system.cpu.committedOps                     229933355                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.223894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.223894                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.817064                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.817064                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                332978970                       # number of integer regfile reads
system.cpu.int_regfile_writes               191069976                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 929799571                       # number of cc regfile reads
system.cpu.cc_regfile_writes                164512184                       # number of cc regfile writes
system.cpu.misc_regfile_reads                52028652                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            690548                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.340046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51577775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            691572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.580485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         125491000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.340046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         106520100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        106520100                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     30811496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30811496                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20754555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20754555                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5998                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5998                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      51566051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51566051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     51566051                       # number of overall hits
system.cpu.dcache.overall_hits::total        51566051                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       678610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        678610                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       657739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       657739                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          177                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1336349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1336349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1336349                       # number of overall misses
system.cpu.dcache.overall_misses::total       1336349                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7002212000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7002212000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5853647594                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5853647594                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1070000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1070000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12855859594                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12855859594                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12855859594                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12855859594                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31490106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31490106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52902400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52902400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52902400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52902400                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021550                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.030718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030718                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.028664                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028664                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025261                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025261                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025261                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025261                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10318.462740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10318.462740                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8899.651068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8899.651068                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  6045.197740                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6045.197740                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9620.136352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9620.136352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9620.136352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9620.136352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       443711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           52624                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.445312                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.431723                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       690548                       # number of writebacks
system.cpu.dcache.writebacks::total            690548                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       173145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       173145                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       471616                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       471616                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       644761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       644761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       644761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       644761                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       505465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       505465                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186123                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       691588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       691588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       691588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       691588                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5129237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5129237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1784131725                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1784131725                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6913369225                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6913369225                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6913369225                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6913369225                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013073                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10147.562146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10147.562146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9585.767073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9585.767073                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9996.369551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9996.369551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9996.369551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9996.369551                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            141739                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.652439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145819073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            142251                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1025.082938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1725239500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.652439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         292084496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        292084496                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    145819073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       145819073                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     145819073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        145819073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    145819073                       # number of overall hits
system.cpu.icache.overall_hits::total       145819073                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       152043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        152043                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       152043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         152043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       152043                       # number of overall misses
system.cpu.icache.overall_misses::total        152043                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1784171842                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1784171842                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1784171842                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1784171842                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1784171842                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1784171842                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    145971116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    145971116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    145971116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    145971116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    145971116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    145971116                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001042                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001042                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11734.652973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11734.652973                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11734.652973                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11734.652973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11734.652973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11734.652973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       168411                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         3723                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8348                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.173814                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   161.869565                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       141739                       # number of writebacks
system.cpu.icache.writebacks::total            141739                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9779                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9779                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9779                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9779                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9779                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9779                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       142264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       142264                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       142264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       142264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       142264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       142264                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1554033356                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1554033356                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1554033356                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1554033356                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1554033356                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1554033356                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000975                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000975                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000975                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000975                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10923.588230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10923.588230                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10923.588230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10923.588230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10923.588230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10923.588230                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1440443                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1440683                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  205                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                176293                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       223                       # number of replacements
system.l2.tags.tagsinuse                 14624.267632                       # Cycle average of tags in use
system.l2.tags.total_refs                      749489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18108                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.389938                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14171.098311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   453.169321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.432468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.446297                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015137                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530670                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14144259                       # Number of tag accesses
system.l2.tags.data_accesses                 14144259                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       678275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678275                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       150653                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           150653                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             183642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                183642                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          137986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             137986                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         502197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            502197                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                137986                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                685839                       # number of demand (read+write) hits
system.l2.demand_hits::total                   823825                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               137986                       # number of overall hits
system.l2.overall_hits::cpu.data               685839                       # number of overall hits
system.l2.overall_hits::total                  823825                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             2479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2479                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4263                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3254                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5733                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9996                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4263                       # number of overall misses
system.l2.overall_misses::cpu.data               5733                       # number of overall misses
system.l2.overall_misses::total                  9996                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        43000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        43000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    287106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     287106500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    506759000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    506759000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1084531500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1084531500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     506759000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1371638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1878397000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    506759000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1371638000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1878397000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       678275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       150653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       150653                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       142249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       505451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        505451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            142249                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            691572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               833821                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           142249                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           691572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              833821                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.013319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013319                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.029969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029969                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006438                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.029969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.008290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011988                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.029969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.008290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011988                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  2687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2687.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 115815.449778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115815.449778                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 118873.797795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118873.797795                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 333291.794714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 333291.794714                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 118873.797795                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 239253.096110                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 187914.865946                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 118873.797795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 239253.096110                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 187914.865946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         6                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  143                       # number of writebacks
system.l2.writebacks::total                       143                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data           225                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              225                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 262                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                262                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       197891                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         197891                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2254                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4258                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3222                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       197891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207625                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1281240101                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1281240101                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       245500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       245500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    262352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    262352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    480888000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    480888000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1062922500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1062922500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    480888000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1325274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1806162500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    480888000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1325274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1281240101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3087402601                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.029933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249004                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6474.473832                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6474.473832                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15343.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15343.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 116393.966282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116393.966282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 112937.529357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 112937.529357                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 329895.251397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 329895.251397                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 112937.529357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 242015.065741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 185551.931375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 112937.529357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 242015.065741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6474.473832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14870.090793                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23198                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          143                       # Transaction distribution
system.membus.trans_dist::CleanEvict               80                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2253                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1478464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1478464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22975                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33673702                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121127724                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1666139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       832314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3833                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184666                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           74                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 121362576000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            647715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       678418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       154012                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              80                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           200796                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142264                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       505451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       426252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2073726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2499978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18175232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88455808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              106631040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201036                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1034871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182242                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.386229                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 846348     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 188449     18.21%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     74      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1034871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1665356504                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         213475341                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1037387457                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
