# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Project 4 Done.srcs/sim_1/new/ALU.v" \
"../../../../Project 4 Done.srcs/sim_1/new/Micro.v" \
"../../../../Project 4 Done.srcs/sim_1/imports/daniel/Downloads/Lab02 Part2-20180302T095112Z-001/Lab02 Part2/dffb.v" \
"../../../../Project 4 Done.srcs/sources_1/new/fsm.v" \
"../../../../Project 4 Done.srcs/sim_1/new/multi4.v" \
"../../../../Project 4 Done.srcs/sim_1/imports/daniel/Downloads/Lab02 Part2-20180302T095112Z-001/Lab02 Part2/mux.v" \
"../../../../Project 4 Done.srcs/sim_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
