Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May  1 20:52:40 2022
| Host         : DESKTOP-CPDI2J3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_Single_Cycle_SoC_timing_summary_routed.rpt -pb fpga_Single_Cycle_SoC_timing_summary_routed.pb -rpx fpga_Single_Cycle_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_Single_Cycle_SoC
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2334 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.084        0.000                      0                   33        0.136        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.084        0.000                      0                   33        0.136        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 2.095ns (54.316%)  route 1.762ns (45.684%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 14.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.125    clk_gen/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.382 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.382    clk_gen/p_0_in[30]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.241    14.241    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.159    14.400    
                         clock uncertainty           -0.035    14.365    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.101    14.466    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.037ns (53.618%)  route 1.762ns (46.382%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 14.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.125    clk_gen/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.324 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.324    clk_gen/p_0_in[31]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.241    14.241    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.159    14.400    
                         clock uncertainty           -0.035    14.365    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.101    14.466    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 2.016ns (53.361%)  route 1.762ns (46.639%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 14.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.125    clk_gen/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.303 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.303    clk_gen/p_0_in[29]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.241    14.241    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.159    14.400    
                         clock uncertainty           -0.035    14.365    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.101    14.466    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 2.000ns (53.172%)  route 1.761ns (46.828%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.286 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.286    clk_gen/p_0_in[28]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.242    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.101    14.563    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.995ns (53.110%)  route 1.761ns (46.890%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.281 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.281    clk_gen/p_0_in[26]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.242    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.101    14.563    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.937ns (52.374%)  route 1.761ns (47.626%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.223 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.223    clk_gen/p_0_in[27]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.242    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.101    14.563    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.916ns (52.102%)  route 1.761ns (47.898%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.024    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.202 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.202    clk_gen/p_0_in[25]
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y49         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.242    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.101    14.563    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.900ns (51.893%)  route 1.761ns (48.107%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.186 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.186    clk_gen/p_0_in[24]
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.270    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)        0.101    14.591    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.895ns (51.827%)  route 1.761ns (48.173%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.181 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.181    clk_gen/p_0_in[22]
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.270    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)        0.101    14.591    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 1.837ns (51.051%)  route 1.761ns (48.949%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.366     4.525    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.433     4.958 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.786     5.744    clk_gen/count2[23]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.119     5.863 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.227     6.090    clk_gen/count20_carry_i_7_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.267     6.357 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.749     7.105    clk_gen/count20_carry_i_3_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.105     7.210 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.210    clk_gen/count2_0[4]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.524 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_gen/count20_carry_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.624    clk_gen/count20_carry__0_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    clk_gen/count20_carry__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_gen/count20_carry__2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    clk_gen/count20_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.123 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.123    clk_gen/p_0_in[23]
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.255    14.255    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.270    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)        0.101    14.591    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.413ns (76.856%)  route 0.124ns (23.144%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.124     1.734    clk_gen/count2[23]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.890 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.890    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.930 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.930    clk_gen/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.983    clk_gen/p_0_in[29]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.426ns (77.403%)  route 0.124ns (22.597%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.124     1.734    clk_gen/count2[23]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.890 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.890    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.930 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.930    clk_gen/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.996 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.996    clk_gen/p_0_in[31]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.449ns (78.309%)  route 0.124ns (21.691%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.124     1.734    clk_gen/count2[23]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.890 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.890    clk_gen/count20_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.930 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.930    clk_gen/count20_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.019 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.019    clk_gen/p_0_in[30]
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.254ns (43.942%)  route 0.324ns (56.058%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    clk_gen/CLK
    SLICE_X34Y50         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.263     1.872    clk_gen/count2[31]
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.917 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.061     1.977    clk_gen/count20_carry_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.022 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     2.022    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X35Y46         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.805    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X35Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    clk_gen/count2[0]
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    clk_gen/p_0_in[0]
    SLICE_X35Y45         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X35Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.536    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X34Y46         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.124     1.733    clk_gen/count2[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_gen/p_0_in[15]
    SLICE_X34Y46         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y46         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.124     1.734    clk_gen/count2[19]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.844    clk_gen/p_0_in[19]
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y47         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.124     1.734    clk_gen/count2[23]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.844    clk_gen/p_0_in[23]
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X34Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X34Y43         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.124     1.733    clk_gen/count2[3]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_gen/p_0_in[3]
    SLICE_X34Y43         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y43         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.124     1.733    clk_gen/count2[7]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_gen/p_0_in[7]
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_gen/CLK
    SLICE_X34Y44         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk_gen/count2_reg[17]/C



