![b31a66bb47d3f056444aec6f792bd33e](https://github.com/user-attachments/assets/49593954-8c76-415b-af66-0381a8044ce6)# 4-Bit NanoProcessor - VHDL FPGA Implementation

<div align="center">
  ![Processor Architecture](![b31a66bb47d3f056444aec6f792bd33e](https://github.com/user-attachments/assets/2b6063a9-3536-4383-86e7-754295f7e85c)
    )
</div>

---

<div align="center">
  <p>Processor implementation featuring an extended instruction set, designed in VHDL and deployed on the BASYS 3 FPGA development board.</p>
</div>

---

## ğŸš€ Project Overview
This project implements a complete 4-bit nanoprocessor system with both original and extended instruction sets. The processor features a modular architecture with comprehensive ALU operations, register management, and program control capabilities. Developed as part of the CS1050 coursework, this design has been synthesized, simulated, and deployed on the BASYS 3 FPGA.

## ğŸ¯ Key Achievements
- âœ… **Complete ISA Extension** â€“ Expanded from 4 to 14 instructions while maintaining backward compatibility.  
- âœ… **Modular Design** â€“ Reusable VHDL components for educational purposes.  
- âœ… **FPGA Validation** â€“ Successfully deployed and tested on BASYS 3 hardware.  
- âœ… **Comprehensive Documentation** â€“ Full design report with timing analysis.  
- âœ… **Signed Arithmetic** â€“ Proper twoâ€™s-complement operations with overflow detection.  

---

## ğŸ“‹ Instruction Set Architecture

### Original Instructions (4)
| Instruction  | Description                          | Format                  |
|--------------|--------------------------------------|-------------------------|
| `MOVI R, d`  | Move immediate value to register     | `10 RRR 000 dddd`       |
| `ADD Ra, Rb` | Add registers Ra and Rb              | `00 RaRaRa RbRbRb 0000` |
| `NEG R`      | Twoâ€™s-complement negation            | `01 RRR 0000000`        |
| `JZR R, d`   | Jump if register is zero             | `11 RRR 0000 ddd`       |

### Extended Instructions (14 total)
| Instruction   | Description                             | Format                  |
|---------------|-----------------------------------------|-------------------------|
| `SUB Ra, Rb`  | Subtract Rb from Ra                     | `00 RaRaRa RbRbRb 0001` |
| `AND Ra, Rb`  | Bitwise AND operation                   | `00 RaRaRa RbRbRb 0010` |
| `OR Ra, Rb`   | Bitwise OR operation                    | `00 RaRaRa RbRbRb 0011` |
| `XOR Ra, Rb`  | Bitwise XOR operation                   | `00 RaRaRa RbRbRb 0100` |
| `MUL Ra, Rb`  | Multiply registers                      | `00 RaRaRa RbRbRb 0101` |
| `CMP Ra, Rb`  | Compare registers (sets flags)          | `00 RaRaRa RbRbRb 0111` |

> **Note:** In the extended design, the instruction set expands to a total of 14 instructions. Six other opcodes (e.g., shift operations, immediate variants, etc.) are implemented in the full VHDL source; refer to `InstructionDecoder_Extended.vhd` for the complete encoding table.

---

## ğŸ“ˆ Performance Metrics

| **Metric**                 | **Original Design** | **Extended Design** |
|----------------------------|---------------------|---------------------|
| **Instructions Supported** | 4                   | 14                  |
| **FPGA Slices Used**       | 28                  | 42                  |
| **Maximum Frequency**      | 85 MHz              | 75 MHz              |
| **Power Consumption**      | 0.8 W               | 1.2 W               |

---

## ğŸ–¼ï¸ Hardware Photos

_Add your FPGA board setup photos in the `images/` directory, then update paths below if needed._

<div align="center">
  ![BASYS 3 Board Setup](images/basys3-setup.jpg)
</div>

---

## ğŸ“ Project Structure

```text
VHDL-4bit-NanoProcessor-FPGA/
â”œâ”€â”€ Nanoprocessor/
â”‚   â”œâ”€â”€ ALU.vhd
â”‚   â”œâ”€â”€ ControlUnit.vhd
â”‚   â”œâ”€â”€ InstructionDecoder.vhd
â”‚   â”œâ”€â”€ Multiplexer.vhd
â”‚   â”œâ”€â”€ ProgramCounter.vhd
â”‚   â”œâ”€â”€ RegisterBank.vhd
â”‚   â””â”€â”€ TopLevel.vhd
â”œâ”€â”€ Nanoprocessor-Extended/
â”‚   â”œâ”€â”€ ALU_Extended.vhd
â”‚   â”œâ”€â”€ ControlUnit_Extended.vhd
â”‚   â”œâ”€â”€ InstructionDecoder_Extended.vhd
â”‚   â”œâ”€â”€ Multiplexer_Extended.vhd
â”‚   â”œâ”€â”€ ProgramCounter_Extended.vhd
â”‚   â”œâ”€â”€ RegisterBank_Extended.vhd
â”‚   â””â”€â”€ TopLevel_Extended.vhd
â”œâ”€â”€ Presentation/
â”‚   â”œâ”€â”€ NanoProcessor_Presentation.pdf
â”‚   â””â”€â”€ NanoProcessor_Presentation.pptx
â”œâ”€â”€ NanoProcessor_Project_Report.pdf
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
```
---

## ğŸ”§ Getting Started

1. **Prerequisites**
   - Xilinx Vivado Design Suite (version 2020.2 or later recommended)
   - Basys 3 FPGA Board (Artix-7)

2. **Setup & Synthesis**
   ```bash
   git clone https://github.com/HimathX/VHDL-4bit-NanoProcessor-FPGA.git
   cd VHDL-4bit-NanoProcessor-FPGA
   Open Vivado â†’ Create New Project â†’ Add sources from Nanoprocessor/ (for original design) or Nanoprocessor-Extended/ (for extended design).
   
   Specify Basys 3 (xc7a35tcpg236-1) as the target device.
   
   Run synthesis â†’ implementation â†’ generate bitstream.
   
   Program the FPGA with the generated .bit file.

---

## ğŸ–¥ï¸ Simulation

Use your preferred VHDL simulator (e.g., ModelSim, Vivado Simulator).

1. Compile all `.vhd` files in either `Nanoprocessor/` (original design) or `Nanoprocessor-Extended/` (extended design).  
2. Run the corresponding testbench to verify functionality before FPGA programming:
   - `Nanoprocessor/Testbench_NanoProcessor.vhd`
   - `Nanoprocessor-Extended/Testbench_NanoProcessor_Extended.vhd`

---

## ğŸ“š Documentation & Reporting

- Refer to `NanoProcessor_Project_Report.pdf` for:
  - Block-by-block schematics
  - Timing diagrams
  - Performance analysis
- Presentation slides in `Presentation/` cover:
  - High-level architecture
  - Design trade-offs

---

<div align="center">
  <p>Built with â¤ï¸ for learning computer architecture.</p>
</div>
