
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=flash_ctrl_core_reg_top><h1 id="entity-flash_ctrl_core_reg_top">Entity: flash_ctrl_core_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 150"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="130" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="125" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_i </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="40" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="75" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1037" x1="45" y1="130" x2="60" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1042" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1052" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="350" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="315" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1057" x1="330" y1="90" x2="345" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_win_o</td>
<td>output</td>
<td></td>
<td>Output port for window</td>
</tr>
<tr>
<td>tl_win_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>tl_socket_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_socket_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>reg_steer</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_prog_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_prog_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_prog_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_prog_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_op_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_op_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_op_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_op_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_prog_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_prog_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rd_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rd_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_op_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_recov_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_recov_mp_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_recov_ecc_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_intg_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>flash_disable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>flash_disable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>flash_disable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>init_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>init_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>init_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_regwen_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_start_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_start_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_op_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_op_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_prog_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_prog_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_erase_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_erase_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_partition_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_partition_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_info_sel_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_info_sel_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_num_qs</td>
<td>logic [11:0]</td>
<td></td>
</tr>
<tr>
<td>control_num_wd</td>
<td>logic [11:0]</td>
<td></td>
</tr>
<tr>
<td>addr_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addr_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>addr_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_normal_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_normal_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_repair_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_repair_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>erase_suspend_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>erase_suspend_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>erase_suspend_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_base_0_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_base_0_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_size_0_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_size_0_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_base_1_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_base_1_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_size_1_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_size_1_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_rd_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_rd_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_prog_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_prog_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_erase_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_erase_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_scramble_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_scramble_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_ecc_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_ecc_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_he_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_he_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_base_2_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_base_2_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_size_2_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_size_2_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_rd_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_rd_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_prog_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_prog_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_erase_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_erase_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_scramble_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_scramble_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_ecc_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_ecc_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_he_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_he_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_base_3_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_base_3_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_size_3_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_size_3_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_rd_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_rd_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_prog_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_prog_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_erase_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_erase_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_scramble_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_scramble_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_ecc_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_ecc_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_he_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_he_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_base_4_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_base_4_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_size_4_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_size_4_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_rd_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_rd_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_prog_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_prog_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_erase_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_erase_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_scramble_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_scramble_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_ecc_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_ecc_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_he_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_he_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_base_5_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_base_5_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_size_5_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_size_5_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_rd_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_rd_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_prog_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_prog_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_erase_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_erase_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_scramble_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_scramble_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_ecc_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_ecc_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_he_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_he_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_base_6_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_base_6_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_size_6_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_size_6_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_rd_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_rd_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_prog_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_prog_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_erase_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_erase_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_scramble_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_scramble_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_ecc_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_ecc_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_he_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_he_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_base_7_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_base_7_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_size_7_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_size_7_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>default_region_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_rd_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_rd_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_prog_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_prog_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_erase_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_erase_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_scramble_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_scramble_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_ecc_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_ecc_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_he_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_he_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_rd_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_rd_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_prog_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_prog_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_erase_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_erase_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_scramble_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_scramble_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_ecc_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_ecc_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_he_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_he_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_rd_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_rd_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_prog_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_prog_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_erase_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_erase_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_scramble_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_scramble_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_ecc_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_ecc_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_he_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_he_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_rd_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_rd_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_prog_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_prog_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_erase_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_erase_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_scramble_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_scramble_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_ecc_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_ecc_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_he_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_he_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_rd_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_rd_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_prog_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_prog_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_erase_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_erase_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_scramble_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_scramble_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_ecc_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_ecc_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_he_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_he_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_rd_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_rd_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_prog_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_prog_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_erase_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_erase_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_scramble_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_scramble_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_ecc_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_ecc_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_he_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_he_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_rd_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_rd_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_prog_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_prog_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_erase_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_erase_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_scramble_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_scramble_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_ecc_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_ecc_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_he_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_he_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_rd_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_rd_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_prog_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_prog_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_erase_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_erase_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_scramble_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_scramble_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_ecc_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_ecc_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_he_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_he_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_rd_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_rd_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_prog_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_prog_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_erase_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_erase_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_scramble_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_scramble_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_ecc_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_ecc_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_he_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_he_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_rd_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_rd_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_prog_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_prog_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_erase_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_erase_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_scramble_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_scramble_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_ecc_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_ecc_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_he_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_he_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_rd_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_rd_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_prog_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_prog_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_erase_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_erase_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_scramble_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_scramble_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_ecc_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_ecc_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_he_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_he_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_rd_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_rd_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_prog_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_prog_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_erase_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_erase_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_scramble_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_scramble_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_ecc_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_ecc_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_he_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_he_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_rd_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_rd_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_prog_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_prog_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_erase_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_erase_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_scramble_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_scramble_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_ecc_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_ecc_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_he_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_he_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_rd_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_rd_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_prog_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_prog_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_erase_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_erase_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_scramble_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_scramble_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_ecc_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_ecc_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_he_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_he_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_rd_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_rd_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_prog_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_prog_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_erase_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_erase_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_scramble_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_scramble_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_ecc_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_ecc_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_he_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_he_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_rd_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_rd_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_prog_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_prog_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_erase_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_erase_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_scramble_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_scramble_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_ecc_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_ecc_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_he_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_he_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_rd_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_rd_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_prog_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_prog_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_erase_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_erase_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_scramble_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_scramble_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_ecc_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_ecc_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_he_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_he_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank_cfg_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank_cfg_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank_cfg_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rd_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rd_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_prog_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_prog_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_init_wip_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_err_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_err_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_alert_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_alert_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_mp_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_mp_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_single_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_single_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_multi_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_multi_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_alert_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_alert_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_mp_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_mp_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_single_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_single_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_multi_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_multi_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_addr_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_cnt_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_cnt_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_cnt_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_addr_0_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_addr_1_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_cnt_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_cnt_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_cnt_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_addr_0_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_addr_1_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_ack_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_ack_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_trig_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_trig_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_status_init_wip_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_status_prog_normal_avail_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_status_prog_repair_avail_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>scratch_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>scratch_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>scratch_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_prog_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_prog_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_rd_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_rd_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_rst_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_rst_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_rst_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [99:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>unnamed: ( @(posedge clk_i or negedge rst_ni) )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Create steering logic</p></div><ul>
<li>unnamed: (  )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Check sub-word write is permitted</p></div><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Read data return</p></div><h2 id="instantiations">Instantiations</h2><ul>
<li>u_chk: tlul_cmd_intg_chk</li>
</ul><ul>
<li>u_rsp_intg_gen: tlul_rsp_intg_gen</li>
</ul><ul>
<li>u_socket: tlul_socket_1n</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Create Socket_1n</p></div><ul>
<li>u_reg_if: tlul_adapter_reg</li>
</ul><ul>
<li>u_intr_state_prog_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)<br />
F[prog_empty]: 0:0</p></div><ul>
<li>u_intr_state_prog_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_lvl]: 1:1</p></div><ul>
<li>u_intr_state_rd_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_full]: 2:2</p></div><ul>
<li>u_intr_state_rd_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_lvl]: 3:3</p></div><ul>
<li>u_intr_state_op_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op_done]: 4:4</p></div><ul>
<li>u_intr_state_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 5:5</p></div><ul>
<li>u_intr_enable_prog_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[intr_enable]: V(False)<br />
F[prog_empty]: 0:0</p></div><ul>
<li>u_intr_enable_prog_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_lvl]: 1:1</p></div><ul>
<li>u_intr_enable_rd_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_full]: 2:2</p></div><ul>
<li>u_intr_enable_rd_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_lvl]: 3:3</p></div><ul>
<li>u_intr_enable_op_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op_done]: 4:4</p></div><ul>
<li>u_intr_enable_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 5:5</p></div><ul>
<li>u_intr_test_prog_empty: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[intr_test]: V(True)<br />
F[prog_empty]: 0:0</p></div><ul>
<li>u_intr_test_prog_lvl: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_lvl]: 1:1</p></div><ul>
<li>u_intr_test_rd_full: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_full]: 2:2</p></div><ul>
<li>u_intr_test_rd_lvl: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_lvl]: 3:3</p></div><ul>
<li>u_intr_test_op_done: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op_done]: 4:4</p></div><ul>
<li>u_intr_test_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 5:5</p></div><ul>
<li>u_alert_test_recov_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[alert_test]: V(True)<br />
F[recov_err]: 0:0</p></div><ul>
<li>u_alert_test_recov_mp_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[recov_mp_err]: 1:1</p></div><ul>
<li>u_alert_test_recov_ecc_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[recov_ecc_err]: 2:2</p></div><ul>
<li>u_alert_test_fatal_intg_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[fatal_intg_err]: 3:3</p></div><ul>
<li>u_flash_disable: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[flash_disable]: V(False)</p></div><ul>
<li>u_init: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[init]: V(False)</p></div><ul>
<li>u_ctrl_regwen: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[ctrl_regwen]: V(True)</p></div><ul>
<li>u_control_start: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[control]: V(False)<br />
F[start]: 0:0</p></div><ul>
<li>u_control_op: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op]: 5:4</p></div><ul>
<li>u_control_prog_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_sel]: 6:6</p></div><ul>
<li>u_control_erase_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[erase_sel]: 7:7</p></div><ul>
<li>u_control_partition_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[partition_sel]: 8:8</p></div><ul>
<li>u_control_info_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[info_sel]: 10:9</p></div><ul>
<li>u_control_num: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[num]: 27:16</p></div><ul>
<li>u_addr: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[addr]: V(False)</p></div><ul>
<li>u_prog_type_en_normal: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[prog_type_en]: V(False)<br />
F[normal]: 0:0</p></div><ul>
<li>u_prog_type_en_repair: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[repair]: 1:1</p></div><ul>
<li>u_erase_suspend: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[erase_suspend]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_0]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_1]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_2: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 2 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_2]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_3: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 3 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_3]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_4: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 4 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_4]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_5: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 5 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_5]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_6: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 6 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_6]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_7: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 7 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_7]: V(False)</p></div><ul>
<li>u_default_region_rd_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[default_region]: V(False)<br />
F[rd_en]: 0:0</p></div><ul>
<li>u_default_region_prog_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_en]: 1:1</p></div><ul>
<li>u_default_region_erase_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[erase_en]: 2:2</p></div><ul>
<li>u_default_region_scramble_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[scramble_en]: 3:3</p></div><ul>
<li>u_default_region_ecc_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_en]: 4:4</p></div><ul>
<li>u_default_region_he_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[he_en]: 5:5</p></div><ul>
<li>u_bank0_info0_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_0]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_1]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_2: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 2 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_2]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_3: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 3 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_3]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_4: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 4 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_4]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_5: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 5 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_5]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_6: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 6 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_6]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_7: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 7 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_7]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_8: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 8 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_8]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_9: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 9 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_9]: V(False)</p></div><ul>
<li>u_bank0_info1_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank0_info1_regwen<br />
R[bank0_info1_regwen]: V(False)</p></div><ul>
<li>u_bank0_info2_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank0_info2_regwen<br />
R[bank0_info2_regwen_0]: V(False)</p></div><ul>
<li>u_bank0_info2_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank0_info2_regwen<br />
R[bank0_info2_regwen_1]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_0]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_1]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_2: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 2 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_2]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_3: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 3 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_3]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_4: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 4 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_4]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_5: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 5 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_5]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_6: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 6 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_6]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_7: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 7 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_7]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_8: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 8 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_8]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_9: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 9 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_9]: V(False)</p></div><ul>
<li>u_bank1_info1_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank1_info1_regwen<br />
R[bank1_info1_regwen]: V(False)</p></div><ul>
<li>u_bank1_info2_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank1_info2_regwen<br />
R[bank1_info2_regwen_0]: V(False)</p></div><ul>
<li>u_bank1_info2_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank1_info2_regwen<br />
R[bank1_info2_regwen_1]: V(False)</p></div><ul>
<li>u_bank_cfg_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[bank_cfg_regwen]: V(False)</p></div><ul>
<li>u_op_status_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[op_status]: V(False)<br />
F[done]: 0:0</p></div><ul>
<li>u_op_status_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 1:1</p></div><ul>
<li>u_status_rd_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[status]: V(False)<br />
F[rd_full]: 0:0</p></div><ul>
<li>u_status_rd_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_empty]: 1:1</p></div><ul>
<li>u_status_prog_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_full]: 2:2</p></div><ul>
<li>u_status_prog_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_empty]: 3:3</p></div><ul>
<li>u_status_init_wip: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[init_wip]: 4:4</p></div><ul>
<li>u_err_code_intr_en_flash_err_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[err_code_intr_en]: V(False)<br />
F[flash_err_en]: 0:0</p></div><ul>
<li>u_err_code_intr_en_flash_alert_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[flash_alert_en]: 1:1</p></div><ul>
<li>u_err_code_intr_en_mp_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[mp_err]: 2:2</p></div><ul>
<li>u_err_code_intr_en_ecc_single_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_single_err]: 3:3</p></div><ul>
<li>u_err_code_intr_en_ecc_multi_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_multi_err]: 4:4</p></div><ul>
<li>u_err_code_flash_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[err_code]: V(False)<br />
F[flash_err]: 0:0</p></div><ul>
<li>u_err_code_flash_alert: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[flash_alert]: 1:1</p></div><ul>
<li>u_err_code_mp_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[mp_err]: 2:2</p></div><ul>
<li>u_err_code_ecc_single_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_single_err]: 3:3</p></div><ul>
<li>u_err_code_ecc_multi_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_multi_err]: 4:4</p></div><ul>
<li>u_err_addr: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[err_addr]: V(False)</p></div><ul>
<li>u_ecc_single_err_cnt: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[ecc_single_err_cnt]: V(False)</p></div><ul>
<li>u_ecc_multi_err_cnt: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[ecc_multi_err_cnt]: V(False)</p></div><ul>
<li>u_phy_err_cfg_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_err_cfg_regwen]: V(False)</p></div><ul>
<li>u_phy_err_cfg: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_err_cfg]: V(False)</p></div><ul>
<li>u_phy_alert_cfg_alert_ack: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_alert_cfg]: V(False)<br />
F[alert_ack]: 0:0</p></div><ul>
<li>u_phy_alert_cfg_alert_trig: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[alert_trig]: 1:1</p></div><ul>
<li>u_phy_status_init_wip: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_status]: V(False)<br />
F[init_wip]: 0:0</p></div><ul>
<li>u_phy_status_prog_normal_avail: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_normal_avail]: 1:1</p></div><ul>
<li>u_phy_status_prog_repair_avail: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_repair_avail]: 2:2</p></div><ul>
<li>u_scratch: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[scratch]: V(False)</p></div><ul>
<li>u_fifo_lvl_prog: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[fifo_lvl]: V(False)<br />
F[prog]: 4:0</p></div><ul>
<li>u_fifo_lvl_rd: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd]: 12:8</p></div><ul>
<li>u_fifo_rst: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[fifo_rst]: V(False)</p></div><br><br><br><br><br><br>