{
  "processor": "Hitachi HMCS40",
  "manufacturer": "Hitachi",
  "year": 1980,
  "schema_version": "1.0",
  "source": "HMCS40 datasheet (Hitachi); HD44780 LCD controller MCU reference",
  "instruction_count": 51,
  "instructions": [
    {"mnemonic": "A", "opcode": "0x60", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add memory to accumulator; 4-bit add"},
    {"mnemonic": "AD", "opcode": "0x70", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add with carry"},
    {"mnemonic": "ADS", "opcode": "0x50", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add memory to accumulator, skip on carry"},
    {"mnemonic": "ADC", "opcode": "0x48", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add carry to accumulator"},
    {"mnemonic": "DAA", "opcode": "0x6C", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Decimal adjust after addition"},
    {"mnemonic": "DAS", "opcode": "0x6D", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Decimal adjust after subtraction"},
    {"mnemonic": "ANEM", "opcode": "0x56", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "AND memory with accumulator, skip if not equal"},
    {"mnemonic": "XMA", "opcode": "0x6A", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange memory and accumulator"},
    {"mnemonic": "LAM", "opcode": "0x68", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND memory with accumulator"},
    {"mnemonic": "LOM", "opcode": "0x69", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR memory with accumulator"},
    {"mnemonic": "RA", "opcode": "0x44", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Reset accumulator to 0"},
    {"mnemonic": "CM", "opcode": "0x46", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Complement accumulator (ones complement)"},
    {"mnemonic": "INC", "opcode": "0x40", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Increment memory"},
    {"mnemonic": "DEC", "opcode": "0x41", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Decrement memory"},
    {"mnemonic": "RB", "opcode": "0x1C", "bytes": 1, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Reset bit in memory"},
    {"mnemonic": "SB", "opcode": "0x14", "bytes": 1, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Set bit in memory"},
    {"mnemonic": "TB", "opcode": "0x0C", "bytes": 1, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "Z", "notes": "Test bit, skip if set"},
    {"mnemonic": "LMA", "opcode": "0x78", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Load memory from accumulator"},
    {"mnemonic": "LAM_load", "opcode": "0x7C", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Load accumulator from memory"},
    {"mnemonic": "LAI", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load accumulator immediate (4-bit)"},
    {"mnemonic": "LBI", "opcode": "0xC0", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load B register immediate; 2-byte instruction"},
    {"mnemonic": "LMI", "opcode": "0x90", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load memory immediate (4-bit)"},
    {"mnemonic": "TMA", "opcode": "0x74", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Transfer memory to accumulator (indirect)"},
    {"mnemonic": "TAM", "opcode": "0x75", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Transfer accumulator to memory (indirect)"},
    {"mnemonic": "XMB", "opcode": "0x6E", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange memory and B register"},
    {"mnemonic": "READ", "opcode": "0x5E", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read input port to accumulator"},
    {"mnemonic": "READF", "opcode": "0x5F", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read flags/status input"},
    {"mnemonic": "INEN", "opcode": "0x5A", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Input enable control"},
    {"mnemonic": "DPTS", "opcode": "0x5C", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Discrete port output set"},
    {"mnemonic": "DPTR", "opcode": "0x5D", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Discrete port output reset"},
    {"mnemonic": "PDO", "opcode": "0x58", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Parallel data output"},
    {"mnemonic": "SDO", "opcode": "0x59", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Serial data output"},
    {"mnemonic": "LREG", "opcode": "0x5B", "bytes": 1, "cycles": 5, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "LCD register write for HD44780 control"},
    {"mnemonic": "BRA", "opcode": "0x00", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch unconditional; 10-bit address"},
    {"mnemonic": "CAL", "opcode": "0x20", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine; 10-bit address, push PC to stack"},
    {"mnemonic": "RET", "opcode": "0x43", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RETI", "opcode": "0x47", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from interrupt"},
    {"mnemonic": "SKNZ", "opcode": "0x54", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Skip next if accumulator not zero"},
    {"mnemonic": "SKC", "opcode": "0x42", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Skip next if carry set"},
    {"mnemonic": "SKNC", "opcode": "0x43", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Skip next if carry not set"},
    {"mnemonic": "SNEM", "opcode": "0x55", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Skip if memory not equal to accumulator"},
    {"mnemonic": "SLB", "opcode": "0x0C", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Skip on low bit of memory"},
    {"mnemonic": "SC", "opcode": "0x45", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry flag"},
    {"mnemonic": "RC", "opcode": "0x44", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "C", "notes": "Reset carry flag"},
    {"mnemonic": "TC", "opcode": "0x46", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "C", "notes": "Toggle carry flag"},
    {"mnemonic": "TIMER", "opcode": "0x4E", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Timer/counter control"},
    {"mnemonic": "HALT", "opcode": "0x4C", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor; enter low-power standby"},
    {"mnemonic": "INT0", "opcode": "0x4A", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Interrupt control 0"},
    {"mnemonic": "INT1", "opcode": "0x4B", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Interrupt control 1"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation; 1 machine cycle = 4 clock cycles"},
    {"mnemonic": "PSET", "opcode": "0xE0", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set page register for data memory addressing"}
  ]
}
