`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2026/02/11 14:17:38
// Design Name: 
// Module Name: tb_mux2_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////



// module tb_mux2_1;

//     // 1. 입력 : reg, 출력 : wire
//     reg  r_a;
//     reg  r_b;
//     reg  r_sel;
//     wire w_out;

//     // 2. DUT 인스턴스화
//     mux2_1 u_mux2_1 (
//         .a   (r_a),
//         .b   (r_b),
//         .sel (r_sel),
//         .out (w_out)
//     );

//     // 3. 테스트 시나리오
//     initial begin
//         r_a = 0; r_b = 0; r_sel = 0;

//         $monitor("Time=%0t | a=%b b=%b sel=%b -> out=%b",
//                  $time, r_a, r_b, r_sel, w_out);

//         #10 r_a = 1; r_b = 0; r_sel = 1;
//         #10 r_a = 0; r_b = 1; r_sel = 1;

//         #10 r_a = 1; r_b = 0; r_sel = 0;
//         #10 r_a = 0; r_b = 1; r_sel = 0;

//         #10 $finish;
//     end

// endmodule


module tb_mux2_1;

    // 1. 입력 : reg, 출력 : wire
    reg  [3:0] r_a;
    reg  [3:0] r_b;
    reg  r_sel;
    wire [3:0] w_out;

    // 2. DUT 인스턴스화
    mux2_1 u_mux2_1 (
        .a   (r_a),
        .b   (r_b),
        .sel (r_sel),
        .out (w_out)
    );

    // 3. 테스트 시나리오
    initial begin
        r_a = 4'hA; r_b = 4'h3; r_sel = 0;

        $monitor("Time=%0t | r_a=%h r_b=%h sel=%b -> out=%h",
                 $time, r_a, r_b, r_sel, w_out);

        #10 r_a = 4'hE; r_b = 4'h7; r_sel = 1; //w_out : E
        #10 r_a = 4'hF; r_b = 4'hA; r_sel = 1; //w_out : F

        #10 r_a = 4'h7; r_b = 4'hA; r_sel = 0; //w_out : 0
        #10 r_a = 0; r_b = 1; r_sel = 0; //w

        #10 $finish;
    end

endmodule
