--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X22Y8.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_0 (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_0 to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.AQ       Tcko                  0.408   leds<3>
                                                       leds_0
    SLICE_X22Y7.A5       net (fanout=2)        0.346   leds<0>
    SLICE_X22Y7.COUT     Topcya                0.395   leds<3>
                                                       Mcount_leds_lut<0>_INV_0
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.341   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (1.144ns logic, 0.428ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_3 (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_3 to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.DQ       Tcko                  0.408   leds<3>
                                                       leds_3
    SLICE_X22Y7.D5       net (fanout=2)        0.381   leds<3>
    SLICE_X22Y7.COUT     Topcyd                0.260   leds<3>
                                                       leds<3>_rt
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.341   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (1.009ns logic, 0.463ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_1 (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_1 to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.BQ       Tcko                  0.408   leds<3>
                                                       leds_1
    SLICE_X22Y7.B5       net (fanout=2)        0.197   leds<1>
    SLICE_X22Y7.COUT     Topcyb                0.375   leds<3>
                                                       leds<1>_rt
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.341   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.124ns logic, 0.279ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X22Y8.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_0 (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_0 to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.AQ       Tcko                  0.408   leds<3>
                                                       leds_0
    SLICE_X22Y7.A5       net (fanout=2)        0.346   leds<0>
    SLICE_X22Y7.COUT     Topcya                0.395   leds<3>
                                                       Mcount_leds_lut<0>_INV_0
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.341   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (1.144ns logic, 0.428ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_3 (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_3 to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.DQ       Tcko                  0.408   leds<3>
                                                       leds_3
    SLICE_X22Y7.D5       net (fanout=2)        0.381   leds<3>
    SLICE_X22Y7.COUT     Topcyd                0.260   leds<3>
                                                       leds<3>_rt
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.341   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (1.009ns logic, 0.463ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_1 (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_1 to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.BQ       Tcko                  0.408   leds<3>
                                                       leds_1
    SLICE_X22Y7.B5       net (fanout=2)        0.197   leds<1>
    SLICE_X22Y7.COUT     Topcyb                0.375   leds<3>
                                                       leds<1>_rt
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.341   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.124ns logic, 0.279ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point leds_5 (SLICE_X22Y8.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_0 (FF)
  Destination:          leds_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_0 to leds_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.AQ       Tcko                  0.408   leds<3>
                                                       leds_0
    SLICE_X22Y7.A5       net (fanout=2)        0.346   leds<0>
    SLICE_X22Y7.COUT     Topcya                0.395   leds<3>
                                                       Mcount_leds_lut<0>_INV_0
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.329   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_5
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (1.132ns logic, 0.428ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_3 (FF)
  Destination:          leds_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_3 to leds_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.DQ       Tcko                  0.408   leds<3>
                                                       leds_3
    SLICE_X22Y7.D5       net (fanout=2)        0.381   leds<3>
    SLICE_X22Y7.COUT     Topcyd                0.260   leds<3>
                                                       leds<3>_rt
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.329   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_5
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (0.997ns logic, 0.463ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leds_1 (FF)
  Destination:          leds_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leds_1 to leds_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.BQ       Tcko                  0.408   leds<3>
                                                       leds_1
    SLICE_X22Y7.B5       net (fanout=2)        0.197   leds<1>
    SLICE_X22Y7.COUT     Topcyb                0.375   leds<3>
                                                       leds<1>_rt
                                                       Mcount_leds_cy<3>
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   Mcount_leds_cy<3>
    SLICE_X22Y8.CLK      Tcinck                0.329   leds<7>
                                                       Mcount_leds_xor<7>
                                                       leds_5
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (1.112ns logic, 0.279ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X22Y8.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leds_7 (FF)
  Destination:          leds_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leds_7 to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y8.DQ       Tcko                  0.200   leds<7>
                                                       leds_7
    SLICE_X22Y8.D6       net (fanout=2)        0.025   leds<7>
    SLICE_X22Y8.CLK      Tah         (-Th)    -0.237   leds<7>
                                                       leds<7>_rt
                                                       Mcount_leds_xor<7>
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point leds_1 (SLICE_X22Y7.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leds_1 (FF)
  Destination:          leds_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leds_1 to leds_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.BQ       Tcko                  0.200   leds<3>
                                                       leds_1
    SLICE_X22Y7.B5       net (fanout=2)        0.075   leds<1>
    SLICE_X22Y7.CLK      Tah         (-Th)    -0.234   leds<3>
                                                       leds<1>_rt
                                                       Mcount_leds_cy<3>
                                                       leds_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point leds_5 (SLICE_X22Y8.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leds_5 (FF)
  Destination:          leds_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leds_5 to leds_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y8.BQ       Tcko                  0.200   leds<7>
                                                       leds_5
    SLICE_X22Y8.B5       net (fanout=2)        0.078   leds<5>
    SLICE_X22Y8.CLK      Tah         (-Th)    -0.234   leds<7>
                                                       leds<5>_rt
                                                       Mcount_leds_xor<7>
                                                       leds_5
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.434ns logic, 0.078ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: leds<3>/CLK
  Logical resource: leds_0/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: leds<3>/CLK
  Logical resource: leds_1/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.621|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 29 20:17:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



