// Seed: 1301872871
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire  id_4;
  logic id_5 = id_1 >= id_2;
  wire id_6, id_7, id_8;
endmodule
module module_1 #(
    parameter id_16 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  module_0 modCall_1 (
      id_21,
      id_18,
      id_21
  );
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout reg id_19;
  input wire id_18;
  inout wire id_17;
  input wire _id_16;
  input wire id_15;
  inout reg id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1 or posedge (-1'b0)) begin : LABEL_0
    $clog2(80);
    ;
    id_14 <= 1'h0 - -1;
    id_19 = 1;
  end
  assign id_6[-1'b0] = id_14 < ~id_7 * 1 - -1;
  assign id_19 = -1'b0;
  wire [id_16 : 1] id_24;
endmodule
