# ğŸ“˜ Computer Architecture

This repository contains my study notes on **Computer Architecture**.  
Each topic is written in both **Korean** and **English**, so I can study and review concepts in both languages.  

---

## ğŸ“‘ Table of Contents

### 1. Computer System Organization (CPU, Memory, I/O, Bus)
- ğŸ“„ [Korean](./1.1-1_ì»´í“¨í„°_ì‹œìŠ¤í…œ_êµ¬ì„±.md) | ğŸŒ [English](./1.1-1_system_organization.mdd)  
- **CPU**: Computation and control (Registers, ALU, Control Unit).  
- **Memory**: Stores programs and data (RAM, SSD/HDD).  
- **I/O Devices**: Interfaces with the outside world (Keyboard, NIC, etc.).  
- **Bus**: Data, address, and control buses connect CPUâ€“Memoryâ€“I/O.  
- **Focus**: Understanding CPUâ€“Memoryâ€“I/O data flow with block diagrams.  

---

### 2. Data Representation (Binary, Twoâ€™s Complement, IEEE 754)
- ğŸ“„ [Korean](./1.1-2_ë°ì´í„°_í‘œí˜„.md) | ğŸŒ [English](./1.1-2_Data_Representation.md)  
- **Binary**: Fundamental representation (0 and 1).  
- **Twoâ€™s Complement**: Negative number representation for simpler arithmetic.  
- **IEEE 754**: Floating-point standard (Sign, Exponent, Mantissa).  
- **Focus**: Decimal â†” Binary conversion, twoâ€™s complement, IEEE 754 structure.  

---

### 3. CPU Operation (Registers, ALU, Control Unit)
- ğŸ“„ [Korean](./1.1-3_CPU_ë™ì‘.md) | ğŸŒ [English](./1.1-3_CPU_Operation.md)  
- **Registers**: High-speed storage (PC, IR, MAR, MDR, Flags).  
- **ALU**: Performs arithmetic/logical operations, updates flags (ZF, CF, OF).  
- **Control Unit (CU)**: Decodes instructions, generates signals, handles interrupts.  
- **Focus**: Roles of registers and internal CPU data movement.  

---

### 4. Instruction Format & Addressing Modes
- ğŸ“„ [Korean](./1.1-4_ëª…ë ¹ì–´í˜•ì‹&ì£¼ì†Œì§€ì •ë°©ì‹.md) | ğŸŒ [English](./1.1-4_Instruction_Format&Addressing_Modes.md)  
- **Instruction Format**: OpCode (operation) + Operand (data/address).  
- **Addressing Modes**: Immediate, Direct, Indirect, Register, Displacement, Stack.  
- **Focus**: How instructions locate and access operands.  

---

### 5. Instruction Cycle (Fetchâ€“Decodeâ€“Execute)
- ğŸ“„ [Korean](./1.1-5_ëª…ë ¹ì–´_ì‚¬ì´í´.md) | ğŸŒ [English](./1.1-5_Instruction_Cycle.md)  
- **Fetch**: Instruction fetched into IR.  
- **Decode**: CU interprets and generates control signals.  
- **Execute**: ALU operations, memory access, register updates.  
- **Focus**: Step-by-step data flow, roles of PC, IR, ALU, Flags.  

---

### 6. Pipelining & Hazards
- ğŸ“„ [Korean](./1.1-6_íŒŒì´í”„ë¼ì´ë‹&í•´ì €ë“œ.md) | ğŸŒ [English](./1.1-6_Pipelining&Hazards.md)  
- **Pipelining**: Overlap execution of multiple instructions.  
- **Hazards**: Data, Control, Structural hazards.  
- **Solutions**: Forwarding, Stall, Branch Prediction.  
- **Advanced**: Superscalar, Out-of-Order Execution, Speculation, VLIW.  
- **Focus**: Pipeline structure and bottleneck resolution.  

---

### 7. CPU Performance Metrics & ISA (RISC vs CISC)
- ğŸ“„ [Korean](./1.1-7_CPU_ì„±ëŠ¥&ISA.md) | ğŸŒ [English](./1.1-7_CPU_performance&ISA.md)  
- **Performance Metrics**:  
  - CPU Time = Instruction Count Ã— CPI Ã— Clock Cycle Time  
  - IPC, MIPS, etc.  
- **RISC vs CISC**:  
  - RISC: Simple instructions, hardwired control, high pipeline efficiency.  
  - CISC: Complex instructions, microprogrammed control, more flexible.  
- **Also Covers**: Multithreading, Multiprocessing, Hyper-Threading.  
- **Focus**: Comparing performance metrics and ISA design philosophies.  

---

### 8. Memory Hierarchy (Cache, Locality, Mapping, Replacement, Write Policies)
- ğŸ“„ [Korean](./1.1-8_ë©”ëª¨ë¦¬ê³„ì¸µ.md) | ğŸŒ [English](./1.1-8_Memory_Hierarchy.md)  
- **Hierarchy**: Register â†’ Cache â†’ RAM â†’ Secondary Storage.  
- **Locality**: Temporal & Spatial locality.  
- **Cache Mapping**: Direct, Fully Associative, Set-Associative.  
- **Replacement Policies**: LRU, FIFO, Random.  
- **Write Policies**: Write-through, Write-back (Dirty bit).  
- **Focus**: Cache operation, performance optimization, and locality-based coding practices.  

---

### 9. Interrupts & DMA (with I/O Techniques)
- ğŸ“„ [Korean](./1.1-9_ì¸í„°ëŸ½íŠ¸&DMA.md) | ğŸŒ [English](./1.1-9_Interrupts&DMA.md)  
- **Interrupts**: CPU suspends current task to handle events.  
- **DMA**: I/O devices directly access memory to reduce CPU load.  
- **I/O Control Methods**: Programmed I/O, Interrupt-driven I/O, DMA.  
- **Buffering & Spooling**: Handling speed mismatch between CPU and devices.  
- **Focus**: Interrupt flow, DMA benefits, efficient I/O management.  

---

### 10. Parallel Processing & Performance Laws
- ğŸ“„ [Korean](./1.1-10_ë³‘ë ¬_ì²˜ë¦¬.md) | ğŸŒ [English](./1.1-10_Parallel_Processing.md)  
- **SIMD**: Single instruction, multiple data.  
- **MIMD**: Multiple instructions, multiple data.  
- **GPU**: Specialized for massive parallel workloads.  
- **Performance Laws**:  
  - Amdahlâ€™s Law (parallelization limits).  
  - Gustafsonâ€™s Law (scalability with workload size).  
- **Focus**: Parallel architectures, GPU strength, laws of parallel speedup.  
