# iverilog default output
a.out

# clash output
.stack-work/
verilog/
*.dyn_*
*.hi
*.o
