# Four_Bit_Patterns_Detector

Build (using Verilog) a simple Finite State Machine that detects 4b patterns at its input from a stream of 4b packets. The clock signal CLK samples a 4b input 
vector from the input port x[3:0] into the machine at the positive edge (lowâ†’high) of the CLK.

