// Seed: 1843137205
module module_0 (
    inout id_0,
    output id_1
    , id_5,
    input id_2,
    output reg id_3,
    output logic id_4
);
  always @(posedge 1 or posedge 1)
    if (id_0) id_0 <= 1;
    else id_3 <= 1'b0;
endmodule
