{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495921984449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495921984449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 22:53:04 2017 " "Processing started: Sat May 27 22:53:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495921984449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495921984449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Driver -c VGA_Driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Driver -c VGA_Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495921984449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495921985032 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "PLL.qsys " "Elaborating Qsys system entity \"PLL.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921985100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:07 Progress: Loading VGA_Driver_VHDL/PLL.qsys " "2017.05.27.21:53:07 Progress: Loading VGA_Driver_VHDL/PLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921987922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:08 Progress: Reading input file " "2017.05.27.21:53:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921988228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:08 Progress: Adding PLL \[altpll 13.0\] " "2017.05.27.21:53:08 Progress: Adding PLL \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921988260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:08 Progress: Parameterizing module PLL " "2017.05.27.21:53:08 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921988844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:08 Progress: Building connections " "2017.05.27.21:53:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921988851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:08 Progress: Parameterizing connections " "2017.05.27.21:53:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921988851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:08 Progress: Validating " "2017.05.27.21:53:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921988855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.27.21:53:09 Progress: Done reading input file " "2017.05.27.21:53:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989082 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.PLL: PLL.pll_slave must be connected to an Avalon-MM master " "PLL.PLL: PLL.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit. " "PLL.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit. " "PLL.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit. " "PLL.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH " "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 1 modules, 0 connections " "Merlin_translator_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921989999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"PLL\" instantiated altpll \"PLL\" " "PLL: \"PLL\" instantiated altpll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921992708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Done PLL\" with 2 modules, 2 files, 11187 bytes " "PLL: Done PLL\" with 2 modules, 2 files, 11187 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1495921992710 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "PLL.qsys " "Finished elaborating Qsys system entity \"PLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921993417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-Behavioral " "Found design unit 1: vga_driver-Behavioral" {  } { { "VGA_Driver.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Driver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994051 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "VGA_Driver.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495921994051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_DISPLAY-Main " "Found design unit 1: VGA_DISPLAY-Main" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994054 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_DISPLAY " "Found entity 1: VGA_DISPLAY" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495921994054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "db/ip/PLL/PLL.v" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495921994058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_pll.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/pll/submodules/pll_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_PLL_dffpipe_l2c " "Found entity 1: PLL_PLL_dffpipe_l2c" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994063 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_PLL_stdsync_sv6 " "Found entity 2: PLL_PLL_stdsync_sv6" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994063 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_PLL " "Found entity 3: PLL_PLL" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495921994063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495921994063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Display " "Elaborating entity \"VGA_Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495921994131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:my_vga_driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:my_vga_driver\"" {  } { { "VGA_Display.vhd" "my_vga_driver" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL vga_driver:my_vga_driver\|PLL:u0 " "Elaborating entity \"PLL\" for hierarchy \"vga_driver:my_vga_driver\|PLL:u0\"" {  } { { "VGA_Driver.vhd" "u0" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Driver.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PLL vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll " "Elaborating entity \"PLL_PLL\" for hierarchy \"vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\"" {  } { { "db/ip/PLL/PLL.v" "pll" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/PLL.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PLL_stdsync_sv6 vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|PLL_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_PLL_stdsync_sv6\" for hierarchy \"vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|PLL_PLL_stdsync_sv6:stdsync2\"" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "stdsync2" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PLL_dffpipe_l2c vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|PLL_PLL_stdsync_sv6:stdsync2\|PLL_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_PLL_dffpipe_l2c\" for hierarchy \"vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|PLL_PLL_stdsync_sv6:stdsync2\|PLL_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "dffpipe3" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|altpll:sd1\"" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "sd1" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|altpll:sd1 " "Elaborated megafunction instantiation \"vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|altpll:sd1\"" {  } { { "db/ip/PLL/submodules/PLL_PLL.v" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921994223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|altpll:sd1 " "Instantiated megafunction \"vga_driver:my_vga_driver\|PLL:u0\|PLL_PLL:pll\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495921994224 ""}  } { { "db/ip/PLL/submodules/PLL_PLL.v" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/db/ip/PLL/submodules/PLL_PLL.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495921994224 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Driver.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Driver.vhd" 139 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1495921994772 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1495921994772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495921995156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "VGA_Display.vhd" "" { Text "C:/FPGA_Projects/VGA_Driver_VHDL/VGA_Display.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495921995252 "|VGA_DISPLAY|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1495921995252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495921995254 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495921995254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495921995254 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1495921995254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495921995254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495921995281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 22:53:15 2017 " "Processing ended: Sat May 27 22:53:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495921995281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495921995281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495921995281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495921995281 ""}
