{"vcs1":{"timestamp_begin":1730999652.401924775, "rt":13.50, "ut":11.80, "st":0.84}}
{"vcselab":{"timestamp_begin":1730999665.987979108, "rt":2.83, "ut":1.85, "st":0.13}}
{"link":{"timestamp_begin":1730999668.907882216, "rt":0.52, "ut":0.47, "st":0.57}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730999651.466067680}
{"VCS_COMP_START_TIME": 1730999651.466067680}
{"VCS_COMP_END_TIME": 1731000134.610790573}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 499560}}
{"stitch_vcselab": {"peak_mem": 304592}}
