;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ @121, 500
	SLT #30, 9
	SUB @126, @106
	JMP <121, 103
	SUB @129, 106
	ADD 216, 60
	JMP <121, 103
	MOV -76, <-820
	JMP <121, 103
	SUB @206, @2
	SUB @126, @106
	SUB @126, @106
	JMP <121, 103
	SUB #-12, @10
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 706
	MOV -7, <-20
	ADD -1, <-50
	JMP @-12, #10
	SUB 12, @10
	JMP <129, 106
	MOV -7, <-20
	SUB @129, 106
	SUB #-12, @10
	SUB #72, @200
	SUB #72, @201
	SUB -7, <-20
	SUB -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	ADD 210, 60
	DJN @72, #200
	MOV #-101, <-20
	JMP <-127, #109
	SUB #-12, @10
	SUB #29, 108
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -4, <-20
	MOV -76, <-820
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	JMP @72, #200
	JMZ @121, 500
	SLT #30, 9
	SUB @126, @106
