
*** Running vivado
    with args -log Union1y2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Union1y2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov  7 10:18:15 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Union1y2.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 513.379 ; gain = 201.785
Command: synth_design -top Union1y2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6992
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 971.723 ; gain = 454.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Union1y2' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union1y2.vhd:41]
INFO: [Synth 8-3491] module 'Union' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union.vhd:36' bound to instance 'camino_1' of component 'Union' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union1y2.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Union' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union.vhd:42]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/PC.vhd:36' bound to instance 'registro_instrucciones' of component 'PC' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union.vhd:66]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/PC.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/PC.vhd:42]
INFO: [Synth 8-3491] module 'MemoriaDeInstrucciones' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/MemoriaDeInstrucciones.vhd:36' bound to instance 'mem_instrucciones' of component 'MemoriaDeInstrucciones' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union.vhd:71]
INFO: [Synth 8-638] synthesizing module 'MemoriaDeInstrucciones' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/MemoriaDeInstrucciones.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MemoriaDeInstrucciones' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/MemoriaDeInstrucciones.vhd:41]
INFO: [Synth 8-3491] module 'sumador' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/sumador.vhd:36' bound to instance 'sumadorInst' of component 'sumador' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union.vhd:75]
INFO: [Synth 8-638] synthesizing module 'sumador' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/sumador.vhd:42]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/sumador.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sumador' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/sumador.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Union' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union.vhd:42]
INFO: [Synth 8-3491] module 'Union2' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:34' bound to instance 'camino_2' of component 'Union2' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union1y2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Union2' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:39]
INFO: [Synth 8-3491] module 'DecodificadorInstrucciones' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/DecodificadorInstrucciones.vhd:36' bound to instance 'Decodificador' of component 'DecodificadorInstrucciones' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:109]
INFO: [Synth 8-638] synthesizing module 'DecodificadorInstrucciones' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/DecodificadorInstrucciones.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'DecodificadorInstrucciones' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/DecodificadorInstrucciones.vhd:46]
INFO: [Synth 8-3491] module 'MDE' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/MDE.vhd:34' bound to instance 'MaquinaDeEstados' of component 'MDE' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:119]
INFO: [Synth 8-638] synthesizing module 'MDE' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/MDE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MDE' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/MDE.vhd:45]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ram.vhd:36' bound to instance 'rm' of component 'ram' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:130]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ram.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ram' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ram.vhd:47]
INFO: [Synth 8-3491] module 'ctrlAlu' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ctrlALU.vhd:6' bound to instance 'control_ALU' of component 'ctrlAlu' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ctrlAlu' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ctrlALU.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ctrlALU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ctrlAlu' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/ctrlALU.vhd:12]
INFO: [Synth 8-3491] module 'Alu' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Alu.vhd:35' bound to instance 'ALU1' of component 'Alu' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:147]
INFO: [Synth 8-638] synthesizing module 'Alu' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Alu.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Alu' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Alu.vhd:42]
INFO: [Synth 8-3491] module 'RegistroALU' declared at 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/RegistroALU.vhd:34' bound to instance 'reg_alu' of component 'RegistroALU' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:153]
INFO: [Synth 8-638] synthesizing module 'RegistroALU' [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/RegistroALU.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RegistroALU' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/RegistroALU.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Union2' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Union1y2' (0#1) [C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.srcs/sources_1/new/Union1y2.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1082.188 ; gain = 564.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1082.188 ; gain = 564.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1082.188 ; gain = 564.859
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "ram:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.188 ; gain = 564.859
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "Union1y2/camino_2/rm/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1284.949 ; gain = 767.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 80c7f45
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1385.812 ; gain = 872.434
INFO: [Common 17-1381] The checkpoint 'C:/Arquitect de Computadoras/Cam1-2-Maq-Estados/Cam1-2-Maq-Estados.runs/synth_1/Union1y2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Union1y2_utilization_synth.rpt -pb Union1y2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 10:19:00 2024...
