// Seed: 3610323675
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2
    , id_7,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5
);
  assign id_3 = 1;
  wire id_8, id_9;
  assign id_7 = 1;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply1 id_9
);
  supply1 id_11;
  if (1) assign id_11 = 1 / 1;
  else id_12(1, 1, 1);
  wire id_13;
  final $display((1));
  wire id_14;
  module_0(
      id_3, id_9, id_6, id_4, id_5, id_9
  );
  reg id_15, id_16, id_17;
  always id_17 <= 1'b0;
endmodule
