############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode m_axi -depth 307200 -offset slave "drawFlatTriangle" vram
set_directive_inline "drawXAxis"
set_directive_interface -mode s_axilite "drawFlatTriangle" x1
set_directive_interface -mode s_axilite "drawFlatTriangle" y1
set_directive_interface -mode s_axilite "drawFlatTriangle" x2
set_directive_interface -mode s_axilite "drawFlatTriangle" y2
set_directive_interface -mode s_axilite "drawFlatTriangle" x3
set_directive_interface -mode s_axilite "drawFlatTriangle" c1
set_directive_interface -mode s_axilite "drawFlatTriangle" c2
set_directive_interface -mode s_axilite "drawFlatTriangle" c3
set_directive_interface -mode s_axilite "drawFlatTriangle"
