<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64InstrInfo.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="AccessKind,FMAInstKind,MachineOutlinerClass,MachineOutlinerMBBFlags "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64InstrInfo.cpp.html'>AArch64InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64InstrInfo.cpp - AArch64 Instruction Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="53">53</th><td><u>#include <span class='error' title="&apos;AArch64GenInstrInfo.inc&apos; file not found">"AArch64GenInstrInfo.inc"</span></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="TBZDisplacementBits" title='TBZDisplacementBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="TBZDisplacementBits">TBZDisplacementBits</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="56">56</th><td>    <q>"aarch64-tbz-offset-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>14</var>),</td></tr>
<tr><th id="57">57</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of TB[N]Z instructions (DEBUG)"</q>));</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="CBZDisplacementBits" title='CBZDisplacementBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="CBZDisplacementBits">CBZDisplacementBits</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="60">60</th><td>    <q>"aarch64-cbz-offset-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>19</var>),</td></tr>
<tr><th id="61">61</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of CB[N]Z instructions (DEBUG)"</q>));</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="64">64</th><td>    <dfn class="tu decl def" id="BCCDisplacementBits" title='BCCDisplacementBits' data-type='cl::opt&lt;unsigned int&gt;' data-ref="BCCDisplacementBits">BCCDisplacementBits</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aarch64-bcc-offset-bits"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>19</var>),</td></tr>
<tr><th id="65">65</th><td>                        <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Restrict range of Bcc instructions (DEBUG)"</q>));</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" title='llvm::AArch64InstrInfo::AArch64InstrInfo' data-ref="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE">AArch64InstrInfo</dfn>(<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="1STI">STI</dfn>)</td></tr>
<tr><th id="68">68</th><td>    : AArch64GenInstrInfo(AArch64::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::AArch64&apos;">ADJCALLSTACKDOWN</span>, AArch64::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::AArch64&apos;">ADJCALLSTACKUP</span>,</td></tr>
<tr><th id="69">69</th><td>                          AArch64::<span class='error' title="no member named &apos;CATCHRET&apos; in namespace &apos;llvm::AArch64&apos;">CATCHRET</span>),</td></tr>
<tr><th id="70">70</th><td>      <a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI">RI</a><a class="ref" href="AArch64RegisterInfo.h.html#_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" title='llvm::AArch64RegisterInfo::AArch64RegisterInfo' data-ref="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" title='llvm::AArch64Subtarget::getTargetTriple' data-ref="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv">getTargetTriple</a>()), <a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>) {}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// GetInstSize - Return the number of bytes of code the specified</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// instruction may be.  This returns the maximum number of bytes.</i></td></tr>
<tr><th id="74">74</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn> = *<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="76">76</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="4MF">MF</dfn> = <a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="local col5 decl" id="5MAI" title='MAI' data-type='const llvm::MCAsmInfo *' data-ref="5MAI">MAI</dfn> = <a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  {</td></tr>
<tr><th id="80">80</th><td>    <em>auto</em> <dfn class="local col6 decl" id="6Op" title='Op' data-type='unsigned int' data-ref="6Op">Op</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="81">81</th><td>    <b>if</b> (Op == <span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;ISD::INLINEASM&apos;?">AArch64</span>::INLINEASM || Op == AArch64::<span class='error' title="no member named &apos;INLINEASM_BR&apos; in namespace &apos;llvm::AArch64&apos;">INLINEASM_BR</span>)</td></tr>
<tr><th id="82">82</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;getInlineAsmLength&apos;">getInlineAsmLength</span>(MI.getOperand(<var>0</var>).getSymbolName(), *MAI);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// FIXME: We currently only handle pseudoinstructions that don't get expanded</i></td></tr>
<tr><th id="86">86</th><td><i>  //        before the assembly printer.</i></td></tr>
<tr><th id="87">87</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7NumBytes" title='NumBytes' data-type='unsigned int' data-ref="7NumBytes">NumBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="8Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="8Desc">Desc</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="89">89</th><td>  <b>switch</b> (<a class="local col8 ref" href="#8Desc" title='Desc' data-ref="8Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="90">90</th><td>  <b>default</b>:</td></tr>
<tr><th id="91">91</th><td>    <i>// Anything not explicitly designated otherwise is a normal 4-byte insn.</i></td></tr>
<tr><th id="92">92</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> = <var>4</var>;</td></tr>
<tr><th id="93">93</th><td>    <b>break</b>;</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</a>:</td></tr>
<tr><th id="98">98</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="99">99</th><td>    <b>break</b>;</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a>:</td></tr>
<tr><th id="101">101</th><td>    <i>// The upper bound for a stackmap intrinsic is the full length of its shadow</i></td></tr>
<tr><th id="102">102</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> = <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMapOpers" title='llvm::StackMapOpers' data-ref="llvm::StackMapOpers">StackMapOpers</a><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" title='llvm::StackMapOpers::StackMapOpers' data-ref="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" title='llvm::StackMapOpers::getNumPatchBytes' data-ref="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBytes % 4 == 0 &amp;&amp; &quot;Invalid number of NOP bytes requested!&quot;) ? void (0) : __assert_fail (&quot;NumBytes % 4 == 0 &amp;&amp; \&quot;Invalid number of NOP bytes requested!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 103, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> % <var>4</var> == <var>0</var> &amp;&amp; <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="104">104</th><td>    <b>break</b>;</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>:</td></tr>
<tr><th id="106">106</th><td>    <i>// The size of the patchpoint intrinsic is the number of bytes requested</i></td></tr>
<tr><th id="107">107</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> = <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers">PatchPointOpers</a><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="108">108</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBytes % 4 == 0 &amp;&amp; &quot;Invalid number of NOP bytes requested!&quot;) ? void (0) : __assert_fail (&quot;NumBytes % 4 == 0 &amp;&amp; \&quot;Invalid number of NOP bytes requested!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 108, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> % <var>4</var> == <var>0</var> &amp;&amp; <q>"Invalid number of NOP bytes requested!"</q>);</td></tr>
<tr><th id="109">109</th><td>    <b>break</b>;</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;TLSDESC_CALLSEQ&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;AArch64ISD::TLSDESC_CALLSEQ&apos;?">AArch64</span>::<a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::TLSDESC_CALLSEQ" title='llvm::AArch64ISD::NodeType::TLSDESC_CALLSEQ' data-ref="llvm::AArch64ISD::NodeType::TLSDESC_CALLSEQ">TLSDESC_CALLSEQ</a></span>:</td></tr>
<tr><th id="111">111</th><td>    <i>// This gets lowered to an instruction sequence which takes 16 bytes</i></td></tr>
<tr><th id="112">112</th><td>    <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a> = <var>16</var>;</td></tr>
<tr><th id="113">113</th><td>    <b>break</b>;</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;JumpTableDest32&apos; in namespace &apos;llvm::AArch64&apos;">JumpTableDest32</span>:</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;JumpTableDest16&apos; in namespace &apos;llvm::AArch64&apos;">JumpTableDest16</span>:</td></tr>
<tr><th id="116">116</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;JumpTableDest8&apos; in namespace &apos;llvm::AArch64&apos;">JumpTableDest8</span>:</td></tr>
<tr><th id="117">117</th><td>    NumBytes = <var>12</var>;</td></tr>
<tr><th id="118">118</th><td>    <b>break</b>;</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SPACE&apos; in namespace &apos;llvm::AArch64&apos;">SPACE</span>:</td></tr>
<tr><th id="120">120</th><td>    NumBytes = MI.getOperand(<var>1</var>).getImm();</td></tr>
<tr><th id="121">121</th><td>    <b>break</b>;</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <a class="local col7 ref" href="#7NumBytes" title='NumBytes' data-ref="7NumBytes">NumBytes</a>;</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-type='void parseCondBranch(llvm::MachineInstr * LastInst, llvm::MachineBasicBlock *&amp; Target, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Cond)' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="9LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="9LastInst">LastInst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="10Target" title='Target' data-type='llvm::MachineBasicBlock *&amp;' data-ref="10Target">Target</dfn>,</td></tr>
<tr><th id="128">128</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="11Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="11Cond">Cond</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="130">130</th><td>  <b>switch</b> (<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="131">131</th><td>  <b>default</b>:</td></tr>
<tr><th id="132">132</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown branch instruction?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 132)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch instruction?"</q>);</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>:</td></tr>
<tr><th id="134">134</th><td>    Target = LastInst-&gt;getOperand(<var>1</var>).getMBB();</td></tr>
<tr><th id="135">135</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="136">136</th><td>    <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>:</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>:</td></tr>
<tr><th id="139">139</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>:</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>:</td></tr>
<tr><th id="141">141</th><td>    Target = LastInst-&gt;getOperand(<var>1</var>).getMBB();</td></tr>
<tr><th id="142">142</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(-<var>1</var>));</td></tr>
<tr><th id="143">143</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="144">144</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="145">145</th><td>    <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>:</td></tr>
<tr><th id="147">147</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>:</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>:</td></tr>
<tr><th id="149">149</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>:</td></tr>
<tr><th id="150">150</th><td>    Target = LastInst-&gt;getOperand(<var>2</var>).getMBB();</td></tr>
<tr><th id="151">151</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(-<var>1</var>));</td></tr>
<tr><th id="152">152</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="153">153</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="154">154</th><td>    <a class="local col1 ref" href="#11Cond" title='Cond' data-ref="11Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#9LastInst" title='LastInst' data-ref="9LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL25getBranchDisplacementBitsj" title='getBranchDisplacementBits' data-type='unsigned int getBranchDisplacementBits(unsigned int Opc)' data-ref="_ZL25getBranchDisplacementBitsj">getBranchDisplacementBits</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12Opc" title='Opc' data-type='unsigned int' data-ref="12Opc">Opc</dfn>) {</td></tr>
<tr><th id="159">159</th><td>  <b>switch</b> (<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc">Opc</a>) {</td></tr>
<tr><th id="160">160</th><td>  <b>default</b>:</td></tr>
<tr><th id="161">161</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 161)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode!"</q>);</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::AArch64&apos;">B</span>:</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>:</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>:</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> TBZDisplacementBits;</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>:</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>:</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> CBZDisplacementBits;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>:</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> BCCDisplacementBits;</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl" title='llvm::AArch64InstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13BranchOp" title='BranchOp' data-type='unsigned int' data-ref="13BranchOp">BranchOp</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="14BrOffset" title='BrOffset' data-type='int64_t' data-ref="14BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15Bits" title='Bits' data-type='unsigned int' data-ref="15Bits">Bits</dfn> = <a class="tu ref" href="#_ZL25getBranchDisplacementBitsj" title='getBranchDisplacementBits' data-use='c' data-ref="_ZL25getBranchDisplacementBitsj">getBranchDisplacementBits</a>(<a class="local col3 ref" href="#13BranchOp" title='BranchOp' data-ref="13BranchOp">BranchOp</a>);</td></tr>
<tr><th id="182">182</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Bits &gt;= 3 &amp;&amp; &quot;max branch displacement must be enough to jump&quot; &quot;over conditional branch expansion&quot;) ? void (0) : __assert_fail (&quot;Bits &gt;= 3 &amp;&amp; \&quot;max branch displacement must be enough to jump\&quot; \&quot;over conditional branch expansion\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#15Bits" title='Bits' data-ref="15Bits">Bits</a> &gt;= <var>3</var> &amp;&amp; <q>"max branch displacement must be enough to jump"</q></td></tr>
<tr><th id="183">183</th><td>                      <q>"over conditional branch expansion"</q>);</td></tr>
<tr><th id="184">184</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="local col5 ref" href="#15Bits" title='Bits' data-ref="15Bits">Bits</a>, <a class="local col4 ref" href="#14BrOffset" title='BrOffset' data-ref="14BrOffset">BrOffset</a> / <var>4</var>);</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="188">188</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="189">189</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="190">190</th><td>  <b>default</b>:</td></tr>
<tr><th id="191">191</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 191)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode!"</q>);</td></tr>
<tr><th id="192">192</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::AArch64&apos;">B</span>:</td></tr>
<tr><th id="193">193</th><td>    <b>return</b> MI.getOperand(<var>0</var>).getMBB();</td></tr>
<tr><th id="194">194</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>:</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>:</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>:</td></tr>
<tr><th id="197">197</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>:</td></tr>
<tr><th id="198">198</th><td>    <b>return</b> MI.getOperand(<var>2</var>).getMBB();</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>:</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>:</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>:</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> MI.getOperand(<var>1</var>).getMBB();</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>// Branch analysis.</i></td></tr>
<tr><th id="209">209</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::AArch64InstrInfo::analyzeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB">MBB</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="18TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="18TBB">TBB</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="19FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="19FBB">FBB</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="20Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="20Cond">Cond</dfn>,</td></tr>
<tr><th id="213">213</th><td>                                     <em>bool</em> <dfn class="local col1 decl" id="21AllowModify" title='AllowModify' data-type='bool' data-ref="21AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="214">214</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="215">215</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="22I" title='I' data-type='MachineBasicBlock::iterator' data-ref="22I">I</dfn> = <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="220">220</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="23LastInst">LastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="226">226</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24LastOpc" title='LastOpc' data-type='unsigned int' data-ref="24LastOpc">LastOpc</dfn> = <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (I == MBB.begin() || !<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I)) {</td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="229">229</th><td>      <a class="local col8 ref" href="#18TBB" title='TBB' data-ref="18TBB">TBB</a> = <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="230">230</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="231">231</th><td>    }</td></tr>
<tr><th id="232">232</th><td>    <b>if</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="233">233</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="234">234</th><td>      <a class="tu ref" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>, <span class='refarg'><a class="local col8 ref" href="#18TBB" title='TBB' data-ref="18TBB">TBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#20Cond" title='Cond' data-ref="20Cond">Cond</a></span>);</td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="236">236</th><td>    }</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <b>true</b>; <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i>// Get the instruction before it if it is a terminator.</i></td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="25SecondLastInst">SecondLastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>;</td></tr>
<tr><th id="242">242</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="26SecondLastOpc">SecondLastOpc</dfn> = <a class="local col5 ref" href="#25SecondLastInst" title='SecondLastInst' data-ref="25SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i>// If AllowModify is true and the block ends with two or more unconditional</i></td></tr>
<tr><th id="245">245</th><td><i>  // branches, delete all but the first unconditional branch.</i></td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="local col1 ref" href="#21AllowModify" title='AllowModify' data-ref="21AllowModify">AllowModify</a> &amp;&amp; <a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="247">247</th><td>    <b>while</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col6 ref" href="#26SecondLastOpc" title='SecondLastOpc' data-ref="26SecondLastOpc">SecondLastOpc</a>)) {</td></tr>
<tr><th id="248">248</th><td>      <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="249">249</th><td>      <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a> = <a class="local col5 ref" href="#25SecondLastInst" title='SecondLastInst' data-ref="25SecondLastInst">SecondLastInst</a>;</td></tr>
<tr><th id="250">250</th><td>      <a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a> = <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="251">251</th><td>      <b>if</b> (I == MBB.begin() || !<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I)) {</td></tr>
<tr><th id="252">252</th><td>        <i>// Return now the only terminator is an unconditional branch.</i></td></tr>
<tr><th id="253">253</th><td>        <a class="local col8 ref" href="#18TBB" title='TBB' data-ref="18TBB">TBB</a> = <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="254">254</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="255">255</th><td>      } <b>else</b> {</td></tr>
<tr><th id="256">256</th><td>        <a class="local col5 ref" href="#25SecondLastInst" title='SecondLastInst' data-ref="25SecondLastInst">SecondLastInst</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>;</td></tr>
<tr><th id="257">257</th><td>        <a class="local col6 ref" href="#26SecondLastOpc" title='SecondLastOpc' data-ref="26SecondLastOpc">SecondLastOpc</a> = <a class="local col5 ref" href="#25SecondLastInst" title='SecondLastInst' data-ref="25SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="258">258</th><td>      }</td></tr>
<tr><th id="259">259</th><td>    }</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (SecondLastInst &amp;&amp; I != MBB.begin() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I))</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// If the block ends with a B and a Bcc, handle it.</i></td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col6 ref" href="#26SecondLastOpc" title='SecondLastOpc' data-ref="26SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="268">268</th><td>    <a class="tu ref" href="#_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchPN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<a class="local col5 ref" href="#25SecondLastInst" title='SecondLastInst' data-ref="25SecondLastInst">SecondLastInst</a>, <span class='refarg'><a class="local col8 ref" href="#18TBB" title='TBB' data-ref="18TBB">TBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#20Cond" title='Cond' data-ref="20Cond">Cond</a></span>);</td></tr>
<tr><th id="269">269</th><td>    <a class="local col9 ref" href="#19FBB" title='FBB' data-ref="19FBB">FBB</a> = <a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// If the block ends with two unconditional branches, handle it.  The second</i></td></tr>
<tr><th id="274">274</th><td><i>  // one is not executed, so remove it.</i></td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col6 ref" href="#26SecondLastOpc" title='SecondLastOpc' data-ref="26SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="276">276</th><td>    <a class="local col8 ref" href="#18TBB" title='TBB' data-ref="18TBB">TBB</a> = <a class="local col5 ref" href="#25SecondLastInst" title='SecondLastInst' data-ref="25SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="277">277</th><td>    <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>;</td></tr>
<tr><th id="278">278</th><td>    <b>if</b> (<a class="local col1 ref" href="#21AllowModify" title='AllowModify' data-ref="21AllowModify">AllowModify</a>)</td></tr>
<tr><th id="279">279</th><td>      <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i>// ...likewise if it ends with an indirect branch followed by an unconditional</i></td></tr>
<tr><th id="284">284</th><td><i>  // branch.</i></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col6 ref" href="#26SecondLastOpc" title='SecondLastOpc' data-ref="26SecondLastOpc">SecondLastOpc</a>) &amp;&amp; <a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#24LastOpc" title='LastOpc' data-ref="24LastOpc">LastOpc</a>)) {</td></tr>
<tr><th id="286">286</th><td>    <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#23LastInst" title='LastInst' data-ref="23LastInst">LastInst</a>;</td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (<a class="local col1 ref" href="#21AllowModify" title='AllowModify' data-ref="21AllowModify">AllowModify</a>)</td></tr>
<tr><th id="288">288</th><td>      <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="290">290</th><td>  }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="293">293</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="297">297</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="27Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="27Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="298">298</th><td>  <b>if</b> (<a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>) {</td></tr>
<tr><th id="299">299</th><td>    <i>// Regular Bcc</i></td></tr>
<tr><th id="300">300</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col8 decl" id="28CC" title='CC' data-type='AArch64CC::CondCode' data-ref="28CC">CC</dfn> = (<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a>)(<em>int</em>)<a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="301">301</th><td>    <a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64CC::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col8 ref" href="#28CC" title='CC' data-ref="28CC">CC</a>));</td></tr>
<tr><th id="302">302</th><td>  } <b>else</b> {</td></tr>
<tr><th id="303">303</th><td>    <i>// Folded compare-and-branch</i></td></tr>
<tr><th id="304">304</th><td>    <b>switch</b> (<a class="local col7 ref" href="#27Cond" title='Cond' data-ref="27Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="305">305</th><td>    <b>default</b>:</td></tr>
<tr><th id="306">306</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown conditional branch!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 306)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown conditional branch!"</q>);</td></tr>
<tr><th id="307">307</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>:</td></tr>
<tr><th id="308">308</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>);</td></tr>
<tr><th id="309">309</th><td>      <b>break</b>;</td></tr>
<tr><th id="310">310</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>:</td></tr>
<tr><th id="311">311</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>);</td></tr>
<tr><th id="312">312</th><td>      <b>break</b>;</td></tr>
<tr><th id="313">313</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>:</td></tr>
<tr><th id="314">314</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>);</td></tr>
<tr><th id="315">315</th><td>      <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>:</td></tr>
<tr><th id="317">317</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>);</td></tr>
<tr><th id="318">318</th><td>      <b>break</b>;</td></tr>
<tr><th id="319">319</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>:</td></tr>
<tr><th id="320">320</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>);</td></tr>
<tr><th id="321">321</th><td>      <b>break</b>;</td></tr>
<tr><th id="322">322</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>:</td></tr>
<tr><th id="323">323</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>);</td></tr>
<tr><th id="324">324</th><td>      <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>:</td></tr>
<tr><th id="326">326</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>);</td></tr>
<tr><th id="327">327</th><td>      <b>break</b>;</td></tr>
<tr><th id="328">328</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>:</td></tr>
<tr><th id="329">329</th><td>      Cond[<var>1</var>].setImm(AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>);</td></tr>
<tr><th id="330">330</th><td>      <b>break</b>;</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::AArch64InstrInfo::removeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="29MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="29MBB">MBB</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                        <em>int</em> *<dfn class="local col0 decl" id="30BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="30BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="339">339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="31I" title='I' data-type='MachineBasicBlock::iterator' data-ref="31I">I</dfn> = <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <b>if</b> (!<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="344">344</th><td>      !<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="348">348</th><td>  <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <b>if</b> (<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col0 ref" href="#30BytesRemoved" title='BytesRemoved' data-ref="30BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="354">354</th><td>      *<a class="local col0 ref" href="#30BytesRemoved" title='BytesRemoved' data-ref="30BytesRemoved">BytesRemoved</a> = <var>4</var>;</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="356">356</th><td>  }</td></tr>
<tr><th id="357">357</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>;</td></tr>
<tr><th id="358">358</th><td>  <b>if</b> (!<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (<a class="local col0 ref" href="#30BytesRemoved" title='BytesRemoved' data-ref="30BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="360">360</th><td>      *<a class="local col0 ref" href="#30BytesRemoved" title='BytesRemoved' data-ref="30BytesRemoved">BytesRemoved</a> = <var>4</var>;</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="365">365</th><td>  <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col0 ref" href="#30BytesRemoved" title='BytesRemoved' data-ref="30BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="367">367</th><td>    *<a class="local col0 ref" href="#30BytesRemoved" title='BytesRemoved' data-ref="30BytesRemoved">BytesRemoved</a> = <var>8</var>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="370">370</th><td>}</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</dfn>(</td></tr>
<tr><th id="373">373</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="32MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="32MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="33DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="33DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="34TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="34TBB">TBB</dfn>,</td></tr>
<tr><th id="374">374</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="35Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="35Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="local col5 ref" href="#35Cond" title='Cond' data-ref="35Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>) {</td></tr>
<tr><th id="376">376</th><td>    <i>// Regular Bcc</i></td></tr>
<tr><th id="377">377</th><td>    BuildMI(&amp;MBB, DL, get(AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>)).addImm(Cond[<var>0</var>].getImm()).addMBB(TBB);</td></tr>
<tr><th id="378">378</th><td>  } <b>else</b> {</td></tr>
<tr><th id="379">379</th><td>    <i>// Folded compare-and-branch</i></td></tr>
<tr><th id="380">380</th><td><i>    // Note that we use addOperand instead of addReg to keep the flags.</i></td></tr>
<tr><th id="381">381</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="36MIB" title='MIB' data-type='const llvm::MachineInstrBuilder' data-ref="36MIB">MIB</dfn> =</td></tr>
<tr><th id="382">382</th><td>        BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Cond[<var>1</var>].getImm())).add(Cond[<var>2</var>]);</td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (<a class="local col5 ref" href="#35Cond" title='Cond' data-ref="35Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>3</var>)</td></tr>
<tr><th id="384">384</th><td>      <a class="local col6 ref" href="#36MIB" title='MIB' data-ref="36MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#35Cond" title='Cond' data-ref="35Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="385">385</th><td>    <a class="local col6 ref" href="#36MIB" title='MIB' data-ref="36MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col4 ref" href="#34TBB" title='TBB' data-ref="34TBB">TBB</a>);</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::AArch64InstrInfo::insertBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(</td></tr>
<tr><th id="390">390</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="38TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="39FBB">FBB</dfn>,</td></tr>
<tr><th id="391">391</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="40Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="40Cond">Cond</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="41DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="41DL">DL</dfn>, <em>int</em> *<dfn class="local col2 decl" id="42BytesAdded" title='BytesAdded' data-type='int *' data-ref="42BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="392">392</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="393">393</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 393, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#38TBB" title='TBB' data-ref="38TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (!<a class="local col9 ref" href="#39FBB" title='FBB' data-ref="39FBB">FBB</a>) {</td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Cond" title='Cond' data-ref="40Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) <i>// Unconditional branch?</i></td></tr>
<tr><th id="397">397</th><td>      BuildMI(&amp;MBB, DL, get(AArch64::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::AArch64&apos;">B</span>)).addMBB(TBB);</td></tr>
<tr><th id="398">398</th><td>    <b>else</b></td></tr>
<tr><th id="399">399</th><td>      <a class="member" href="#_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB">MBB</a></span>, <a class="local col1 ref" href="#41DL" title='DL' data-ref="41DL">DL</a>, <a class="local col8 ref" href="#38TBB" title='TBB' data-ref="38TBB">TBB</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col0 ref" href="#40Cond" title='Cond' data-ref="40Cond">Cond</a>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (<a class="local col2 ref" href="#42BytesAdded" title='BytesAdded' data-ref="42BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="402">402</th><td>      *<a class="local col2 ref" href="#42BytesAdded" title='BytesAdded' data-ref="42BytesAdded">BytesAdded</a> = <var>4</var>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// Two-way conditional branch.</i></td></tr>
<tr><th id="408">408</th><td>  <a class="member" href="#_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB">MBB</a></span>, <a class="local col1 ref" href="#41DL" title='DL' data-ref="41DL">DL</a>, <a class="local col8 ref" href="#38TBB" title='TBB' data-ref="38TBB">TBB</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col0 ref" href="#40Cond" title='Cond' data-ref="40Cond">Cond</a>);</td></tr>
<tr><th id="409">409</th><td>  BuildMI(&amp;MBB, DL, get(AArch64::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::AArch64&apos;">B</span>)).addMBB(FBB);</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (<a class="local col2 ref" href="#42BytesAdded" title='BytesAdded' data-ref="42BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="412">412</th><td>    *<a class="local col2 ref" href="#42BytesAdded" title='BytesAdded' data-ref="42BytesAdded">BytesAdded</a> = <var>8</var>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i  data-doc="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">// Find the original register that VReg is copied from.</i></td></tr>
<tr><th id="418">418</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" title='removeCopies' data-type='unsigned int removeCopies(const llvm::MachineRegisterInfo &amp; MRI, unsigned int VReg)' data-ref="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">removeCopies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="43MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44VReg" title='VReg' data-type='unsigned int' data-ref="44VReg">VReg</dfn>) {</td></tr>
<tr><th id="419">419</th><td>  <b>while</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#44VReg" title='VReg' data-ref="44VReg">VReg</a>)) {</td></tr>
<tr><th id="420">420</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="45DefMI">DefMI</dfn> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#44VReg" title='VReg' data-ref="44VReg">VReg</a>);</td></tr>
<tr><th id="421">421</th><td>    <b>if</b> (!<a class="local col5 ref" href="#45DefMI" title='DefMI' data-ref="45DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="422">422</th><td>      <b>return</b> <a class="local col4 ref" href="#44VReg" title='VReg' data-ref="44VReg">VReg</a>;</td></tr>
<tr><th id="423">423</th><td>    <a class="local col4 ref" href="#44VReg" title='VReg' data-ref="44VReg">VReg</a> = <a class="local col5 ref" href="#45DefMI" title='DefMI' data-ref="45DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td>  <b>return</b> <a class="local col4 ref" href="#44VReg" title='VReg' data-ref="44VReg">VReg</a>;</td></tr>
<tr><th id="426">426</th><td>}</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><i  data-doc="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">// Determine if VReg is defined by an instruction that can be folded into a</i></td></tr>
<tr><th id="429">429</th><td><i  data-doc="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">// csel instruction. If so, return the folded opcode, and the replacement</i></td></tr>
<tr><th id="430">430</th><td><i  data-doc="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">// register.</i></td></tr>
<tr><th id="431">431</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-type='unsigned int canFoldIntoCSel(const llvm::MachineRegisterInfo &amp; MRI, unsigned int VReg, unsigned int * NewVReg = nullptr)' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="46MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="46MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47VReg" title='VReg' data-type='unsigned int' data-ref="47VReg">VReg</dfn>,</td></tr>
<tr><th id="432">432</th><td>                                <em>unsigned</em> *<dfn class="local col8 decl" id="48NewVReg" title='NewVReg' data-type='unsigned int *' data-ref="48NewVReg">NewVReg</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="433">433</th><td>  <a class="local col7 ref" href="#47VReg" title='VReg' data-ref="47VReg">VReg</a> = <a class="tu ref" href="#_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj" title='removeCopies' data-use='c' data-ref="_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj">removeCopies</a>(<a class="local col6 ref" href="#46MRI" title='MRI' data-ref="46MRI">MRI</a>, <a class="local col7 ref" href="#47VReg" title='VReg' data-ref="47VReg">VReg</a>);</td></tr>
<tr><th id="434">434</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#47VReg" title='VReg' data-ref="47VReg">VReg</a>))</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <em>bool</em> <dfn class="local col9 decl" id="49Is64Bit" title='Is64Bit' data-type='bool' data-ref="49Is64Bit">Is64Bit</dfn> = AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.hasSubClassEq(MRI.getRegClass(VReg));</td></tr>
<tr><th id="438">438</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="50DefMI">DefMI</dfn> = <a class="local col6 ref" href="#46MRI" title='MRI' data-ref="46MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#47VReg" title='VReg' data-ref="47VReg">VReg</a>);</td></tr>
<tr><th id="439">439</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51Opc" title='Opc' data-type='unsigned int' data-ref="51Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="440">440</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52SrcOpNum" title='SrcOpNum' data-type='unsigned int' data-ref="52SrcOpNum">SrcOpNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="441">441</th><td>  <b>switch</b> (<a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>:</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>:</td></tr>
<tr><th id="444">444</th><td>    <i>// if NZCV is used, do not fold.</i></td></tr>
<tr><th id="445">445</th><td>    <b>if</b> (DefMI-&gt;findRegisterDefOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, <b>true</b>) == -<var>1</var>)</td></tr>
<tr><th id="446">446</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="447">447</th><td>    <i>// fall-through to ADDXri and ADDWri.</i></td></tr>
<tr><th id="448">448</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>:</td></tr>
<tr><th id="451">451</th><td>    <i>// add x, 1 -&gt; csinc.</i></td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (!DefMI-&gt;getOperand(<var>2</var>).isImm() || DefMI-&gt;getOperand(<var>2</var>).getImm() != <var>1</var> ||</td></tr>
<tr><th id="453">453</th><td>        DefMI-&gt;getOperand(<var>3</var>).getImm() != <var>0</var>)</td></tr>
<tr><th id="454">454</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="455">455</th><td>    <a class="local col2 ref" href="#52SrcOpNum" title='SrcOpNum' data-ref="52SrcOpNum">SrcOpNum</a> = <var>1</var>;</td></tr>
<tr><th id="456">456</th><td>    Opc = Is64Bit ? AArch64::<span class='error' title="no member named &apos;CSINCXr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCXr</span> : AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>;</td></tr>
<tr><th id="457">457</th><td>    <b>break</b>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNXrr</span>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNWrr</span>: {</td></tr>
<tr><th id="461">461</th><td>    <i>// not x -&gt; csinv, represented as orn dst, xzr, src.</i></td></tr>
<tr><th id="462">462</th><td>    <em>unsigned</em> ZReg = removeCopies(MRI, DefMI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (ZReg != AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> &amp;&amp; ZReg != AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="465">465</th><td>    SrcOpNum = <var>2</var>;</td></tr>
<tr><th id="466">466</th><td>    Opc = Is64Bit ? AArch64::<span class='error' title="no member named &apos;CSINVXr&apos; in namespace &apos;llvm::AArch64&apos;">CSINVXr</span> : AArch64::<span class='error' title="no member named &apos;CSINVWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINVWr</span>;</td></tr>
<tr><th id="467">467</th><td>    <b>break</b>;</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="472">472</th><td>    <i>// if NZCV is used, do not fold.</i></td></tr>
<tr><th id="473">473</th><td>    <b>if</b> (DefMI-&gt;findRegisterDefOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, <b>true</b>) == -<var>1</var>)</td></tr>
<tr><th id="474">474</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="475">475</th><td>    <i>// fall-through to SUBXrr and SUBWrr.</i></td></tr>
<tr><th id="476">476</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>: {</td></tr>
<tr><th id="479">479</th><td>    <i>// neg x -&gt; csneg, represented as sub dst, xzr, src.</i></td></tr>
<tr><th id="480">480</th><td>    <em>unsigned</em> ZReg = removeCopies(MRI, DefMI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (ZReg != AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> &amp;&amp; ZReg != AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="482">482</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="483">483</th><td>    SrcOpNum = <var>2</var>;</td></tr>
<tr><th id="484">484</th><td>    Opc = Is64Bit ? AArch64::<span class='error' title="no member named &apos;CSNEGXr&apos; in namespace &apos;llvm::AArch64&apos;">CSNEGXr</span> : AArch64::<span class='error' title="no member named &apos;CSNEGWr&apos; in namespace &apos;llvm::AArch64&apos;">CSNEGWr</span>;</td></tr>
<tr><th id="485">485</th><td>    <b>break</b>;</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td>  <b>default</b>:</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; SrcOpNum &amp;&amp; &quot;Missing parameters&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; SrcOpNum &amp;&amp; \&quot;Missing parameters\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 490, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc">Opc</a> &amp;&amp; <a class="local col2 ref" href="#52SrcOpNum" title='SrcOpNum' data-ref="52SrcOpNum">SrcOpNum</a> &amp;&amp; <q>"Missing parameters"</q>);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <b>if</b> (<a class="local col8 ref" href="#48NewVReg" title='NewVReg' data-ref="48NewVReg">NewVReg</a>)</td></tr>
<tr><th id="493">493</th><td>    *<a class="local col8 ref" href="#48NewVReg" title='NewVReg' data-ref="48NewVReg">NewVReg</a> = <a class="local col0 ref" href="#50DefMI" title='DefMI' data-ref="50DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#52SrcOpNum" title='SrcOpNum' data-ref="52SrcOpNum">SrcOpNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="494">494</th><td>  <b>return</b> <a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc">Opc</a>;</td></tr>
<tr><th id="495">495</th><td>}</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::AArch64InstrInfo::canInsertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="53MBB">MBB</dfn>,</td></tr>
<tr><th id="498">498</th><td>                                       <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="54Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="54Cond">Cond</dfn>,</td></tr>
<tr><th id="499">499</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="55TrueReg" title='TrueReg' data-type='unsigned int' data-ref="55TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56FalseReg" title='FalseReg' data-type='unsigned int' data-ref="56FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="500">500</th><td>                                       <em>int</em> &amp;<dfn class="local col7 decl" id="57CondCycles" title='CondCycles' data-type='int &amp;' data-ref="57CondCycles">CondCycles</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="58TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="58TrueCycles">TrueCycles</dfn>,</td></tr>
<tr><th id="501">501</th><td>                                       <em>int</em> &amp;<dfn class="local col9 decl" id="59FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="59FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="502">502</th><td>  <i>// Check register classes.</i></td></tr>
<tr><th id="503">503</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="60MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="60MRI">MRI</dfn> = <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="504">504</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="61RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="61RC">RC</dfn> =</td></tr>
<tr><th id="505">505</th><td>      RI.<span class='error' title="no member named &apos;getCommonSubClass&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getCommonSubClass</span>(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61RC" title='RC' data-ref="61RC">RC</a>)</td></tr>
<tr><th id="507">507</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// Expanding cbz/tbz requires an extra cycle of latency on the condition.</i></td></tr>
<tr><th id="510">510</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62ExtraCondLat" title='ExtraCondLat' data-type='unsigned int' data-ref="62ExtraCondLat">ExtraCondLat</dfn> = <a class="local col4 ref" href="#54Cond" title='Cond' data-ref="54Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i>// GPRs are handled by csel.</i></td></tr>
<tr><th id="513">513</th><td><i>  // FIXME: Fold in x+1, -x, and ~x when applicable.</i></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="515">515</th><td>      AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="516">516</th><td>    <i>// Single-cycle csel, csinc, csinv, and csneg.</i></td></tr>
<tr><th id="517">517</th><td>    <a class="local col7 ref" href="#57CondCycles" title='CondCycles' data-ref="57CondCycles">CondCycles</a> = <var>1</var> + <a class="local col2 ref" href="#62ExtraCondLat" title='ExtraCondLat' data-ref="62ExtraCondLat">ExtraCondLat</a>;</td></tr>
<tr><th id="518">518</th><td>    <a class="local col8 ref" href="#58TrueCycles" title='TrueCycles' data-ref="58TrueCycles">TrueCycles</a> = <a class="local col9 ref" href="#59FalseCycles" title='FalseCycles' data-ref="59FalseCycles">FalseCycles</a> = <var>1</var>;</td></tr>
<tr><th id="519">519</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col0 ref" href="#60MRI" title='MRI' data-ref="60MRI">MRI</a>, <a class="local col5 ref" href="#55TrueReg" title='TrueReg' data-ref="55TrueReg">TrueReg</a>))</td></tr>
<tr><th id="520">520</th><td>      <a class="local col8 ref" href="#58TrueCycles" title='TrueCycles' data-ref="58TrueCycles">TrueCycles</a> = <var>0</var>;</td></tr>
<tr><th id="521">521</th><td>    <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col0 ref" href="#60MRI" title='MRI' data-ref="60MRI">MRI</a>, <a class="local col6 ref" href="#56FalseReg" title='FalseReg' data-ref="56FalseReg">FalseReg</a>))</td></tr>
<tr><th id="522">522</th><td>      <a class="local col9 ref" href="#59FalseCycles" title='FalseCycles' data-ref="59FalseCycles">FalseCycles</a> = <var>0</var>;</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// Scalar floating point is handled by fcsel.</i></td></tr>
<tr><th id="527">527</th><td><i>  // FIXME: Form fabs, fmin, and fmax when applicable.</i></td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="529">529</th><td>      AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="530">530</th><td>    <a class="local col7 ref" href="#57CondCycles" title='CondCycles' data-ref="57CondCycles">CondCycles</a> = <var>5</var> + <a class="local col2 ref" href="#62ExtraCondLat" title='ExtraCondLat' data-ref="62ExtraCondLat">ExtraCondLat</a>;</td></tr>
<tr><th id="531">531</th><td>    <a class="local col8 ref" href="#58TrueCycles" title='TrueCycles' data-ref="58TrueCycles">TrueCycles</a> = <a class="local col9 ref" href="#59FalseCycles" title='FalseCycles' data-ref="59FalseCycles">FalseCycles</a> = <var>2</var>;</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="533">533</th><td>  }</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <i>// Can't do vectors.</i></td></tr>
<tr><th id="536">536</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef1393206" title='llvm::AArch64InstrInfo::insertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef1393206">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="63MBB">MBB</dfn>,</td></tr>
<tr><th id="540">540</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="64I" title='I' data-type='MachineBasicBlock::iterator' data-ref="64I">I</dfn>,</td></tr>
<tr><th id="541">541</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="65DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="65DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="66DstReg" title='DstReg' data-type='unsigned int' data-ref="66DstReg">DstReg</dfn>,</td></tr>
<tr><th id="542">542</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="67Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="67Cond">Cond</dfn>,</td></tr>
<tr><th id="543">543</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="68TrueReg" title='TrueReg' data-type='unsigned int' data-ref="68TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="69FalseReg" title='FalseReg' data-type='unsigned int' data-ref="69FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="544">544</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="70MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="70MRI">MRI</dfn> = <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <i>// Parse the condition code, see parseCondBranch() above.</i></td></tr>
<tr><th id="547">547</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col1 decl" id="71CC" title='CC' data-type='AArch64CC::CondCode' data-ref="71CC">CC</dfn>;</td></tr>
<tr><th id="548">548</th><td>  <b>switch</b> (<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()) {</td></tr>
<tr><th id="549">549</th><td>  <b>default</b>:</td></tr>
<tr><th id="550">550</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown condition opcode in Cond&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 550)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition opcode in Cond"</q>);</td></tr>
<tr><th id="551">551</th><td>  <b>case</b> <var>1</var>: <i>// b.cc</i></td></tr>
<tr><th id="552">552</th><td>    <a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="553">553</th><td>    <b>break</b>;</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> <var>3</var>: { <i>// cbz/cbnz</i></td></tr>
<tr><th id="555">555</th><td>    <i>// We must insert a compare against 0.</i></td></tr>
<tr><th id="556">556</th><td>    <em>bool</em> <dfn class="local col2 decl" id="72Is64Bit" title='Is64Bit' data-type='bool' data-ref="72Is64Bit">Is64Bit</dfn>;</td></tr>
<tr><th id="557">557</th><td>    <b>switch</b> (<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="558">558</th><td>    <b>default</b>:</td></tr>
<tr><th id="559">559</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown branch opcode in Cond&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 559)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch opcode in Cond"</q>);</td></tr>
<tr><th id="560">560</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>:</td></tr>
<tr><th id="561">561</th><td>      Is64Bit = <b>false</b>;</td></tr>
<tr><th id="562">562</th><td>      <a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>;</td></tr>
<tr><th id="563">563</th><td>      <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>:</td></tr>
<tr><th id="565">565</th><td>      Is64Bit = <b>true</b>;</td></tr>
<tr><th id="566">566</th><td>      <a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>;</td></tr>
<tr><th id="567">567</th><td>      <b>break</b>;</td></tr>
<tr><th id="568">568</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>:</td></tr>
<tr><th id="569">569</th><td>      Is64Bit = <b>false</b>;</td></tr>
<tr><th id="570">570</th><td>      <a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>;</td></tr>
<tr><th id="571">571</th><td>      <b>break</b>;</td></tr>
<tr><th id="572">572</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>:</td></tr>
<tr><th id="573">573</th><td>      Is64Bit = <b>true</b>;</td></tr>
<tr><th id="574">574</th><td>      <a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>;</td></tr>
<tr><th id="575">575</th><td>      <b>break</b>;</td></tr>
<tr><th id="576">576</th><td>    }</td></tr>
<tr><th id="577">577</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="73SrcReg" title='SrcReg' data-type='unsigned int' data-ref="73SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (<a class="local col2 ref" href="#72Is64Bit" title='Is64Bit' data-ref="72Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="579">579</th><td>      <i>// cmp reg, #0 is actually subs xzr, reg, #0.</i></td></tr>
<tr><th id="580">580</th><td>      MRI.constrainRegClass(SrcReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>);</td></tr>
<tr><th id="581">581</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>), AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="582">582</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="583">583</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="584">584</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="585">585</th><td>    } <b>else</b> {</td></tr>
<tr><th id="586">586</th><td>      MRI.constrainRegClass(SrcReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR32spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClass</span>);</td></tr>
<tr><th id="587">587</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>), AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="588">588</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="589">589</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="590">590</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>    <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <var>4</var>: { <i>// tbz/tbnz</i></td></tr>
<tr><th id="595">595</th><td>    <i>// We must insert a tst instruction.</i></td></tr>
<tr><th id="596">596</th><td>    <b>switch</b> (<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="597">597</th><td>    <b>default</b>:</td></tr>
<tr><th id="598">598</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown branch opcode in Cond&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 598)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch opcode in Cond"</q>);</td></tr>
<tr><th id="599">599</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>:</td></tr>
<tr><th id="600">600</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>:</td></tr>
<tr><th id="601">601</th><td>      CC = AArch64CC::EQ;</td></tr>
<tr><th id="602">602</th><td>      <b>break</b>;</td></tr>
<tr><th id="603">603</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>:</td></tr>
<tr><th id="604">604</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>:</td></tr>
<tr><th id="605">605</th><td>      CC = AArch64CC::NE;</td></tr>
<tr><th id="606">606</th><td>      <b>break</b>;</td></tr>
<tr><th id="607">607</th><td>    }</td></tr>
<tr><th id="608">608</th><td>    <i>// cmp reg, #foo is actually ands xzr, reg, #1&lt;&lt;foo.</i></td></tr>
<tr><th id="609">609</th><td>    <b>if</b> (Cond[<var>1</var>].getImm() == AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span> || Cond[<var>1</var>].getImm() == AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>)</td></tr>
<tr><th id="610">610</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>), AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="611">611</th><td>          .addReg(Cond[<var>2</var>].getReg())</td></tr>
<tr><th id="612">612</th><td>          .addImm(</td></tr>
<tr><th id="613">613</th><td>              AArch64_AM::encodeLogicalImmediate(<var>1ull</var> &lt;&lt; Cond[<var>3</var>].getImm(), <var>32</var>));</td></tr>
<tr><th id="614">614</th><td>    <b>else</b></td></tr>
<tr><th id="615">615</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ANDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXri</span>), AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="616">616</th><td>          .addReg(Cond[<var>2</var>].getReg())</td></tr>
<tr><th id="617">617</th><td>          .addImm(</td></tr>
<tr><th id="618">618</th><td>              AArch64_AM::encodeLogicalImmediate(<var>1ull</var> &lt;&lt; Cond[<var>3</var>].getImm(), <var>64</var>));</td></tr>
<tr><th id="619">619</th><td>    <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74Opc" title='Opc' data-type='unsigned int' data-ref="74Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="624">624</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="75RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="75RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="625">625</th><td>  <em>bool</em> <dfn class="local col6 decl" id="76TryFold" title='TryFold' data-type='bool' data-ref="76TryFold">TryFold</dfn> = <b>false</b>;</td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (MRI.constrainRegClass(DstReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>)) {</td></tr>
<tr><th id="627">627</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="628">628</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;CSELXr&apos; in namespace &apos;llvm::AArch64&apos;">CSELXr</span>;</td></tr>
<tr><th id="629">629</th><td>    <a class="local col6 ref" href="#76TryFold" title='TryFold' data-ref="76TryFold">TryFold</a> = <b>true</b>;</td></tr>
<tr><th id="630">630</th><td>  } <b>else</b> <b>if</b> (MRI.constrainRegClass(DstReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>)) {</td></tr>
<tr><th id="631">631</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="632">632</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;CSELWr&apos; in namespace &apos;llvm::AArch64&apos;">CSELWr</span>;</td></tr>
<tr><th id="633">633</th><td>    <a class="local col6 ref" href="#76TryFold" title='TryFold' data-ref="76TryFold">TryFold</a> = <b>true</b>;</td></tr>
<tr><th id="634">634</th><td>  } <b>else</b> <b>if</b> (MRI.constrainRegClass(DstReg, &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>)) {</td></tr>
<tr><th id="635">635</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="636">636</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FCSELDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FCSELDrrr</span>;</td></tr>
<tr><th id="637">637</th><td>  } <b>else</b> <b>if</b> (MRI.constrainRegClass(DstReg, &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>)) {</td></tr>
<tr><th id="638">638</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="639">639</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FCSELSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FCSELSrrr</span>;</td></tr>
<tr><th id="640">640</th><td>  }</td></tr>
<tr><th id="641">641</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;Unsupported regclass&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;Unsupported regclass\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 641, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#75RC" title='RC' data-ref="75RC">RC</a> &amp;&amp; <q>"Unsupported regclass"</q>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <i>// Try folding simple instructions into the csel.</i></td></tr>
<tr><th id="644">644</th><td>  <b>if</b> (<a class="local col6 ref" href="#76TryFold" title='TryFold' data-ref="76TryFold">TryFold</a>) {</td></tr>
<tr><th id="645">645</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="77NewVReg" title='NewVReg' data-type='unsigned int' data-ref="77NewVReg">NewVReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="646">646</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78FoldedOpc" title='FoldedOpc' data-type='unsigned int' data-ref="78FoldedOpc">FoldedOpc</dfn> = <a class="tu ref" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>, <a class="local col8 ref" href="#68TrueReg" title='TrueReg' data-ref="68TrueReg">TrueReg</a>, &amp;<a class="local col7 ref" href="#77NewVReg" title='NewVReg' data-ref="77NewVReg">NewVReg</a>);</td></tr>
<tr><th id="647">647</th><td>    <b>if</b> (<a class="local col8 ref" href="#78FoldedOpc" title='FoldedOpc' data-ref="78FoldedOpc">FoldedOpc</a>) {</td></tr>
<tr><th id="648">648</th><td>      <i>// The folded opcodes csinc, csinc and csneg apply the operation to</i></td></tr>
<tr><th id="649">649</th><td><i>      // FalseReg, so we need to invert the condition.</i></td></tr>
<tr><th id="650">650</th><td>      <a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col1 ref" href="#71CC" title='CC' data-ref="71CC">CC</a>);</td></tr>
<tr><th id="651">651</th><td>      <a class="local col8 ref" href="#68TrueReg" title='TrueReg' data-ref="68TrueReg">TrueReg</a> = <a class="local col9 ref" href="#69FalseReg" title='FalseReg' data-ref="69FalseReg">FalseReg</a>;</td></tr>
<tr><th id="652">652</th><td>    } <b>else</b></td></tr>
<tr><th id="653">653</th><td>      <a class="local col8 ref" href="#78FoldedOpc" title='FoldedOpc' data-ref="78FoldedOpc">FoldedOpc</a> = <a class="tu ref" href="#_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj" title='canFoldIntoCSel' data-use='c' data-ref="_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj">canFoldIntoCSel</a>(<a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>, <a class="local col9 ref" href="#69FalseReg" title='FalseReg' data-ref="69FalseReg">FalseReg</a>, &amp;<a class="local col7 ref" href="#77NewVReg" title='NewVReg' data-ref="77NewVReg">NewVReg</a>);</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>    <i>// Fold the operation. Leave any dead instructions for DCE to clean up.</i></td></tr>
<tr><th id="656">656</th><td>    <b>if</b> (<a class="local col8 ref" href="#78FoldedOpc" title='FoldedOpc' data-ref="78FoldedOpc">FoldedOpc</a>) {</td></tr>
<tr><th id="657">657</th><td>      <a class="local col9 ref" href="#69FalseReg" title='FalseReg' data-ref="69FalseReg">FalseReg</a> = <a class="local col7 ref" href="#77NewVReg" title='NewVReg' data-ref="77NewVReg">NewVReg</a>;</td></tr>
<tr><th id="658">658</th><td>      <a class="local col4 ref" href="#74Opc" title='Opc' data-ref="74Opc">Opc</a> = <a class="local col8 ref" href="#78FoldedOpc" title='FoldedOpc' data-ref="78FoldedOpc">FoldedOpc</a>;</td></tr>
<tr><th id="659">659</th><td>      <i>// The extends the live range of NewVReg.</i></td></tr>
<tr><th id="660">660</th><td>      <a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col7 ref" href="#77NewVReg" title='NewVReg' data-ref="77NewVReg">NewVReg</a>);</td></tr>
<tr><th id="661">661</th><td>    }</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <i>// Pull all virtual register into the appropriate class.</i></td></tr>
<tr><th id="665">665</th><td>  <a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col8 ref" href="#68TrueReg" title='TrueReg' data-ref="68TrueReg">TrueReg</a>, <a class="local col5 ref" href="#75RC" title='RC' data-ref="75RC">RC</a>);</td></tr>
<tr><th id="666">666</th><td>  <a class="local col0 ref" href="#70MRI" title='MRI' data-ref="70MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col9 ref" href="#69FalseReg" title='FalseReg' data-ref="69FalseReg">FalseReg</a>, <a class="local col5 ref" href="#75RC" title='RC' data-ref="75RC">RC</a>);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <i>// Insert the csel.</i></td></tr>
<tr><th id="669">669</th><td>  BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DstReg)</td></tr>
<tr><th id="670">670</th><td>      .addReg(TrueReg)</td></tr>
<tr><th id="671">671</th><td>      .addReg(FalseReg)</td></tr>
<tr><th id="672">672</th><td>      .addImm(CC);</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i class="doc" data-doc="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj">/// Returns true if a MOVi32imm or MOVi64imm can be expanded to an  ORRxx.</i></td></tr>
<tr><th id="676">676</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj" title='canBeExpandedToORR' data-type='bool canBeExpandedToORR(const llvm::MachineInstr &amp; MI, unsigned int BitSize)' data-ref="_ZL18canBeExpandedToORRRKN4llvm12MachineInstrEj">canBeExpandedToORR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="79MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80BitSize" title='BitSize' data-type='unsigned int' data-ref="80BitSize">BitSize</dfn>) {</td></tr>
<tr><th id="677">677</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="81Imm" title='Imm' data-type='uint64_t' data-ref="81Imm">Imm</dfn> = <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="678">678</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="82UImm" title='UImm' data-type='uint64_t' data-ref="82UImm">UImm</dfn> = <a class="local col1 ref" href="#81Imm" title='Imm' data-ref="81Imm">Imm</a> &lt;&lt; (<var>64</var> - <a class="local col0 ref" href="#80BitSize" title='BitSize' data-ref="80BitSize">BitSize</a>) &gt;&gt; (<var>64</var> - <a class="local col0 ref" href="#80BitSize" title='BitSize' data-ref="80BitSize">BitSize</a>);</td></tr>
<tr><th id="679">679</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="83Encoding" title='Encoding' data-type='uint64_t' data-ref="83Encoding">Encoding</dfn>;</td></tr>
<tr><th id="680">680</th><td>  <b>return</b> <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col2 ref" href="#82UImm" title='UImm' data-ref="82UImm">UImm</a>, <a class="local col0 ref" href="#80BitSize" title='BitSize' data-ref="80BitSize">BitSize</a>, <span class='refarg'><a class="local col3 ref" href="#83Encoding" title='Encoding' data-ref="83Encoding">Encoding</a></span>);</td></tr>
<tr><th id="681">681</th><td>}</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i>// FIXME: this implementation should be micro-architecture dependent, so a</i></td></tr>
<tr><th id="684">684</th><td><i>// micro-architecture target hook should be introduced here in future.</i></td></tr>
<tr><th id="685">685</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (!<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv" title='llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling' data-ref="_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv">hasCustomCheapAsMoveHandling</a>())</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>();</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="85Opcode" title='Opcode' data-type='const unsigned int' data-ref="85Opcode">Opcode</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <i>// Firstly, check cases gated by features.</i></td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingFP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv">hasZeroCycleZeroingFP</a>()) {</td></tr>
<tr><th id="694">694</th><td>    <b>if</b> (Opcode == AArch64::<span class='error' title="no member named &apos;FMOVH0&apos; in namespace &apos;llvm::AArch64&apos;">FMOVH0</span> ||</td></tr>
<tr><th id="695">695</th><td>        Opcode == AArch64::<span class='error' title="no member named &apos;FMOVS0&apos; in namespace &apos;llvm::AArch64&apos;">FMOVS0</span> ||</td></tr>
<tr><th id="696">696</th><td>        Opcode == AArch64::<span class='error' title="no member named &apos;FMOVD0&apos; in namespace &apos;llvm::AArch64&apos;">FMOVD0</span>)</td></tr>
<tr><th id="697">697</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="698">698</th><td>  }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingGP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv">hasZeroCycleZeroingGP</a>()) {</td></tr>
<tr><th id="701">701</th><td>    <b>if</b> (Opcode == TargetOpcode::COPY &amp;&amp;</td></tr>
<tr><th id="702">702</th><td>        (MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> ||</td></tr>
<tr><th id="703">703</th><td>         MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>))</td></tr>
<tr><th id="704">704</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <i>// Secondly, check cases specific to sub-targets.</i></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv" title='llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling' data-ref="_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv">hasExynosCheapAsMoveHandling</a>()) {</td></tr>
<tr><th id="710">710</th><td>    <b>if</b> (<span class='error' title="use of undeclared identifier &apos;isExynosCheapAsMove&apos;">isExynosCheapAsMove</span>(MI))</td></tr>
<tr><th id="711">711</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>();</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i>// Finally, check generic cases.</i></td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <b>switch</b> (<a class="local col5 ref" href="#85Opcode" title='Opcode' data-ref="85Opcode">Opcode</a>) {</td></tr>
<tr><th id="719">719</th><td>  <b>default</b>:</td></tr>
<tr><th id="720">720</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i>// add/sub on register without shift</i></td></tr>
<tr><th id="723">723</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>:</td></tr>
<tr><th id="724">724</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="725">725</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBWri</span>:</td></tr>
<tr><th id="726">726</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>:</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> (MI.getOperand(<var>3</var>).getImm() == <var>0</var>);</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i>// logical ops on immediate</i></td></tr>
<tr><th id="730">730</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>:</td></tr>
<tr><th id="731">731</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>:</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORWri&apos; in namespace &apos;llvm::AArch64&apos;">EORWri</span>:</td></tr>
<tr><th id="733">733</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORXri&apos; in namespace &apos;llvm::AArch64&apos;">EORXri</span>:</td></tr>
<tr><th id="734">734</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRWri&apos; in namespace &apos;llvm::AArch64&apos;">ORRWri</span>:</td></tr>
<tr><th id="735">735</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXri&apos; in namespace &apos;llvm::AArch64&apos;">ORRXri</span>:</td></tr>
<tr><th id="736">736</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// logical ops on register without shift</i></td></tr>
<tr><th id="739">739</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrr</span>:</td></tr>
<tr><th id="740">740</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrr</span>:</td></tr>
<tr><th id="741">741</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICWrr</span>:</td></tr>
<tr><th id="742">742</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICXrr</span>:</td></tr>
<tr><th id="743">743</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EONWrr&apos; in namespace &apos;llvm::AArch64&apos;">EONWrr</span>:</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EONXrr&apos; in namespace &apos;llvm::AArch64&apos;">EONXrr</span>:</td></tr>
<tr><th id="745">745</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORWrr&apos; in namespace &apos;llvm::AArch64&apos;">EORWrr</span>:</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORXrr&apos; in namespace &apos;llvm::AArch64&apos;">EORXrr</span>:</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNWrr</span>:</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNXrr</span>:</td></tr>
<tr><th id="749">749</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrr</span>:</td></tr>
<tr><th id="750">750</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrr</span>:</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <i>// If MOVi32imm or MOVi64imm can be expanded into ORRWri or</i></td></tr>
<tr><th id="754">754</th><td><i>  // ORRXri, it is as cheap as MOV</i></td></tr>
<tr><th id="755">755</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi32imm</span>:</td></tr>
<tr><th id="756">756</th><td>    <b>return</b> canBeExpandedToORR(MI, <var>32</var>);</td></tr>
<tr><th id="757">757</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVi64imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi64imm</span>:</td></tr>
<tr><th id="758">758</th><td>    <b>return</b> canBeExpandedToORR(MI, <var>64</var>);</td></tr>
<tr><th id="759">759</th><td>  }</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown opcode to check as cheap as a move!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 761)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode to check as cheap as a move!"</q>);</td></tr>
<tr><th id="762">762</th><td>}</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFalkorShiftExtFast' data-ref="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE">isFalkorShiftExtFast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="86MI">MI</dfn>) {</td></tr>
<tr><th id="765">765</th><td>  <b>switch</b> (<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="766">766</th><td>  <b>default</b>:</td></tr>
<tr><th id="767">767</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrs</span>:</td></tr>
<tr><th id="770">770</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrs</span>:</td></tr>
<tr><th id="771">771</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrs</span>:</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrs</span>: {</td></tr>
<tr><th id="773">773</th><td>    <em>unsigned</em> Imm = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="774">774</th><td>    <em>unsigned</em> ShiftVal = AArch64_AM::getShiftValue(Imm);</td></tr>
<tr><th id="775">775</th><td>    <b>if</b> (ShiftVal == <var>0</var>)</td></tr>
<tr><th id="776">776</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> AArch64_AM::getShiftType(Imm) == AArch64_AM::LSL &amp;&amp; ShiftVal &lt;= <var>5</var>;</td></tr>
<tr><th id="778">778</th><td>  }</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrx</span>:</td></tr>
<tr><th id="781">781</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrx</span>:</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrx64&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrx64</span>:</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrx</span>:</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrx</span>:</td></tr>
<tr><th id="785">785</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrx64&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrx64</span>: {</td></tr>
<tr><th id="786">786</th><td>    <em>unsigned</em> Imm = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="787">787</th><td>    <b>switch</b> (AArch64_AM::getArithExtendType(Imm)) {</td></tr>
<tr><th id="788">788</th><td>    <b>default</b>:</td></tr>
<tr><th id="789">789</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="790">790</th><td>    <b>case</b> AArch64_AM::UXTB:</td></tr>
<tr><th id="791">791</th><td>    <b>case</b> AArch64_AM::UXTH:</td></tr>
<tr><th id="792">792</th><td>    <b>case</b> AArch64_AM::UXTW:</td></tr>
<tr><th id="793">793</th><td>    <b>case</b> AArch64_AM::UXTX:</td></tr>
<tr><th id="794">794</th><td>      <b>return</b> AArch64_AM::getArithShiftValue(Imm) &lt;= <var>4</var>;</td></tr>
<tr><th id="795">795</th><td>    }</td></tr>
<tr><th id="796">796</th><td>  }</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrs</span>:</td></tr>
<tr><th id="799">799</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>: {</td></tr>
<tr><th id="800">800</th><td>    <em>unsigned</em> Imm = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="801">801</th><td>    <em>unsigned</em> ShiftVal = AArch64_AM::getShiftValue(Imm);</td></tr>
<tr><th id="802">802</th><td>    <b>return</b> ShiftVal == <var>0</var> ||</td></tr>
<tr><th id="803">803</th><td>           (AArch64_AM::getShiftType(Imm) == AArch64_AM::ASR &amp;&amp; ShiftVal == <var>31</var>);</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrs</span>:</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>: {</td></tr>
<tr><th id="808">808</th><td>    <em>unsigned</em> Imm = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="809">809</th><td>    <em>unsigned</em> ShiftVal = AArch64_AM::getShiftValue(Imm);</td></tr>
<tr><th id="810">810</th><td>    <b>return</b> ShiftVal == <var>0</var> ||</td></tr>
<tr><th id="811">811</th><td>           (AArch64_AM::getShiftType(Imm) == AArch64_AM::ASR &amp;&amp; ShiftVal == <var>63</var>);</td></tr>
<tr><th id="812">812</th><td>  }</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrx</span>:</td></tr>
<tr><th id="815">815</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrx</span>:</td></tr>
<tr><th id="816">816</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrx64&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrx64</span>:</td></tr>
<tr><th id="817">817</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrx</span>:</td></tr>
<tr><th id="818">818</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrx</span>:</td></tr>
<tr><th id="819">819</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrx64&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrx64</span>: {</td></tr>
<tr><th id="820">820</th><td>    <em>unsigned</em> Imm = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="821">821</th><td>    <b>switch</b> (AArch64_AM::getArithExtendType(Imm)) {</td></tr>
<tr><th id="822">822</th><td>    <b>default</b>:</td></tr>
<tr><th id="823">823</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> AArch64_AM::UXTB:</td></tr>
<tr><th id="825">825</th><td>    <b>case</b> AArch64_AM::UXTH:</td></tr>
<tr><th id="826">826</th><td>    <b>case</b> AArch64_AM::UXTW:</td></tr>
<tr><th id="827">827</th><td>    <b>case</b> AArch64_AM::UXTX:</td></tr>
<tr><th id="828">828</th><td>      <b>return</b> AArch64_AM::getArithShiftValue(Imm) == <var>0</var>;</td></tr>
<tr><th id="829">829</th><td>    }</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBroW</span>:</td></tr>
<tr><th id="833">833</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBroX</span>:</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRBroW</span>:</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRBroX</span>:</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRDroW</span>:</td></tr>
<tr><th id="837">837</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRDroX</span>:</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHroW</span>:</td></tr>
<tr><th id="839">839</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHroX</span>:</td></tr>
<tr><th id="840">840</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRHroW</span>:</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRHroX</span>:</td></tr>
<tr><th id="842">842</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRQroW</span>:</td></tr>
<tr><th id="843">843</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRQroX</span>:</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBWroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWroW</span>:</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBWroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWroX</span>:</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBXroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXroW</span>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBXroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXroX</span>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHWroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWroW</span>:</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHWroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWroX</span>:</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHXroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXroW</span>:</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHXroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXroX</span>:</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWroW</span>:</td></tr>
<tr><th id="853">853</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWroX</span>:</td></tr>
<tr><th id="854">854</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRSroW</span>:</td></tr>
<tr><th id="855">855</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRSroX</span>:</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRWroW</span>:</td></tr>
<tr><th id="857">857</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRWroX</span>:</td></tr>
<tr><th id="858">858</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXroW&apos; in namespace &apos;llvm::AArch64&apos;">LDRXroW</span>:</td></tr>
<tr><th id="859">859</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXroX&apos; in namespace &apos;llvm::AArch64&apos;">LDRXroX</span>:</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;PRFMroW&apos; in namespace &apos;llvm::AArch64&apos;">PRFMroW</span>:</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;PRFMroX&apos; in namespace &apos;llvm::AArch64&apos;">PRFMroX</span>:</td></tr>
<tr><th id="862">862</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBroW&apos; in namespace &apos;llvm::AArch64&apos;">STRBBroW</span>:</td></tr>
<tr><th id="863">863</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBroX&apos; in namespace &apos;llvm::AArch64&apos;">STRBBroX</span>:</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBroW&apos; in namespace &apos;llvm::AArch64&apos;">STRBroW</span>:</td></tr>
<tr><th id="865">865</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBroX&apos; in namespace &apos;llvm::AArch64&apos;">STRBroX</span>:</td></tr>
<tr><th id="866">866</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDroW&apos; in namespace &apos;llvm::AArch64&apos;">STRDroW</span>:</td></tr>
<tr><th id="867">867</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDroX&apos; in namespace &apos;llvm::AArch64&apos;">STRDroX</span>:</td></tr>
<tr><th id="868">868</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHroW&apos; in namespace &apos;llvm::AArch64&apos;">STRHHroW</span>:</td></tr>
<tr><th id="869">869</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHroX&apos; in namespace &apos;llvm::AArch64&apos;">STRHHroX</span>:</td></tr>
<tr><th id="870">870</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHroW&apos; in namespace &apos;llvm::AArch64&apos;">STRHroW</span>:</td></tr>
<tr><th id="871">871</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHroX&apos; in namespace &apos;llvm::AArch64&apos;">STRHroX</span>:</td></tr>
<tr><th id="872">872</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQroW&apos; in namespace &apos;llvm::AArch64&apos;">STRQroW</span>:</td></tr>
<tr><th id="873">873</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQroX&apos; in namespace &apos;llvm::AArch64&apos;">STRQroX</span>:</td></tr>
<tr><th id="874">874</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSroW&apos; in namespace &apos;llvm::AArch64&apos;">STRSroW</span>:</td></tr>
<tr><th id="875">875</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSroX&apos; in namespace &apos;llvm::AArch64&apos;">STRSroX</span>:</td></tr>
<tr><th id="876">876</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWroW&apos; in namespace &apos;llvm::AArch64&apos;">STRWroW</span>:</td></tr>
<tr><th id="877">877</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWroX&apos; in namespace &apos;llvm::AArch64&apos;">STRWroX</span>:</td></tr>
<tr><th id="878">878</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXroW&apos; in namespace &apos;llvm::AArch64&apos;">STRXroW</span>:</td></tr>
<tr><th id="879">879</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXroX&apos; in namespace &apos;llvm::AArch64&apos;">STRXroX</span>: {</td></tr>
<tr><th id="880">880</th><td>    <em>unsigned</em> IsSigned = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="881">881</th><td>    <b>return</b> !IsSigned;</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td>  }</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isSEHInstruction' data-ref="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE">isSEHInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="87MI">MI</dfn>) {</td></tr>
<tr><th id="887">887</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88Opc" title='Opc' data-type='unsigned int' data-ref="88Opc">Opc</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="888">888</th><td>  <b>switch</b> (<a class="local col8 ref" href="#88Opc" title='Opc' data-ref="88Opc">Opc</a>) {</td></tr>
<tr><th id="889">889</th><td>    <b>default</b>:</td></tr>
<tr><th id="890">890</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="891">891</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_StackAlloc&apos; in namespace &apos;llvm::AArch64&apos;">SEH_StackAlloc</span>:</td></tr>
<tr><th id="892">892</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveFPLR&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveFPLR</span>:</td></tr>
<tr><th id="893">893</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveFPLR_X&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveFPLR_X</span>:</td></tr>
<tr><th id="894">894</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveReg&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveReg</span>:</td></tr>
<tr><th id="895">895</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveReg_X&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveReg_X</span>:</td></tr>
<tr><th id="896">896</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveRegP&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveRegP</span>:</td></tr>
<tr><th id="897">897</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveRegP_X&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveRegP_X</span>:</td></tr>
<tr><th id="898">898</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveFReg&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveFReg</span>:</td></tr>
<tr><th id="899">899</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveFReg_X&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveFReg_X</span>:</td></tr>
<tr><th id="900">900</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveFRegP&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveFRegP</span>:</td></tr>
<tr><th id="901">901</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SaveFRegP_X&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SaveFRegP_X</span>:</td></tr>
<tr><th id="902">902</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_SetFP&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SetFP</span>:</td></tr>
<tr><th id="903">903</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_AddFP&apos; in namespace &apos;llvm::AArch64&apos;">SEH_AddFP</span>:</td></tr>
<tr><th id="904">904</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_Nop&apos; in namespace &apos;llvm::AArch64&apos;">SEH_Nop</span>:</td></tr>
<tr><th id="905">905</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_PrologEnd&apos; in namespace &apos;llvm::AArch64&apos;">SEH_PrologEnd</span>:</td></tr>
<tr><th id="906">906</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_EpilogStart&apos; in namespace &apos;llvm::AArch64&apos;">SEH_EpilogStart</span>:</td></tr>
<tr><th id="907">907</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SEH_EpilogEnd&apos; in namespace &apos;llvm::AArch64&apos;">SEH_EpilogEnd</span>:</td></tr>
<tr><th id="908">908</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="909">909</th><td>  }</td></tr>
<tr><th id="910">910</th><td>}</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::AArch64InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="89MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="89MI">MI</dfn>,</td></tr>
<tr><th id="913">913</th><td>                                             <em>unsigned</em> &amp;<dfn class="local col0 decl" id="90SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="90SrcReg">SrcReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="91DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="91DstReg">DstReg</dfn>,</td></tr>
<tr><th id="914">914</th><td>                                             <em>unsigned</em> &amp;<dfn class="local col2 decl" id="92SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="92SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="915">915</th><td>  <b>switch</b> (<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="916">916</th><td>  <b>default</b>:</td></tr>
<tr><th id="917">917</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="918">918</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span>: <i>// aka sxtw</i></td></tr>
<tr><th id="919">919</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>: <i>// aka uxtw</i></td></tr>
<tr><th id="920">920</th><td>    <i>// Check for the 32 -&gt; 64 bit extension case, these instructions can do</i></td></tr>
<tr><th id="921">921</th><td><i>    // much more.</i></td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).getImm() != <var>0</var> || MI.getOperand(<var>3</var>).getImm() != <var>31</var>)</td></tr>
<tr><th id="923">923</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="924">924</th><td>    <i>// This is a signed or unsigned 32 -&gt; 64 bit extension.</i></td></tr>
<tr><th id="925">925</th><td>    <a class="local col0 ref" href="#90SrcReg" title='SrcReg' data-ref="90SrcReg">SrcReg</a> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="926">926</th><td>    <a class="local col1 ref" href="#91DstReg" title='DstReg' data-ref="91DstReg">DstReg</a> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="927">927</th><td>    SubIdx = AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>;</td></tr>
<tr><th id="928">928</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="929">929</th><td>  }</td></tr>
<tr><th id="930">930</th><td>}</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(</td></tr>
<tr><th id="933">933</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="93MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="94MIb">MIb</dfn>, <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col5 decl" id="95AA" title='AA' data-type='AliasAnalysis *' data-ref="95AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="934">934</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col6 decl" id="96TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="96TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="935">935</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="97BaseOpA" title='BaseOpA' data-type='const llvm::MachineOperand *' data-ref="97BaseOpA">BaseOpA</dfn> = <b>nullptr</b>, *<dfn class="local col8 decl" id="98BaseOpB" title='BaseOpB' data-type='const llvm::MachineOperand *' data-ref="98BaseOpB">BaseOpB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="936">936</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="99OffsetA" title='OffsetA' data-type='int64_t' data-ref="99OffsetA">OffsetA</dfn> = <var>0</var>, <dfn class="local col0 decl" id="100OffsetB" title='OffsetB' data-type='int64_t' data-ref="100OffsetB">OffsetB</dfn> = <var>0</var>;</td></tr>
<tr><th id="937">937</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101WidthA" title='WidthA' data-type='unsigned int' data-ref="101WidthA">WidthA</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102WidthB" title='WidthB' data-type='unsigned int' data-ref="102WidthB">WidthB</dfn> = <var>0</var>;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MIa.mayLoadOrStore() &amp;&amp; &quot;MIa must be a load or store.&quot;) ? void (0) : __assert_fail (&quot;MIa.mayLoadOrStore() &amp;&amp; \&quot;MIa must be a load or store.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 939, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#93MIa" title='MIa' data-ref="93MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"MIa must be a load or store."</q>);</td></tr>
<tr><th id="940">940</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MIb.mayLoadOrStore() &amp;&amp; &quot;MIb must be a load or store.&quot;) ? void (0) : __assert_fail (&quot;MIb.mayLoadOrStore() &amp;&amp; \&quot;MIb must be a load or store.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 940, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#94MIb" title='MIb' data-ref="94MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"MIb must be a load or store."</q>);</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <b>if</b> (<a class="local col3 ref" href="#93MIa" title='MIa' data-ref="93MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col4 ref" href="#94MIb" title='MIb' data-ref="94MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="943">943</th><td>      <a class="local col3 ref" href="#93MIa" title='MIa' data-ref="93MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col4 ref" href="#94MIb" title='MIb' data-ref="94MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="944">944</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <i>// Retrieve the base, offset from the base and width. Width</i></td></tr>
<tr><th id="947">947</th><td><i>  // is the size of memory that is being loaded/stored (e.g. 1, 2, 4, 8).  If</i></td></tr>
<tr><th id="948">948</th><td><i>  // base are identical, and the offset of a lower memory access +</i></td></tr>
<tr><th id="949">949</th><td><i>  // the width doesn't overlap the offset of a higher memory access,</i></td></tr>
<tr><th id="950">950</th><td><i>  // then the memory accesses are different.</i></td></tr>
<tr><th id="951">951</th><td>  <b>if</b> (getMemOperandWithOffsetWidth(MIa, BaseOpA, OffsetA, WidthA, TRI) &amp;&amp;</td></tr>
<tr><th id="952">952</th><td>      getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) {</td></tr>
<tr><th id="953">953</th><td>    <b>if</b> (<a class="local col7 ref" href="#97BaseOpA" title='BaseOpA' data-ref="97BaseOpA">BaseOpA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col8 ref" href="#98BaseOpB" title='BaseOpB' data-ref="98BaseOpB">BaseOpB</a>)) {</td></tr>
<tr><th id="954">954</th><td>      <em>int</em> <dfn class="local col3 decl" id="103LowOffset" title='LowOffset' data-type='int' data-ref="103LowOffset">LowOffset</dfn> = <a class="local col9 ref" href="#99OffsetA" title='OffsetA' data-ref="99OffsetA">OffsetA</a> &lt; <a class="local col0 ref" href="#100OffsetB" title='OffsetB' data-ref="100OffsetB">OffsetB</a> ? <a class="local col9 ref" href="#99OffsetA" title='OffsetA' data-ref="99OffsetA">OffsetA</a> : <a class="local col0 ref" href="#100OffsetB" title='OffsetB' data-ref="100OffsetB">OffsetB</a>;</td></tr>
<tr><th id="955">955</th><td>      <em>int</em> <dfn class="local col4 decl" id="104HighOffset" title='HighOffset' data-type='int' data-ref="104HighOffset">HighOffset</dfn> = <a class="local col9 ref" href="#99OffsetA" title='OffsetA' data-ref="99OffsetA">OffsetA</a> &lt; <a class="local col0 ref" href="#100OffsetB" title='OffsetB' data-ref="100OffsetB">OffsetB</a> ? <a class="local col0 ref" href="#100OffsetB" title='OffsetB' data-ref="100OffsetB">OffsetB</a> : <a class="local col9 ref" href="#99OffsetA" title='OffsetA' data-ref="99OffsetA">OffsetA</a>;</td></tr>
<tr><th id="956">956</th><td>      <em>int</em> <dfn class="local col5 decl" id="105LowWidth" title='LowWidth' data-type='int' data-ref="105LowWidth">LowWidth</dfn> = (<a class="local col3 ref" href="#103LowOffset" title='LowOffset' data-ref="103LowOffset">LowOffset</a> == <a class="local col9 ref" href="#99OffsetA" title='OffsetA' data-ref="99OffsetA">OffsetA</a>) ? <a class="local col1 ref" href="#101WidthA" title='WidthA' data-ref="101WidthA">WidthA</a> : <a class="local col2 ref" href="#102WidthB" title='WidthB' data-ref="102WidthB">WidthB</a>;</td></tr>
<tr><th id="957">957</th><td>      <b>if</b> (<a class="local col3 ref" href="#103LowOffset" title='LowOffset' data-ref="103LowOffset">LowOffset</a> + <a class="local col5 ref" href="#105LowWidth" title='LowWidth' data-ref="105LowWidth">LowWidth</a> &lt;= <a class="local col4 ref" href="#104HighOffset" title='HighOffset' data-ref="104HighOffset">HighOffset</a>)</td></tr>
<tr><th id="958">958</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="959">959</th><td>    }</td></tr>
<tr><th id="960">960</th><td>  }</td></tr>
<tr><th id="961">961</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="962">962</th><td>}</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn>,</td></tr>
<tr><th id="965">965</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="107MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="107MBB">MBB</dfn>,</td></tr>
<tr><th id="966">966</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="108MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="108MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">isSchedulingBoundary</span>(MI, MBB, MF))</td></tr>
<tr><th id="968">968</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="969">969</th><td>  <b>switch</b> (<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="970">970</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>:</td></tr>
<tr><th id="971">971</th><td>    <i>// CSDB hints are scheduling barriers.</i></td></tr>
<tr><th id="972">972</th><td>    <b>if</b> (MI.getOperand(<var>0</var>).getImm() == <var>0x14</var>)</td></tr>
<tr><th id="973">973</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="974">974</th><td>    <b>break</b>;</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DSB&apos; in namespace &apos;llvm::AArch64&apos;">DSB</span>:</td></tr>
<tr><th id="976">976</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ISB&apos; in namespace &apos;llvm::AArch64&apos;">ISB</span>:</td></tr>
<tr><th id="977">977</th><td>    <i>// DSB and ISB also are scheduling barriers.</i></td></tr>
<tr><th id="978">978</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="979">979</th><td>  <b>default</b>:;</td></tr>
<tr><th id="980">980</th><td>  }</td></tr>
<tr><th id="981">981</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isSEHInstruction' data-ref="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE">isSEHInstruction</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>);</td></tr>
<tr><th id="982">982</th><td>}</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="985">985</th><td><i class="doc">/// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</i></td></tr>
<tr><th id="986">986</th><td><i class="doc">/// Return true if the comparison instruction can be analyzed.</i></td></tr>
<tr><th id="987">987</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::AArch64InstrInfo::analyzeCompare' data-ref="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="109MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="110SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="110SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="988">988</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col1 decl" id="111SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="111SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="112CmpMask" title='CmpMask' data-type='int &amp;' data-ref="112CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="989">989</th><td>                                      <em>int</em> &amp;<dfn class="local col3 decl" id="113CmpValue" title='CmpValue' data-type='int &amp;' data-ref="113CmpValue">CmpValue</dfn>) <em>const</em> {</td></tr>
<tr><th id="990">990</th><td>  <i>// The first operand can be a frame index where we'd normally expect a</i></td></tr>
<tr><th id="991">991</th><td><i>  // register.</i></td></tr>
<tr><th id="992">992</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() &gt;= 2 &amp;&amp; &quot;All AArch64 cmps should have 2 operands&quot;) ? void (0) : __assert_fail (&quot;MI.getNumOperands() &gt;= 2 &amp;&amp; \&quot;All AArch64 cmps should have 2 operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 992, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt;= <var>2</var> &amp;&amp; <q>"All AArch64 cmps should have 2 operands"</q>);</td></tr>
<tr><th id="993">993</th><td>  <b>if</b> (!<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="994">994</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <b>switch</b> (<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="997">997</th><td>  <b>default</b>:</td></tr>
<tr><th id="998">998</th><td>    <b>break</b>;</td></tr>
<tr><th id="999">999</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="1000">1000</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>:</td></tr>
<tr><th id="1001">1001</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrx</span>:</td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="1003">1003</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>:</td></tr>
<tr><th id="1004">1004</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrx</span>:</td></tr>
<tr><th id="1005">1005</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:</td></tr>
<tr><th id="1006">1006</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrs</span>:</td></tr>
<tr><th id="1007">1007</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrx</span>:</td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:</td></tr>
<tr><th id="1009">1009</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrs</span>:</td></tr>
<tr><th id="1010">1010</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrx</span>:</td></tr>
<tr><th id="1011">1011</th><td>    <i>// Replace SUBSWrr with SUBWrr if NZCV is not used.</i></td></tr>
<tr><th id="1012">1012</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1013">1013</th><td>    <a class="local col1 ref" href="#111SrcReg2" title='SrcReg2' data-ref="111SrcReg2">SrcReg2</a> = <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1014">1014</th><td>    <a class="local col2 ref" href="#112CmpMask" title='CmpMask' data-ref="112CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1015">1015</th><td>    <a class="local col3 ref" href="#113CmpValue" title='CmpValue' data-ref="113CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="1016">1016</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1017">1017</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>:</td></tr>
<tr><th id="1018">1018</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>:</td></tr>
<tr><th id="1019">1019</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>:</td></tr>
<tr><th id="1020">1020</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>:</td></tr>
<tr><th id="1021">1021</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col1 ref" href="#111SrcReg2" title='SrcReg2' data-ref="111SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="1023">1023</th><td>    <a class="local col2 ref" href="#112CmpMask" title='CmpMask' data-ref="112CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1024">1024</th><td>    <i>// FIXME: In order to convert CmpValue to 0 or 1</i></td></tr>
<tr><th id="1025">1025</th><td>    <a class="local col3 ref" href="#113CmpValue" title='CmpValue' data-ref="113CmpValue">CmpValue</a> = <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="1026">1026</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1027">1027</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>:</td></tr>
<tr><th id="1028">1028</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXri</span>:</td></tr>
<tr><th id="1029">1029</th><td>    <i>// ANDS does not use the same encoding scheme as the others xxxS</i></td></tr>
<tr><th id="1030">1030</th><td><i>    // instructions.</i></td></tr>
<tr><th id="1031">1031</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1032">1032</th><td>    <a class="local col1 ref" href="#111SrcReg2" title='SrcReg2' data-ref="111SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="1033">1033</th><td>    <a class="local col2 ref" href="#112CmpMask" title='CmpMask' data-ref="112CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="1034">1034</th><td>    <i>// FIXME:The return val type of decodeLogicalImmediate is uint64_t,</i></td></tr>
<tr><th id="1035">1035</th><td><i>    // while the type of CmpValue is int. When converting uint64_t to int,</i></td></tr>
<tr><th id="1036">1036</th><td><i>    // the high 32 bits of uint64_t will be lost.</i></td></tr>
<tr><th id="1037">1037</th><td><i>    // In fact it causes a bug in spec2006-483.xalancbmk</i></td></tr>
<tr><th id="1038">1038</th><td><i>    // CmpValue is only used to compare with zero in OptimizeCompareInstr</i></td></tr>
<tr><th id="1039">1039</th><td>    CmpValue = AArch64_AM::decodeLogicalImmediate(</td></tr>
<tr><th id="1040">1040</th><td>                   MI.getOperand(<var>2</var>).getImm(),</td></tr>
<tr><th id="1041">1041</th><td>                   MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span> ? <var>32</var> : <var>64</var>) != <var>0</var>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1043">1043</th><td>  }</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1046">1046</th><td>}</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-type='bool UpdateOperandRegClass(llvm::MachineInstr &amp; Instr)' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="114Instr">Instr</dfn>) {</td></tr>
<tr><th id="1049">1049</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="115MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="115MBB">MBB</dfn> = <a class="local col4 ref" href="#114Instr" title='Instr' data-ref="114Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1050">1050</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB &amp;&amp; &quot;Can&apos;t get MachineBasicBlock here&quot;) ? void (0) : __assert_fail (&quot;MBB &amp;&amp; \&quot;Can&apos;t get MachineBasicBlock here\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1050, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a> &amp;&amp; <q>"Can't get MachineBasicBlock here"</q>);</td></tr>
<tr><th id="1051">1051</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="116MF" title='MF' data-type='llvm::MachineFunction *' data-ref="116MF">MF</dfn> = <a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;Can&apos;t get MachineFunction here&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;Can&apos;t get MachineFunction here\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1052, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#116MF" title='MF' data-ref="116MF">MF</a> &amp;&amp; <q>"Can't get MachineFunction here"</q>);</td></tr>
<tr><th id="1053">1053</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="117TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="117TII">TII</dfn> = <a class="local col6 ref" href="#116MF" title='MF' data-ref="116MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1054">1054</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="118TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="118TRI">TRI</dfn> = <a class="local col6 ref" href="#116MF" title='MF' data-ref="116MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1055">1055</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="119MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="119MRI">MRI</dfn> = &amp;<a class="local col6 ref" href="#116MF" title='MF' data-ref="116MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="120OpIdx" title='OpIdx' data-type='unsigned int' data-ref="120OpIdx">OpIdx</dfn> = <var>0</var>, <dfn class="local col1 decl" id="121EndIdx" title='EndIdx' data-type='unsigned int' data-ref="121EndIdx">EndIdx</dfn> = <a class="local col4 ref" href="#114Instr" title='Instr' data-ref="114Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#120OpIdx" title='OpIdx' data-ref="120OpIdx">OpIdx</a> &lt; <a class="local col1 ref" href="#121EndIdx" title='EndIdx' data-ref="121EndIdx">EndIdx</a>;</td></tr>
<tr><th id="1058">1058</th><td>       ++<a class="local col0 ref" href="#120OpIdx" title='OpIdx' data-ref="120OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="1059">1059</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="122MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="122MO">MO</dfn> = <a class="local col4 ref" href="#114Instr" title='Instr' data-ref="114Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#120OpIdx" title='OpIdx' data-ref="120OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1060">1060</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="123OpRegCstraints" title='OpRegCstraints' data-type='const llvm::TargetRegisterClass *' data-ref="123OpRegCstraints">OpRegCstraints</dfn> =</td></tr>
<tr><th id="1061">1061</th><td>        <a class="local col4 ref" href="#114Instr" title='Instr' data-ref="114Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraint' data-ref="_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraint</a>(<a class="local col0 ref" href="#120OpIdx" title='OpIdx' data-ref="120OpIdx">OpIdx</a>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <a class="local col8 ref" href="#118TRI" title='TRI' data-ref="118TRI">TRI</a>);</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>    <i>// If there's no constraint, there's nothing to do.</i></td></tr>
<tr><th id="1064">1064</th><td>    <b>if</b> (!<a class="local col3 ref" href="#123OpRegCstraints" title='OpRegCstraints' data-ref="123OpRegCstraints">OpRegCstraints</a>)</td></tr>
<tr><th id="1065">1065</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1066">1066</th><td>    <i>// If the operand is a frame index, there's nothing to do here.</i></td></tr>
<tr><th id="1067">1067</th><td><i>    // A frame index operand will resolve correctly during PEI.</i></td></tr>
<tr><th id="1068">1068</th><td>    <b>if</b> (<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1069">1069</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; &quot;Operand has register constraints without being a register!&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; \&quot;Operand has register constraints without being a register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1072, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1072">1072</th><td>           <q>"Operand has register constraints without being a register!"</q>);</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="124Reg" title='Reg' data-type='unsigned int' data-ref="124Reg">Reg</dfn> = <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1075">1075</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#124Reg" title='Reg' data-ref="124Reg">Reg</a>)) {</td></tr>
<tr><th id="1076">1076</th><td>      <b>if</b> (!<a class="local col3 ref" href="#123OpRegCstraints" title='OpRegCstraints' data-ref="123OpRegCstraints">OpRegCstraints</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#124Reg" title='Reg' data-ref="124Reg">Reg</a>))</td></tr>
<tr><th id="1077">1077</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1078">1078</th><td>    } <b>else</b> <b>if</b> (!<a class="local col3 ref" href="#123OpRegCstraints" title='OpRegCstraints' data-ref="123OpRegCstraints">OpRegCstraints</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#119MRI" title='MRI' data-ref="119MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#124Reg" title='Reg' data-ref="124Reg">Reg</a>)) &amp;&amp;</td></tr>
<tr><th id="1079">1079</th><td>               !<a class="local col9 ref" href="#119MRI" title='MRI' data-ref="119MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col4 ref" href="#124Reg" title='Reg' data-ref="124Reg">Reg</a>, <a class="local col3 ref" href="#123OpRegCstraints" title='OpRegCstraints' data-ref="123OpRegCstraints">OpRegCstraints</a>))</td></tr>
<tr><th id="1080">1080</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1081">1081</th><td>  }</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1084">1084</th><td>}</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><i class="doc" data-doc="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">/// Return the opcode that does not set flags when possible - otherwise</i></td></tr>
<tr><th id="1087">1087</th><td><i class="doc" data-doc="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">/// return the original opcode. The caller is responsible to do the actual</i></td></tr>
<tr><th id="1088">1088</th><td><i class="doc" data-doc="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">/// substitution and legality checking.</i></td></tr>
<tr><th id="1089">1089</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" title='convertToNonFlagSettingOpc' data-type='unsigned int convertToNonFlagSettingOpc(const llvm::MachineInstr &amp; MI)' data-ref="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">convertToNonFlagSettingOpc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="125MI">MI</dfn>) {</td></tr>
<tr><th id="1090">1090</th><td>  <i>// Don't convert all compare instructions, because for some the zero register</i></td></tr>
<tr><th id="1091">1091</th><td><i>  // encoding becomes the sp register.</i></td></tr>
<tr><th id="1092">1092</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126MIDefinesZeroReg" title='MIDefinesZeroReg' data-type='bool' data-ref="126MIDefinesZeroReg">MIDefinesZeroReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="1093">1093</th><td>  <b>if</b> (MI.definesRegister(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>) || MI.definesRegister(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>))</td></tr>
<tr><th id="1094">1094</th><td>    <a class="local col6 ref" href="#126MIDefinesZeroReg" title='MIDefinesZeroReg' data-ref="126MIDefinesZeroReg">MIDefinesZeroReg</a> = <b>true</b>;</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <b>switch</b> (<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1097">1097</th><td>  <b>default</b>:</td></tr>
<tr><th id="1098">1098</th><td>    <b>return</b> <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:</td></tr>
<tr><th id="1100">1100</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>;</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>:</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span> : AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>;</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrs</span>:</td></tr>
<tr><th id="1104">1104</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;ADDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrs</span> : AArch64::<span class='error' title="no member named &apos;ADDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrs</span>;</td></tr>
<tr><th id="1105">1105</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrx</span>:</td></tr>
<tr><th id="1106">1106</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrx</span>;</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:</td></tr>
<tr><th id="1108">1108</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>;</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>:</td></tr>
<tr><th id="1110">1110</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span> : AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>;</td></tr>
<tr><th id="1111">1111</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrs</span>:</td></tr>
<tr><th id="1112">1112</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;ADDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrs</span> : AArch64::<span class='error' title="no member named &apos;ADDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrs</span>;</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrx</span>:</td></tr>
<tr><th id="1114">1114</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrx</span>;</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>;</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>:</td></tr>
<tr><th id="1118">1118</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span> : AArch64::<span class='error' title="no member named &apos;SUBWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBWri</span>;</td></tr>
<tr><th id="1119">1119</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>:</td></tr>
<tr><th id="1120">1120</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span> : AArch64::<span class='error' title="no member named &apos;SUBWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrs</span>;</td></tr>
<tr><th id="1121">1121</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrx</span>:</td></tr>
<tr><th id="1122">1122</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrx</span>;</td></tr>
<tr><th id="1123">1123</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="1124">1124</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>;</td></tr>
<tr><th id="1125">1125</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>:</td></tr>
<tr><th id="1126">1126</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span> : AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>;</td></tr>
<tr><th id="1127">1127</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>:</td></tr>
<tr><th id="1128">1128</th><td>    <b>return</b> MIDefinesZeroReg ? AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span> : AArch64::<span class='error' title="no member named &apos;SUBXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrs</span>;</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrx</span>:</td></tr>
<tr><th id="1130">1130</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrx</span>;</td></tr>
<tr><th id="1131">1131</th><td>  }</td></tr>
<tr><th id="1132">1132</th><td>}</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><b>enum</b> <dfn class="type def" id="AccessKind" title='AccessKind' data-ref="AccessKind">AccessKind</dfn> { <dfn class="enum" id="AccessKind::AK_Write" title='AccessKind::AK_Write' data-ref="AccessKind::AK_Write">AK_Write</dfn> = <var>0x01</var>, <dfn class="enum" id="AccessKind::AK_Read" title='AccessKind::AK_Read' data-ref="AccessKind::AK_Read">AK_Read</dfn> = <var>0x10</var>, <dfn class="enum" id="AccessKind::AK_All" title='AccessKind::AK_All' data-ref="AccessKind::AK_All">AK_All</dfn> = <var>0x11</var> };</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">/// True when condition flags are accessed (either by writing or reading)</i></td></tr>
<tr><th id="1137">1137</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">/// on the instruction trace starting at From and ending at To.</i></td></tr>
<tr><th id="1138">1138</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">///</i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">/// Note: If From and To are from different blocks it's assumed CC are accessed</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc" data-doc="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">///       on the path.</i></td></tr>
<tr><th id="1141">1141</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" title='areCFlagsAccessedBetweenInstrs' data-type='bool areCFlagsAccessedBetweenInstrs(MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const llvm::TargetRegisterInfo * TRI, const AccessKind AccessToCheck = AK_All)' data-ref="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">areCFlagsAccessedBetweenInstrs</dfn>(</td></tr>
<tr><th id="1142">1142</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="127From" title='From' data-type='MachineBasicBlock::iterator' data-ref="127From">From</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="128To" title='To' data-type='MachineBasicBlock::iterator' data-ref="128To">To</dfn>,</td></tr>
<tr><th id="1143">1143</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="129TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="129TRI">TRI</dfn>, <em>const</em> <a class="type" href="#AccessKind" title='AccessKind' data-ref="AccessKind">AccessKind</a> <dfn class="local col0 decl" id="130AccessToCheck" title='AccessToCheck' data-type='const AccessKind' data-ref="130AccessToCheck">AccessToCheck</dfn> = <a class="enum" href="#AccessKind::AK_All" title='AccessKind::AK_All' data-ref="AccessKind::AK_All">AK_All</a>) {</td></tr>
<tr><th id="1144">1144</th><td>  <i>// Early exit if To is at the beginning of the BB.</i></td></tr>
<tr><th id="1145">1145</th><td>  <b>if</b> (<a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1146">1146</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <i>// Check whether the instructions are in the same basic block</i></td></tr>
<tr><th id="1149">1149</th><td><i>  // If not, assume the condition flags might get modified somewhere.</i></td></tr>
<tr><th id="1150">1150</th><td>  <b>if</b> (<a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col7 ref" href="#127From" title='From' data-ref="127From">From</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1151">1151</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <i>// From must be above To.</i></td></tr>
<tr><th id="1154">1154</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::find_if(++To.getReverse(), To-&gt;getParent()-&gt;rend(), [From](MachineInstr &amp;MI) { return MI.getIterator() == From; }) != To-&gt;getParent()-&gt;rend()) ? void (0) : __assert_fail (&quot;std::find_if(++To.getReverse(), To-&gt;getParent()-&gt;rend(), [From](MachineInstr &amp;MI) { return MI.getIterator() == From; }) != To-&gt;getParent()-&gt;rend()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>(), <a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(),</td></tr>
<tr><th id="1155">1155</th><td>                      [From](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="131MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="131MI">MI</dfn>) {</td></tr>
<tr><th id="1156">1156</th><td>                        <b>return</b> <a class="local col1 ref" href="#1154" title='MI' data-ref="131MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col7 ref" href="#127From" title='From' data-ref="127From">From</a>;</td></tr>
<tr><th id="1157">1157</th><td>                      }) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>());</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>  <i>// We iterate backward starting \p To until we hit \p From.</i></td></tr>
<tr><th id="1160">1160</th><td>  <b>for</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a>; <a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#127From" title='From' data-ref="127From">From</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a>) {</td></tr>
<tr><th id="1161">1161</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="132Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#128To" title='To' data-ref="128To">To</a>;</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>    <b>if</b> (((AccessToCheck &amp; AK_Write) &amp;&amp;</td></tr>
<tr><th id="1164">1164</th><td>         Instr.modifiesRegister(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, TRI)) ||</td></tr>
<tr><th id="1165">1165</th><td>        ((AccessToCheck &amp; AK_Read) &amp;&amp; Instr.readsRegister(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, TRI)))</td></tr>
<tr><th id="1166">1166</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1167">1167</th><td>  }</td></tr>
<tr><th id="1168">1168</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1169">1169</th><td>}</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td><i class="doc">/// Try to optimize a compare instruction. A compare instruction is an</i></td></tr>
<tr><th id="1172">1172</th><td><i class="doc">/// instruction which produces AArch64::NZCV. It can be truly compare</i></td></tr>
<tr><th id="1173">1173</th><td><i class="doc">/// instruction</i></td></tr>
<tr><th id="1174">1174</th><td><i class="doc">/// when there are no uses of its destination register.</i></td></tr>
<tr><th id="1175">1175</th><td><i class="doc">///</i></td></tr>
<tr><th id="1176">1176</th><td><i class="doc">/// The following steps are tried in order:</i></td></tr>
<tr><th id="1177">1177</th><td><i class="doc">/// 1. Convert CmpInstr into an unconditional version.</i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc">/// 2. Remove CmpInstr if above there is an instruction producing a needed</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc">///    condition code or an instruction which can be converted into such an</i></td></tr>
<tr><th id="1180">1180</th><td><i class="doc">///    instruction.</i></td></tr>
<tr><th id="1181">1181</th><td><i class="doc">///    Only comparison with zero is supported.</i></td></tr>
<tr><th id="1182">1182</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(</td></tr>
<tr><th id="1183">1183</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="133CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="134SrcReg" title='SrcReg' data-type='unsigned int' data-ref="134SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="135SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="135SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col6 decl" id="136CmpMask" title='CmpMask' data-type='int' data-ref="136CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="1184">1184</th><td>    <em>int</em> <dfn class="local col7 decl" id="137CmpValue" title='CmpValue' data-type='int' data-ref="137CmpValue">CmpValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="138MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="138MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1185">1185</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CmpInstr.getParent()) ? void (0) : __assert_fail (&quot;CmpInstr.getParent()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="1186">1186</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI) ? void (0) : __assert_fail (&quot;MRI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1186, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#138MRI" title='MRI' data-ref="138MRI">MRI</a>);</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <i>// Replace SUBSWrr with SUBWrr if NZCV is not used.</i></td></tr>
<tr><th id="1189">1189</th><td>  <em>int</em> <dfn class="local col9 decl" id="139DeadNZCVIdx" title='DeadNZCVIdx' data-type='int' data-ref="139DeadNZCVIdx">DeadNZCVIdx</dfn> = CmpInstr.findRegisterDefOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, <b>true</b>);</td></tr>
<tr><th id="1190">1190</th><td>  <b>if</b> (<a class="local col9 ref" href="#139DeadNZCVIdx" title='DeadNZCVIdx' data-ref="139DeadNZCVIdx">DeadNZCVIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="1191">1191</th><td>    <b>if</b> (CmpInstr.definesRegister(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>) ||</td></tr>
<tr><th id="1192">1192</th><td>        CmpInstr.definesRegister(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="1193">1193</th><td>      <a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1194">1194</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1195">1195</th><td>    }</td></tr>
<tr><th id="1196">1196</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140Opc" title='Opc' data-type='unsigned int' data-ref="140Opc">Opc</dfn> = <a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1197">1197</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="141NewOpc" title='NewOpc' data-type='unsigned int' data-ref="141NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" title='convertToNonFlagSettingOpc' data-use='c' data-ref="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">convertToNonFlagSettingOpc</a>(<a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>);</td></tr>
<tr><th id="1198">1198</th><td>    <b>if</b> (<a class="local col1 ref" href="#141NewOpc" title='NewOpc' data-ref="141NewOpc">NewOpc</a> == <a class="local col0 ref" href="#140Opc" title='Opc' data-ref="140Opc">Opc</a>)</td></tr>
<tr><th id="1199">1199</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1200">1200</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="142MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="142MCID">MCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc);</td></tr>
<tr><th id="1201">1201</th><td>    <a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#142MCID" title='MCID' data-ref="142MCID">MCID</a>);</td></tr>
<tr><th id="1202">1202</th><td>    <a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#139DeadNZCVIdx" title='DeadNZCVIdx' data-ref="139DeadNZCVIdx">DeadNZCVIdx</a>);</td></tr>
<tr><th id="1203">1203</th><td>    <em>bool</em> <dfn class="local col3 decl" id="143succeeded" title='succeeded' data-type='bool' data-ref="143succeeded">succeeded</dfn> = <a class="tu ref" href="#_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-use='c' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</a>(<span class='refarg'><a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a></span>);</td></tr>
<tr><th id="1204">1204</th><td>    (<em>void</em>)<a class="local col3 ref" href="#143succeeded" title='succeeded' data-ref="143succeeded">succeeded</a>;</td></tr>
<tr><th id="1205">1205</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (succeeded &amp;&amp; &quot;Some operands reg class are incompatible!&quot;) ? void (0) : __assert_fail (&quot;succeeded &amp;&amp; \&quot;Some operands reg class are incompatible!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1205, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#143succeeded" title='succeeded' data-ref="143succeeded">succeeded</a> &amp;&amp; <q>"Some operands reg class are incompatible!"</q>);</td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1207">1207</th><td>  }</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <i>// Continue only if we have a "ri" where immediate is zero.</i></td></tr>
<tr><th id="1210">1210</th><td><i>  // FIXME:CmpValue has already been converted to 0 or 1 in analyzeCompare</i></td></tr>
<tr><th id="1211">1211</th><td><i>  // function.</i></td></tr>
<tr><th id="1212">1212</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((CmpValue == 0 || CmpValue == 1) &amp;&amp; &quot;CmpValue must be 0 or 1!&quot;) ? void (0) : __assert_fail (&quot;(CmpValue == 0 || CmpValue == 1) &amp;&amp; \&quot;CmpValue must be 0 or 1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1212, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#137CmpValue" title='CmpValue' data-ref="137CmpValue">CmpValue</a> == <var>0</var> || <a class="local col7 ref" href="#137CmpValue" title='CmpValue' data-ref="137CmpValue">CmpValue</a> == <var>1</var>) &amp;&amp; <q>"CmpValue must be 0 or 1!"</q>);</td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col7 ref" href="#137CmpValue" title='CmpValue' data-ref="137CmpValue">CmpValue</a> != <var>0</var> || <a class="local col5 ref" href="#135SrcReg2" title='SrcReg2' data-ref="135SrcReg2">SrcReg2</a> != <var>0</var>)</td></tr>
<tr><th id="1214">1214</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <i>// CmpInstr is a Compare instruction if destination register is not used.</i></td></tr>
<tr><th id="1217">1217</th><td>  <b>if</b> (!<a class="local col8 ref" href="#138MRI" title='MRI' data-ref="138MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1218">1218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::substituteCmpToZero' data-ref="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE">substituteCmpToZero</a>(<span class='refarg'><a class="local col3 ref" href="#133CmpInstr" title='CmpInstr' data-ref="133CmpInstr">CmpInstr</a></span>, <a class="local col4 ref" href="#134SrcReg" title='SrcReg' data-ref="134SrcReg">SrcReg</a>, <a class="local col8 ref" href="#138MRI" title='MRI' data-ref="138MRI">MRI</a>);</td></tr>
<tr><th id="1221">1221</th><td>}</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// Get opcode of S version of Instr.</i></td></tr>
<tr><th id="1224">1224</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// If Instr is S version its opcode is returned.</i></td></tr>
<tr><th id="1225">1225</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// AArch64::INSTRUCTION_LIST_END is returned if Instr does not have S version</i></td></tr>
<tr><th id="1226">1226</th><td><i class="doc" data-doc="_ZL5sFormRN4llvm12MachineInstrE">/// or we are not interested in it.</i></td></tr>
<tr><th id="1227">1227</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL5sFormRN4llvm12MachineInstrE" title='sForm' data-type='unsigned int sForm(llvm::MachineInstr &amp; Instr)' data-ref="_ZL5sFormRN4llvm12MachineInstrE">sForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="144Instr">Instr</dfn>) {</td></tr>
<tr><th id="1228">1228</th><td>  <b>switch</b> (<a class="local col4 ref" href="#144Instr" title='Instr' data-ref="144Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1229">1229</th><td>  <b>default</b>:</td></tr>
<tr><th id="1230">1230</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::AArch64&apos;">INSTRUCTION_LIST_END</span>;</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:</td></tr>
<tr><th id="1233">1233</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>:</td></tr>
<tr><th id="1234">1234</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:</td></tr>
<tr><th id="1235">1235</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>:</td></tr>
<tr><th id="1236">1236</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="1237">1237</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>:</td></tr>
<tr><th id="1238">1238</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="1239">1239</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>:</td></tr>
<tr><th id="1240">1240</th><td>    <b>return</b> Instr.getOpcode();</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>:</td></tr>
<tr><th id="1243">1243</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>;</td></tr>
<tr><th id="1244">1244</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>:</td></tr>
<tr><th id="1245">1245</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>;</td></tr>
<tr><th id="1246">1246</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:</td></tr>
<tr><th id="1247">1247</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>;</td></tr>
<tr><th id="1248">1248</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="1249">1249</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>;</td></tr>
<tr><th id="1250">1250</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADCWr&apos; in namespace &apos;llvm::AArch64&apos;">ADCWr</span>:</td></tr>
<tr><th id="1251">1251</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADCSWr&apos; in namespace &apos;llvm::AArch64&apos;">ADCSWr</span>;</td></tr>
<tr><th id="1252">1252</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADCXr&apos; in namespace &apos;llvm::AArch64&apos;">ADCXr</span>:</td></tr>
<tr><th id="1253">1253</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADCSXr&apos; in namespace &apos;llvm::AArch64&apos;">ADCSXr</span>;</td></tr>
<tr><th id="1254">1254</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>:</td></tr>
<tr><th id="1255">1255</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>;</td></tr>
<tr><th id="1256">1256</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBWri</span>:</td></tr>
<tr><th id="1257">1257</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>;</td></tr>
<tr><th id="1258">1258</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>;</td></tr>
<tr><th id="1260">1260</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>:</td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>;</td></tr>
<tr><th id="1262">1262</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SBCWr&apos; in namespace &apos;llvm::AArch64&apos;">SBCWr</span>:</td></tr>
<tr><th id="1263">1263</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SBCSWr&apos; in namespace &apos;llvm::AArch64&apos;">SBCSWr</span>;</td></tr>
<tr><th id="1264">1264</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SBCXr&apos; in namespace &apos;llvm::AArch64&apos;">SBCXr</span>:</td></tr>
<tr><th id="1265">1265</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SBCSXr&apos; in namespace &apos;llvm::AArch64&apos;">SBCSXr</span>;</td></tr>
<tr><th id="1266">1266</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>:</td></tr>
<tr><th id="1267">1267</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>;</td></tr>
<tr><th id="1268">1268</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>:</td></tr>
<tr><th id="1269">1269</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXri</span>;</td></tr>
<tr><th id="1270">1270</th><td>  }</td></tr>
<tr><th id="1271">1271</th><td>}</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><i class="doc" data-doc="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE">/// Check if AArch64::NZCV should be alive in successors of MBB.</i></td></tr>
<tr><th id="1274">1274</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE" title='areCFlagsAliveInSuccessors' data-type='bool areCFlagsAliveInSuccessors(llvm::MachineBasicBlock * MBB)' data-ref="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE">areCFlagsAliveInSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="145MBB">MBB</dfn>) {</td></tr>
<tr><th id="1275">1275</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="146BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="146BB">BB</dfn> : <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="1276">1276</th><td>    <b>if</b> (BB-&gt;isLiveIn(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>))</td></tr>
<tr><th id="1277">1277</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1278">1278</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1279">1279</th><td>}</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><b>namespace</b> {</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV">UsedNZCV</dfn> {</td></tr>
<tr><th id="1284">1284</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::N">N</dfn> = <b>false</b>;</td></tr>
<tr><th id="1285">1285</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::Z">Z</dfn> = <b>false</b>;</td></tr>
<tr><th id="1286">1286</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::C">C</dfn> = <b>false</b>;</td></tr>
<tr><th id="1287">1287</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-type='bool' data-ref="(anonymousnamespace)::UsedNZCV::V">V</dfn> = <b>false</b>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18UsedNZCVC1Ev" title='(anonymous namespace)::UsedNZCV::UsedNZCV' data-type='void (anonymous namespace)::UsedNZCV::UsedNZCV()' data-ref="_ZN12_GLOBAL__N_18UsedNZCVC1Ev">UsedNZCV</dfn>() = <b>default</b>;</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV">UsedNZCV</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_" title='(anonymous namespace)::UsedNZCV::operator|=' data-type='(anonymous namespace)::UsedNZCV &amp; (anonymous namespace)::UsedNZCV::operator|=(const (anonymous namespace)::UsedNZCV &amp; UsedFlags)' data-ref="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_"><b>operator</b>|=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV">UsedNZCV</a> &amp;<dfn class="local col7 decl" id="147UsedFlags" title='UsedFlags' data-type='const (anonymous namespace)::UsedNZCV &amp;' data-ref="147UsedFlags">UsedFlags</dfn>) {</td></tr>
<tr><th id="1292">1292</th><td>    <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::N">N</a> |= <a class="local col7 ref" href="#147UsedFlags" title='UsedFlags' data-ref="147UsedFlags">UsedFlags</a>.<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::N">N</a>;</td></tr>
<tr><th id="1293">1293</th><td>    <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z">Z</a> |= <a class="local col7 ref" href="#147UsedFlags" title='UsedFlags' data-ref="147UsedFlags">UsedFlags</a>.<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::Z">Z</a>;</td></tr>
<tr><th id="1294">1294</th><td>    <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::C">C</a> |= <a class="local col7 ref" href="#147UsedFlags" title='UsedFlags' data-ref="147UsedFlags">UsedFlags</a>.<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::C">C</a>;</td></tr>
<tr><th id="1295">1295</th><td>    <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::V">V</a> |= <a class="local col7 ref" href="#147UsedFlags" title='UsedFlags' data-ref="147UsedFlags">UsedFlags</a>.<a class="tu member" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::V">V</a>;</td></tr>
<tr><th id="1296">1296</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="1297">1297</th><td>  }</td></tr>
<tr><th id="1298">1298</th><td>};</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td><i class="doc" data-doc="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">/// Find a condition code used by the instruction.</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc" data-doc="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">/// Returns AArch64CC::Invalid if either the instruction does not use condition</i></td></tr>
<tr><th id="1304">1304</th><td><i class="doc" data-doc="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">/// codes or we don't optimize CmpInstr in the presence of such instructions.</i></td></tr>
<tr><th id="1305">1305</th><td><em>static</em> <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="tu decl def" id="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE" title='findCondCodeUsedByInstr' data-type='AArch64CC::CondCode findCondCodeUsedByInstr(const llvm::MachineInstr &amp; Instr)' data-ref="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">findCondCodeUsedByInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="148Instr">Instr</dfn>) {</td></tr>
<tr><th id="1306">1306</th><td>  <b>switch</b> (<a class="local col8 ref" href="#148Instr" title='Instr' data-ref="148Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1307">1307</th><td>  <b>default</b>:</td></tr>
<tr><th id="1308">1308</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::Invalid" title='llvm::AArch64CC::CondCode::Invalid' data-ref="llvm::AArch64CC::CondCode::Invalid">Invalid</a>;</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>: {</td></tr>
<tr><th id="1311">1311</th><td>    <em>int</em> Idx = Instr.findRegisterUseOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>);</td></tr>
<tr><th id="1312">1312</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &gt;= 2) ? void (0) : __assert_fail (&quot;Idx &gt;= 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1312, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Idx &gt;= <var>2</var>);</td></tr>
<tr><th id="1313">1313</th><td>    <b>return</b> <b>static_cast</b>&lt;AArch64CC::CondCode&gt;(Instr.getOperand(Idx - <var>2</var>).getImm());</td></tr>
<tr><th id="1314">1314</th><td>  }</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSINVWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINVWr</span>:</td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSINVXr&apos; in namespace &apos;llvm::AArch64&apos;">CSINVXr</span>:</td></tr>
<tr><th id="1318">1318</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>:</td></tr>
<tr><th id="1319">1319</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSINCXr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCXr</span>:</td></tr>
<tr><th id="1320">1320</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSELWr&apos; in namespace &apos;llvm::AArch64&apos;">CSELWr</span>:</td></tr>
<tr><th id="1321">1321</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSELXr&apos; in namespace &apos;llvm::AArch64&apos;">CSELXr</span>:</td></tr>
<tr><th id="1322">1322</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSNEGWr&apos; in namespace &apos;llvm::AArch64&apos;">CSNEGWr</span>:</td></tr>
<tr><th id="1323">1323</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSNEGXr&apos; in namespace &apos;llvm::AArch64&apos;">CSNEGXr</span>:</td></tr>
<tr><th id="1324">1324</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FCSELSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FCSELSrrr</span>:</td></tr>
<tr><th id="1325">1325</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FCSELDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FCSELDrrr</span>: {</td></tr>
<tr><th id="1326">1326</th><td>    <em>int</em> Idx = Instr.findRegisterUseOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>);</td></tr>
<tr><th id="1327">1327</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &gt;= 1) ? void (0) : __assert_fail (&quot;Idx &gt;= 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1327, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Idx &gt;= <var>1</var>);</td></tr>
<tr><th id="1328">1328</th><td>    <b>return</b> <b>static_cast</b>&lt;AArch64CC::CondCode&gt;(Instr.getOperand(Idx - <var>1</var>).getImm());</td></tr>
<tr><th id="1329">1329</th><td>  }</td></tr>
<tr><th id="1330">1330</th><td>  }</td></tr>
<tr><th id="1331">1331</th><td>}</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><em>static</em> <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV">UsedNZCV</a> <dfn class="tu decl def" id="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE" title='getUsedNZCV' data-type='(anonymous namespace)::UsedNZCV getUsedNZCV(AArch64CC::CondCode CC)' data-ref="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE">getUsedNZCV</dfn>(<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col9 decl" id="149CC" title='CC' data-type='AArch64CC::CondCode' data-ref="149CC">CC</dfn>) {</td></tr>
<tr><th id="1334">1334</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CC != AArch64CC::Invalid) ? void (0) : __assert_fail (&quot;CC != AArch64CC::Invalid&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#149CC" title='CC' data-ref="149CC">CC</a> != AArch64CC::<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::Invalid" title='llvm::AArch64CC::CondCode::Invalid' data-ref="llvm::AArch64CC::CondCode::Invalid">Invalid</a>);</td></tr>
<tr><th id="1335">1335</th><td>  <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV">UsedNZCV</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18UsedNZCVC1Ev" title='(anonymous namespace)::UsedNZCV::UsedNZCV' data-use='c' data-ref="_ZN12_GLOBAL__N_18UsedNZCVC1Ev"></a><dfn class="local col0 decl" id="150UsedFlags" title='UsedFlags' data-type='(anonymous namespace)::UsedNZCV' data-ref="150UsedFlags">UsedFlags</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>  <b>switch</b> (<a class="local col9 ref" href="#149CC" title='CC' data-ref="149CC">CC</a>) {</td></tr>
<tr><th id="1337">1337</th><td>  <b>default</b>:</td></tr>
<tr><th id="1338">1338</th><td>    <b>break</b>;</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>: <i>// Z set</i></td></tr>
<tr><th id="1341">1341</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>: <i>// Z clear</i></td></tr>
<tr><th id="1342">1342</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z">Z</a> = <b>true</b>;</td></tr>
<tr><th id="1343">1343</th><td>    <b>break</b>;</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::HI" title='llvm::AArch64CC::CondCode::HI' data-ref="llvm::AArch64CC::CondCode::HI">HI</a>: <i>// Z clear and C set</i></td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LS" title='llvm::AArch64CC::CondCode::LS' data-ref="llvm::AArch64CC::CondCode::LS">LS</a>: <i>// Z set   or  C clear</i></td></tr>
<tr><th id="1347">1347</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z">Z</a> = <b>true</b>;</td></tr>
<tr><th id="1348">1348</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1349">1349</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::HS" title='llvm::AArch64CC::CondCode::HS' data-ref="llvm::AArch64CC::CondCode::HS">HS</a>: <i>// C set</i></td></tr>
<tr><th id="1350">1350</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LO" title='llvm::AArch64CC::CondCode::LO' data-ref="llvm::AArch64CC::CondCode::LO">LO</a>: <i>// C clear</i></td></tr>
<tr><th id="1351">1351</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::C">C</a> = <b>true</b>;</td></tr>
<tr><th id="1352">1352</th><td>    <b>break</b>;</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::MI" title='llvm::AArch64CC::CondCode::MI' data-ref="llvm::AArch64CC::CondCode::MI">MI</a>: <i>// N set</i></td></tr>
<tr><th id="1355">1355</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::PL" title='llvm::AArch64CC::CondCode::PL' data-ref="llvm::AArch64CC::CondCode::PL">PL</a>: <i>// N clear</i></td></tr>
<tr><th id="1356">1356</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::N">N</a> = <b>true</b>;</td></tr>
<tr><th id="1357">1357</th><td>    <b>break</b>;</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::VS" title='llvm::AArch64CC::CondCode::VS' data-ref="llvm::AArch64CC::CondCode::VS">VS</a>: <i>// V set</i></td></tr>
<tr><th id="1360">1360</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::VC" title='llvm::AArch64CC::CondCode::VC' data-ref="llvm::AArch64CC::CondCode::VC">VC</a>: <i>// V clear</i></td></tr>
<tr><th id="1361">1361</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::V">V</a> = <b>true</b>;</td></tr>
<tr><th id="1362">1362</th><td>    <b>break</b>;</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GT" title='llvm::AArch64CC::CondCode::GT' data-ref="llvm::AArch64CC::CondCode::GT">GT</a>: <i>// Z clear, N and V the same</i></td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LE" title='llvm::AArch64CC::CondCode::LE' data-ref="llvm::AArch64CC::CondCode::LE">LE</a>: <i>// Z set,   N and V differ</i></td></tr>
<tr><th id="1366">1366</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::Z" title='(anonymous namespace)::UsedNZCV::Z' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::Z">Z</a> = <b>true</b>;</td></tr>
<tr><th id="1367">1367</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1368">1368</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GE" title='llvm::AArch64CC::CondCode::GE' data-ref="llvm::AArch64CC::CondCode::GE">GE</a>: <i>// N and V the same</i></td></tr>
<tr><th id="1369">1369</th><td>  <b>case</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LT" title='llvm::AArch64CC::CondCode::LT' data-ref="llvm::AArch64CC::CondCode::LT">LT</a>: <i>// N and V differ</i></td></tr>
<tr><th id="1370">1370</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::N" title='(anonymous namespace)::UsedNZCV::N' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::N">N</a> = <b>true</b>;</td></tr>
<tr><th id="1371">1371</th><td>    <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='w' data-ref="(anonymousnamespace)::UsedNZCV::V">V</a> = <b>true</b>;</td></tr>
<tr><th id="1372">1372</th><td>    <b>break</b>;</td></tr>
<tr><th id="1373">1373</th><td>  }</td></tr>
<tr><th id="1374">1374</th><td>  <b>return</b> <a class="local col0 ref" href="#150UsedFlags" title='UsedFlags' data-ref="150UsedFlags">UsedFlags</a>;</td></tr>
<tr><th id="1375">1375</th><td>}</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isADDSRegImmj" title='isADDSRegImm' data-type='bool isADDSRegImm(unsigned int Opcode)' data-ref="_ZL12isADDSRegImmj">isADDSRegImm</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="151Opcode" title='Opcode' data-type='unsigned int' data-ref="151Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1378">1378</th><td>  <b>return</b> Opcode == AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span> || Opcode == AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>;</td></tr>
<tr><th id="1379">1379</th><td>}</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isSUBSRegImmj" title='isSUBSRegImm' data-type='bool isSUBSRegImm(unsigned int Opcode)' data-ref="_ZL12isSUBSRegImmj">isSUBSRegImm</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="152Opcode" title='Opcode' data-type='unsigned int' data-ref="152Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1382">1382</th><td>  <b>return</b> Opcode == AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span> || Opcode == AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>;</td></tr>
<tr><th id="1383">1383</th><td>}</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// Check if CmpInstr can be substituted by MI.</i></td></tr>
<tr><th id="1386">1386</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///</i></td></tr>
<tr><th id="1387">1387</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// CmpInstr can be substituted:</i></td></tr>
<tr><th id="1388">1388</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - CmpInstr is either 'ADDS %vreg, 0' or 'SUBS %vreg, 0'</i></td></tr>
<tr><th id="1389">1389</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and, MI and CmpInstr are from the same MachineBB</i></td></tr>
<tr><th id="1390">1390</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and, condition flags are not alive in successors of the CmpInstr parent</i></td></tr>
<tr><th id="1391">1391</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and, if MI opcode is the S form there must be no defs of flags between</i></td></tr>
<tr><th id="1392">1392</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///        MI and CmpInstr</i></td></tr>
<tr><th id="1393">1393</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///        or if MI opcode is not the S form there must be neither defs of flags</i></td></tr>
<tr><th id="1394">1394</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">///        nor uses of flags between MI and CmpInstr.</i></td></tr>
<tr><th id="1395">1395</th><td><i class="doc" data-doc="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">/// - and  C/V flags are not used after CmpInstr</i></td></tr>
<tr><th id="1396">1396</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE" title='canInstrSubstituteCmpInstr' data-type='bool canInstrSubstituteCmpInstr(llvm::MachineInstr * MI, llvm::MachineInstr * CmpInstr, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL26canInstrSubstituteCmpInstrPN4llvm12MachineInstrES1_PKNS_18TargetRegisterInfoE">canInstrSubstituteCmpInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="153MI" title='MI' data-type='llvm::MachineInstr *' data-ref="153MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="154CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr *' data-ref="154CmpInstr">CmpInstr</dfn>,</td></tr>
<tr><th id="1397">1397</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="155TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="155TRI">TRI</dfn>) {</td></tr>
<tr><th id="1398">1398</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI) ? void (0) : __assert_fail (&quot;MI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1398, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>);</td></tr>
<tr><th id="1399">1399</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (sForm(*MI) != AArch64::INSTRUCTION_LIST_END) ? void (0) : __assert_fail (&quot;sForm(*MI) != AArch64::INSTRUCTION_LIST_END&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1399, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(sForm(*MI) != AArch64::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::AArch64&apos;">INSTRUCTION_LIST_END</span>);</td></tr>
<tr><th id="1400">1400</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CmpInstr) ? void (0) : __assert_fail (&quot;CmpInstr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1400, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>);</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="156CmpOpcode" title='CmpOpcode' data-type='const unsigned int' data-ref="156CmpOpcode">CmpOpcode</dfn> = <a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1403">1403</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL12isADDSRegImmj" title='isADDSRegImm' data-use='c' data-ref="_ZL12isADDSRegImmj">isADDSRegImm</a>(<a class="local col6 ref" href="#156CmpOpcode" title='CmpOpcode' data-ref="156CmpOpcode">CmpOpcode</a>) &amp;&amp; !<a class="tu ref" href="#_ZL12isSUBSRegImmj" title='isSUBSRegImm' data-use='c' data-ref="_ZL12isSUBSRegImmj">isSUBSRegImm</a>(<a class="local col6 ref" href="#156CmpOpcode" title='CmpOpcode' data-ref="156CmpOpcode">CmpOpcode</a>))</td></tr>
<tr><th id="1404">1404</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1407">1407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE" title='areCFlagsAliveInSuccessors' data-use='c' data-ref="_ZL26areCFlagsAliveInSuccessorsPN4llvm17MachineBasicBlockE">areCFlagsAliveInSuccessors</a>(<a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="1410">1410</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <a class="type" href="#AccessKind" title='AccessKind' data-ref="AccessKind">AccessKind</a> <dfn class="local col7 decl" id="157AccessToCheck" title='AccessToCheck' data-type='AccessKind' data-ref="157AccessToCheck">AccessToCheck</dfn> = <a class="enum" href="#AccessKind::AK_Write" title='AccessKind::AK_Write' data-ref="AccessKind::AK_Write">AK_Write</a>;</td></tr>
<tr><th id="1413">1413</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL5sFormRN4llvm12MachineInstrE" title='sForm' data-use='c' data-ref="_ZL5sFormRN4llvm12MachineInstrE">sForm</a>(<span class='refarg'>*<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a></span>) != <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1414">1414</th><td>    <a class="local col7 ref" href="#157AccessToCheck" title='AccessToCheck' data-ref="157AccessToCheck">AccessToCheck</a> = <a class="enum" href="#AccessKind::AK_All" title='AccessKind::AK_All' data-ref="AccessKind::AK_All">AK_All</a>;</td></tr>
<tr><th id="1415">1415</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind" title='areCFlagsAccessedBetweenInstrs' data-use='c' data-ref="_ZL30areCFlagsAccessedBetweenInstrsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE10AccessKind">areCFlagsAccessedBetweenInstrs</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>, <a class="local col5 ref" href="#155TRI" title='TRI' data-ref="155TRI">TRI</a>, <a class="local col7 ref" href="#157AccessToCheck" title='AccessToCheck' data-ref="157AccessToCheck">AccessToCheck</a>))</td></tr>
<tr><th id="1416">1416</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td>  <a class="tu type" href="#(anonymousnamespace)::UsedNZCV" title='(anonymous namespace)::UsedNZCV' data-ref="(anonymousnamespace)::UsedNZCV">UsedNZCV</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18UsedNZCVC1Ev" title='(anonymous namespace)::UsedNZCV::UsedNZCV' data-use='c' data-ref="_ZN12_GLOBAL__N_18UsedNZCVC1Ev"></a><dfn class="local col8 decl" id="158NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-type='(anonymous namespace)::UsedNZCV' data-ref="158NZCVUsedAfterCmp">NZCVUsedAfterCmp</dfn>;</td></tr>
<tr><th id="1419">1419</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="159I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="159I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="1420">1420</th><td>            <dfn class="local col0 decl" id="160E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="160E">E</dfn> = <a class="local col4 ref" href="#154CmpInstr" title='CmpInstr' data-ref="154CmpInstr">CmpInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="1421">1421</th><td>       <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#160E" title='E' data-ref="160E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>) {</td></tr>
<tr><th id="1422">1422</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="161Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>;</td></tr>
<tr><th id="1423">1423</th><td>    <b>if</b> (Instr.readsRegister(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, TRI)) {</td></tr>
<tr><th id="1424">1424</th><td>      <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col2 decl" id="162CC" title='CC' data-type='AArch64CC::CondCode' data-ref="162CC">CC</dfn> = <a class="tu ref" href="#_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE" title='findCondCodeUsedByInstr' data-use='c' data-ref="_ZL23findCondCodeUsedByInstrRKN4llvm12MachineInstrE">findCondCodeUsedByInstr</a>(<a class="local col1 ref" href="#161Instr" title='Instr' data-ref="161Instr">Instr</a>);</td></tr>
<tr><th id="1425">1425</th><td>      <b>if</b> (<a class="local col2 ref" href="#162CC" title='CC' data-ref="162CC">CC</a> == <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::Invalid" title='llvm::AArch64CC::CondCode::Invalid' data-ref="llvm::AArch64CC::CondCode::Invalid">Invalid</a>) <i>// Unsupported conditional instruction</i></td></tr>
<tr><th id="1426">1426</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1427">1427</th><td>      <a class="local col8 ref" href="#158NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-ref="158NZCVUsedAfterCmp">NZCVUsedAfterCmp</a> <a class="tu ref" href="#_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_" title='(anonymous namespace)::UsedNZCV::operator|=' data-use='c' data-ref="_ZN12_GLOBAL__N_18UsedNZCVoRERKS0_">|=</a> <a class="tu ref" href="#_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE" title='getUsedNZCV' data-use='c' data-ref="_ZL11getUsedNZCVN4llvm9AArch64CC8CondCodeE">getUsedNZCV</a>(<a class="local col2 ref" href="#162CC" title='CC' data-ref="162CC">CC</a>);</td></tr>
<tr><th id="1428">1428</th><td>    }</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>    <b>if</b> (Instr.modifiesRegister(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, TRI))</td></tr>
<tr><th id="1431">1431</th><td>      <b>break</b>;</td></tr>
<tr><th id="1432">1432</th><td>  }</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>  <b>return</b> !<a class="local col8 ref" href="#158NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-ref="158NZCVUsedAfterCmp">NZCVUsedAfterCmp</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::C" title='(anonymous namespace)::UsedNZCV::C' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::C">C</a> &amp;&amp; !<a class="local col8 ref" href="#158NZCVUsedAfterCmp" title='NZCVUsedAfterCmp' data-ref="158NZCVUsedAfterCmp">NZCVUsedAfterCmp</a>.<a class="tu ref" href="#(anonymousnamespace)::UsedNZCV::V" title='(anonymous namespace)::UsedNZCV::V' data-use='r' data-ref="(anonymousnamespace)::UsedNZCV::V">V</a>;</td></tr>
<tr><th id="1435">1435</th><td>}</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><i class="doc">/// Substitute an instruction comparing to zero with another instruction</i></td></tr>
<tr><th id="1438">1438</th><td><i class="doc">/// which produces needed condition flags.</i></td></tr>
<tr><th id="1439">1439</th><td><i class="doc">///</i></td></tr>
<tr><th id="1440">1440</th><td><i class="doc">/// Return true on success.</i></td></tr>
<tr><th id="1441">1441</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::substituteCmpToZero' data-ref="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE">substituteCmpToZero</dfn>(</td></tr>
<tr><th id="1442">1442</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="163CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="164SrcReg" title='SrcReg' data-type='unsigned int' data-ref="164SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1443">1443</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="165MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="165MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1444">1444</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI) ? void (0) : __assert_fail (&quot;MRI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1444, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a>);</td></tr>
<tr><th id="1445">1445</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="1446">1446</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="166MI" title='MI' data-type='llvm::MachineInstr *' data-ref="166MI">MI</dfn> = <a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col4 ref" href="#164SrcReg" title='SrcReg' data-ref="164SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1447">1447</th><td>  <b>if</b> (!<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>)</td></tr>
<tr><th id="1448">1448</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col7 decl" id="167TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="167TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168NewOpc" title='NewOpc' data-type='unsigned int' data-ref="168NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL5sFormRN4llvm12MachineInstrE" title='sForm' data-use='c' data-ref="_ZL5sFormRN4llvm12MachineInstrE">sForm</a>(<span class='refarg'>*<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a></span>);</td></tr>
<tr><th id="1453">1453</th><td>  <b>if</b> (NewOpc == AArch64::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::AArch64&apos;">INSTRUCTION_LIST_END</span>)</td></tr>
<tr><th id="1454">1454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td>  <b>if</b> (!canInstrSubstituteCmpInstr(MI, &amp;CmpInstr, TRI))</td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <i>// Update the instruction to set NZCV.</i></td></tr>
<tr><th id="1460">1460</th><td>  MI-&gt;setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1461">1461</th><td>  <a class="local col3 ref" href="#163CmpInstr" title='CmpInstr' data-ref="163CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1462">1462</th><td>  <em>bool</em> <dfn class="local col9 decl" id="169succeeded" title='succeeded' data-type='bool' data-ref="169succeeded">succeeded</dfn> = <a class="tu ref" href="#_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE" title='UpdateOperandRegClass' data-use='c' data-ref="_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE">UpdateOperandRegClass</a>(<span class='refarg'>*<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a></span>);</td></tr>
<tr><th id="1463">1463</th><td>  (<em>void</em>)<a class="local col9 ref" href="#169succeeded" title='succeeded' data-ref="169succeeded">succeeded</a>;</td></tr>
<tr><th id="1464">1464</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (succeeded &amp;&amp; &quot;Some operands reg class are incompatible!&quot;) ? void (0) : __assert_fail (&quot;succeeded &amp;&amp; \&quot;Some operands reg class are incompatible!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1464, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169succeeded" title='succeeded' data-ref="169succeeded">succeeded</a> &amp;&amp; <q>"Some operands reg class are incompatible!"</q>);</td></tr>
<tr><th id="1465">1465</th><td>  MI-&gt;addRegisterDefined(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, TRI);</td></tr>
<tr><th id="1466">1466</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1467">1467</th><td>}</td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="170MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="170MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1470">1470</th><td>  <b>if</b> (MI.getOpcode() != TargetOpcode::LOAD_STACK_GUARD &amp;&amp;</td></tr>
<tr><th id="1471">1471</th><td>      MI.getOpcode() != AArch64::<span class='error' title="no member named &apos;CATCHRET&apos; in namespace &apos;llvm::AArch64&apos;">CATCHRET</span>)</td></tr>
<tr><th id="1472">1472</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="171MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="171MBB">MBB</dfn> = *<a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1475">1475</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="172DL" title='DL' data-type='llvm::DebugLoc' data-ref="172DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;CATCHRET&apos; in namespace &apos;llvm::AArch64&apos;">CATCHRET</span>) {</td></tr>
<tr><th id="1478">1478</th><td>    <i>// Skip to the first instruction before the epilog.</i></td></tr>
<tr><th id="1479">1479</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="173TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="173TII">TII</dfn> =</td></tr>
<tr><th id="1480">1480</th><td>      <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1481">1481</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="174TargetMBB" title='TargetMBB' data-type='llvm::MachineBasicBlock *' data-ref="174TargetMBB">TargetMBB</dfn> = <a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1482">1482</th><td>    <em>auto</em> <dfn class="local col5 decl" id="175MBBI" title='MBBI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="175MBBI">MBBI</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>);</td></tr>
<tr><th id="1483">1483</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="176FirstEpilogSEH" title='FirstEpilogSEH' data-type='MachineBasicBlock::iterator' data-ref="176FirstEpilogSEH">FirstEpilogSEH</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#175MBBI" title='MBBI' data-ref="175MBBI">MBBI</a>);</td></tr>
<tr><th id="1484">1484</th><td>    <b>while</b> (<a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FrameDestroy" title='llvm::MachineInstr::MIFlag::FrameDestroy' data-ref="llvm::MachineInstr::MIFlag::FrameDestroy">FrameDestroy</a>) &amp;&amp;</td></tr>
<tr><th id="1485">1485</th><td>           <a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1486">1486</th><td>      <a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a>);</td></tr>
<tr><th id="1487">1487</th><td>    <b>if</b> (<a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1488">1488</th><td>      <a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176FirstEpilogSEH" title='FirstEpilogSEH' data-ref="176FirstEpilogSEH">FirstEpilogSEH</a>);</td></tr>
<tr><th id="1489">1489</th><td>    BuildMI(MBB, FirstEpilogSEH, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>))</td></tr>
<tr><th id="1490">1490</th><td>        .addReg(AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>, RegState::Define)</td></tr>
<tr><th id="1491">1491</th><td>        .addMBB(TargetMBB);</td></tr>
<tr><th id="1492">1492</th><td>    BuildMI(MBB, FirstEpilogSEH, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>))</td></tr>
<tr><th id="1493">1493</th><td>        .addReg(AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>, RegState::Define)</td></tr>
<tr><th id="1494">1494</th><td>        .addReg(AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>)</td></tr>
<tr><th id="1495">1495</th><td>        .addMBB(TargetMBB)</td></tr>
<tr><th id="1496">1496</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="1497">1497</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1498">1498</th><td>  }</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177Reg" title='Reg' data-type='unsigned int' data-ref="177Reg">Reg</dfn> = <a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1501">1501</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="178GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="178GV">GV</dfn> =</td></tr>
<tr><th id="1502">1502</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;((*<a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>());</td></tr>
<tr><th id="1503">1503</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col9 decl" id="179TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="179TM">TM</dfn> = <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="1504">1504</th><td>  <em>unsigned</em> <em>char</em> <dfn class="local col0 decl" id="180OpFlags" title='OpFlags' data-type='unsigned char' data-ref="180OpFlags">OpFlags</dfn> = <a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col8 ref" href="#178GV" title='GV' data-ref="178GV">GV</a>, <a class="local col9 ref" href="#179TM" title='TM' data-ref="179TM">TM</a>);</td></tr>
<tr><th id="1505">1505</th><td>  <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col1 decl" id="181MO_NC" title='MO_NC' data-type='const unsigned char' data-ref="181MO_NC">MO_NC</dfn> = <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_NC" title='llvm::AArch64II::TOF::MO_NC' data-ref="llvm::AArch64II::TOF::MO_NC">MO_NC</a>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <b>if</b> ((<a class="local col0 ref" href="#180OpFlags" title='OpFlags' data-ref="180OpFlags">OpFlags</a> &amp; <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_GOT" title='llvm::AArch64II::TOF::MO_GOT' data-ref="llvm::AArch64II::TOF::MO_GOT">MO_GOT</a>) != <var>0</var>) {</td></tr>
<tr><th id="1508">1508</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;LOADgot&apos; in namespace &apos;llvm::AArch64&apos;">LOADgot</span>), Reg)</td></tr>
<tr><th id="1509">1509</th><td>        .addGlobalAddress(GV, <var>0</var>, OpFlags);</td></tr>
<tr><th id="1510">1510</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>), Reg)</td></tr>
<tr><th id="1511">1511</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="1512">1512</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1513">1513</th><td>        .addMemOperand(*MI.memoperands_begin());</td></tr>
<tr><th id="1514">1514</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#179TM" title='TM' data-ref="179TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>) {</td></tr>
<tr><th id="1515">1515</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>), Reg)</td></tr>
<tr><th id="1516">1516</th><td>        .addGlobalAddress(GV, <var>0</var>, AArch64II::MO_G0 | MO_NC)</td></tr>
<tr><th id="1517">1517</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="1518">1518</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>), Reg)</td></tr>
<tr><th id="1519">1519</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="1520">1520</th><td>        .addGlobalAddress(GV, <var>0</var>, AArch64II::MO_G1 | MO_NC)</td></tr>
<tr><th id="1521">1521</th><td>        .addImm(<var>16</var>);</td></tr>
<tr><th id="1522">1522</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>), Reg)</td></tr>
<tr><th id="1523">1523</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="1524">1524</th><td>        .addGlobalAddress(GV, <var>0</var>, AArch64II::MO_G2 | MO_NC)</td></tr>
<tr><th id="1525">1525</th><td>        .addImm(<var>32</var>);</td></tr>
<tr><th id="1526">1526</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>), Reg)</td></tr>
<tr><th id="1527">1527</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="1528">1528</th><td>        .addGlobalAddress(GV, <var>0</var>, AArch64II::MO_G3)</td></tr>
<tr><th id="1529">1529</th><td>        .addImm(<var>48</var>);</td></tr>
<tr><th id="1530">1530</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>), Reg)</td></tr>
<tr><th id="1531">1531</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="1532">1532</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1533">1533</th><td>        .addMemOperand(*MI.memoperands_begin());</td></tr>
<tr><th id="1534">1534</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#179TM" title='TM' data-ref="179TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Tiny" title='llvm::CodeModel::Model::Tiny' data-ref="llvm::CodeModel::Model::Tiny">Tiny</a>) {</td></tr>
<tr><th id="1535">1535</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;ADR&apos; in namespace &apos;llvm::AArch64&apos;">ADR</span>), Reg)</td></tr>
<tr><th id="1536">1536</th><td>        .addGlobalAddress(GV, <var>0</var>, OpFlags);</td></tr>
<tr><th id="1537">1537</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1538">1538</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>), Reg)</td></tr>
<tr><th id="1539">1539</th><td>        .addGlobalAddress(GV, <var>0</var>, OpFlags | AArch64II::MO_PAGE);</td></tr>
<tr><th id="1540">1540</th><td>    <em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="182LoFlags" title='LoFlags' data-type='unsigned char' data-ref="182LoFlags">LoFlags</dfn> = <a class="local col0 ref" href="#180OpFlags" title='OpFlags' data-ref="180OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_PAGEOFF" title='llvm::AArch64II::TOF::MO_PAGEOFF' data-ref="llvm::AArch64II::TOF::MO_PAGEOFF">MO_PAGEOFF</a> | <a class="local col1 ref" href="#181MO_NC" title='MO_NC' data-ref="181MO_NC">MO_NC</a>;</td></tr>
<tr><th id="1541">1541</th><td>    BuildMI(MBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>), Reg)</td></tr>
<tr><th id="1542">1542</th><td>        .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="1543">1543</th><td>        .addGlobalAddress(GV, <var>0</var>, LoFlags)</td></tr>
<tr><th id="1544">1544</th><td>        .addMemOperand(*MI.memoperands_begin());</td></tr>
<tr><th id="1545">1545</th><td>  }</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>);</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1550">1550</th><td>}</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td><i>// Return true if this instruction simply sets its single destination register</i></td></tr>
<tr><th id="1553">1553</th><td><i>// to zero. This is equivalent to a register rename of the zero-register.</i></td></tr>
<tr><th id="1554">1554</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRZero' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE">isGPRZero</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="183MI">MI</dfn>) {</td></tr>
<tr><th id="1555">1555</th><td>  <b>switch</b> (<a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1556">1556</th><td>  <b>default</b>:</td></tr>
<tr><th id="1557">1557</th><td>    <b>break</b>;</td></tr>
<tr><th id="1558">1558</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVZWi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZWi</span>:</td></tr>
<tr><th id="1559">1559</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>: <i>// movz Rd, #0 (LSL #0)</i></td></tr>
<tr><th id="1560">1560</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isImm() &amp;&amp; MI.getOperand(<var>1</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1561">1561</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getNumOperands() == 3 &amp;&amp; MI.getOperand(2).getImm() == 0 &amp;&amp; &quot;invalid MOVZi operands&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getNumOperands() == 3 &amp;&amp; MI.getOperand(2).getImm() == 0 &amp;&amp; \&quot;invalid MOVZi operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1562, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="1562">1562</th><td>             MI.getOperand(<var>2</var>).getImm() == <var>0</var> &amp;&amp; <q>"invalid MOVZi operands"</q>);</td></tr>
<tr><th id="1563">1563</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1564">1564</th><td>    }</td></tr>
<tr><th id="1565">1565</th><td>    <b>break</b>;</td></tr>
<tr><th id="1566">1566</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>: <i>// and Rd, Rzr, #imm</i></td></tr>
<tr><th id="1567">1567</th><td>    <b>return</b> MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="1568">1568</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>:</td></tr>
<tr><th id="1569">1569</th><td>    <b>return</b> MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1571">1571</th><td>    <b>return</b> MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="1572">1572</th><td>  }</td></tr>
<tr><th id="1573">1573</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1574">1574</th><td>}</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td><i>// Return true if this instruction simply renames a general register without</i></td></tr>
<tr><th id="1577">1577</th><td><i>// modifying bits.</i></td></tr>
<tr><th id="1578">1578</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE">isGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="184MI">MI</dfn>) {</td></tr>
<tr><th id="1579">1579</th><td>  <b>switch</b> (<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1580">1580</th><td>  <b>default</b>:</td></tr>
<tr><th id="1581">1581</th><td>    <b>break</b>;</td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="1583">1583</th><td>    <i>// GPR32 copies will by lowered to ORRXrs</i></td></tr>
<tr><th id="1584">1584</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185DstReg" title='DstReg' data-type='unsigned int' data-ref="185DstReg">DstReg</dfn> = <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1585">1585</th><td>    <b>return</b> (AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>.contains(DstReg) ||</td></tr>
<tr><th id="1586">1586</th><td>            AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>.contains(DstReg));</td></tr>
<tr><th id="1587">1587</th><td>  }</td></tr>
<tr><th id="1588">1588</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>: <i>// orr Xd, Xzr, Xm (LSL #0)</i></td></tr>
<tr><th id="1589">1589</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>) {</td></tr>
<tr><th id="1590">1590</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getNumOperands() == 4 &amp;&amp; MI.getOperand(3).getImm() == 0 &amp;&amp; &quot;invalid ORRrs operands&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getNumOperands() == 4 &amp;&amp; MI.getOperand(3).getImm() == 0 &amp;&amp; \&quot;invalid ORRrs operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1591, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>4</var> &amp;&amp;</td></tr>
<tr><th id="1591">1591</th><td>             MI.getOperand(<var>3</var>).getImm() == <var>0</var> &amp;&amp; <q>"invalid ORRrs operands"</q>);</td></tr>
<tr><th id="1592">1592</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1593">1593</th><td>    }</td></tr>
<tr><th id="1594">1594</th><td>    <b>break</b>;</td></tr>
<tr><th id="1595">1595</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>: <i>// add Xd, Xn, #0 (LSL #0)</i></td></tr>
<tr><th id="1596">1596</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1597">1597</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getNumOperands() == 4 &amp;&amp; MI.getOperand(3).getImm() == 0 &amp;&amp; &quot;invalid ADDXri operands&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getNumOperands() == 4 &amp;&amp; MI.getOperand(3).getImm() == 0 &amp;&amp; \&quot;invalid ADDXri operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1598, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>4</var> &amp;&amp;</td></tr>
<tr><th id="1598">1598</th><td>             MI.getOperand(<var>3</var>).getImm() == <var>0</var> &amp;&amp; <q>"invalid ADDXri operands"</q>);</td></tr>
<tr><th id="1599">1599</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1600">1600</th><td>    }</td></tr>
<tr><th id="1601">1601</th><td>    <b>break</b>;</td></tr>
<tr><th id="1602">1602</th><td>  }</td></tr>
<tr><th id="1603">1603</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1604">1604</th><td>}</td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td><i>// Return true if this instruction simply renames a general register without</i></td></tr>
<tr><th id="1607">1607</th><td><i>// modifying bits.</i></td></tr>
<tr><th id="1608">1608</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE">isFPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="186MI">MI</dfn>) {</td></tr>
<tr><th id="1609">1609</th><td>  <b>switch</b> (<a class="local col6 ref" href="#186MI" title='MI' data-ref="186MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1610">1610</th><td>  <b>default</b>:</td></tr>
<tr><th id="1611">1611</th><td>    <b>break</b>;</td></tr>
<tr><th id="1612">1612</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="1613">1613</th><td>    <i>// FPR64 copies will by lowered to ORR.16b</i></td></tr>
<tr><th id="1614">1614</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187DstReg" title='DstReg' data-type='unsigned int' data-ref="187DstReg">DstReg</dfn> = <a class="local col6 ref" href="#186MI" title='MI' data-ref="186MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1615">1615</th><td>    <b>return</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(DstReg) ||</td></tr>
<tr><th id="1616">1616</th><td>            AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>.contains(DstReg));</td></tr>
<tr><th id="1617">1617</th><td>  }</td></tr>
<tr><th id="1618">1618</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>:</td></tr>
<tr><th id="1619">1619</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).getReg() == MI.getOperand(<var>2</var>).getReg()) {</td></tr>
<tr><th id="1620">1620</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getNumOperands() == 3 &amp;&amp; MI.getOperand(0).isReg() &amp;&amp; &quot;invalid ORRv16i8 operands&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getNumOperands() == 3 &amp;&amp; MI.getOperand(0).isReg() &amp;&amp; \&quot;invalid ORRv16i8 operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1621, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getDesc().getNumOperands() == <var>3</var> &amp;&amp; MI.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1621">1621</th><td>             <q>"invalid ORRv16i8 operands"</q>);</td></tr>
<tr><th id="1622">1622</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1623">1623</th><td>    }</td></tr>
<tr><th id="1624">1624</th><td>    <b>break</b>;</td></tr>
<tr><th id="1625">1625</th><td>  }</td></tr>
<tr><th id="1626">1626</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1627">1627</th><td>}</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="188MI">MI</dfn>,</td></tr>
<tr><th id="1630">1630</th><td>                                               <em>int</em> &amp;<dfn class="local col9 decl" id="189FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="189FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1631">1631</th><td>  <b>switch</b> (<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1632">1632</th><td>  <b>default</b>:</td></tr>
<tr><th id="1633">1633</th><td>    <b>break</b>;</td></tr>
<tr><th id="1634">1634</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="1635">1635</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="1636">1636</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBui</span>:</td></tr>
<tr><th id="1637">1637</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHui</span>:</td></tr>
<tr><th id="1638">1638</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="1639">1639</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="1640">1640</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="1641">1641</th><td>    <b>if</b> (MI.getOperand(<var>0</var>).getSubReg() == <var>0</var> &amp;&amp; MI.getOperand(<var>1</var>).isFI() &amp;&amp;</td></tr>
<tr><th id="1642">1642</th><td>        MI.getOperand(<var>2</var>).isImm() &amp;&amp; MI.getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1643">1643</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1644">1644</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1645">1645</th><td>    }</td></tr>
<tr><th id="1646">1646</th><td>    <b>break</b>;</td></tr>
<tr><th id="1647">1647</th><td>  }</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1650">1650</th><td>}</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="190MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="190MI">MI</dfn>,</td></tr>
<tr><th id="1653">1653</th><td>                                              <em>int</em> &amp;<dfn class="local col1 decl" id="191FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="191FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1654">1654</th><td>  <b>switch</b> (<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1655">1655</th><td>  <b>default</b>:</td></tr>
<tr><th id="1656">1656</th><td>    <b>break</b>;</td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="1658">1658</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="1659">1659</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBui</span>:</td></tr>
<tr><th id="1660">1660</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHui</span>:</td></tr>
<tr><th id="1661">1661</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="1662">1662</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="1664">1664</th><td>    <b>if</b> (MI.getOperand(<var>0</var>).getSubReg() == <var>0</var> &amp;&amp; MI.getOperand(<var>1</var>).isFI() &amp;&amp;</td></tr>
<tr><th id="1665">1665</th><td>        MI.getOperand(<var>2</var>).isImm() &amp;&amp; MI.getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1666">1666</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1667">1667</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1668">1668</th><td>    }</td></tr>
<tr><th id="1669">1669</th><td>    <b>break</b>;</td></tr>
<tr><th id="1670">1670</th><td>  }</td></tr>
<tr><th id="1671">1671</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1672">1672</th><td>}</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><i class="doc">/// Check all MachineMemOperands for a hint to suppress pairing.</i></td></tr>
<tr><th id="1675">1675</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="192MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="192MI">MI</dfn>) {</td></tr>
<tr><th id="1676">1676</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>(), [](<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="193MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="193MMO">MMO</dfn>) {</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> <a class="local col3 ref" href="#193MMO" title='MMO' data-ref="193MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>() <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="ref" href="AArch64InstrInfo.h.html#llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair">MOSuppressPair</a>;</td></tr>
<tr><th id="1678">1678</th><td>  });</td></tr>
<tr><th id="1679">1679</th><td>}</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td><i class="doc">/// Set a flag on the first MachineMemOperand to suppress pairing.</i></td></tr>
<tr><th id="1682">1682</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::suppressLdStPair' data-ref="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE">suppressLdStPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="194MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="194MI">MI</dfn>) {</td></tr>
<tr><th id="1683">1683</th><td>  <b>if</b> (<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="1684">1684</th><td>    <b>return</b>;</td></tr>
<tr><th id="1685">1685</th><td>  (*<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm17MachineMemOperand8setFlagsENS0_5FlagsE" title='llvm::MachineMemOperand::setFlags' data-ref="_ZN4llvm17MachineMemOperand8setFlagsENS0_5FlagsE">setFlags</a>(<a class="ref" href="AArch64InstrInfo.h.html#llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair">MOSuppressPair</a>);</td></tr>
<tr><th id="1686">1686</th><td>}</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><i class="doc">/// Check all MachineMemOperands for a hint that the load/store is strided.</i></td></tr>
<tr><th id="1689">1689</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isStridedAccess' data-ref="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE">isStridedAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="195MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="195MI">MI</dfn>) {</td></tr>
<tr><th id="1690">1690</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col5 ref" href="#195MI" title='MI' data-ref="195MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>(), [](<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="196MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="196MMO">MMO</dfn>) {</td></tr>
<tr><th id="1691">1691</th><td>    <b>return</b> <a class="local col6 ref" href="#196MMO" title='MMO' data-ref="196MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>() <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="ref" href="AArch64InstrInfo.h.html#llvm::MOStridedAccess" title='llvm::MOStridedAccess' data-ref="llvm::MOStridedAccess">MOStridedAccess</a>;</td></tr>
<tr><th id="1692">1692</th><td>  });</td></tr>
<tr><th id="1693">1693</th><td>}</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="197Opc" title='Opc' data-type='unsigned int' data-ref="197Opc">Opc</dfn>) {</td></tr>
<tr><th id="1696">1696</th><td>  <b>switch</b> (<a class="local col7 ref" href="#197Opc" title='Opc' data-ref="197Opc">Opc</a>) {</td></tr>
<tr><th id="1697">1697</th><td>  <b>default</b>:</td></tr>
<tr><th id="1698">1698</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1699">1699</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="1700">1700</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="1701">1701</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="1702">1702</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="1703">1703</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="1704">1704</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="1705">1705</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="1706">1706</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="1707">1707</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="1708">1708</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="1709">1709</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="1710">1710</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="1711">1711</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="1712">1712</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURHHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHHi</span>:</td></tr>
<tr><th id="1713">1713</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURBBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBBi</span>:</td></tr>
<tr><th id="1714">1714</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSBWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSBWi</span>:</td></tr>
<tr><th id="1715">1715</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSHWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSHWi</span>:</td></tr>
<tr><th id="1716">1716</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1717">1717</th><td>  }</td></tr>
<tr><th id="1718">1718</th><td>}</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" title='llvm::AArch64InstrInfo::getUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj">getUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="198Opc" title='Opc' data-type='unsigned int' data-ref="198Opc">Opc</dfn>) {</td></tr>
<tr><th id="1721">1721</th><td>  <b>switch</b> (<a class="local col8 ref" href="#198Opc" title='Opc' data-ref="198Opc">Opc</a>) {</td></tr>
<tr><th id="1722">1722</th><td>  <b>default</b>: <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="1723">1723</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;PRFMui&apos; in namespace &apos;llvm::AArch64&apos;">PRFMui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;PRFUMi&apos; in namespace &apos;llvm::AArch64&apos;">PRFUMi</span>;</td></tr>
<tr><th id="1724">1724</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>;</td></tr>
<tr><th id="1725">1725</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>;</td></tr>
<tr><th id="1726">1726</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBi</span>;</td></tr>
<tr><th id="1727">1727</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHi</span>;</td></tr>
<tr><th id="1728">1728</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>;</td></tr>
<tr><th id="1729">1729</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>;</td></tr>
<tr><th id="1730">1730</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>;</td></tr>
<tr><th id="1731">1731</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURBBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBBi</span>;</td></tr>
<tr><th id="1732">1732</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURHHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHHi</span>;</td></tr>
<tr><th id="1733">1733</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURSBXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSBXi</span>;</td></tr>
<tr><th id="1734">1734</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURSBWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSBWi</span>;</td></tr>
<tr><th id="1735">1735</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURSHXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSHXi</span>;</td></tr>
<tr><th id="1736">1736</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURSHWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSHWi</span>;</td></tr>
<tr><th id="1737">1737</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>;</td></tr>
<tr><th id="1738">1738</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>;</td></tr>
<tr><th id="1739">1739</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>;</td></tr>
<tr><th id="1740">1740</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBi</span>;</td></tr>
<tr><th id="1741">1741</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHi</span>;</td></tr>
<tr><th id="1742">1742</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>;</td></tr>
<tr><th id="1743">1743</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>;</td></tr>
<tr><th id="1744">1744</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>;</td></tr>
<tr><th id="1745">1745</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>;</td></tr>
<tr><th id="1746">1746</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>: <b>return</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>;</td></tr>
<tr><th id="1747">1747</th><td>  }</td></tr>
<tr><th id="1748">1748</th><td>}</td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" title='llvm::AArch64InstrInfo::getLoadStoreImmIdx' data-ref="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj">getLoadStoreImmIdx</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="199Opc" title='Opc' data-type='unsigned int' data-ref="199Opc">Opc</dfn>) {</td></tr>
<tr><th id="1751">1751</th><td>  <b>switch</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc">Opc</a>) {</td></tr>
<tr><th id="1752">1752</th><td>  <b>default</b>:</td></tr>
<tr><th id="1753">1753</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1754">1754</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="1755">1755</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="1756">1756</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="1758">1758</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPXi</span>:</td></tr>
<tr><th id="1759">1759</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPDi</span>:</td></tr>
<tr><th id="1760">1760</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPXi&apos; in namespace &apos;llvm::AArch64&apos;">STNPXi</span>:</td></tr>
<tr><th id="1761">1761</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPDi&apos; in namespace &apos;llvm::AArch64&apos;">STNPDi</span>:</td></tr>
<tr><th id="1762">1762</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="1763">1763</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="1764">1764</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPQi</span>:</td></tr>
<tr><th id="1765">1765</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPQi&apos; in namespace &apos;llvm::AArch64&apos;">STNPQi</span>:</td></tr>
<tr><th id="1766">1766</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="1767">1767</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="1768">1768</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="1769">1769</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="1770">1770</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPWi</span>:</td></tr>
<tr><th id="1771">1771</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPSi</span>:</td></tr>
<tr><th id="1772">1772</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPWi&apos; in namespace &apos;llvm::AArch64&apos;">STNPWi</span>:</td></tr>
<tr><th id="1773">1773</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPSi&apos; in namespace &apos;llvm::AArch64&apos;">STNPSi</span>:</td></tr>
<tr><th id="1774">1774</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDG&apos; in namespace &apos;llvm::AArch64&apos;">LDG</span>:</td></tr>
<tr><th id="1775">1775</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="1776">1776</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDG&apos; in namespace &apos;llvm::AArch64&apos;">ADDG</span>:</td></tr>
<tr><th id="1777">1777</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STGOffset&apos; in namespace &apos;llvm::AArch64&apos;">STGOffset</span>:</td></tr>
<tr><th id="1778">1778</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1779">1779</th><td>  }</td></tr>
<tr><th id="1780">1780</th><td>}</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="200MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="200MI">MI</dfn>) {</td></tr>
<tr><th id="1783">1783</th><td>  <b>switch</b> (<a class="local col0 ref" href="#200MI" title='MI' data-ref="200MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1784">1784</th><td>  <b>default</b>:</td></tr>
<tr><th id="1785">1785</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1786">1786</th><td>  <i>// Scaled instructions.</i></td></tr>
<tr><th id="1787">1787</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="1788">1788</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="1789">1789</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="1790">1790</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="1791">1791</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="1792">1792</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="1793">1793</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="1794">1794</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="1795">1795</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="1796">1796</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="1797">1797</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="1798">1798</th><td>  <i>// Unscaled instructions.</i></td></tr>
<tr><th id="1799">1799</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="1800">1800</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="1801">1801</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="1802">1802</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="1803">1803</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="1804">1804</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="1805">1805</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="1806">1806</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="1807">1807</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="1808">1808</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="1809">1809</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="1810">1810</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1811">1811</th><td>  }</td></tr>
<tr><th id="1812">1812</th><td>}</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td><em>unsigned</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" title='llvm::AArch64InstrInfo::convertToFlagSettingOpc' data-ref="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb">convertToFlagSettingOpc</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="201Opc" title='Opc' data-type='unsigned int' data-ref="201Opc">Opc</dfn>,</td></tr>
<tr><th id="1815">1815</th><td>                                                   <em>bool</em> &amp;<dfn class="local col2 decl" id="202Is64Bit" title='Is64Bit' data-type='bool &amp;' data-ref="202Is64Bit">Is64Bit</dfn>) {</td></tr>
<tr><th id="1816">1816</th><td>  <b>switch</b> (<a class="local col1 ref" href="#201Opc" title='Opc' data-ref="201Opc">Opc</a>) {</td></tr>
<tr><th id="1817">1817</th><td>  <b>default</b>:</td></tr>
<tr><th id="1818">1818</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Opcode has no flag setting equivalent!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1818)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no flag setting equivalent!"</q>);</td></tr>
<tr><th id="1819">1819</th><td>  <i>// 32-bit cases:</i></td></tr>
<tr><th id="1820">1820</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>:</td></tr>
<tr><th id="1821">1821</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1822">1822</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>;</td></tr>
<tr><th id="1823">1823</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>:</td></tr>
<tr><th id="1824">1824</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1825">1825</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>;</td></tr>
<tr><th id="1826">1826</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrs</span>:</td></tr>
<tr><th id="1827">1827</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1828">1828</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrs</span>;</td></tr>
<tr><th id="1829">1829</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrx</span>:</td></tr>
<tr><th id="1830">1830</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1831">1831</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSWrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrx</span>;</td></tr>
<tr><th id="1832">1832</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>:</td></tr>
<tr><th id="1833">1833</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1834">1834</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>;</td></tr>
<tr><th id="1835">1835</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrr</span>:</td></tr>
<tr><th id="1836">1836</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1837">1837</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWrr</span>;</td></tr>
<tr><th id="1838">1838</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrs</span>:</td></tr>
<tr><th id="1839">1839</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1840">1840</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWrs</span>;</td></tr>
<tr><th id="1841">1841</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICWrr</span>:</td></tr>
<tr><th id="1842">1842</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1843">1843</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;BICSWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICSWrr</span>;</td></tr>
<tr><th id="1844">1844</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICWrs&apos; in namespace &apos;llvm::AArch64&apos;">BICWrs</span>:</td></tr>
<tr><th id="1845">1845</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1846">1846</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;BICSWrs&apos; in namespace &apos;llvm::AArch64&apos;">BICSWrs</span>;</td></tr>
<tr><th id="1847">1847</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBWri</span>:</td></tr>
<tr><th id="1848">1848</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1849">1849</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>;</td></tr>
<tr><th id="1850">1850</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>:</td></tr>
<tr><th id="1851">1851</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1852">1852</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>;</td></tr>
<tr><th id="1853">1853</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrs</span>:</td></tr>
<tr><th id="1854">1854</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1855">1855</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>;</td></tr>
<tr><th id="1856">1856</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrx</span>:</td></tr>
<tr><th id="1857">1857</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="1858">1858</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrx</span>;</td></tr>
<tr><th id="1859">1859</th><td>  <i>// 64-bit cases:</i></td></tr>
<tr><th id="1860">1860</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="1861">1861</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1862">1862</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>;</td></tr>
<tr><th id="1863">1863</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:</td></tr>
<tr><th id="1864">1864</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1865">1865</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>;</td></tr>
<tr><th id="1866">1866</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrs</span>:</td></tr>
<tr><th id="1867">1867</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1868">1868</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrs</span>;</td></tr>
<tr><th id="1869">1869</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrx</span>:</td></tr>
<tr><th id="1870">1870</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1871">1871</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDSXrx&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrx</span>;</td></tr>
<tr><th id="1872">1872</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>:</td></tr>
<tr><th id="1873">1873</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1874">1874</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXri</span>;</td></tr>
<tr><th id="1875">1875</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrr</span>:</td></tr>
<tr><th id="1876">1876</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1877">1877</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXrr</span>;</td></tr>
<tr><th id="1878">1878</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrs</span>:</td></tr>
<tr><th id="1879">1879</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1880">1880</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXrs</span>;</td></tr>
<tr><th id="1881">1881</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICXrr</span>:</td></tr>
<tr><th id="1882">1882</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1883">1883</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;BICSXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICSXrr</span>;</td></tr>
<tr><th id="1884">1884</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICXrs&apos; in namespace &apos;llvm::AArch64&apos;">BICXrs</span>:</td></tr>
<tr><th id="1885">1885</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1886">1886</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;BICSXrs&apos; in namespace &apos;llvm::AArch64&apos;">BICSXrs</span>;</td></tr>
<tr><th id="1887">1887</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>:</td></tr>
<tr><th id="1888">1888</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1889">1889</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>;</td></tr>
<tr><th id="1890">1890</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="1891">1891</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1892">1892</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>;</td></tr>
<tr><th id="1893">1893</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrs</span>:</td></tr>
<tr><th id="1894">1894</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1895">1895</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>;</td></tr>
<tr><th id="1896">1896</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrx</span>:</td></tr>
<tr><th id="1897">1897</th><td>    Is64Bit = <b>true</b>;</td></tr>
<tr><th id="1898">1898</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBSXrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrx</span>;</td></tr>
<tr><th id="1899">1899</th><td>  }</td></tr>
<tr><th id="1900">1900</th><td>}</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td><i>// Is this a candidate for ld/st merging or pairing?  For example, we don't</i></td></tr>
<tr><th id="1903">1903</th><td><i>// touch volatiles or load/stores that have a hint to avoid pair formation.</i></td></tr>
<tr><th id="1904">1904</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="203MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1905">1905</th><td>  <i>// If this is a volatile load/store, don't mess with it.</i></td></tr>
<tr><th id="1906">1906</th><td>  <b>if</b> (<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="1907">1907</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td>  <i>// Make sure this is a reg/fi+imm (as opposed to an address reloc).</i></td></tr>
<tr><th id="1910">1910</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.getOperand(1).isReg() || MI.getOperand(1).isFI()) &amp;&amp; &quot;Expected a reg or frame index operand.&quot;) ? void (0) : __assert_fail (&quot;(MI.getOperand(1).isReg() || MI.getOperand(1).isFI()) &amp;&amp; \&quot;Expected a reg or frame index operand.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1911, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;</td></tr>
<tr><th id="1911">1911</th><td>         <q>"Expected a reg or frame index operand."</q>);</td></tr>
<tr><th id="1912">1912</th><td>  <b>if</b> (!<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1913">1913</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>  <i>// Can't merge/pair if the instruction modifies the base register.</i></td></tr>
<tr><th id="1916">1916</th><td><i>  // e.g., ldr x0, [x0]</i></td></tr>
<tr><th id="1917">1917</th><td><i>  // This case will never occur with an FI base.</i></td></tr>
<tr><th id="1918">1918</th><td>  <b>if</b> (<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1919">1919</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="204BaseReg" title='BaseReg' data-type='unsigned int' data-ref="204BaseReg">BaseReg</dfn> = <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1920">1920</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col5 decl" id="205TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="205TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="1921">1921</th><td>    <b>if</b> (MI.modifiesRegister(BaseReg, TRI))</td></tr>
<tr><th id="1922">1922</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1923">1923</th><td>  }</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td>  <i>// Check if this load/store has a hint to avoid pair formation.</i></td></tr>
<tr><th id="1926">1926</th><td><i>  // MachineMemOperands hints are set by the AArch64StorePairSuppress pass.</i></td></tr>
<tr><th id="1927">1927</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</a>(<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>))</td></tr>
<tr><th id="1928">1928</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1929">1929</th><td></td></tr>
<tr><th id="1930">1930</th><td>  <i>// On some CPUs quad load/store pairs are slower than two single load/stores.</i></td></tr>
<tr><th id="1931">1931</th><td>  <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv" title='llvm::AArch64Subtarget::isPaired128Slow' data-ref="_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv">isPaired128Slow</a>()) {</td></tr>
<tr><th id="1932">1932</th><td>    <b>switch</b> (<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1933">1933</th><td>    <b>default</b>:</td></tr>
<tr><th id="1934">1934</th><td>      <b>break</b>;</td></tr>
<tr><th id="1935">1935</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="1936">1936</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="1937">1937</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="1938">1938</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="1939">1939</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1940">1940</th><td>    }</td></tr>
<tr><th id="1941">1941</th><td>  }</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1944">1944</th><td>}</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm16AArch64InstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="206LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="206LdSt">LdSt</dfn>,</td></tr>
<tr><th id="1947">1947</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col7 decl" id="207BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="207BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="1948">1948</th><td>                                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="208Offset" title='Offset' data-type='int64_t &amp;' data-ref="208Offset">Offset</dfn>,</td></tr>
<tr><th id="1949">1949</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="209TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="209TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1950">1950</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="210Width" title='Width' data-type='unsigned int' data-ref="210Width">Width</dfn>;</td></tr>
<tr><th id="1951">1951</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col6 ref" href="#206LdSt" title='LdSt' data-ref="206LdSt">LdSt</a>, <span class='refarg'><a class="local col7 ref" href="#207BaseOp" title='BaseOp' data-ref="207BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col8 ref" href="#208Offset" title='Offset' data-ref="208Offset">Offset</a></span>, <span class='refarg'><a class="local col0 ref" href="#210Width" title='Width' data-ref="210Width">Width</a></span>, <a class="local col9 ref" href="#209TRI" title='TRI' data-ref="209TRI">TRI</a>);</td></tr>
<tr><th id="1952">1952</th><td>}</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(</td></tr>
<tr><th id="1955">1955</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="211LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="211LdSt">LdSt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col2 decl" id="212BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="212BaseOp">BaseOp</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="213Offset" title='Offset' data-type='int64_t &amp;' data-ref="213Offset">Offset</dfn>,</td></tr>
<tr><th id="1956">1956</th><td>    <em>unsigned</em> &amp;<dfn class="local col4 decl" id="214Width" title='Width' data-type='unsigned int &amp;' data-ref="214Width">Width</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="215TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="215TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1957">1957</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LdSt.mayLoadOrStore() &amp;&amp; &quot;Expected a memory operation.&quot;) ? void (0) : __assert_fail (&quot;LdSt.mayLoadOrStore() &amp;&amp; \&quot;Expected a memory operation.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1957, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"Expected a memory operation."</q>);</td></tr>
<tr><th id="1958">1958</th><td>  <i>// Handle only loads/stores with base register followed by immediate offset.</i></td></tr>
<tr><th id="1959">1959</th><td>  <b>if</b> (<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>) {</td></tr>
<tr><th id="1960">1960</th><td>    <i>// Non-paired instruction (e.g., ldr x1, [x0, #8]).</i></td></tr>
<tr><th id="1961">1961</th><td>    <b>if</b> ((!<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) ||</td></tr>
<tr><th id="1962">1962</th><td>        !<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1963">1963</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1964">1964</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>4</var>) {</td></tr>
<tr><th id="1965">1965</th><td>    <i>// Paired instruction (e.g., ldp x1, x2, [x0, #8]).</i></td></tr>
<tr><th id="1966">1966</th><td>    <b>if</b> (!<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="1967">1967</th><td>        (!<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) ||</td></tr>
<tr><th id="1968">1968</th><td>        !<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1969">1969</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1970">1970</th><td>  } <b>else</b></td></tr>
<tr><th id="1971">1971</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td>  <i>// Get the scaling factor for the instruction and set the width for the</i></td></tr>
<tr><th id="1974">1974</th><td><i>  // instruction.</i></td></tr>
<tr><th id="1975">1975</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="216Scale" title='Scale' data-type='unsigned int' data-ref="216Scale">Scale</dfn> = <var>0</var>;</td></tr>
<tr><th id="1976">1976</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="217Dummy1" title='Dummy1' data-type='int64_t' data-ref="217Dummy1">Dummy1</dfn>, <dfn class="local col8 decl" id="218Dummy2" title='Dummy2' data-type='int64_t' data-ref="218Dummy2">Dummy2</dfn>;</td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td>  <i>// If this returns false, then it's an instruction we don't want to handle.</i></td></tr>
<tr><th id="1979">1979</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</a>(<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col6 ref" href="#216Scale" title='Scale' data-ref="216Scale">Scale</a></span>, <span class='refarg'><a class="local col4 ref" href="#214Width" title='Width' data-ref="214Width">Width</a></span>, <span class='refarg'><a class="local col7 ref" href="#217Dummy1" title='Dummy1' data-ref="217Dummy1">Dummy1</a></span>, <span class='refarg'><a class="local col8 ref" href="#218Dummy2" title='Dummy2' data-ref="218Dummy2">Dummy2</a></span>))</td></tr>
<tr><th id="1980">1980</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>  <i>// Compute the offset. Offset is calculated as the immediate operand</i></td></tr>
<tr><th id="1983">1983</th><td><i>  // multiplied by the scaling factor. Unscaled instructions have scaling factor</i></td></tr>
<tr><th id="1984">1984</th><td><i>  // set to 1.</i></td></tr>
<tr><th id="1985">1985</th><td>  <b>if</b> (<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>3</var>) {</td></tr>
<tr><th id="1986">1986</th><td>    <a class="local col2 ref" href="#212BaseOp" title='BaseOp' data-ref="212BaseOp">BaseOp</a> = &amp;<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1987">1987</th><td>    <a class="local col3 ref" href="#213Offset" title='Offset' data-ref="213Offset">Offset</a> = <a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col6 ref" href="#216Scale" title='Scale' data-ref="216Scale">Scale</a>;</td></tr>
<tr><th id="1988">1988</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1989">1989</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LdSt.getNumExplicitOperands() == 4 &amp;&amp; &quot;invalid number of operands&quot;) ? void (0) : __assert_fail (&quot;LdSt.getNumExplicitOperands() == 4 &amp;&amp; \&quot;invalid number of operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1989, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>4</var> &amp;&amp; <q>"invalid number of operands"</q>);</td></tr>
<tr><th id="1990">1990</th><td>    <a class="local col2 ref" href="#212BaseOp" title='BaseOp' data-ref="212BaseOp">BaseOp</a> = &amp;<a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1991">1991</th><td>    <a class="local col3 ref" href="#213Offset" title='Offset' data-ref="213Offset">Offset</a> = <a class="local col1 ref" href="#211LdSt" title='LdSt' data-ref="211LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col6 ref" href="#216Scale" title='Scale' data-ref="216Scale">Scale</a>;</td></tr>
<tr><th id="1992">1992</th><td>  }</td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((BaseOp-&gt;isReg() || BaseOp-&gt;isFI()) &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register or frame index.&quot;) ? void (0) : __assert_fail (&quot;(BaseOp-&gt;isReg() || BaseOp-&gt;isFI()) &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register or frame index.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 1996, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#212BaseOp" title='BaseOp' data-ref="212BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#212BaseOp" title='BaseOp' data-ref="212BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;</td></tr>
<tr><th id="1995">1995</th><td>         <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="1996">1996</th><td>         <q>"operands of type register or frame index."</q>);</td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1999">1999</th><td>}</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;</td></tr>
<tr><th id="2002">2002</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand' data-ref="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE">getMemOpBaseRegImmOfsOffsetOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219LdSt" title='LdSt' data-type='llvm::MachineInstr &amp;' data-ref="219LdSt">LdSt</dfn>) <em>const</em> {</td></tr>
<tr><th id="2003">2003</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LdSt.mayLoadOrStore() &amp;&amp; &quot;Expected a memory operation.&quot;) ? void (0) : __assert_fail (&quot;LdSt.mayLoadOrStore() &amp;&amp; \&quot;Expected a memory operation.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2003, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#219LdSt" title='LdSt' data-ref="219LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"Expected a memory operation."</q>);</td></tr>
<tr><th id="2004">2004</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="220OfsOp" title='OfsOp' data-type='llvm::MachineOperand &amp;' data-ref="220OfsOp">OfsOp</dfn> = <a class="local col9 ref" href="#219LdSt" title='LdSt' data-ref="219LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219LdSt" title='LdSt' data-ref="219LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2005">2005</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OfsOp.isImm() &amp;&amp; &quot;Offset operand wasn&apos;t immediate.&quot;) ? void (0) : __assert_fail (&quot;OfsOp.isImm() &amp;&amp; \&quot;Offset operand wasn&apos;t immediate.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2005, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#220OfsOp" title='OfsOp' data-ref="220OfsOp">OfsOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Offset operand wasn't immediate."</q>);</td></tr>
<tr><th id="2006">2006</th><td>  <b>return</b> <a class="local col0 ref" href="#220OfsOp" title='OfsOp' data-ref="220OfsOp">OfsOp</a>;</td></tr>
<tr><th id="2007">2007</th><td>}</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="221Opcode" title='Opcode' data-type='unsigned int' data-ref="221Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="222Scale" title='Scale' data-type='unsigned int &amp;' data-ref="222Scale">Scale</dfn>,</td></tr>
<tr><th id="2010">2010</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col3 decl" id="223Width" title='Width' data-type='unsigned int &amp;' data-ref="223Width">Width</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="224MinOffset" title='MinOffset' data-type='int64_t &amp;' data-ref="224MinOffset">MinOffset</dfn>,</td></tr>
<tr><th id="2011">2011</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="225MaxOffset" title='MaxOffset' data-type='int64_t &amp;' data-ref="225MaxOffset">MaxOffset</dfn>) {</td></tr>
<tr><th id="2012">2012</th><td>  <b>switch</b> (<a class="local col1 ref" href="#221Opcode" title='Opcode' data-ref="221Opcode">Opcode</a>) {</td></tr>
<tr><th id="2013">2013</th><td>  <i>// Not a memory operation or something we want to handle.</i></td></tr>
<tr><th id="2014">2014</th><td>  <b>default</b>:</td></tr>
<tr><th id="2015">2015</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <a class="local col3 ref" href="#223Width" title='Width' data-ref="223Width">Width</a> = <var>0</var>;</td></tr>
<tr><th id="2016">2016</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2017">2017</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2018">2018</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWpost&apos; in namespace &apos;llvm::AArch64&apos;">STRWpost</span>:</td></tr>
<tr><th id="2019">2019</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpost</span>:</td></tr>
<tr><th id="2020">2020</th><td>    Width = <var>32</var>;</td></tr>
<tr><th id="2021">2021</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="2022">2022</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2023">2023</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2024">2024</th><td>    <b>break</b>;</td></tr>
<tr><th id="2025">2025</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="2026">2026</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="2027">2027</th><td>    Width = <var>16</var>;</td></tr>
<tr><th id="2028">2028</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="2029">2029</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2030">2030</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2031">2031</th><td>    <b>break</b>;</td></tr>
<tr><th id="2032">2032</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;PRFUMi&apos; in namespace &apos;llvm::AArch64&apos;">PRFUMi</span>:</td></tr>
<tr><th id="2033">2033</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="2034">2034</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="2035">2035</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="2036">2036</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="2037">2037</th><td>    Width = <var>8</var>;</td></tr>
<tr><th id="2038">2038</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="2039">2039</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2040">2040</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2041">2041</th><td>    <b>break</b>;</td></tr>
<tr><th id="2042">2042</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="2043">2043</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="2044">2044</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="2045">2045</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="2046">2046</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="2047">2047</th><td>    Width = <var>4</var>;</td></tr>
<tr><th id="2048">2048</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="2049">2049</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2050">2050</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2051">2051</th><td>    <b>break</b>;</td></tr>
<tr><th id="2052">2052</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHi</span>:</td></tr>
<tr><th id="2053">2053</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURHHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHHi</span>:</td></tr>
<tr><th id="2054">2054</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSHXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSHXi</span>:</td></tr>
<tr><th id="2055">2055</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSHWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSHWi</span>:</td></tr>
<tr><th id="2056">2056</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHi</span>:</td></tr>
<tr><th id="2057">2057</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="2058">2058</th><td>    Width = <var>2</var>;</td></tr>
<tr><th id="2059">2059</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="2060">2060</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2061">2061</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2062">2062</th><td>    <b>break</b>;</td></tr>
<tr><th id="2063">2063</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBi</span>:</td></tr>
<tr><th id="2064">2064</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURBBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBBi</span>:</td></tr>
<tr><th id="2065">2065</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSBXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSBXi</span>:</td></tr>
<tr><th id="2066">2066</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSBWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSBWi</span>:</td></tr>
<tr><th id="2067">2067</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBi</span>:</td></tr>
<tr><th id="2068">2068</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="2069">2069</th><td>    Width = <var>1</var>;</td></tr>
<tr><th id="2070">2070</th><td>    <a class="local col2 ref" href="#222Scale" title='Scale' data-ref="222Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="2071">2071</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2072">2072</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2073">2073</th><td>    <b>break</b>;</td></tr>
<tr><th id="2074">2074</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="2075">2075</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPQi</span>:</td></tr>
<tr><th id="2076">2076</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="2077">2077</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPQi&apos; in namespace &apos;llvm::AArch64&apos;">STNPQi</span>:</td></tr>
<tr><th id="2078">2078</th><td>    Scale = <var>16</var>;</td></tr>
<tr><th id="2079">2079</th><td>    <a class="local col3 ref" href="#223Width" title='Width' data-ref="223Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="2080">2080</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2081">2081</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2082">2082</th><td>    <b>break</b>;</td></tr>
<tr><th id="2083">2083</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="2084">2084</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="2085">2085</th><td>    Scale = Width = <var>16</var>;</td></tr>
<tr><th id="2086">2086</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2087">2087</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2088">2088</th><td>    <b>break</b>;</td></tr>
<tr><th id="2089">2089</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="2090">2090</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="2091">2091</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPXi</span>:</td></tr>
<tr><th id="2092">2092</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPDi</span>:</td></tr>
<tr><th id="2093">2093</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="2094">2094</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="2095">2095</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPXi&apos; in namespace &apos;llvm::AArch64&apos;">STNPXi</span>:</td></tr>
<tr><th id="2096">2096</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPDi&apos; in namespace &apos;llvm::AArch64&apos;">STNPDi</span>:</td></tr>
<tr><th id="2097">2097</th><td>    Scale = <var>8</var>;</td></tr>
<tr><th id="2098">2098</th><td>    <a class="local col3 ref" href="#223Width" title='Width' data-ref="223Width">Width</a> = <var>16</var>;</td></tr>
<tr><th id="2099">2099</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2100">2100</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2101">2101</th><td>    <b>break</b>;</td></tr>
<tr><th id="2102">2102</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;PRFMui&apos; in namespace &apos;llvm::AArch64&apos;">PRFMui</span>:</td></tr>
<tr><th id="2103">2103</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="2104">2104</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="2105">2105</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="2106">2106</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="2107">2107</th><td>    Scale = Width = <var>8</var>;</td></tr>
<tr><th id="2108">2108</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2109">2109</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2110">2110</th><td>    <b>break</b>;</td></tr>
<tr><th id="2111">2111</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="2112">2112</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="2113">2113</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPWi</span>:</td></tr>
<tr><th id="2114">2114</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDNPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDNPSi</span>:</td></tr>
<tr><th id="2115">2115</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="2116">2116</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="2117">2117</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPWi&apos; in namespace &apos;llvm::AArch64&apos;">STNPWi</span>:</td></tr>
<tr><th id="2118">2118</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STNPSi&apos; in namespace &apos;llvm::AArch64&apos;">STNPSi</span>:</td></tr>
<tr><th id="2119">2119</th><td>    Scale = <var>4</var>;</td></tr>
<tr><th id="2120">2120</th><td>    <a class="local col3 ref" href="#223Width" title='Width' data-ref="223Width">Width</a> = <var>8</var>;</td></tr>
<tr><th id="2121">2121</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="2122">2122</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2123">2123</th><td>    <b>break</b>;</td></tr>
<tr><th id="2124">2124</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="2125">2125</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="2126">2126</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="2127">2127</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="2128">2128</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="2129">2129</th><td>    Scale = Width = <var>4</var>;</td></tr>
<tr><th id="2130">2130</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2131">2131</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2132">2132</th><td>    <b>break</b>;</td></tr>
<tr><th id="2133">2133</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHui</span>:</td></tr>
<tr><th id="2134">2134</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="2135">2135</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWui</span>:</td></tr>
<tr><th id="2136">2136</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXui</span>:</td></tr>
<tr><th id="2137">2137</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHui</span>:</td></tr>
<tr><th id="2138">2138</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="2139">2139</th><td>    Scale = Width = <var>2</var>;</td></tr>
<tr><th id="2140">2140</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2141">2141</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2142">2142</th><td>    <b>break</b>;</td></tr>
<tr><th id="2143">2143</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBui</span>:</td></tr>
<tr><th id="2144">2144</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="2145">2145</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWui</span>:</td></tr>
<tr><th id="2146">2146</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXui</span>:</td></tr>
<tr><th id="2147">2147</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBui</span>:</td></tr>
<tr><th id="2148">2148</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="2149">2149</th><td>    Scale = Width = <var>1</var>;</td></tr>
<tr><th id="2150">2150</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2151">2151</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>4095</var>;</td></tr>
<tr><th id="2152">2152</th><td>    <b>break</b>;</td></tr>
<tr><th id="2153">2153</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDG&apos; in namespace &apos;llvm::AArch64&apos;">ADDG</span>:</td></tr>
<tr><th id="2154">2154</th><td>    Scale = <var>16</var>;</td></tr>
<tr><th id="2155">2155</th><td>    <a class="local col3 ref" href="#223Width" title='Width' data-ref="223Width">Width</a> = <var>0</var>;</td></tr>
<tr><th id="2156">2156</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = <var>0</var>;</td></tr>
<tr><th id="2157">2157</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="2158">2158</th><td>    <b>break</b>;</td></tr>
<tr><th id="2159">2159</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDG&apos; in namespace &apos;llvm::AArch64&apos;">LDG</span>:</td></tr>
<tr><th id="2160">2160</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STGOffset&apos; in namespace &apos;llvm::AArch64&apos;">STGOffset</span>:</td></tr>
<tr><th id="2161">2161</th><td>    Scale = Width = <var>16</var>;</td></tr>
<tr><th id="2162">2162</th><td>    <a class="local col4 ref" href="#224MinOffset" title='MinOffset' data-ref="224MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="2163">2163</th><td>    <a class="local col5 ref" href="#225MaxOffset" title='MaxOffset' data-ref="225MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="2164">2164</th><td>    <b>break</b>;</td></tr>
<tr><th id="2165">2165</th><td>  }</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2168">2168</th><td>}</td></tr>
<tr><th id="2169">2169</th><td></td></tr>
<tr><th id="2170">2170</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15getOffsetStridej" title='getOffsetStride' data-type='unsigned int getOffsetStride(unsigned int Opc)' data-ref="_ZL15getOffsetStridej">getOffsetStride</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="226Opc" title='Opc' data-type='unsigned int' data-ref="226Opc">Opc</dfn>) {</td></tr>
<tr><th id="2171">2171</th><td>  <b>switch</b> (<a class="local col6 ref" href="#226Opc" title='Opc' data-ref="226Opc">Opc</a>) {</td></tr>
<tr><th id="2172">2172</th><td>  <b>default</b>:</td></tr>
<tr><th id="2173">2173</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2174">2174</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="2175">2175</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="2176">2176</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="2177">2177</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="2178">2178</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="2179">2179</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="2180">2180</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="2181">2181</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="2182">2182</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="2183">2183</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="2184">2184</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="2185">2185</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="2186">2186</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="2187">2187</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="2188">2188</th><td>  }</td></tr>
<tr><th id="2189">2189</th><td>}</td></tr>
<tr><th id="2190">2190</th><td></td></tr>
<tr><th id="2191">2191</th><td><i  data-doc="_ZL11scaleOffsetjRl">// Scale the unscaled offsets.  Returns false if the unscaled offset can't be</i></td></tr>
<tr><th id="2192">2192</th><td><i  data-doc="_ZL11scaleOffsetjRl">// scaled.</i></td></tr>
<tr><th id="2193">2193</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11scaleOffsetjRl" title='scaleOffset' data-type='bool scaleOffset(unsigned int Opc, int64_t &amp; Offset)' data-ref="_ZL11scaleOffsetjRl">scaleOffset</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="227Opc" title='Opc' data-type='unsigned int' data-ref="227Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="228Offset" title='Offset' data-type='int64_t &amp;' data-ref="228Offset">Offset</dfn>) {</td></tr>
<tr><th id="2194">2194</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="229OffsetStride" title='OffsetStride' data-type='unsigned int' data-ref="229OffsetStride">OffsetStride</dfn> = <a class="tu ref" href="#_ZL15getOffsetStridej" title='getOffsetStride' data-use='c' data-ref="_ZL15getOffsetStridej">getOffsetStride</a>(<a class="local col7 ref" href="#227Opc" title='Opc' data-ref="227Opc">Opc</a>);</td></tr>
<tr><th id="2195">2195</th><td>  <b>if</b> (<a class="local col9 ref" href="#229OffsetStride" title='OffsetStride' data-ref="229OffsetStride">OffsetStride</a> == <var>0</var>)</td></tr>
<tr><th id="2196">2196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2197">2197</th><td>  <i>// If the byte-offset isn't a multiple of the stride, we can't scale this</i></td></tr>
<tr><th id="2198">2198</th><td><i>  // offset.</i></td></tr>
<tr><th id="2199">2199</th><td>  <b>if</b> (<a class="local col8 ref" href="#228Offset" title='Offset' data-ref="228Offset">Offset</a> % <a class="local col9 ref" href="#229OffsetStride" title='OffsetStride' data-ref="229OffsetStride">OffsetStride</a> != <var>0</var>)</td></tr>
<tr><th id="2200">2200</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td>  <i>// Convert the byte-offset used by unscaled into an "element" offset used</i></td></tr>
<tr><th id="2203">2203</th><td><i>  // by the scaled pair load/store instructions.</i></td></tr>
<tr><th id="2204">2204</th><td>  <a class="local col8 ref" href="#228Offset" title='Offset' data-ref="228Offset">Offset</a> /= <a class="local col9 ref" href="#229OffsetStride" title='OffsetStride' data-ref="229OffsetStride">OffsetStride</a>;</td></tr>
<tr><th id="2205">2205</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2206">2206</th><td>}</td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td><i  data-doc="_ZL13unscaleOffsetjRl">// Unscale the scaled offsets. Returns false if the scaled offset can't be</i></td></tr>
<tr><th id="2209">2209</th><td><i  data-doc="_ZL13unscaleOffsetjRl">// unscaled.</i></td></tr>
<tr><th id="2210">2210</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13unscaleOffsetjRl" title='unscaleOffset' data-type='bool unscaleOffset(unsigned int Opc, int64_t &amp; Offset)' data-ref="_ZL13unscaleOffsetjRl">unscaleOffset</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="230Opc" title='Opc' data-type='unsigned int' data-ref="230Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="231Offset" title='Offset' data-type='int64_t &amp;' data-ref="231Offset">Offset</dfn>) {</td></tr>
<tr><th id="2211">2211</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232OffsetStride" title='OffsetStride' data-type='unsigned int' data-ref="232OffsetStride">OffsetStride</dfn> = <a class="tu ref" href="#_ZL15getOffsetStridej" title='getOffsetStride' data-use='c' data-ref="_ZL15getOffsetStridej">getOffsetStride</a>(<a class="local col0 ref" href="#230Opc" title='Opc' data-ref="230Opc">Opc</a>);</td></tr>
<tr><th id="2212">2212</th><td>  <b>if</b> (<a class="local col2 ref" href="#232OffsetStride" title='OffsetStride' data-ref="232OffsetStride">OffsetStride</a> == <var>0</var>)</td></tr>
<tr><th id="2213">2213</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>  <i>// Convert the "element" offset used by scaled pair load/store instructions</i></td></tr>
<tr><th id="2216">2216</th><td><i>  // into the byte-offset used by unscaled.</i></td></tr>
<tr><th id="2217">2217</th><td>  <a class="local col1 ref" href="#231Offset" title='Offset' data-ref="231Offset">Offset</a> *= <a class="local col2 ref" href="#232OffsetStride" title='OffsetStride' data-ref="232OffsetStride">OffsetStride</a>;</td></tr>
<tr><th id="2218">2218</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2219">2219</th><td>}</td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14canPairLdStOpcjj" title='canPairLdStOpc' data-type='bool canPairLdStOpc(unsigned int FirstOpc, unsigned int SecondOpc)' data-ref="_ZL14canPairLdStOpcjj">canPairLdStOpc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="233FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="233FirstOpc">FirstOpc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="234SecondOpc" title='SecondOpc' data-type='unsigned int' data-ref="234SecondOpc">SecondOpc</dfn>) {</td></tr>
<tr><th id="2222">2222</th><td>  <b>if</b> (<a class="local col3 ref" href="#233FirstOpc" title='FirstOpc' data-ref="233FirstOpc">FirstOpc</a> == <a class="local col4 ref" href="#234SecondOpc" title='SecondOpc' data-ref="234SecondOpc">SecondOpc</a>)</td></tr>
<tr><th id="2223">2223</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2224">2224</th><td>  <i>// We can also pair sign-ext and zero-ext instructions.</i></td></tr>
<tr><th id="2225">2225</th><td>  <b>switch</b> (<a class="local col3 ref" href="#233FirstOpc" title='FirstOpc' data-ref="233FirstOpc">FirstOpc</a>) {</td></tr>
<tr><th id="2226">2226</th><td>  <b>default</b>:</td></tr>
<tr><th id="2227">2227</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2228">2228</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="2229">2229</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="2230">2230</th><td>    <b>return</b> SecondOpc == AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span> || SecondOpc == AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>;</td></tr>
<tr><th id="2231">2231</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="2232">2232</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="2233">2233</th><td>    <b>return</b> SecondOpc == AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span> || SecondOpc == AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>;</td></tr>
<tr><th id="2234">2234</th><td>  }</td></tr>
<tr><th id="2235">2235</th><td>  <i>// These instructions can't be paired based on their opcodes.</i></td></tr>
<tr><th id="2236">2236</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2237">2237</th><td>}</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj" title='shouldClusterFI' data-type='bool shouldClusterFI(const llvm::MachineFrameInfo &amp; MFI, int FI1, int64_t Offset1, unsigned int Opcode1, int FI2, int64_t Offset2, unsigned int Opcode2)' data-ref="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj">shouldClusterFI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="235MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="235MFI">MFI</dfn>, <em>int</em> <dfn class="local col6 decl" id="236FI1" title='FI1' data-type='int' data-ref="236FI1">FI1</dfn>,</td></tr>
<tr><th id="2240">2240</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="237Offset1" title='Offset1' data-type='int64_t' data-ref="237Offset1">Offset1</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="238Opcode1" title='Opcode1' data-type='unsigned int' data-ref="238Opcode1">Opcode1</dfn>, <em>int</em> <dfn class="local col9 decl" id="239FI2" title='FI2' data-type='int' data-ref="239FI2">FI2</dfn>,</td></tr>
<tr><th id="2241">2241</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="240Offset2" title='Offset2' data-type='int64_t' data-ref="240Offset2">Offset2</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="241Opcode2" title='Opcode2' data-type='unsigned int' data-ref="241Opcode2">Opcode2</dfn>) {</td></tr>
<tr><th id="2242">2242</th><td>  <i>// Accesses through fixed stack object frame indices may access a different</i></td></tr>
<tr><th id="2243">2243</th><td><i>  // fixed stack slot. Check that the object offsets + offsets match.</i></td></tr>
<tr><th id="2244">2244</th><td>  <b>if</b> (<a class="local col5 ref" href="#235MFI" title='MFI' data-ref="235MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col6 ref" href="#236FI1" title='FI1' data-ref="236FI1">FI1</a>) &amp;&amp; <a class="local col5 ref" href="#235MFI" title='MFI' data-ref="235MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col9 ref" href="#239FI2" title='FI2' data-ref="239FI2">FI2</a>)) {</td></tr>
<tr><th id="2245">2245</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="242ObjectOffset1" title='ObjectOffset1' data-type='int64_t' data-ref="242ObjectOffset1">ObjectOffset1</dfn> = <a class="local col5 ref" href="#235MFI" title='MFI' data-ref="235MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#236FI1" title='FI1' data-ref="236FI1">FI1</a>);</td></tr>
<tr><th id="2246">2246</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="243ObjectOffset2" title='ObjectOffset2' data-type='int64_t' data-ref="243ObjectOffset2">ObjectOffset2</dfn> = <a class="local col5 ref" href="#235MFI" title='MFI' data-ref="235MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#239FI2" title='FI2' data-ref="239FI2">FI2</a>);</td></tr>
<tr><th id="2247">2247</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ObjectOffset1 &lt;= ObjectOffset2 &amp;&amp; &quot;Object offsets are not ordered.&quot;) ? void (0) : __assert_fail (&quot;ObjectOffset1 &lt;= ObjectOffset2 &amp;&amp; \&quot;Object offsets are not ordered.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#242ObjectOffset1" title='ObjectOffset1' data-ref="242ObjectOffset1">ObjectOffset1</a> &lt;= <a class="local col3 ref" href="#243ObjectOffset2" title='ObjectOffset2' data-ref="243ObjectOffset2">ObjectOffset2</a> &amp;&amp; <q>"Object offsets are not ordered."</q>);</td></tr>
<tr><th id="2248">2248</th><td>    <i>// Get the byte-offset from the object offset.</i></td></tr>
<tr><th id="2249">2249</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL13unscaleOffsetjRl" title='unscaleOffset' data-use='c' data-ref="_ZL13unscaleOffsetjRl">unscaleOffset</a>(<a class="local col8 ref" href="#238Opcode1" title='Opcode1' data-ref="238Opcode1">Opcode1</a>, <span class='refarg'><a class="local col7 ref" href="#237Offset1" title='Offset1' data-ref="237Offset1">Offset1</a></span>) || !<a class="tu ref" href="#_ZL13unscaleOffsetjRl" title='unscaleOffset' data-use='c' data-ref="_ZL13unscaleOffsetjRl">unscaleOffset</a>(<a class="local col1 ref" href="#241Opcode2" title='Opcode2' data-ref="241Opcode2">Opcode2</a>, <span class='refarg'><a class="local col0 ref" href="#240Offset2" title='Offset2' data-ref="240Offset2">Offset2</a></span>))</td></tr>
<tr><th id="2250">2250</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2251">2251</th><td>    <a class="local col2 ref" href="#242ObjectOffset1" title='ObjectOffset1' data-ref="242ObjectOffset1">ObjectOffset1</a> += <a class="local col7 ref" href="#237Offset1" title='Offset1' data-ref="237Offset1">Offset1</a>;</td></tr>
<tr><th id="2252">2252</th><td>    <a class="local col3 ref" href="#243ObjectOffset2" title='ObjectOffset2' data-ref="243ObjectOffset2">ObjectOffset2</a> += <a class="local col0 ref" href="#240Offset2" title='Offset2' data-ref="240Offset2">Offset2</a>;</td></tr>
<tr><th id="2253">2253</th><td>    <i>// Get the "element" index in the object.</i></td></tr>
<tr><th id="2254">2254</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL11scaleOffsetjRl" title='scaleOffset' data-use='c' data-ref="_ZL11scaleOffsetjRl">scaleOffset</a>(<a class="local col8 ref" href="#238Opcode1" title='Opcode1' data-ref="238Opcode1">Opcode1</a>, <span class='refarg'><a class="local col2 ref" href="#242ObjectOffset1" title='ObjectOffset1' data-ref="242ObjectOffset1">ObjectOffset1</a></span>) ||</td></tr>
<tr><th id="2255">2255</th><td>        !<a class="tu ref" href="#_ZL11scaleOffsetjRl" title='scaleOffset' data-use='c' data-ref="_ZL11scaleOffsetjRl">scaleOffset</a>(<a class="local col1 ref" href="#241Opcode2" title='Opcode2' data-ref="241Opcode2">Opcode2</a>, <span class='refarg'><a class="local col3 ref" href="#243ObjectOffset2" title='ObjectOffset2' data-ref="243ObjectOffset2">ObjectOffset2</a></span>))</td></tr>
<tr><th id="2256">2256</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2257">2257</th><td>    <b>return</b> <a class="local col2 ref" href="#242ObjectOffset1" title='ObjectOffset1' data-ref="242ObjectOffset1">ObjectOffset1</a> + <var>1</var> == <a class="local col3 ref" href="#243ObjectOffset2" title='ObjectOffset2' data-ref="243ObjectOffset2">ObjectOffset2</a>;</td></tr>
<tr><th id="2258">2258</th><td>  }</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td>  <b>return</b> <a class="local col6 ref" href="#236FI1" title='FI1' data-ref="236FI1">FI1</a> == <a class="local col9 ref" href="#239FI2" title='FI2' data-ref="239FI2">FI2</a>;</td></tr>
<tr><th id="2261">2261</th><td>}</td></tr>
<tr><th id="2262">2262</th><td></td></tr>
<tr><th id="2263">2263</th><td><i class="doc">/// Detect opportunities for ldp/stp formation.</i></td></tr>
<tr><th id="2264">2264</th><td><i class="doc">///</i></td></tr>
<tr><th id="2265">2265</th><td><i class="doc">/// Only called for LdSt for which getMemOperandWithOffset returns true.</i></td></tr>
<tr><th id="2266">2266</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j" title='llvm::AArch64InstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j">shouldClusterMemOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="244BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="244BaseOp1">BaseOp1</dfn>,</td></tr>
<tr><th id="2267">2267</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="245BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="245BaseOp2">BaseOp2</dfn>,</td></tr>
<tr><th id="2268">2268</th><td>                                           <em>unsigned</em> <dfn class="local col6 decl" id="246NumLoads" title='NumLoads' data-type='unsigned int' data-ref="246NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="2269">2269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="247FirstLdSt" title='FirstLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="247FirstLdSt">FirstLdSt</dfn> = *<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2270">2270</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248SecondLdSt" title='SecondLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="248SecondLdSt">SecondLdSt</dfn> = *<a class="local col5 ref" href="#245BaseOp2" title='BaseOp2' data-ref="245BaseOp2">BaseOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2271">2271</th><td>  <b>if</b> (<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="local col5 ref" href="#245BaseOp2" title='BaseOp2' data-ref="245BaseOp2">BaseOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>())</td></tr>
<tr><th id="2272">2272</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((BaseOp1.isReg() || BaseOp1.isFI()) &amp;&amp; &quot;Only base registers and frame indices are supported.&quot;) ? void (0) : __assert_fail (&quot;(BaseOp1.isReg() || BaseOp1.isFI()) &amp;&amp; \&quot;Only base registers and frame indices are supported.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;</td></tr>
<tr><th id="2275">2275</th><td>         <q>"Only base registers and frame indices are supported."</q>);</td></tr>
<tr><th id="2276">2276</th><td></td></tr>
<tr><th id="2277">2277</th><td>  <i>// Check for both base regs and base FI.</i></td></tr>
<tr><th id="2278">2278</th><td>  <b>if</b> (<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col5 ref" href="#245BaseOp2" title='BaseOp2' data-ref="245BaseOp2">BaseOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2279">2279</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2280">2280</th><td></td></tr>
<tr><th id="2281">2281</th><td>  <i>// Only cluster up to a single pair.</i></td></tr>
<tr><th id="2282">2282</th><td>  <b>if</b> (<a class="local col6 ref" href="#246NumLoads" title='NumLoads' data-ref="246NumLoads">NumLoads</a> &gt; <var>1</var>)</td></tr>
<tr><th id="2283">2283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</a>(<a class="local col7 ref" href="#247FirstLdSt" title='FirstLdSt' data-ref="247FirstLdSt">FirstLdSt</a>) || !<a class="member" href="#_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</a>(<a class="local col8 ref" href="#248SecondLdSt" title='SecondLdSt' data-ref="248SecondLdSt">SecondLdSt</a>))</td></tr>
<tr><th id="2286">2286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td>  <i>// Can we pair these instructions based on their opcodes?</i></td></tr>
<tr><th id="2289">2289</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="249FirstOpc">FirstOpc</dfn> = <a class="local col7 ref" href="#247FirstLdSt" title='FirstLdSt' data-ref="247FirstLdSt">FirstLdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2290">2290</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="250SecondOpc" title='SecondOpc' data-type='unsigned int' data-ref="250SecondOpc">SecondOpc</dfn> = <a class="local col8 ref" href="#248SecondLdSt" title='SecondLdSt' data-ref="248SecondLdSt">SecondLdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2291">2291</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL14canPairLdStOpcjj" title='canPairLdStOpc' data-use='c' data-ref="_ZL14canPairLdStOpcjj">canPairLdStOpc</a>(<a class="local col9 ref" href="#249FirstOpc" title='FirstOpc' data-ref="249FirstOpc">FirstOpc</a>, <a class="local col0 ref" href="#250SecondOpc" title='SecondOpc' data-ref="250SecondOpc">SecondOpc</a>))</td></tr>
<tr><th id="2292">2292</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td>  <i>// Can't merge volatiles or load/stores that have a hint to avoid pair</i></td></tr>
<tr><th id="2295">2295</th><td><i>  // formation, for example.</i></td></tr>
<tr><th id="2296">2296</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col7 ref" href="#247FirstLdSt" title='FirstLdSt' data-ref="247FirstLdSt">FirstLdSt</a>) ||</td></tr>
<tr><th id="2297">2297</th><td>      !<a class="member" href="#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col8 ref" href="#248SecondLdSt" title='SecondLdSt' data-ref="248SecondLdSt">SecondLdSt</a>))</td></tr>
<tr><th id="2298">2298</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2299">2299</th><td></td></tr>
<tr><th id="2300">2300</th><td>  <i>// isCandidateToMergeOrPair guarantees that operand 2 is an immediate.</i></td></tr>
<tr><th id="2301">2301</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="251Offset1" title='Offset1' data-type='int64_t' data-ref="251Offset1">Offset1</dfn> = <a class="local col7 ref" href="#247FirstLdSt" title='FirstLdSt' data-ref="247FirstLdSt">FirstLdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2302">2302</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col9 ref" href="#249FirstOpc" title='FirstOpc' data-ref="249FirstOpc">FirstOpc</a>) &amp;&amp; !<a class="tu ref" href="#_ZL11scaleOffsetjRl" title='scaleOffset' data-use='c' data-ref="_ZL11scaleOffsetjRl">scaleOffset</a>(<a class="local col9 ref" href="#249FirstOpc" title='FirstOpc' data-ref="249FirstOpc">FirstOpc</a>, <span class='refarg'><a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a></span>))</td></tr>
<tr><th id="2303">2303</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="252Offset2" title='Offset2' data-type='int64_t' data-ref="252Offset2">Offset2</dfn> = <a class="local col8 ref" href="#248SecondLdSt" title='SecondLdSt' data-ref="248SecondLdSt">SecondLdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2306">2306</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col0 ref" href="#250SecondOpc" title='SecondOpc' data-ref="250SecondOpc">SecondOpc</a>) &amp;&amp; !<a class="tu ref" href="#_ZL11scaleOffsetjRl" title='scaleOffset' data-use='c' data-ref="_ZL11scaleOffsetjRl">scaleOffset</a>(<a class="local col0 ref" href="#250SecondOpc" title='SecondOpc' data-ref="250SecondOpc">SecondOpc</a>, <span class='refarg'><a class="local col2 ref" href="#252Offset2" title='Offset2' data-ref="252Offset2">Offset2</a></span>))</td></tr>
<tr><th id="2307">2307</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <i>// Pairwise instructions have a 7-bit signed offset field.</i></td></tr>
<tr><th id="2310">2310</th><td>  <b>if</b> (<a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a> &gt; <var>63</var> || <a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a> &lt; -<var>64</var>)</td></tr>
<tr><th id="2311">2311</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td>  <i>// The caller should already have ordered First/SecondLdSt by offset.</i></td></tr>
<tr><th id="2314">2314</th><td><i>  // Note: except for non-equal frame index bases</i></td></tr>
<tr><th id="2315">2315</th><td>  <b>if</b> (<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="2316">2316</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 &gt;= Offset2) &amp;&amp; &quot;Caller should have ordered offsets.&quot;) ? void (0) : __assert_fail (&quot;(!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 &gt;= Offset2) &amp;&amp; \&quot;Caller should have ordered offsets.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2317, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col5 ref" href="#245BaseOp2" title='BaseOp2' data-ref="245BaseOp2">BaseOp2</a>) || <a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a> &gt;= <a class="local col2 ref" href="#252Offset2" title='Offset2' data-ref="252Offset2">Offset2</a>) &amp;&amp;</td></tr>
<tr><th id="2317">2317</th><td>           <q>"Caller should have ordered offsets."</q>);</td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="253MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="253MFI">MFI</dfn> =</td></tr>
<tr><th id="2320">2320</th><td>        <a class="local col7 ref" href="#247FirstLdSt" title='FirstLdSt' data-ref="247FirstLdSt">FirstLdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2321">2321</th><td>    <b>return</b> <a class="tu ref" href="#_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj" title='shouldClusterFI' data-use='c' data-ref="_ZL15shouldClusterFIRKN4llvm16MachineFrameInfoEiljilj">shouldClusterFI</a>(<a class="local col3 ref" href="#253MFI" title='MFI' data-ref="253MFI">MFI</a>, <a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a>, <a class="local col9 ref" href="#249FirstOpc" title='FirstOpc' data-ref="249FirstOpc">FirstOpc</a>,</td></tr>
<tr><th id="2322">2322</th><td>                           <a class="local col5 ref" href="#245BaseOp2" title='BaseOp2' data-ref="245BaseOp2">BaseOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col2 ref" href="#252Offset2" title='Offset2' data-ref="252Offset2">Offset2</a>, <a class="local col0 ref" href="#250SecondOpc" title='SecondOpc' data-ref="250SecondOpc">SecondOpc</a>);</td></tr>
<tr><th id="2323">2323</th><td>  }</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 &lt;= Offset2) &amp;&amp; &quot;Caller should have ordered offsets.&quot;) ? void (0) : __assert_fail (&quot;(!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 &lt;= Offset2) &amp;&amp; \&quot;Caller should have ordered offsets.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2326, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col4 ref" href="#244BaseOp1" title='BaseOp1' data-ref="244BaseOp1">BaseOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col5 ref" href="#245BaseOp2" title='BaseOp2' data-ref="245BaseOp2">BaseOp2</a>) || <a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a> &lt;= <a class="local col2 ref" href="#252Offset2" title='Offset2' data-ref="252Offset2">Offset2</a>) &amp;&amp;</td></tr>
<tr><th id="2326">2326</th><td>         <q>"Caller should have ordered offsets."</q>);</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>  <b>return</b> <a class="local col1 ref" href="#251Offset1" title='Offset1' data-ref="251Offset1">Offset1</a> + <var>1</var> == <a class="local col2 ref" href="#252Offset2" title='Offset2' data-ref="252Offset2">Offset2</a>;</td></tr>
<tr><th id="2329">2329</th><td>}</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="tu decl def" id="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='AddSubReg' data-type='const llvm::MachineInstrBuilder &amp; AddSubReg(const llvm::MachineInstrBuilder &amp; MIB, unsigned int Reg, unsigned int SubIdx, unsigned int State, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="254MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="254MIB">MIB</dfn>,</td></tr>
<tr><th id="2332">2332</th><td>                                            <em>unsigned</em> <dfn class="local col5 decl" id="255Reg" title='Reg' data-type='unsigned int' data-ref="255Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="256SubIdx" title='SubIdx' data-type='unsigned int' data-ref="256SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="2333">2333</th><td>                                            <em>unsigned</em> <dfn class="local col7 decl" id="257State" title='State' data-type='unsigned int' data-ref="257State">State</dfn>,</td></tr>
<tr><th id="2334">2334</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="258TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="258TRI">TRI</dfn>) {</td></tr>
<tr><th id="2335">2335</th><td>  <b>if</b> (!<a class="local col6 ref" href="#256SubIdx" title='SubIdx' data-ref="256SubIdx">SubIdx</a>)</td></tr>
<tr><th id="2336">2336</th><td>    <b>return</b> <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#255Reg" title='Reg' data-ref="255Reg">Reg</a>, <a class="local col7 ref" href="#257State" title='State' data-ref="257State">State</a>);</td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#255Reg" title='Reg' data-ref="255Reg">Reg</a>))</td></tr>
<tr><th id="2339">2339</th><td>    <b>return</b> <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#258TRI" title='TRI' data-ref="258TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col5 ref" href="#255Reg" title='Reg' data-ref="255Reg">Reg</a>, <a class="local col6 ref" href="#256SubIdx" title='SubIdx' data-ref="256SubIdx">SubIdx</a>), <a class="local col7 ref" href="#257State" title='State' data-ref="257State">State</a>);</td></tr>
<tr><th id="2340">2340</th><td>  <b>return</b> <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#255Reg" title='Reg' data-ref="255Reg">Reg</a>, <a class="local col7 ref" href="#257State" title='State' data-ref="257State">State</a>, <a class="local col6 ref" href="#256SubIdx" title='SubIdx' data-ref="256SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2341">2341</th><td>}</td></tr>
<tr><th id="2342">2342</th><td></td></tr>
<tr><th id="2343">2343</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL27forwardCopyWillClobberTuplejjj" title='forwardCopyWillClobberTuple' data-type='bool forwardCopyWillClobberTuple(unsigned int DestReg, unsigned int SrcReg, unsigned int NumRegs)' data-ref="_ZL27forwardCopyWillClobberTuplejjj">forwardCopyWillClobberTuple</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="259DestReg" title='DestReg' data-type='unsigned int' data-ref="259DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="260SrcReg" title='SrcReg' data-type='unsigned int' data-ref="260SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2344">2344</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="261NumRegs" title='NumRegs' data-type='unsigned int' data-ref="261NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="2345">2345</th><td>  <i>// We really want the positive remainder mod 32 here, that happens to be</i></td></tr>
<tr><th id="2346">2346</th><td><i>  // easily obtainable with a mask.</i></td></tr>
<tr><th id="2347">2347</th><td>  <b>return</b> ((<a class="local col9 ref" href="#259DestReg" title='DestReg' data-ref="259DestReg">DestReg</a> - <a class="local col0 ref" href="#260SrcReg" title='SrcReg' data-ref="260SrcReg">SrcReg</a>) &amp; <var>0x1f</var>) &lt; <a class="local col1 ref" href="#261NumRegs" title='NumRegs' data-ref="261NumRegs">NumRegs</a>;</td></tr>
<tr><th id="2348">2348</th><td>}</td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjbjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjbjNS_8ArrayRefIjEE">copyPhysRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="262MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="262MBB">MBB</dfn>,</td></tr>
<tr><th id="2351">2351</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="263I" title='I' data-type='MachineBasicBlock::iterator' data-ref="263I">I</dfn>,</td></tr>
<tr><th id="2352">2352</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="264DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="264DL">DL</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="265DestReg" title='DestReg' data-type='unsigned int' data-ref="265DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2353">2353</th><td>                                        <em>unsigned</em> <dfn class="local col6 decl" id="266SrcReg" title='SrcReg' data-type='unsigned int' data-ref="266SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="267KillSrc" title='KillSrc' data-type='bool' data-ref="267KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="2354">2354</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="268Opcode" title='Opcode' data-type='unsigned int' data-ref="268Opcode">Opcode</dfn>,</td></tr>
<tr><th id="2355">2355</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="269Indices" title='Indices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="269Indices">Indices</dfn>) <em>const</em> {</td></tr>
<tr><th id="2356">2356</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register copy without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register copy without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2356, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register copy without NEON"</q>);</td></tr>
<tr><th id="2357">2357</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col0 decl" id="270TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="270TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="2358">2358</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="271DestEncoding" title='DestEncoding' data-type='uint16_t' data-ref="271DestEncoding">DestEncoding</dfn> = TRI-&gt;getEncodingValue(DestReg);</td></tr>
<tr><th id="2359">2359</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="272SrcEncoding" title='SrcEncoding' data-type='uint16_t' data-ref="272SrcEncoding">SrcEncoding</dfn> = TRI-&gt;getEncodingValue(SrcReg);</td></tr>
<tr><th id="2360">2360</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273NumRegs" title='NumRegs' data-type='unsigned int' data-ref="273NumRegs">NumRegs</dfn> = <a class="local col9 ref" href="#269Indices" title='Indices' data-ref="269Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td>  <em>int</em> <dfn class="local col4 decl" id="274SubReg" title='SubReg' data-type='int' data-ref="274SubReg">SubReg</dfn> = <var>0</var>, <dfn class="local col5 decl" id="275End" title='End' data-type='int' data-ref="275End">End</dfn> = <a class="local col3 ref" href="#273NumRegs" title='NumRegs' data-ref="273NumRegs">NumRegs</a>, <dfn class="local col6 decl" id="276Incr" title='Incr' data-type='int' data-ref="276Incr">Incr</dfn> = <var>1</var>;</td></tr>
<tr><th id="2363">2363</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL27forwardCopyWillClobberTuplejjj" title='forwardCopyWillClobberTuple' data-use='c' data-ref="_ZL27forwardCopyWillClobberTuplejjj">forwardCopyWillClobberTuple</a>(<a class="local col1 ref" href="#271DestEncoding" title='DestEncoding' data-ref="271DestEncoding">DestEncoding</a>, <a class="local col2 ref" href="#272SrcEncoding" title='SrcEncoding' data-ref="272SrcEncoding">SrcEncoding</a>, <a class="local col3 ref" href="#273NumRegs" title='NumRegs' data-ref="273NumRegs">NumRegs</a>)) {</td></tr>
<tr><th id="2364">2364</th><td>    <a class="local col4 ref" href="#274SubReg" title='SubReg' data-ref="274SubReg">SubReg</a> = <a class="local col3 ref" href="#273NumRegs" title='NumRegs' data-ref="273NumRegs">NumRegs</a> - <var>1</var>;</td></tr>
<tr><th id="2365">2365</th><td>    <a class="local col5 ref" href="#275End" title='End' data-ref="275End">End</a> = -<var>1</var>;</td></tr>
<tr><th id="2366">2366</th><td>    <a class="local col6 ref" href="#276Incr" title='Incr' data-ref="276Incr">Incr</a> = -<var>1</var>;</td></tr>
<tr><th id="2367">2367</th><td>  }</td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td>  <b>for</b> (; <a class="local col4 ref" href="#274SubReg" title='SubReg' data-ref="274SubReg">SubReg</a> != <a class="local col5 ref" href="#275End" title='End' data-ref="275End">End</a>; <a class="local col4 ref" href="#274SubReg" title='SubReg' data-ref="274SubReg">SubReg</a> += <a class="local col6 ref" href="#276Incr" title='Incr' data-ref="276Incr">Incr</a>) {</td></tr>
<tr><th id="2370">2370</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="277MIB" title='MIB' data-type='const llvm::MachineInstrBuilder' data-ref="277MIB">MIB</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="2371">2371</th><td>    AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI);</td></tr>
<tr><th id="2372">2372</th><td>    AddSubReg(MIB, SrcReg, Indices[SubReg], <var>0</var>, TRI);</td></tr>
<tr><th id="2373">2373</th><td>    AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI);</td></tr>
<tr><th id="2374">2374</th><td>  }</td></tr>
<tr><th id="2375">2375</th><td>}</td></tr>
<tr><th id="2376">2376</th><td></td></tr>
<tr><th id="2377">2377</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyGPRRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE">copyGPRRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="278MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="278MBB">MBB</dfn>,</td></tr>
<tr><th id="2378">2378</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="279I" title='I' data-type='MachineBasicBlock::iterator' data-ref="279I">I</dfn>,</td></tr>
<tr><th id="2379">2379</th><td>                                       <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="280DL" title='DL' data-type='llvm::DebugLoc' data-ref="280DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="281DestReg" title='DestReg' data-type='unsigned int' data-ref="281DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2380">2380</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="282SrcReg" title='SrcReg' data-type='unsigned int' data-ref="282SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="283KillSrc" title='KillSrc' data-type='bool' data-ref="283KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="2381">2381</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="284Opcode" title='Opcode' data-type='unsigned int' data-ref="284Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="285ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="285ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="2382">2382</th><td>                                       <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="286Indices" title='Indices' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="286Indices">Indices</dfn>) <em>const</em> {</td></tr>
<tr><th id="2383">2383</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col7 decl" id="287TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="287TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="2384">2384</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288NumRegs" title='NumRegs' data-type='unsigned int' data-ref="288NumRegs">NumRegs</dfn> = <a class="local col6 ref" href="#286Indices" title='Indices' data-ref="286Indices">Indices</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="2385">2385</th><td></td></tr>
<tr><th id="2386">2386</th><td><u>#<span data-ppcond="2386">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2387">2387</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="289DestEncoding" title='DestEncoding' data-type='uint16_t' data-ref="289DestEncoding">DestEncoding</dfn> = TRI-&gt;getEncodingValue(DestReg);</td></tr>
<tr><th id="2388">2388</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="290SrcEncoding" title='SrcEncoding' data-type='uint16_t' data-ref="290SrcEncoding">SrcEncoding</dfn> = TRI-&gt;getEncodingValue(SrcReg);</td></tr>
<tr><th id="2389">2389</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestEncoding % NumRegs == 0 &amp;&amp; SrcEncoding % NumRegs == 0 &amp;&amp; &quot;GPR reg sequences should not be able to overlap&quot;) ? void (0) : __assert_fail (&quot;DestEncoding % NumRegs == 0 &amp;&amp; SrcEncoding % NumRegs == 0 &amp;&amp; \&quot;GPR reg sequences should not be able to overlap\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2390, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#289DestEncoding" title='DestEncoding' data-ref="289DestEncoding">DestEncoding</a> % <a class="local col8 ref" href="#288NumRegs" title='NumRegs' data-ref="288NumRegs">NumRegs</a> == <var>0</var> &amp;&amp; <a class="local col0 ref" href="#290SrcEncoding" title='SrcEncoding' data-ref="290SrcEncoding">SrcEncoding</a> % <a class="local col8 ref" href="#288NumRegs" title='NumRegs' data-ref="288NumRegs">NumRegs</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2390">2390</th><td>         <q>"GPR reg sequences should not be able to overlap"</q>);</td></tr>
<tr><th id="2391">2391</th><td><u>#<span data-ppcond="2386">endif</span></u></td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="291SubReg" title='SubReg' data-type='unsigned int' data-ref="291SubReg">SubReg</dfn> = <var>0</var>; <a class="local col1 ref" href="#291SubReg" title='SubReg' data-ref="291SubReg">SubReg</a> != <a class="local col8 ref" href="#288NumRegs" title='NumRegs' data-ref="288NumRegs">NumRegs</a>; ++<a class="local col1 ref" href="#291SubReg" title='SubReg' data-ref="291SubReg">SubReg</a>) {</td></tr>
<tr><th id="2394">2394</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="292MIB" title='MIB' data-type='const llvm::MachineInstrBuilder' data-ref="292MIB">MIB</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="2395">2395</th><td>    AddSubReg(MIB, DestReg, Indices[SubReg], RegState::Define, TRI);</td></tr>
<tr><th id="2396">2396</th><td>    <a class="local col2 ref" href="#292MIB" title='MIB' data-ref="292MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#285ZeroReg" title='ZeroReg' data-ref="285ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="2397">2397</th><td>    AddSubReg(MIB, SrcReg, Indices[SubReg], getKillRegState(KillSrc), TRI);</td></tr>
<tr><th id="2398">2398</th><td>    <a class="local col2 ref" href="#292MIB" title='MIB' data-ref="292MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2399">2399</th><td>  }</td></tr>
<tr><th id="2400">2400</th><td>}</td></tr>
<tr><th id="2401">2401</th><td></td></tr>
<tr><th id="2402">2402</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::AArch64InstrInfo::copyPhysReg' data-ref="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="293MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="293MBB">MBB</dfn>,</td></tr>
<tr><th id="2403">2403</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="294I" title='I' data-type='MachineBasicBlock::iterator' data-ref="294I">I</dfn>,</td></tr>
<tr><th id="2404">2404</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="295DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="295DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="296DestReg" title='DestReg' data-type='unsigned int' data-ref="296DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2405">2405</th><td>                                   <em>unsigned</em> <dfn class="local col7 decl" id="297SrcReg" title='SrcReg' data-type='unsigned int' data-ref="297SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="298KillSrc" title='KillSrc' data-type='bool' data-ref="298KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="2406">2406</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR32spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2407">2407</th><td>      (AArch64::<span class='error' title="no member named &apos;GPR32spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClass</span>.contains(SrcReg) || SrcReg == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="2408">2408</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col9 decl" id="299TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="299TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td>    <b>if</b> (DestReg == AArch64::<span class='error' title="no member named &apos;WSP&apos; in namespace &apos;llvm::AArch64&apos;">WSP</span> || SrcReg == AArch64::<span class='error' title="no member named &apos;WSP&apos; in namespace &apos;llvm::AArch64&apos;">WSP</span>) {</td></tr>
<tr><th id="2411">2411</th><td>      <i>// If either operand is WSP, expand to ADD #0.</i></td></tr>
<tr><th id="2412">2412</th><td>      <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" title='llvm::AArch64Subtarget::hasZeroCycleRegMove' data-ref="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv">hasZeroCycleRegMove</a>()) {</td></tr>
<tr><th id="2413">2413</th><td>        <i>// Cyclone recognizes "ADD Xd, Xn, #0" as a zero-cycle register move.</i></td></tr>
<tr><th id="2414">2414</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="300DestRegX" title='DestRegX' data-type='unsigned int' data-ref="300DestRegX">DestRegX</dfn> = TRI-&gt;getMatchingSuperReg(DestReg, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>,</td></tr>
<tr><th id="2415">2415</th><td>                                                     &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>);</td></tr>
<tr><th id="2416">2416</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="301SrcRegX" title='SrcRegX' data-type='unsigned int' data-ref="301SrcRegX">SrcRegX</dfn> = TRI-&gt;getMatchingSuperReg(SrcReg, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>,</td></tr>
<tr><th id="2417">2417</th><td>                                                    &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>);</td></tr>
<tr><th id="2418">2418</th><td>        <i>// This instruction is reading and writing X registers.  This may upset</i></td></tr>
<tr><th id="2419">2419</th><td><i>        // the register scavenger and machine verifier, so we need to indicate</i></td></tr>
<tr><th id="2420">2420</th><td><i>        // that we are reading an undefined value from SrcRegX, but a proper</i></td></tr>
<tr><th id="2421">2421</th><td><i>        // value from SrcReg.</i></td></tr>
<tr><th id="2422">2422</th><td>        BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>), DestRegX)</td></tr>
<tr><th id="2423">2423</th><td>            .addReg(SrcRegX, RegState::Undef)</td></tr>
<tr><th id="2424">2424</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="2425">2425</th><td>            .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>))</td></tr>
<tr><th id="2426">2426</th><td>            .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td></tr>
<tr><th id="2427">2427</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2428">2428</th><td>        BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>), DestReg)</td></tr>
<tr><th id="2429">2429</th><td>            .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="2430">2430</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="2431">2431</th><td>            .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>));</td></tr>
<tr><th id="2432">2432</th><td>      }</td></tr>
<tr><th id="2433">2433</th><td>    } <b>else</b> <b>if</b> (SrcReg == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> &amp;&amp; Subtarget.hasZeroCycleZeroingGP()) {</td></tr>
<tr><th id="2434">2434</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;MOVZWi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZWi</span>), DestReg)</td></tr>
<tr><th id="2435">2435</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="2436">2436</th><td>          .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>));</td></tr>
<tr><th id="2437">2437</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2438">2438</th><td>      <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" title='llvm::AArch64Subtarget::hasZeroCycleRegMove' data-ref="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv">hasZeroCycleRegMove</a>()) {</td></tr>
<tr><th id="2439">2439</th><td>        <i>// Cyclone recognizes "ORR Xd, XZR, Xm" as a zero-cycle register move.</i></td></tr>
<tr><th id="2440">2440</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="302DestRegX" title='DestRegX' data-type='unsigned int' data-ref="302DestRegX">DestRegX</dfn> = TRI-&gt;getMatchingSuperReg(DestReg, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>,</td></tr>
<tr><th id="2441">2441</th><td>                                                     &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>);</td></tr>
<tr><th id="2442">2442</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="303SrcRegX" title='SrcRegX' data-type='unsigned int' data-ref="303SrcRegX">SrcRegX</dfn> = TRI-&gt;getMatchingSuperReg(SrcReg, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>,</td></tr>
<tr><th id="2443">2443</th><td>                                                    &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>);</td></tr>
<tr><th id="2444">2444</th><td>        <i>// This instruction is reading and writing X registers.  This may upset</i></td></tr>
<tr><th id="2445">2445</th><td><i>        // the register scavenger and machine verifier, so we need to indicate</i></td></tr>
<tr><th id="2446">2446</th><td><i>        // that we are reading an undefined value from SrcRegX, but a proper</i></td></tr>
<tr><th id="2447">2447</th><td><i>        // value from SrcReg.</i></td></tr>
<tr><th id="2448">2448</th><td>        BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrr</span>), DestRegX)</td></tr>
<tr><th id="2449">2449</th><td>            .addReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="2450">2450</th><td>            .addReg(SrcRegX, RegState::Undef)</td></tr>
<tr><th id="2451">2451</th><td>            .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td></tr>
<tr><th id="2452">2452</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2453">2453</th><td>        <i>// Otherwise, expand to ORR WZR.</i></td></tr>
<tr><th id="2454">2454</th><td>        BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrr</span>), DestReg)</td></tr>
<tr><th id="2455">2455</th><td>            .addReg(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="2456">2456</th><td>            .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2457">2457</th><td>      }</td></tr>
<tr><th id="2458">2458</th><td>    }</td></tr>
<tr><th id="2459">2459</th><td>    <b>return</b>;</td></tr>
<tr><th id="2460">2460</th><td>  }</td></tr>
<tr><th id="2461">2461</th><td></td></tr>
<tr><th id="2462">2462</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2463">2463</th><td>      (AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>.contains(SrcReg) || SrcReg == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="2464">2464</th><td>    <b>if</b> (DestReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span> || SrcReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>) {</td></tr>
<tr><th id="2465">2465</th><td>      <i>// If either operand is SP, expand to ADD #0.</i></td></tr>
<tr><th id="2466">2466</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>), DestReg)</td></tr>
<tr><th id="2467">2467</th><td>          .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="2468">2468</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="2469">2469</th><td>          .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>));</td></tr>
<tr><th id="2470">2470</th><td>    } <b>else</b> <b>if</b> (SrcReg == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> &amp;&amp; Subtarget.hasZeroCycleZeroingGP()) {</td></tr>
<tr><th id="2471">2471</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>), DestReg)</td></tr>
<tr><th id="2472">2472</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="2473">2473</th><td>          .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>));</td></tr>
<tr><th id="2474">2474</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2475">2475</th><td>      <i>// Otherwise, expand to ORR XZR.</i></td></tr>
<tr><th id="2476">2476</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrr</span>), DestReg)</td></tr>
<tr><th id="2477">2477</th><td>          .addReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="2478">2478</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2479">2479</th><td>    }</td></tr>
<tr><th id="2480">2480</th><td>    <b>return</b>;</td></tr>
<tr><th id="2481">2481</th><td>  }</td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>  <i>// Copy a DDDD register quad by copying the individual sub-registers.</i></td></tr>
<tr><th id="2484">2484</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDDRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2485">2485</th><td>      AArch64::<span class='error' title="no member named &apos;DDDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDDRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2486">2486</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="304Indices" title='Indices' data-type='const unsigned int []' data-ref="304Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>, AArch64::<span class='error' title="no member named &apos;dsub1&apos; in namespace &apos;llvm::AArch64&apos;">dsub1</span>,</td></tr>
<tr><th id="2487">2487</th><td>                                       AArch64::<span class='error' title="no member named &apos;dsub2&apos; in namespace &apos;llvm::AArch64&apos;">dsub2</span>, AArch64::<span class='error' title="no member named &apos;dsub3&apos; in namespace &apos;llvm::AArch64&apos;">dsub3</span>};</td></tr>
<tr><th id="2488">2488</th><td>    copyPhysRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRv8i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv8i8</span>,</td></tr>
<tr><th id="2489">2489</th><td>                     Indices);</td></tr>
<tr><th id="2490">2490</th><td>    <b>return</b>;</td></tr>
<tr><th id="2491">2491</th><td>  }</td></tr>
<tr><th id="2492">2492</th><td></td></tr>
<tr><th id="2493">2493</th><td>  <i>// Copy a DDD register triple by copying the individual sub-registers.</i></td></tr>
<tr><th id="2494">2494</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2495">2495</th><td>      AArch64::<span class='error' title="no member named &apos;DDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2496">2496</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="305Indices" title='Indices' data-type='const unsigned int []' data-ref="305Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>, AArch64::<span class='error' title="no member named &apos;dsub1&apos; in namespace &apos;llvm::AArch64&apos;">dsub1</span>,</td></tr>
<tr><th id="2497">2497</th><td>                                       AArch64::<span class='error' title="no member named &apos;dsub2&apos; in namespace &apos;llvm::AArch64&apos;">dsub2</span>};</td></tr>
<tr><th id="2498">2498</th><td>    copyPhysRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRv8i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv8i8</span>,</td></tr>
<tr><th id="2499">2499</th><td>                     Indices);</td></tr>
<tr><th id="2500">2500</th><td>    <b>return</b>;</td></tr>
<tr><th id="2501">2501</th><td>  }</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>  <i>// Copy a DD register pair by copying the individual sub-registers.</i></td></tr>
<tr><th id="2504">2504</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2505">2505</th><td>      AArch64::<span class='error' title="no member named &apos;DDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2506">2506</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="306Indices" title='Indices' data-type='const unsigned int []' data-ref="306Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>, AArch64::<span class='error' title="no member named &apos;dsub1&apos; in namespace &apos;llvm::AArch64&apos;">dsub1</span>};</td></tr>
<tr><th id="2507">2507</th><td>    copyPhysRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRv8i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv8i8</span>,</td></tr>
<tr><th id="2508">2508</th><td>                     Indices);</td></tr>
<tr><th id="2509">2509</th><td>    <b>return</b>;</td></tr>
<tr><th id="2510">2510</th><td>  }</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>  <i>// Copy a QQQQ register quad by copying the individual sub-registers.</i></td></tr>
<tr><th id="2513">2513</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQQRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2514">2514</th><td>      AArch64::<span class='error' title="no member named &apos;QQQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQQRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2515">2515</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="307Indices" title='Indices' data-type='const unsigned int []' data-ref="307Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>, AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>,</td></tr>
<tr><th id="2516">2516</th><td>                                       AArch64::<span class='error' title="no member named &apos;qsub2&apos; in namespace &apos;llvm::AArch64&apos;">qsub2</span>, AArch64::<span class='error' title="no member named &apos;qsub3&apos; in namespace &apos;llvm::AArch64&apos;">qsub3</span>};</td></tr>
<tr><th id="2517">2517</th><td>    copyPhysRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>,</td></tr>
<tr><th id="2518">2518</th><td>                     Indices);</td></tr>
<tr><th id="2519">2519</th><td>    <b>return</b>;</td></tr>
<tr><th id="2520">2520</th><td>  }</td></tr>
<tr><th id="2521">2521</th><td></td></tr>
<tr><th id="2522">2522</th><td>  <i>// Copy a QQQ register triple by copying the individual sub-registers.</i></td></tr>
<tr><th id="2523">2523</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2524">2524</th><td>      AArch64::<span class='error' title="no member named &apos;QQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2525">2525</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="308Indices" title='Indices' data-type='const unsigned int []' data-ref="308Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>, AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>,</td></tr>
<tr><th id="2526">2526</th><td>                                       AArch64::<span class='error' title="no member named &apos;qsub2&apos; in namespace &apos;llvm::AArch64&apos;">qsub2</span>};</td></tr>
<tr><th id="2527">2527</th><td>    copyPhysRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>,</td></tr>
<tr><th id="2528">2528</th><td>                     Indices);</td></tr>
<tr><th id="2529">2529</th><td>    <b>return</b>;</td></tr>
<tr><th id="2530">2530</th><td>  }</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>  <i>// Copy a QQ register pair by copying the individual sub-registers.</i></td></tr>
<tr><th id="2533">2533</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2534">2534</th><td>      AArch64::<span class='error' title="no member named &apos;QQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2535">2535</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="309Indices" title='Indices' data-type='const unsigned int []' data-ref="309Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>, AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>};</td></tr>
<tr><th id="2536">2536</th><td>    copyPhysRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>,</td></tr>
<tr><th id="2537">2537</th><td>                     Indices);</td></tr>
<tr><th id="2538">2538</th><td>    <b>return</b>;</td></tr>
<tr><th id="2539">2539</th><td>  }</td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;XSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">XSeqPairsClassRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2542">2542</th><td>      AArch64::<span class='error' title="no member named &apos;XSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">XSeqPairsClassRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2543">2543</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="310Indices" title='Indices' data-type='const unsigned int []' data-ref="310Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;sube64&apos; in namespace &apos;llvm::AArch64&apos;">sube64</span>, AArch64::<span class='error' title="no member named &apos;subo64&apos; in namespace &apos;llvm::AArch64&apos;">subo64</span>};</td></tr>
<tr><th id="2544">2544</th><td>    copyGPRRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>,</td></tr>
<tr><th id="2545">2545</th><td>                    AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>, Indices);</td></tr>
<tr><th id="2546">2546</th><td>    <b>return</b>;</td></tr>
<tr><th id="2547">2547</th><td>  }</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;WSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">WSeqPairsClassRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2550">2550</th><td>      AArch64::<span class='error' title="no member named &apos;WSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">WSeqPairsClassRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2551">2551</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="311Indices" title='Indices' data-type='const unsigned int []' data-ref="311Indices">Indices</dfn>[] = {AArch64::<span class='error' title="no member named &apos;sube32&apos; in namespace &apos;llvm::AArch64&apos;">sube32</span>, AArch64::<span class='error' title="no member named &apos;subo32&apos; in namespace &apos;llvm::AArch64&apos;">subo32</span>};</td></tr>
<tr><th id="2552">2552</th><td>    copyGPRRegTuple(MBB, I, DL, DestReg, SrcReg, KillSrc, AArch64::<span class='error' title="no member named &apos;ORRWrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrs</span>,</td></tr>
<tr><th id="2553">2553</th><td>                    AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>, Indices);</td></tr>
<tr><th id="2554">2554</th><td>    <b>return</b>;</td></tr>
<tr><th id="2555">2555</th><td>  }</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2558">2558</th><td>      AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2559">2559</th><td>    <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="2560">2560</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>), DestReg)</td></tr>
<tr><th id="2561">2561</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="2562">2562</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2563">2563</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2564">2564</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;STRQpre&apos; in namespace &apos;llvm::AArch64&apos;">STRQpre</span>))</td></tr>
<tr><th id="2565">2565</th><td>          .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2566">2566</th><td>          .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="2567">2567</th><td>          .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="2568">2568</th><td>          .addImm(-<var>16</var>);</td></tr>
<tr><th id="2569">2569</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;LDRQpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRQpre</span>))</td></tr>
<tr><th id="2570">2570</th><td>          .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="2571">2571</th><td>          .addReg(DestReg, RegState::Define)</td></tr>
<tr><th id="2572">2572</th><td>          .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="2573">2573</th><td>          .addImm(<var>16</var>);</td></tr>
<tr><th id="2574">2574</th><td>    }</td></tr>
<tr><th id="2575">2575</th><td>    <b>return</b>;</td></tr>
<tr><th id="2576">2576</th><td>  }</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2579">2579</th><td>      AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2580">2580</th><td>    <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="2581">2581</th><td>      DestReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(DestReg, AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>,</td></tr>
<tr><th id="2582">2582</th><td>                                       &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2583">2583</th><td>      SrcReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(SrcReg, AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>,</td></tr>
<tr><th id="2584">2584</th><td>                                      &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2585">2585</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>), DestReg)</td></tr>
<tr><th id="2586">2586</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="2587">2587</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2588">2588</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2589">2589</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVDr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVDr</span>), DestReg)</td></tr>
<tr><th id="2590">2590</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2591">2591</th><td>    }</td></tr>
<tr><th id="2592">2592</th><td>    <b>return</b>;</td></tr>
<tr><th id="2593">2593</th><td>  }</td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2596">2596</th><td>      AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2597">2597</th><td>    <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="2598">2598</th><td>      DestReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(DestReg, AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>,</td></tr>
<tr><th id="2599">2599</th><td>                                       &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2600">2600</th><td>      SrcReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(SrcReg, AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>,</td></tr>
<tr><th id="2601">2601</th><td>                                      &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2602">2602</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>), DestReg)</td></tr>
<tr><th id="2603">2603</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="2604">2604</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2605">2605</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2606">2606</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVSr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVSr</span>), DestReg)</td></tr>
<tr><th id="2607">2607</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2608">2608</th><td>    }</td></tr>
<tr><th id="2609">2609</th><td>    <b>return</b>;</td></tr>
<tr><th id="2610">2610</th><td>  }</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2613">2613</th><td>      AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2614">2614</th><td>    <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="2615">2615</th><td>      DestReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(DestReg, AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>,</td></tr>
<tr><th id="2616">2616</th><td>                                       &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2617">2617</th><td>      SrcReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(SrcReg, AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>,</td></tr>
<tr><th id="2618">2618</th><td>                                      &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2619">2619</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>), DestReg)</td></tr>
<tr><th id="2620">2620</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="2621">2621</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2622">2622</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2623">2623</th><td>      DestReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(DestReg, AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>,</td></tr>
<tr><th id="2624">2624</th><td>                                       &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="2625">2625</th><td>      SrcReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(SrcReg, AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>,</td></tr>
<tr><th id="2626">2626</th><td>                                      &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="2627">2627</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVSr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVSr</span>), DestReg)</td></tr>
<tr><th id="2628">2628</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2629">2629</th><td>    }</td></tr>
<tr><th id="2630">2630</th><td>    <b>return</b>;</td></tr>
<tr><th id="2631">2631</th><td>  }</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR8RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2634">2634</th><td>      AArch64::<span class='error' title="no member named &apos;FPR8RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2635">2635</th><td>    <b>if</b> (<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="2636">2636</th><td>      DestReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(DestReg, AArch64::<span class='error' title="no member named &apos;bsub&apos; in namespace &apos;llvm::AArch64&apos;">bsub</span>,</td></tr>
<tr><th id="2637">2637</th><td>                                       &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2638">2638</th><td>      SrcReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(SrcReg, AArch64::<span class='error' title="no member named &apos;bsub&apos; in namespace &apos;llvm::AArch64&apos;">bsub</span>,</td></tr>
<tr><th id="2639">2639</th><td>                                      &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2640">2640</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;ORRv16i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv16i8</span>), DestReg)</td></tr>
<tr><th id="2641">2641</th><td>          .addReg(SrcReg)</td></tr>
<tr><th id="2642">2642</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2643">2643</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2644">2644</th><td>      DestReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(DestReg, AArch64::<span class='error' title="no member named &apos;bsub&apos; in namespace &apos;llvm::AArch64&apos;">bsub</span>,</td></tr>
<tr><th id="2645">2645</th><td>                                       &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="2646">2646</th><td>      SrcReg = RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getMatchingSuperReg</span>(SrcReg, AArch64::<span class='error' title="no member named &apos;bsub&apos; in namespace &apos;llvm::AArch64&apos;">bsub</span>,</td></tr>
<tr><th id="2647">2647</th><td>                                      &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="2648">2648</th><td>      BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVSr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVSr</span>), DestReg)</td></tr>
<tr><th id="2649">2649</th><td>          .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2650">2650</th><td>    }</td></tr>
<tr><th id="2651">2651</th><td>    <b>return</b>;</td></tr>
<tr><th id="2652">2652</th><td>  }</td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td>  <i>// Copies between GPR64 and FPR64.</i></td></tr>
<tr><th id="2655">2655</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2656">2656</th><td>      AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2657">2657</th><td>    BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVXDr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVXDr</span>), DestReg)</td></tr>
<tr><th id="2658">2658</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2659">2659</th><td>    <b>return</b>;</td></tr>
<tr><th id="2660">2660</th><td>  }</td></tr>
<tr><th id="2661">2661</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2662">2662</th><td>      AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2663">2663</th><td>    BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVDXr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVDXr</span>), DestReg)</td></tr>
<tr><th id="2664">2664</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2665">2665</th><td>    <b>return</b>;</td></tr>
<tr><th id="2666">2666</th><td>  }</td></tr>
<tr><th id="2667">2667</th><td>  <i>// Copies between GPR32 and FPR32.</i></td></tr>
<tr><th id="2668">2668</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2669">2669</th><td>      AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2670">2670</th><td>    BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVWSr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVWSr</span>), DestReg)</td></tr>
<tr><th id="2671">2671</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2672">2672</th><td>    <b>return</b>;</td></tr>
<tr><th id="2673">2673</th><td>  }</td></tr>
<tr><th id="2674">2674</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="2675">2675</th><td>      AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="2676">2676</th><td>    BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;FMOVSWr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVSWr</span>), DestReg)</td></tr>
<tr><th id="2677">2677</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="2678">2678</th><td>    <b>return</b>;</td></tr>
<tr><th id="2679">2679</th><td>  }</td></tr>
<tr><th id="2680">2680</th><td></td></tr>
<tr><th id="2681">2681</th><td>  <b>if</b> (DestReg == AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>) {</td></tr>
<tr><th id="2682">2682</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64::GPR64RegClass.contains(SrcReg) &amp;&amp; &quot;Invalid NZCV copy&quot;) ? void (0) : __assert_fail (&quot;AArch64::GPR64RegClass.contains(SrcReg) &amp;&amp; \&quot;Invalid NZCV copy\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2682, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>.contains(SrcReg) &amp;&amp; <q>"Invalid NZCV copy"</q>);</td></tr>
<tr><th id="2683">2683</th><td>    BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;MSR&apos; in namespace &apos;llvm::AArch64&apos;">MSR</span>))</td></tr>
<tr><th id="2684">2684</th><td>        .addImm(AArch64SysReg::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64SysReg&apos;">NZCV</span>)</td></tr>
<tr><th id="2685">2685</th><td>        .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="2686">2686</th><td>        .addReg(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="2687">2687</th><td>    <b>return</b>;</td></tr>
<tr><th id="2688">2688</th><td>  }</td></tr>
<tr><th id="2689">2689</th><td></td></tr>
<tr><th id="2690">2690</th><td>  <b>if</b> (SrcReg == AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>) {</td></tr>
<tr><th id="2691">2691</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64::GPR64RegClass.contains(DestReg) &amp;&amp; &quot;Invalid NZCV copy&quot;) ? void (0) : __assert_fail (&quot;AArch64::GPR64RegClass.contains(DestReg) &amp;&amp; \&quot;Invalid NZCV copy\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2691, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>.contains(DestReg) &amp;&amp; <q>"Invalid NZCV copy"</q>);</td></tr>
<tr><th id="2692">2692</th><td>    BuildMI(MBB, I, DL, get(AArch64::<span class='error' title="no member named &apos;MRS&apos; in namespace &apos;llvm::AArch64&apos;">MRS</span>), DestReg)</td></tr>
<tr><th id="2693">2693</th><td>        .addImm(AArch64SysReg::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64SysReg&apos;">NZCV</span>)</td></tr>
<tr><th id="2694">2694</th><td>        .addReg(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, RegState::Implicit | getKillRegState(KillSrc));</td></tr>
<tr><th id="2695">2695</th><td>    <b>return</b>;</td></tr>
<tr><th id="2696">2696</th><td>  }</td></tr>
<tr><th id="2697">2697</th><td></td></tr>
<tr><th id="2698">2698</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unimplemented reg-to-reg copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2698)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unimplemented reg-to-reg copy"</q>);</td></tr>
<tr><th id="2699">2699</th><td>}</td></tr>
<tr><th id="2700">2700</th><td></td></tr>
<tr><th id="2701">2701</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst6193648" title='storeRegPairToStackSlot' data-type='void storeRegPairToStackSlot(const llvm::TargetRegisterInfo &amp; TRI, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::MCInstrDesc &amp; MCID, unsigned int SrcReg, bool IsKill, unsigned int SubIdx0, unsigned int SubIdx1, int FI, llvm::MachineMemOperand * MMO)' data-ref="_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst6193648">storeRegPairToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="312TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="312TRI">TRI</dfn>,</td></tr>
<tr><th id="2702">2702</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="313MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="313MBB">MBB</dfn>,</td></tr>
<tr><th id="2703">2703</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="314InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="314InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="2704">2704</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="315MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="315MCID">MCID</dfn>,</td></tr>
<tr><th id="2705">2705</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="316SrcReg" title='SrcReg' data-type='unsigned int' data-ref="316SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="317IsKill" title='IsKill' data-type='bool' data-ref="317IsKill">IsKill</dfn>,</td></tr>
<tr><th id="2706">2706</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="318SubIdx0" title='SubIdx0' data-type='unsigned int' data-ref="318SubIdx0">SubIdx0</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="319SubIdx1" title='SubIdx1' data-type='unsigned int' data-ref="319SubIdx1">SubIdx1</dfn>, <em>int</em> <dfn class="local col0 decl" id="320FI" title='FI' data-type='int' data-ref="320FI">FI</dfn>,</td></tr>
<tr><th id="2707">2707</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="321MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="321MMO">MMO</dfn>) {</td></tr>
<tr><th id="2708">2708</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="322SrcReg0" title='SrcReg0' data-type='unsigned int' data-ref="322SrcReg0">SrcReg0</dfn> = <a class="local col6 ref" href="#316SrcReg" title='SrcReg' data-ref="316SrcReg">SrcReg</a>;</td></tr>
<tr><th id="2709">2709</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="323SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="323SrcReg1">SrcReg1</dfn> = <a class="local col6 ref" href="#316SrcReg" title='SrcReg' data-ref="316SrcReg">SrcReg</a>;</td></tr>
<tr><th id="2710">2710</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#316SrcReg" title='SrcReg' data-ref="316SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2711">2711</th><td>    <a class="local col2 ref" href="#322SrcReg0" title='SrcReg0' data-ref="322SrcReg0">SrcReg0</a> = <a class="local col2 ref" href="#312TRI" title='TRI' data-ref="312TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col6 ref" href="#316SrcReg" title='SrcReg' data-ref="316SrcReg">SrcReg</a>, <a class="local col8 ref" href="#318SubIdx0" title='SubIdx0' data-ref="318SubIdx0">SubIdx0</a>);</td></tr>
<tr><th id="2712">2712</th><td>    <a class="local col8 ref" href="#318SubIdx0" title='SubIdx0' data-ref="318SubIdx0">SubIdx0</a> = <var>0</var>;</td></tr>
<tr><th id="2713">2713</th><td>    <a class="local col3 ref" href="#323SrcReg1" title='SrcReg1' data-ref="323SrcReg1">SrcReg1</a> = <a class="local col2 ref" href="#312TRI" title='TRI' data-ref="312TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col6 ref" href="#316SrcReg" title='SrcReg' data-ref="316SrcReg">SrcReg</a>, <a class="local col9 ref" href="#319SubIdx1" title='SubIdx1' data-ref="319SubIdx1">SubIdx1</a>);</td></tr>
<tr><th id="2714">2714</th><td>    <a class="local col9 ref" href="#319SubIdx1" title='SubIdx1' data-ref="319SubIdx1">SubIdx1</a> = <var>0</var>;</td></tr>
<tr><th id="2715">2715</th><td>  }</td></tr>
<tr><th id="2716">2716</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#313MBB" title='MBB' data-ref="313MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#314InsertBefore" title='InsertBefore' data-ref="314InsertBefore">InsertBefore</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col5 ref" href="#315MCID" title='MCID' data-ref="315MCID">MCID</a>)</td></tr>
<tr><th id="2717">2717</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#322SrcReg0" title='SrcReg0' data-ref="322SrcReg0">SrcReg0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#317IsKill" title='IsKill' data-ref="317IsKill">IsKill</a>), <a class="local col8 ref" href="#318SubIdx0" title='SubIdx0' data-ref="318SubIdx0">SubIdx0</a>)</td></tr>
<tr><th id="2718">2718</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#323SrcReg1" title='SrcReg1' data-ref="323SrcReg1">SrcReg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#317IsKill" title='IsKill' data-ref="317IsKill">IsKill</a>), <a class="local col9 ref" href="#319SubIdx1" title='SubIdx1' data-ref="319SubIdx1">SubIdx1</a>)</td></tr>
<tr><th id="2719">2719</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col0 ref" href="#320FI" title='FI' data-ref="320FI">FI</a>)</td></tr>
<tr><th id="2720">2720</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2721">2721</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#321MMO" title='MMO' data-ref="321MMO">MMO</a>);</td></tr>
<tr><th id="2722">2722</th><td>}</td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184">storeRegToStackSlot</dfn>(</td></tr>
<tr><th id="2725">2725</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="324MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="324MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="325MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="325MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="326SrcReg" title='SrcReg' data-type='unsigned int' data-ref="326SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2726">2726</th><td>    <em>bool</em> <dfn class="local col7 decl" id="327isKill" title='isKill' data-type='bool' data-ref="327isKill">isKill</dfn>, <em>int</em> <dfn class="local col8 decl" id="328FI" title='FI' data-type='int' data-ref="328FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="329RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="329RC">RC</dfn>,</td></tr>
<tr><th id="2727">2727</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="330TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="330TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2728">2728</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="331MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="331MF">MF</dfn> = *<a class="local col4 ref" href="#324MBB" title='MBB' data-ref="324MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2729">2729</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="332MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="332MFI">MFI</dfn> = <a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2730">2730</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="333Align" title='Align' data-type='unsigned int' data-ref="333Align">Align</dfn> = <a class="local col2 ref" href="#332MFI" title='MFI' data-ref="332MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col8 ref" href="#328FI" title='FI' data-ref="328FI">FI</a>);</td></tr>
<tr><th id="2731">2731</th><td></td></tr>
<tr><th id="2732">2732</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col4 decl" id="334PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="334PtrInfo">PtrInfo</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a></span>, <a class="local col8 ref" href="#328FI" title='FI' data-ref="328FI">FI</a>);</td></tr>
<tr><th id="2733">2733</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="335MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="335MMO">MMO</dfn> = <a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="2734">2734</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col4 ref" href="#334PtrInfo" title='PtrInfo' data-ref="334PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col2 ref" href="#332MFI" title='MFI' data-ref="332MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col8 ref" href="#328FI" title='FI' data-ref="328FI">FI</a>), <a class="local col3 ref" href="#333Align" title='Align' data-ref="333Align">Align</a>);</td></tr>
<tr><th id="2735">2735</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="336Opc" title='Opc' data-type='unsigned int' data-ref="336Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2736">2736</th><td>  <em>bool</em> <dfn class="local col7 decl" id="337Offset" title='Offset' data-type='bool' data-ref="337Offset">Offset</dfn> = <b>true</b>;</td></tr>
<tr><th id="2737">2737</th><td>  <b>switch</b> (<a class="local col0 ref" href="#330TRI" title='TRI' data-ref="330TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col9 ref" href="#329RC" title='RC' data-ref="329RC">RC</a>)) {</td></tr>
<tr><th id="2738">2738</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="2739">2739</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR8RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2740">2740</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBui</span>;</td></tr>
<tr><th id="2741">2741</th><td>    <b>break</b>;</td></tr>
<tr><th id="2742">2742</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="2743">2743</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2744">2744</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHui</span>;</td></tr>
<tr><th id="2745">2745</th><td>    <b>break</b>;</td></tr>
<tr><th id="2746">2746</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="2747">2747</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2748">2748</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>;</td></tr>
<tr><th id="2749">2749</th><td>      <b>if</b> (TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="2750">2750</th><td>        MF.getRegInfo().constrainRegClass(SrcReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="2751">2751</th><td>      <b>else</b></td></tr>
<tr><th id="2752">2752</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcReg != AArch64::WSP) ? void (0) : __assert_fail (&quot;SrcReg != AArch64::WSP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2752, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SrcReg != AArch64::<span class='error' title="no member named &apos;WSP&apos; in namespace &apos;llvm::AArch64&apos;">WSP</span>);</td></tr>
<tr><th id="2753">2753</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2754">2754</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>;</td></tr>
<tr><th id="2755">2755</th><td>    <b>break</b>;</td></tr>
<tr><th id="2756">2756</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="2757">2757</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2758">2758</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>;</td></tr>
<tr><th id="2759">2759</th><td>      <b>if</b> (TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="2760">2760</th><td>        MF.getRegInfo().constrainRegClass(SrcReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="2761">2761</th><td>      <b>else</b></td></tr>
<tr><th id="2762">2762</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcReg != AArch64::SP) ? void (0) : __assert_fail (&quot;SrcReg != AArch64::SP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2762, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SrcReg != AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>);</td></tr>
<tr><th id="2763">2763</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2764">2764</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>;</td></tr>
<tr><th id="2765">2765</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;WSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">WSeqPairsClassRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2766">2766</th><td>      storeRegPairToStackSlot(getRegisterInfo(), MBB, MBBI,</td></tr>
<tr><th id="2767">2767</th><td>                              get(AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>), SrcReg, isKill,</td></tr>
<tr><th id="2768">2768</th><td>                              AArch64::<span class='error' title="no member named &apos;sube32&apos; in namespace &apos;llvm::AArch64&apos;">sube32</span>, AArch64::<span class='error' title="no member named &apos;subo32&apos; in namespace &apos;llvm::AArch64&apos;">subo32</span>, FI, MMO);</td></tr>
<tr><th id="2769">2769</th><td>      <b>return</b>;</td></tr>
<tr><th id="2770">2770</th><td>    }</td></tr>
<tr><th id="2771">2771</th><td>    <b>break</b>;</td></tr>
<tr><th id="2772">2772</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2773">2773</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2774">2774</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>;</td></tr>
<tr><th id="2775">2775</th><td>    <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2776">2776</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register store without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register store without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2776, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="2777">2777</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;ST1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov1d</span>;</td></tr>
<tr><th id="2778">2778</th><td>      <a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2779">2779</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;XSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">XSeqPairsClassRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2780">2780</th><td>      storeRegPairToStackSlot(getRegisterInfo(), MBB, MBBI,</td></tr>
<tr><th id="2781">2781</th><td>                              get(AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>), SrcReg, isKill,</td></tr>
<tr><th id="2782">2782</th><td>                              AArch64::<span class='error' title="no member named &apos;sube64&apos; in namespace &apos;llvm::AArch64&apos;">sube64</span>, AArch64::<span class='error' title="no member named &apos;subo64&apos; in namespace &apos;llvm::AArch64&apos;">subo64</span>, FI, MMO);</td></tr>
<tr><th id="2783">2783</th><td>      <b>return</b>;</td></tr>
<tr><th id="2784">2784</th><td>    }</td></tr>
<tr><th id="2785">2785</th><td>    <b>break</b>;</td></tr>
<tr><th id="2786">2786</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="2787">2787</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2788">2788</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register store without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register store without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2788, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="2789">2789</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;ST1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev1d</span>;</td></tr>
<tr><th id="2790">2790</th><td>      <a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2791">2791</th><td>    }</td></tr>
<tr><th id="2792">2792</th><td>    <b>break</b>;</td></tr>
<tr><th id="2793">2793</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2794">2794</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDDRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2795">2795</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register store without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register store without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2795, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="2796">2796</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;ST1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv1d</span>;</td></tr>
<tr><th id="2797">2797</th><td>      <a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2798">2798</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2799">2799</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register store without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register store without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2799, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="2800">2800</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;ST1Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov2d</span>;</td></tr>
<tr><th id="2801">2801</th><td>      <a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2802">2802</th><td>    }</td></tr>
<tr><th id="2803">2803</th><td>    <b>break</b>;</td></tr>
<tr><th id="2804">2804</th><td>  <b>case</b> <var>48</var>:</td></tr>
<tr><th id="2805">2805</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2806">2806</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register store without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register store without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2806, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="2807">2807</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;ST1Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev2d</span>;</td></tr>
<tr><th id="2808">2808</th><td>      <a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2809">2809</th><td>    }</td></tr>
<tr><th id="2810">2810</th><td>    <b>break</b>;</td></tr>
<tr><th id="2811">2811</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2812">2812</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQQRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2813">2813</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register store without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register store without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2813, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register store without NEON"</q>);</td></tr>
<tr><th id="2814">2814</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;ST1Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv2d</span>;</td></tr>
<tr><th id="2815">2815</th><td>      <a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2816">2816</th><td>    }</td></tr>
<tr><th id="2817">2817</th><td>    <b>break</b>;</td></tr>
<tr><th id="2818">2818</th><td>  }</td></tr>
<tr><th id="2819">2819</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Unknown register class&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Unknown register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2819, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#336Opc" title='Opc' data-ref="336Opc">Opc</a> &amp;&amp; <q>"Unknown register class"</q>);</td></tr>
<tr><th id="2820">2820</th><td></td></tr>
<tr><th id="2821">2821</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="338MI" title='MI' data-type='const llvm::MachineInstrBuilder' data-ref="338MI">MI</dfn> = BuildMI(MBB, MBBI, DebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc))</td></tr>
<tr><th id="2822">2822</th><td>                                     .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="2823">2823</th><td>                                     .addFrameIndex(FI);</td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td>  <b>if</b> (<a class="local col7 ref" href="#337Offset" title='Offset' data-ref="337Offset">Offset</a>)</td></tr>
<tr><th id="2826">2826</th><td>    <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2827">2827</th><td>  <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#335MMO" title='MMO' data-ref="335MMO">MMO</a>);</td></tr>
<tr><th id="2828">2828</th><td>}</td></tr>
<tr><th id="2829">2829</th><td></td></tr>
<tr><th id="2830">2830</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns10289200" title='loadRegPairFromStackSlot' data-type='void loadRegPairFromStackSlot(const llvm::TargetRegisterInfo &amp; TRI, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::MCInstrDesc &amp; MCID, unsigned int DestReg, unsigned int SubIdx0, unsigned int SubIdx1, int FI, llvm::MachineMemOperand * MMO)' data-ref="_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns10289200">loadRegPairFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="339TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="339TRI">TRI</dfn>,</td></tr>
<tr><th id="2831">2831</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="340MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="340MBB">MBB</dfn>,</td></tr>
<tr><th id="2832">2832</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="341InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="341InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="2833">2833</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="342MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="342MCID">MCID</dfn>,</td></tr>
<tr><th id="2834">2834</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="343DestReg" title='DestReg' data-type='unsigned int' data-ref="343DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="344SubIdx0" title='SubIdx0' data-type='unsigned int' data-ref="344SubIdx0">SubIdx0</dfn>,</td></tr>
<tr><th id="2835">2835</th><td>                                     <em>unsigned</em> <dfn class="local col5 decl" id="345SubIdx1" title='SubIdx1' data-type='unsigned int' data-ref="345SubIdx1">SubIdx1</dfn>, <em>int</em> <dfn class="local col6 decl" id="346FI" title='FI' data-type='int' data-ref="346FI">FI</dfn>,</td></tr>
<tr><th id="2836">2836</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="347MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="347MMO">MMO</dfn>) {</td></tr>
<tr><th id="2837">2837</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="348DestReg0" title='DestReg0' data-type='unsigned int' data-ref="348DestReg0">DestReg0</dfn> = <a class="local col3 ref" href="#343DestReg" title='DestReg' data-ref="343DestReg">DestReg</a>;</td></tr>
<tr><th id="2838">2838</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="349DestReg1" title='DestReg1' data-type='unsigned int' data-ref="349DestReg1">DestReg1</dfn> = <a class="local col3 ref" href="#343DestReg" title='DestReg' data-ref="343DestReg">DestReg</a>;</td></tr>
<tr><th id="2839">2839</th><td>  <em>bool</em> <dfn class="local col0 decl" id="350IsUndef" title='IsUndef' data-type='bool' data-ref="350IsUndef">IsUndef</dfn> = <b>true</b>;</td></tr>
<tr><th id="2840">2840</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#343DestReg" title='DestReg' data-ref="343DestReg">DestReg</a>)) {</td></tr>
<tr><th id="2841">2841</th><td>    <a class="local col8 ref" href="#348DestReg0" title='DestReg0' data-ref="348DestReg0">DestReg0</a> = <a class="local col9 ref" href="#339TRI" title='TRI' data-ref="339TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col3 ref" href="#343DestReg" title='DestReg' data-ref="343DestReg">DestReg</a>, <a class="local col4 ref" href="#344SubIdx0" title='SubIdx0' data-ref="344SubIdx0">SubIdx0</a>);</td></tr>
<tr><th id="2842">2842</th><td>    <a class="local col4 ref" href="#344SubIdx0" title='SubIdx0' data-ref="344SubIdx0">SubIdx0</a> = <var>0</var>;</td></tr>
<tr><th id="2843">2843</th><td>    <a class="local col9 ref" href="#349DestReg1" title='DestReg1' data-ref="349DestReg1">DestReg1</a> = <a class="local col9 ref" href="#339TRI" title='TRI' data-ref="339TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col3 ref" href="#343DestReg" title='DestReg' data-ref="343DestReg">DestReg</a>, <a class="local col5 ref" href="#345SubIdx1" title='SubIdx1' data-ref="345SubIdx1">SubIdx1</a>);</td></tr>
<tr><th id="2844">2844</th><td>    <a class="local col5 ref" href="#345SubIdx1" title='SubIdx1' data-ref="345SubIdx1">SubIdx1</a> = <var>0</var>;</td></tr>
<tr><th id="2845">2845</th><td>    <a class="local col0 ref" href="#350IsUndef" title='IsUndef' data-ref="350IsUndef">IsUndef</a> = <b>false</b>;</td></tr>
<tr><th id="2846">2846</th><td>  }</td></tr>
<tr><th id="2847">2847</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#340MBB" title='MBB' data-ref="340MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#341InsertBefore" title='InsertBefore' data-ref="341InsertBefore">InsertBefore</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col2 ref" href="#342MCID" title='MCID' data-ref="342MCID">MCID</a>)</td></tr>
<tr><th id="2848">2848</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#348DestReg0" title='DestReg0' data-ref="348DestReg0">DestReg0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col0 ref" href="#350IsUndef" title='IsUndef' data-ref="350IsUndef">IsUndef</a>), <a class="local col4 ref" href="#344SubIdx0" title='SubIdx0' data-ref="344SubIdx0">SubIdx0</a>)</td></tr>
<tr><th id="2849">2849</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#349DestReg1" title='DestReg1' data-ref="349DestReg1">DestReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col0 ref" href="#350IsUndef" title='IsUndef' data-ref="350IsUndef">IsUndef</a>), <a class="local col5 ref" href="#345SubIdx1" title='SubIdx1' data-ref="345SubIdx1">SubIdx1</a>)</td></tr>
<tr><th id="2850">2850</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col6 ref" href="#346FI" title='FI' data-ref="346FI">FI</a>)</td></tr>
<tr><th id="2851">2851</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2852">2852</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#347MMO" title='MMO' data-ref="347MMO">MMO</a>);</td></tr>
<tr><th id="2853">2853</th><td>}</td></tr>
<tr><th id="2854">2854</th><td></td></tr>
<tr><th id="2855">2855</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514">loadRegFromStackSlot</dfn>(</td></tr>
<tr><th id="2856">2856</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="351MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="351MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="352MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="352MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="353DestReg" title='DestReg' data-type='unsigned int' data-ref="353DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2857">2857</th><td>    <em>int</em> <dfn class="local col4 decl" id="354FI" title='FI' data-type='int' data-ref="354FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="355RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="355RC">RC</dfn>,</td></tr>
<tr><th id="2858">2858</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="356TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="356TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2859">2859</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="357MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="357MF">MF</dfn> = *<a class="local col1 ref" href="#351MBB" title='MBB' data-ref="351MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2860">2860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="358MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="358MFI">MFI</dfn> = <a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2861">2861</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="359Align" title='Align' data-type='unsigned int' data-ref="359Align">Align</dfn> = <a class="local col8 ref" href="#358MFI" title='MFI' data-ref="358MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col4 ref" href="#354FI" title='FI' data-ref="354FI">FI</a>);</td></tr>
<tr><th id="2862">2862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col0 decl" id="360PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="360PtrInfo">PtrInfo</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF">MF</a></span>, <a class="local col4 ref" href="#354FI" title='FI' data-ref="354FI">FI</a>);</td></tr>
<tr><th id="2863">2863</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="361MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="361MMO">MMO</dfn> = <a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="2864">2864</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#360PtrInfo" title='PtrInfo' data-ref="360PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="local col8 ref" href="#358MFI" title='MFI' data-ref="358MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col4 ref" href="#354FI" title='FI' data-ref="354FI">FI</a>), <a class="local col9 ref" href="#359Align" title='Align' data-ref="359Align">Align</a>);</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="362Opc" title='Opc' data-type='unsigned int' data-ref="362Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2867">2867</th><td>  <em>bool</em> <dfn class="local col3 decl" id="363Offset" title='Offset' data-type='bool' data-ref="363Offset">Offset</dfn> = <b>true</b>;</td></tr>
<tr><th id="2868">2868</th><td>  <b>switch</b> (<a class="local col6 ref" href="#356TRI" title='TRI' data-ref="356TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col5 ref" href="#355RC" title='RC' data-ref="355RC">RC</a>)) {</td></tr>
<tr><th id="2869">2869</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="2870">2870</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR8RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2871">2871</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBui</span>;</td></tr>
<tr><th id="2872">2872</th><td>    <b>break</b>;</td></tr>
<tr><th id="2873">2873</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="2874">2874</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2875">2875</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHui</span>;</td></tr>
<tr><th id="2876">2876</th><td>    <b>break</b>;</td></tr>
<tr><th id="2877">2877</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="2878">2878</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2879">2879</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>;</td></tr>
<tr><th id="2880">2880</th><td>      <b>if</b> (TargetRegisterInfo::isVirtualRegister(DestReg))</td></tr>
<tr><th id="2881">2881</th><td>        MF.getRegInfo().constrainRegClass(DestReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="2882">2882</th><td>      <b>else</b></td></tr>
<tr><th id="2883">2883</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestReg != AArch64::WSP) ? void (0) : __assert_fail (&quot;DestReg != AArch64::WSP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2883, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DestReg != AArch64::<span class='error' title="no member named &apos;WSP&apos; in namespace &apos;llvm::AArch64&apos;">WSP</span>);</td></tr>
<tr><th id="2884">2884</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2885">2885</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>;</td></tr>
<tr><th id="2886">2886</th><td>    <b>break</b>;</td></tr>
<tr><th id="2887">2887</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="2888">2888</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2889">2889</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>;</td></tr>
<tr><th id="2890">2890</th><td>      <b>if</b> (TargetRegisterInfo::isVirtualRegister(DestReg))</td></tr>
<tr><th id="2891">2891</th><td>        MF.getRegInfo().constrainRegClass(DestReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="2892">2892</th><td>      <b>else</b></td></tr>
<tr><th id="2893">2893</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestReg != AArch64::SP) ? void (0) : __assert_fail (&quot;DestReg != AArch64::SP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2893, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DestReg != AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>);</td></tr>
<tr><th id="2894">2894</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2895">2895</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>;</td></tr>
<tr><th id="2896">2896</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;WSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">WSeqPairsClassRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2897">2897</th><td>      loadRegPairFromStackSlot(getRegisterInfo(), MBB, MBBI,</td></tr>
<tr><th id="2898">2898</th><td>                               get(AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>), DestReg, AArch64::<span class='error' title="no member named &apos;sube32&apos; in namespace &apos;llvm::AArch64&apos;">sube32</span>,</td></tr>
<tr><th id="2899">2899</th><td>                               AArch64::<span class='error' title="no member named &apos;subo32&apos; in namespace &apos;llvm::AArch64&apos;">subo32</span>, FI, MMO);</td></tr>
<tr><th id="2900">2900</th><td>      <b>return</b>;</td></tr>
<tr><th id="2901">2901</th><td>    }</td></tr>
<tr><th id="2902">2902</th><td>    <b>break</b>;</td></tr>
<tr><th id="2903">2903</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2904">2904</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="2905">2905</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>;</td></tr>
<tr><th id="2906">2906</th><td>    <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2907">2907</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register load without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register load without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2907, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="2908">2908</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LD1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov1d</span>;</td></tr>
<tr><th id="2909">2909</th><td>      <a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2910">2910</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;XSeqPairsClassRegClass&apos; in namespace &apos;llvm::AArch64&apos;">XSeqPairsClassRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2911">2911</th><td>      loadRegPairFromStackSlot(getRegisterInfo(), MBB, MBBI,</td></tr>
<tr><th id="2912">2912</th><td>                               get(AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>), DestReg, AArch64::<span class='error' title="no member named &apos;sube64&apos; in namespace &apos;llvm::AArch64&apos;">sube64</span>,</td></tr>
<tr><th id="2913">2913</th><td>                               AArch64::<span class='error' title="no member named &apos;subo64&apos; in namespace &apos;llvm::AArch64&apos;">subo64</span>, FI, MMO);</td></tr>
<tr><th id="2914">2914</th><td>      <b>return</b>;</td></tr>
<tr><th id="2915">2915</th><td>    }</td></tr>
<tr><th id="2916">2916</th><td>    <b>break</b>;</td></tr>
<tr><th id="2917">2917</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="2918">2918</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2919">2919</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register load without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register load without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2919, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="2920">2920</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LD1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev1d</span>;</td></tr>
<tr><th id="2921">2921</th><td>      <a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2922">2922</th><td>    }</td></tr>
<tr><th id="2923">2923</th><td>    <b>break</b>;</td></tr>
<tr><th id="2924">2924</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2925">2925</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;DDDDRegClass&apos; in namespace &apos;llvm::AArch64&apos;">DDDDRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2926">2926</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register load without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register load without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2926, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="2927">2927</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LD1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv1d</span>;</td></tr>
<tr><th id="2928">2928</th><td>      <a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2929">2929</th><td>    } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2930">2930</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register load without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register load without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2930, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="2931">2931</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LD1Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov2d</span>;</td></tr>
<tr><th id="2932">2932</th><td>      <a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2933">2933</th><td>    }</td></tr>
<tr><th id="2934">2934</th><td>    <b>break</b>;</td></tr>
<tr><th id="2935">2935</th><td>  <b>case</b> <var>48</var>:</td></tr>
<tr><th id="2936">2936</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2937">2937</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register load without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register load without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2937, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="2938">2938</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LD1Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev2d</span>;</td></tr>
<tr><th id="2939">2939</th><td>      <a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2940">2940</th><td>    }</td></tr>
<tr><th id="2941">2941</th><td>    <b>break</b>;</td></tr>
<tr><th id="2942">2942</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2943">2943</th><td>    <b>if</b> (AArch64::<span class='error' title="no member named &apos;QQQQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQQQRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="2944">2944</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;Unexpected register load without NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;Unexpected register load without NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2944, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"Unexpected register load without NEON"</q>);</td></tr>
<tr><th id="2945">2945</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;LD1Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv2d</span>;</td></tr>
<tr><th id="2946">2946</th><td>      <a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a> = <b>false</b>;</td></tr>
<tr><th id="2947">2947</th><td>    }</td></tr>
<tr><th id="2948">2948</th><td>    <b>break</b>;</td></tr>
<tr><th id="2949">2949</th><td>  }</td></tr>
<tr><th id="2950">2950</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Unknown register class&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Unknown register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2950, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#362Opc" title='Opc' data-ref="362Opc">Opc</a> &amp;&amp; <q>"Unknown register class"</q>);</td></tr>
<tr><th id="2951">2951</th><td></td></tr>
<tr><th id="2952">2952</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="364MI" title='MI' data-type='const llvm::MachineInstrBuilder' data-ref="364MI">MI</dfn> = BuildMI(MBB, MBBI, DebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc))</td></tr>
<tr><th id="2953">2953</th><td>                                     .addReg(DestReg, getDefRegState(<b>true</b>))</td></tr>
<tr><th id="2954">2954</th><td>                                     .addFrameIndex(FI);</td></tr>
<tr><th id="2955">2955</th><td>  <b>if</b> (<a class="local col3 ref" href="#363Offset" title='Offset' data-ref="363Offset">Offset</a>)</td></tr>
<tr><th id="2956">2956</th><td>    <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2957">2957</th><td>  <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#361MMO" title='MMO' data-ref="361MMO">MMO</a>);</td></tr>
<tr><th id="2958">2958</th><td>}</td></tr>
<tr><th id="2959">2959</th><td></td></tr>
<tr><th id="2960">2960</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiPKNS_15TargetInstrInfoENS3_6MIFlagEbbPb" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiPKNS_15TargetInstrInfoENS3_6MIFlagEbbPb">emitFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="365MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="365MBB">MBB</dfn>,</td></tr>
<tr><th id="2961">2961</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="366MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="366MBBI">MBBI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="367DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="367DL">DL</dfn>,</td></tr>
<tr><th id="2962">2962</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="368DestReg" title='DestReg' data-type='unsigned int' data-ref="368DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="369SrcReg" title='SrcReg' data-type='unsigned int' data-ref="369SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col0 decl" id="370Offset" title='Offset' data-type='int' data-ref="370Offset">Offset</dfn>,</td></tr>
<tr><th id="2963">2963</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="371TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="371TII">TII</dfn>,</td></tr>
<tr><th id="2964">2964</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a> <dfn class="local col2 decl" id="372Flag" title='Flag' data-type='MachineInstr::MIFlag' data-ref="372Flag">Flag</dfn>, <em>bool</em> <dfn class="local col3 decl" id="373SetNZCV" title='SetNZCV' data-type='bool' data-ref="373SetNZCV">SetNZCV</dfn>,</td></tr>
<tr><th id="2965">2965</th><td>                           <em>bool</em> <dfn class="local col4 decl" id="374NeedsWinCFI" title='NeedsWinCFI' data-type='bool' data-ref="374NeedsWinCFI">NeedsWinCFI</dfn>, <em>bool</em> *<dfn class="local col5 decl" id="375HasWinCFI" title='HasWinCFI' data-type='bool *' data-ref="375HasWinCFI">HasWinCFI</dfn>) {</td></tr>
<tr><th id="2966">2966</th><td>  <b>if</b> (<a class="local col8 ref" href="#368DestReg" title='DestReg' data-ref="368DestReg">DestReg</a> == <a class="local col9 ref" href="#369SrcReg" title='SrcReg' data-ref="369SrcReg">SrcReg</a> &amp;&amp; <a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a> == <var>0</var>)</td></tr>
<tr><th id="2967">2967</th><td>    <b>return</b>;</td></tr>
<tr><th id="2968">2968</th><td></td></tr>
<tr><th id="2969">2969</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DestReg != AArch64::SP || Offset % 16 == 0) &amp;&amp; &quot;SP increment/decrement not 16-byte aligned&quot;) ? void (0) : __assert_fail (&quot;(DestReg != AArch64::SP || Offset % 16 == 0) &amp;&amp; \&quot;SP increment/decrement not 16-byte aligned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 2970, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((DestReg != AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span> || Offset % <var>16</var> == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="2970">2970</th><td>         <q>"SP increment/decrement not 16-byte aligned"</q>);</td></tr>
<tr><th id="2971">2971</th><td></td></tr>
<tr><th id="2972">2972</th><td>  <em>bool</em> <dfn class="local col6 decl" id="376isSub" title='isSub' data-type='bool' data-ref="376isSub">isSub</dfn> = <a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a> &lt; <var>0</var>;</td></tr>
<tr><th id="2973">2973</th><td>  <b>if</b> (<a class="local col6 ref" href="#376isSub" title='isSub' data-ref="376isSub">isSub</a>)</td></tr>
<tr><th id="2974">2974</th><td>    <a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a> = -<a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a>;</td></tr>
<tr><th id="2975">2975</th><td></td></tr>
<tr><th id="2976">2976</th><td>  <i>// FIXME: If the offset won't fit in 24-bits, compute the offset into a</i></td></tr>
<tr><th id="2977">2977</th><td><i>  // scratch register.  If DestReg is a virtual register, use it as the</i></td></tr>
<tr><th id="2978">2978</th><td><i>  // scratch register; otherwise, create a new virtual register (to be</i></td></tr>
<tr><th id="2979">2979</th><td><i>  // replaced by the scavenger at the end of PEI).  That case can be optimized</i></td></tr>
<tr><th id="2980">2980</th><td><i>  // slightly if DestReg is SP which is always 16-byte aligned, so the scratch</i></td></tr>
<tr><th id="2981">2981</th><td><i>  // register can be loaded with offset%8 and the add/sub can use an extending</i></td></tr>
<tr><th id="2982">2982</th><td><i>  // instruction with LSL#3.</i></td></tr>
<tr><th id="2983">2983</th><td><i>  // Currently the function handles any offsets but generates a poor sequence</i></td></tr>
<tr><th id="2984">2984</th><td><i>  // of code.</i></td></tr>
<tr><th id="2985">2985</th><td><i>  //  assert(Offset &lt; (1 &lt;&lt; 24) &amp;&amp; "unimplemented reg plus immediate");</i></td></tr>
<tr><th id="2986">2986</th><td></td></tr>
<tr><th id="2987">2987</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="377Opc" title='Opc' data-type='unsigned int' data-ref="377Opc">Opc</dfn>;</td></tr>
<tr><th id="2988">2988</th><td>  <b>if</b> (SetNZCV)</td></tr>
<tr><th id="2989">2989</th><td>    Opc = isSub ? AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span> : AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>;</td></tr>
<tr><th id="2990">2990</th><td>  <b>else</b></td></tr>
<tr><th id="2991">2991</th><td>    Opc = isSub ? AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span> : AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>;</td></tr>
<tr><th id="2992">2992</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="378MaxEncoding" title='MaxEncoding' data-type='const unsigned int' data-ref="378MaxEncoding">MaxEncoding</dfn> = <var>0xfff</var>;</td></tr>
<tr><th id="2993">2993</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="379ShiftSize" title='ShiftSize' data-type='const unsigned int' data-ref="379ShiftSize">ShiftSize</dfn> = <var>12</var>;</td></tr>
<tr><th id="2994">2994</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="380MaxEncodableValue" title='MaxEncodableValue' data-type='const unsigned int' data-ref="380MaxEncodableValue">MaxEncodableValue</dfn> = <a class="local col8 ref" href="#378MaxEncoding" title='MaxEncoding' data-ref="378MaxEncoding">MaxEncoding</a> &lt;&lt; <a class="local col9 ref" href="#379ShiftSize" title='ShiftSize' data-ref="379ShiftSize">ShiftSize</a>;</td></tr>
<tr><th id="2995">2995</th><td>  <b>while</b> (((<em>unsigned</em>)<a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a>) &gt;= (<var>1</var> &lt;&lt; <a class="local col9 ref" href="#379ShiftSize" title='ShiftSize' data-ref="379ShiftSize">ShiftSize</a>)) {</td></tr>
<tr><th id="2996">2996</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="381ThisVal" title='ThisVal' data-type='unsigned int' data-ref="381ThisVal">ThisVal</dfn>;</td></tr>
<tr><th id="2997">2997</th><td>    <b>if</b> (((<em>unsigned</em>)<a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a>) &gt; <a class="local col0 ref" href="#380MaxEncodableValue" title='MaxEncodableValue' data-ref="380MaxEncodableValue">MaxEncodableValue</a>) {</td></tr>
<tr><th id="2998">2998</th><td>      <a class="local col1 ref" href="#381ThisVal" title='ThisVal' data-ref="381ThisVal">ThisVal</a> = <a class="local col0 ref" href="#380MaxEncodableValue" title='MaxEncodableValue' data-ref="380MaxEncodableValue">MaxEncodableValue</a>;</td></tr>
<tr><th id="2999">2999</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3000">3000</th><td>      <a class="local col1 ref" href="#381ThisVal" title='ThisVal' data-ref="381ThisVal">ThisVal</a> = <a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a> &amp; <a class="local col0 ref" href="#380MaxEncodableValue" title='MaxEncodableValue' data-ref="380MaxEncodableValue">MaxEncodableValue</a>;</td></tr>
<tr><th id="3001">3001</th><td>    }</td></tr>
<tr><th id="3002">3002</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ThisVal &gt;&gt; ShiftSize) &lt;= MaxEncoding &amp;&amp; &quot;Encoding cannot handle value that big&quot;) ? void (0) : __assert_fail (&quot;(ThisVal &gt;&gt; ShiftSize) &lt;= MaxEncoding &amp;&amp; \&quot;Encoding cannot handle value that big\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3003, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#381ThisVal" title='ThisVal' data-ref="381ThisVal">ThisVal</a> &gt;&gt; <a class="local col9 ref" href="#379ShiftSize" title='ShiftSize' data-ref="379ShiftSize">ShiftSize</a>) &lt;= <a class="local col8 ref" href="#378MaxEncoding" title='MaxEncoding' data-ref="378MaxEncoding">MaxEncoding</a> &amp;&amp;</td></tr>
<tr><th id="3003">3003</th><td>           <q>"Encoding cannot handle value that big"</q>);</td></tr>
<tr><th id="3004">3004</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#365MBB" title='MBB' data-ref="365MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#366MBBI" title='MBBI' data-ref="366MBBI">MBBI</a>, <a class="local col7 ref" href="#367DL" title='DL' data-ref="367DL">DL</a>, <a class="local col1 ref" href="#371TII" title='TII' data-ref="371TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#377Opc" title='Opc' data-ref="377Opc">Opc</a>), <a class="local col8 ref" href="#368DestReg" title='DestReg' data-ref="368DestReg">DestReg</a>)</td></tr>
<tr><th id="3005">3005</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#369SrcReg" title='SrcReg' data-ref="369SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3006">3006</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#381ThisVal" title='ThisVal' data-ref="381ThisVal">ThisVal</a> &gt;&gt; <a class="local col9 ref" href="#379ShiftSize" title='ShiftSize' data-ref="379ShiftSize">ShiftSize</a>)</td></tr>
<tr><th id="3007">3007</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <a class="local col9 ref" href="#379ShiftSize" title='ShiftSize' data-ref="379ShiftSize">ShiftSize</a>))</td></tr>
<tr><th id="3008">3008</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col2 ref" href="#372Flag" title='Flag' data-ref="372Flag">Flag</a>);</td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td>    <b>if</b> (NeedsWinCFI &amp;&amp; SrcReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span> &amp;&amp; DestReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>) {</td></tr>
<tr><th id="3011">3011</th><td>      <b>if</b> (<a class="local col5 ref" href="#375HasWinCFI" title='HasWinCFI' data-ref="375HasWinCFI">HasWinCFI</a>)</td></tr>
<tr><th id="3012">3012</th><td>        *<a class="local col5 ref" href="#375HasWinCFI" title='HasWinCFI' data-ref="375HasWinCFI">HasWinCFI</a> = <b>true</b>;</td></tr>
<tr><th id="3013">3013</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;SEH_StackAlloc&apos; in namespace &apos;llvm::AArch64&apos;">SEH_StackAlloc</span>))</td></tr>
<tr><th id="3014">3014</th><td>          .addImm(ThisVal)</td></tr>
<tr><th id="3015">3015</th><td>          .setMIFlag(Flag);</td></tr>
<tr><th id="3016">3016</th><td>    }</td></tr>
<tr><th id="3017">3017</th><td></td></tr>
<tr><th id="3018">3018</th><td>    <a class="local col9 ref" href="#369SrcReg" title='SrcReg' data-ref="369SrcReg">SrcReg</a> = <a class="local col8 ref" href="#368DestReg" title='DestReg' data-ref="368DestReg">DestReg</a>;</td></tr>
<tr><th id="3019">3019</th><td>    <a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a> -= <a class="local col1 ref" href="#381ThisVal" title='ThisVal' data-ref="381ThisVal">ThisVal</a>;</td></tr>
<tr><th id="3020">3020</th><td>    <b>if</b> (<a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a> == <var>0</var>)</td></tr>
<tr><th id="3021">3021</th><td>      <b>return</b>;</td></tr>
<tr><th id="3022">3022</th><td>  }</td></tr>
<tr><th id="3023">3023</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#365MBB" title='MBB' data-ref="365MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#366MBBI" title='MBBI' data-ref="366MBBI">MBBI</a>, <a class="local col7 ref" href="#367DL" title='DL' data-ref="367DL">DL</a>, <a class="local col1 ref" href="#371TII" title='TII' data-ref="371TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#377Opc" title='Opc' data-ref="377Opc">Opc</a>), <a class="local col8 ref" href="#368DestReg" title='DestReg' data-ref="368DestReg">DestReg</a>)</td></tr>
<tr><th id="3024">3024</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#369SrcReg" title='SrcReg' data-ref="369SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3025">3025</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#370Offset" title='Offset' data-ref="370Offset">Offset</a>)</td></tr>
<tr><th id="3026">3026</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <var>0</var>))</td></tr>
<tr><th id="3027">3027</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col2 ref" href="#372Flag" title='Flag' data-ref="372Flag">Flag</a>);</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td>  <b>if</b> (<a class="local col4 ref" href="#374NeedsWinCFI" title='NeedsWinCFI' data-ref="374NeedsWinCFI">NeedsWinCFI</a>) {</td></tr>
<tr><th id="3030">3030</th><td>    <b>if</b> ((DestReg == AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span> &amp;&amp; SrcReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>) ||</td></tr>
<tr><th id="3031">3031</th><td>        (SrcReg == AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span> &amp;&amp; DestReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)) {</td></tr>
<tr><th id="3032">3032</th><td>      <b>if</b> (<a class="local col5 ref" href="#375HasWinCFI" title='HasWinCFI' data-ref="375HasWinCFI">HasWinCFI</a>)</td></tr>
<tr><th id="3033">3033</th><td>        *<a class="local col5 ref" href="#375HasWinCFI" title='HasWinCFI' data-ref="375HasWinCFI">HasWinCFI</a> = <b>true</b>;</td></tr>
<tr><th id="3034">3034</th><td>      <b>if</b> (Offset == <var>0</var>)</td></tr>
<tr><th id="3035">3035</th><td>        BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;SEH_SetFP&apos; in namespace &apos;llvm::AArch64&apos;">SEH_SetFP</span>)).</td></tr>
<tr><th id="3036">3036</th><td>                setMIFlag(Flag);</td></tr>
<tr><th id="3037">3037</th><td>      <b>else</b></td></tr>
<tr><th id="3038">3038</th><td>        BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;SEH_AddFP&apos; in namespace &apos;llvm::AArch64&apos;">SEH_AddFP</span>)).</td></tr>
<tr><th id="3039">3039</th><td>                addImm(Offset).setMIFlag(Flag);</td></tr>
<tr><th id="3040">3040</th><td>    } <b>else</b> <b>if</b> (DestReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>) {</td></tr>
<tr><th id="3041">3041</th><td>      <b>if</b> (<a class="local col5 ref" href="#375HasWinCFI" title='HasWinCFI' data-ref="375HasWinCFI">HasWinCFI</a>)</td></tr>
<tr><th id="3042">3042</th><td>        *<a class="local col5 ref" href="#375HasWinCFI" title='HasWinCFI' data-ref="375HasWinCFI">HasWinCFI</a> = <b>true</b>;</td></tr>
<tr><th id="3043">3043</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;SEH_StackAlloc&apos; in namespace &apos;llvm::AArch64&apos;">SEH_StackAlloc</span>)).</td></tr>
<tr><th id="3044">3044</th><td>              addImm(Offset).setMIFlag(Flag);</td></tr>
<tr><th id="3045">3045</th><td>    }</td></tr>
<tr><th id="3046">3046</th><td>  }</td></tr>
<tr><th id="3047">3047</th><td>}</td></tr>
<tr><th id="3048">3048</th><td></td></tr>
<tr><th id="3049">3049</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806" title='llvm::AArch64InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="3050">3050</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="382MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="382MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="383MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="383MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="384Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="384Ops">Ops</dfn>,</td></tr>
<tr><th id="3051">3051</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="385InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="385InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col6 decl" id="386FrameIndex" title='FrameIndex' data-type='int' data-ref="386FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="3052">3052</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="387LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="387LIS">LIS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col8 decl" id="388VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="388VRM">VRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="3053">3053</th><td>  <i>// This is a bit of a hack. Consider this instruction:</i></td></tr>
<tr><th id="3054">3054</th><td><i>  //</i></td></tr>
<tr><th id="3055">3055</th><td><i>  //   %0 = COPY %sp; GPR64all:%0</i></td></tr>
<tr><th id="3056">3056</th><td><i>  //</i></td></tr>
<tr><th id="3057">3057</th><td><i>  // We explicitly chose GPR64all for the virtual register so such a copy might</i></td></tr>
<tr><th id="3058">3058</th><td><i>  // be eliminated by RegisterCoalescer. However, that may not be possible, and</i></td></tr>
<tr><th id="3059">3059</th><td><i>  // %0 may even spill. We can't spill %sp, and since it is in the GPR64all</i></td></tr>
<tr><th id="3060">3060</th><td><i>  // register class, TargetInstrInfo::foldMemoryOperand() is going to try.</i></td></tr>
<tr><th id="3061">3061</th><td><i>  //</i></td></tr>
<tr><th id="3062">3062</th><td><i>  // To prevent that, we are going to constrain the %0 register class here.</i></td></tr>
<tr><th id="3063">3063</th><td><i>  //</i></td></tr>
<tr><th id="3064">3064</th><td><i>  // &lt;rdar://problem/11522048&gt;</i></td></tr>
<tr><th id="3065">3065</th><td><i>  //</i></td></tr>
<tr><th id="3066">3066</th><td>  <b>if</b> (<a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>()) {</td></tr>
<tr><th id="3067">3067</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="389DstReg" title='DstReg' data-type='unsigned int' data-ref="389DstReg">DstReg</dfn> = <a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3068">3068</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="390SrcReg" title='SrcReg' data-type='unsigned int' data-ref="390SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3069">3069</th><td>    <b>if</b> (SrcReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="3070">3070</th><td>        TargetRegisterInfo::isVirtualRegister(DstReg)) {</td></tr>
<tr><th id="3071">3071</th><td>      MF.getRegInfo().constrainRegClass(DstReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="3072">3072</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3073">3073</th><td>    }</td></tr>
<tr><th id="3074">3074</th><td>    <b>if</b> (DstReg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="3075">3075</th><td>        TargetRegisterInfo::isVirtualRegister(SrcReg)) {</td></tr>
<tr><th id="3076">3076</th><td>      MF.getRegInfo().constrainRegClass(SrcReg, &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="3077">3077</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3078">3078</th><td>    }</td></tr>
<tr><th id="3079">3079</th><td>  }</td></tr>
<tr><th id="3080">3080</th><td></td></tr>
<tr><th id="3081">3081</th><td>  <i>// Handle the case where a copy is being spilled or filled but the source</i></td></tr>
<tr><th id="3082">3082</th><td><i>  // and destination register class don't match.  For example:</i></td></tr>
<tr><th id="3083">3083</th><td><i>  //</i></td></tr>
<tr><th id="3084">3084</th><td><i>  //   %0 = COPY %xzr; GPR64common:%0</i></td></tr>
<tr><th id="3085">3085</th><td><i>  //</i></td></tr>
<tr><th id="3086">3086</th><td><i>  // In this case we can still safely fold away the COPY and generate the</i></td></tr>
<tr><th id="3087">3087</th><td><i>  // following spill code:</i></td></tr>
<tr><th id="3088">3088</th><td><i>  //</i></td></tr>
<tr><th id="3089">3089</th><td><i>  //   STRXui %xzr, %stack.0</i></td></tr>
<tr><th id="3090">3090</th><td><i>  //</i></td></tr>
<tr><th id="3091">3091</th><td><i>  // This also eliminates spilled cross register class COPYs (e.g. between x and</i></td></tr>
<tr><th id="3092">3092</th><td><i>  // d regs) of the same size.  For example:</i></td></tr>
<tr><th id="3093">3093</th><td><i>  //</i></td></tr>
<tr><th id="3094">3094</th><td><i>  //   %0 = COPY %1; GPR64:%0, FPR64:%1</i></td></tr>
<tr><th id="3095">3095</th><td><i>  //</i></td></tr>
<tr><th id="3096">3096</th><td><i>  // will be filled as</i></td></tr>
<tr><th id="3097">3097</th><td><i>  //</i></td></tr>
<tr><th id="3098">3098</th><td><i>  //   LDRDui %0, fi&lt;#0&gt;</i></td></tr>
<tr><th id="3099">3099</th><td><i>  //</i></td></tr>
<tr><th id="3100">3100</th><td><i>  // instead of</i></td></tr>
<tr><th id="3101">3101</th><td><i>  //</i></td></tr>
<tr><th id="3102">3102</th><td><i>  //   LDRXui %Temp, fi&lt;#0&gt;</i></td></tr>
<tr><th id="3103">3103</th><td><i>  //   %0 = FMOV %Temp</i></td></tr>
<tr><th id="3104">3104</th><td><i>  //</i></td></tr>
<tr><th id="3105">3105</th><td>  <b>if</b> (<a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col4 ref" href="#384Ops" title='Ops' data-ref="384Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="3106">3106</th><td>      <i>// Make sure we're only folding the explicit COPY defs/uses.</i></td></tr>
<tr><th id="3107">3107</th><td>      (<a class="local col4 ref" href="#384Ops" title='Ops' data-ref="384Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> || <a class="local col4 ref" href="#384Ops" title='Ops' data-ref="384Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>1</var>)) {</td></tr>
<tr><th id="3108">3108</th><td>    <em>bool</em> <dfn class="local col1 decl" id="391IsSpill" title='IsSpill' data-type='bool' data-ref="391IsSpill">IsSpill</dfn> = <a class="local col4 ref" href="#384Ops" title='Ops' data-ref="384Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var>;</td></tr>
<tr><th id="3109">3109</th><td>    <em>bool</em> <dfn class="local col2 decl" id="392IsFill" title='IsFill' data-type='bool' data-ref="392IsFill">IsFill</dfn> = !<a class="local col1 ref" href="#391IsSpill" title='IsSpill' data-ref="391IsSpill">IsSpill</a>;</td></tr>
<tr><th id="3110">3110</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="393TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="393TRI">TRI</dfn> = *<a class="local col2 ref" href="#382MF" title='MF' data-ref="382MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3111">3111</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="394MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="394MRI">MRI</dfn> = <a class="local col2 ref" href="#382MF" title='MF' data-ref="382MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3112">3112</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="395MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="395MBB">MBB</dfn> = *<a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3113">3113</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="396DstMO" title='DstMO' data-type='const llvm::MachineOperand &amp;' data-ref="396DstMO">DstMO</dfn> = <a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3114">3114</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="397SrcMO" title='SrcMO' data-type='const llvm::MachineOperand &amp;' data-ref="397SrcMO">SrcMO</dfn> = <a class="local col3 ref" href="#383MI" title='MI' data-ref="383MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3115">3115</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="398DstReg" title='DstReg' data-type='unsigned int' data-ref="398DstReg">DstReg</dfn> = <a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3116">3116</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="399SrcReg" title='SrcReg' data-type='unsigned int' data-ref="399SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#397SrcMO" title='SrcMO' data-ref="397SrcMO">SrcMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3117">3117</th><td>    <i>// This is slightly expensive to compute for physical regs since</i></td></tr>
<tr><th id="3118">3118</th><td><i>    // getMinimalPhysRegClass is slow.</i></td></tr>
<tr><th id="3119">3119</th><td>    <em>auto</em> <dfn class="local col0 decl" id="400getRegClass" title='getRegClass' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:3119:24)' data-ref="400getRegClass">getRegClass</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col1 decl" id="401Reg" title='Reg' data-type='unsigned int' data-ref="401Reg">Reg</dfn>) {</td></tr>
<tr><th id="3120">3120</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#401Reg" title='Reg' data-ref="401Reg">Reg</a>)</td></tr>
<tr><th id="3121">3121</th><td>                 ? <a class="local col4 ref" href="#394MRI" title='MRI' data-ref="394MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#401Reg" title='Reg' data-ref="401Reg">Reg</a>)</td></tr>
<tr><th id="3122">3122</th><td>                 : <a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col1 ref" href="#401Reg" title='Reg' data-ref="401Reg">Reg</a>);</td></tr>
<tr><th id="3123">3123</th><td>    };</td></tr>
<tr><th id="3124">3124</th><td></td></tr>
<tr><th id="3125">3125</th><td>    <b>if</b> (<a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#397SrcMO" title='SrcMO' data-ref="397SrcMO">SrcMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="3126">3126</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI.getRegSizeInBits(*getRegClass(DstReg)) == TRI.getRegSizeInBits(*getRegClass(SrcReg)) &amp;&amp; &quot;Mismatched register size in non subreg COPY&quot;) ? void (0) : __assert_fail (&quot;TRI.getRegSizeInBits(*getRegClass(DstReg)) == TRI.getRegSizeInBits(*getRegClass(SrcReg)) &amp;&amp; \&quot;Mismatched register size in non subreg COPY\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3128, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#400getRegClass" title='getRegClass' data-ref="400getRegClass">getRegClass</a>(<a class="local col8 ref" href="#398DstReg" title='DstReg' data-ref="398DstReg">DstReg</a>)) ==</td></tr>
<tr><th id="3127">3127</th><td>                 <a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#400getRegClass" title='getRegClass' data-ref="400getRegClass">getRegClass</a>(<a class="local col9 ref" href="#399SrcReg" title='SrcReg' data-ref="399SrcReg">SrcReg</a>)) &amp;&amp;</td></tr>
<tr><th id="3128">3128</th><td>             <q>"Mismatched register size in non subreg COPY"</q>);</td></tr>
<tr><th id="3129">3129</th><td>      <b>if</b> (<a class="local col1 ref" href="#391IsSpill" title='IsSpill' data-ref="391IsSpill">IsSpill</a>)</td></tr>
<tr><th id="3130">3130</th><td>        <a class="member" href="#_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184">storeRegToStackSlot</a>(<span class='refarg'><a class="local col5 ref" href="#395MBB" title='MBB' data-ref="395MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>, <a class="local col9 ref" href="#399SrcReg" title='SrcReg' data-ref="399SrcReg">SrcReg</a>, <a class="local col7 ref" href="#397SrcMO" title='SrcMO' data-ref="397SrcMO">SrcMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(), <a class="local col6 ref" href="#386FrameIndex" title='FrameIndex' data-ref="386FrameIndex">FrameIndex</a>,</td></tr>
<tr><th id="3131">3131</th><td>                            <a class="local col0 ref" href="#400getRegClass" title='getRegClass' data-ref="400getRegClass">getRegClass</a>(<a class="local col9 ref" href="#399SrcReg" title='SrcReg' data-ref="399SrcReg">SrcReg</a>), &amp;<a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>);</td></tr>
<tr><th id="3132">3132</th><td>      <b>else</b></td></tr>
<tr><th id="3133">3133</th><td>        <a class="member" href="#_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514">loadRegFromStackSlot</a>(<span class='refarg'><a class="local col5 ref" href="#395MBB" title='MBB' data-ref="395MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>, <a class="local col8 ref" href="#398DstReg" title='DstReg' data-ref="398DstReg">DstReg</a>, <a class="local col6 ref" href="#386FrameIndex" title='FrameIndex' data-ref="386FrameIndex">FrameIndex</a>,</td></tr>
<tr><th id="3134">3134</th><td>                             <a class="local col0 ref" href="#400getRegClass" title='getRegClass' data-ref="400getRegClass">getRegClass</a>(<a class="local col8 ref" href="#398DstReg" title='DstReg' data-ref="398DstReg">DstReg</a>), &amp;<a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>);</td></tr>
<tr><th id="3135">3135</th><td>      <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>;</td></tr>
<tr><th id="3136">3136</th><td>    }</td></tr>
<tr><th id="3137">3137</th><td></td></tr>
<tr><th id="3138">3138</th><td>    <i>// Handle cases like spilling def of:</i></td></tr>
<tr><th id="3139">3139</th><td><i>    //</i></td></tr>
<tr><th id="3140">3140</th><td><i>    //   %0:sub_32&lt;def,read-undef&gt; = COPY %wzr; GPR64common:%0</i></td></tr>
<tr><th id="3141">3141</th><td><i>    //</i></td></tr>
<tr><th id="3142">3142</th><td><i>    // where the physical register source can be widened and stored to the full</i></td></tr>
<tr><th id="3143">3143</th><td><i>    // virtual reg destination stack slot, in this case producing:</i></td></tr>
<tr><th id="3144">3144</th><td><i>    //</i></td></tr>
<tr><th id="3145">3145</th><td><i>    //   STRXui %xzr, %stack.0</i></td></tr>
<tr><th id="3146">3146</th><td><i>    //</i></td></tr>
<tr><th id="3147">3147</th><td>    <b>if</b> (<a class="local col1 ref" href="#391IsSpill" title='IsSpill' data-ref="391IsSpill">IsSpill</a> &amp;&amp; <a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp;</td></tr>
<tr><th id="3148">3148</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#399SrcReg" title='SrcReg' data-ref="399SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3149">3149</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcMO.getSubReg() == 0 &amp;&amp; &quot;Unexpected subreg on physical register&quot;) ? void (0) : __assert_fail (&quot;SrcMO.getSubReg() == 0 &amp;&amp; \&quot;Unexpected subreg on physical register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#397SrcMO" title='SrcMO' data-ref="397SrcMO">SrcMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3150">3150</th><td>             <q>"Unexpected subreg on physical register"</q>);</td></tr>
<tr><th id="3151">3151</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="402SpillRC" title='SpillRC' data-type='const llvm::TargetRegisterClass *' data-ref="402SpillRC">SpillRC</dfn>;</td></tr>
<tr><th id="3152">3152</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="403SpillSubreg" title='SpillSubreg' data-type='unsigned int' data-ref="403SpillSubreg">SpillSubreg</dfn>;</td></tr>
<tr><th id="3153">3153</th><td>      <b>switch</b> (<a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="3154">3154</th><td>      <b>default</b>:</td></tr>
<tr><th id="3155">3155</th><td>        <a class="local col2 ref" href="#402SpillRC" title='SpillRC' data-ref="402SpillRC">SpillRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3156">3156</th><td>        <b>break</b>;</td></tr>
<tr><th id="3157">3157</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>:</td></tr>
<tr><th id="3158">3158</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>:</td></tr>
<tr><th id="3159">3159</th><td>        <b>if</b> (AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="3160">3160</th><td>          SpillRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="3161">3161</th><td>          SpillSubreg = AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>;</td></tr>
<tr><th id="3162">3162</th><td>        } <b>else</b> <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="3163">3163</th><td>          SpillRC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="3164">3164</th><td>          SpillSubreg = AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>;</td></tr>
<tr><th id="3165">3165</th><td>        } <b>else</b></td></tr>
<tr><th id="3166">3166</th><td>          SpillRC = <b>nullptr</b>;</td></tr>
<tr><th id="3167">3167</th><td>        <b>break</b>;</td></tr>
<tr><th id="3168">3168</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>:</td></tr>
<tr><th id="3169">3169</th><td>        <b>if</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="3170">3170</th><td>          SpillRC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="3171">3171</th><td>          SpillSubreg = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="3172">3172</th><td>        } <b>else</b></td></tr>
<tr><th id="3173">3173</th><td>          SpillRC = <b>nullptr</b>;</td></tr>
<tr><th id="3174">3174</th><td>        <b>break</b>;</td></tr>
<tr><th id="3175">3175</th><td>      }</td></tr>
<tr><th id="3176">3176</th><td></td></tr>
<tr><th id="3177">3177</th><td>      <b>if</b> (<a class="local col2 ref" href="#402SpillRC" title='SpillRC' data-ref="402SpillRC">SpillRC</a>)</td></tr>
<tr><th id="3178">3178</th><td>        <b>if</b> (<em>unsigned</em> <dfn class="local col4 decl" id="404WidenedSrcReg" title='WidenedSrcReg' data-type='unsigned int' data-ref="404WidenedSrcReg"><a class="local col4 ref" href="#404WidenedSrcReg" title='WidenedSrcReg' data-ref="404WidenedSrcReg">WidenedSrcReg</a></dfn> =</td></tr>
<tr><th id="3179">3179</th><td>                <a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="local col9 ref" href="#399SrcReg" title='SrcReg' data-ref="399SrcReg">SrcReg</a>, <a class="local col3 ref" href="#403SpillSubreg" title='SpillSubreg' data-ref="403SpillSubreg">SpillSubreg</a>, <a class="local col2 ref" href="#402SpillRC" title='SpillRC' data-ref="402SpillRC">SpillRC</a>)) {</td></tr>
<tr><th id="3180">3180</th><td>          <a class="member" href="#_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184">storeRegToStackSlot</a>(<span class='refarg'><a class="local col5 ref" href="#395MBB" title='MBB' data-ref="395MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>, <a class="local col4 ref" href="#404WidenedSrcReg" title='WidenedSrcReg' data-ref="404WidenedSrcReg">WidenedSrcReg</a>, <a class="local col7 ref" href="#397SrcMO" title='SrcMO' data-ref="397SrcMO">SrcMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(),</td></tr>
<tr><th id="3181">3181</th><td>                              <a class="local col6 ref" href="#386FrameIndex" title='FrameIndex' data-ref="386FrameIndex">FrameIndex</a>, <a class="local col2 ref" href="#402SpillRC" title='SpillRC' data-ref="402SpillRC">SpillRC</a>, &amp;<a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>);</td></tr>
<tr><th id="3182">3182</th><td>          <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>;</td></tr>
<tr><th id="3183">3183</th><td>        }</td></tr>
<tr><th id="3184">3184</th><td>    }</td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td>    <i>// Handle cases like filling use of:</i></td></tr>
<tr><th id="3187">3187</th><td><i>    //</i></td></tr>
<tr><th id="3188">3188</th><td><i>    //   %0:sub_32&lt;def,read-undef&gt; = COPY %1; GPR64:%0, GPR32:%1</i></td></tr>
<tr><th id="3189">3189</th><td><i>    //</i></td></tr>
<tr><th id="3190">3190</th><td><i>    // where we can load the full virtual reg source stack slot, into the subreg</i></td></tr>
<tr><th id="3191">3191</th><td><i>    // destination, in this case producing:</i></td></tr>
<tr><th id="3192">3192</th><td><i>    //</i></td></tr>
<tr><th id="3193">3193</th><td><i>    //   LDRWui %0:sub_32&lt;def,read-undef&gt;, %stack.0</i></td></tr>
<tr><th id="3194">3194</th><td><i>    //</i></td></tr>
<tr><th id="3195">3195</th><td>    <b>if</b> (<a class="local col2 ref" href="#392IsFill" title='IsFill' data-ref="392IsFill">IsFill</a> &amp;&amp; <a class="local col7 ref" href="#397SrcMO" title='SrcMO' data-ref="397SrcMO">SrcMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="3196">3196</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="405FillRC" title='FillRC' data-type='const llvm::TargetRegisterClass *' data-ref="405FillRC">FillRC</dfn>;</td></tr>
<tr><th id="3197">3197</th><td>      <b>switch</b> (<a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="3198">3198</th><td>      <b>default</b>:</td></tr>
<tr><th id="3199">3199</th><td>        <a class="local col5 ref" href="#405FillRC" title='FillRC' data-ref="405FillRC">FillRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3200">3200</th><td>        <b>break</b>;</td></tr>
<tr><th id="3201">3201</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>:</td></tr>
<tr><th id="3202">3202</th><td>        FillRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="3203">3203</th><td>        <b>break</b>;</td></tr>
<tr><th id="3204">3204</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>:</td></tr>
<tr><th id="3205">3205</th><td>        FillRC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="3206">3206</th><td>        <b>break</b>;</td></tr>
<tr><th id="3207">3207</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>:</td></tr>
<tr><th id="3208">3208</th><td>        FillRC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="3209">3209</th><td>        <b>break</b>;</td></tr>
<tr><th id="3210">3210</th><td>      }</td></tr>
<tr><th id="3211">3211</th><td></td></tr>
<tr><th id="3212">3212</th><td>      <b>if</b> (<a class="local col5 ref" href="#405FillRC" title='FillRC' data-ref="405FillRC">FillRC</a>) {</td></tr>
<tr><th id="3213">3213</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI.getRegSizeInBits(*getRegClass(SrcReg)) == TRI.getRegSizeInBits(*FillRC) &amp;&amp; &quot;Mismatched regclass size on folded subreg COPY&quot;) ? void (0) : __assert_fail (&quot;TRI.getRegSizeInBits(*getRegClass(SrcReg)) == TRI.getRegSizeInBits(*FillRC) &amp;&amp; \&quot;Mismatched regclass size on folded subreg COPY\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#400getRegClass" title='getRegClass' data-ref="400getRegClass">getRegClass</a>(<a class="local col9 ref" href="#399SrcReg" title='SrcReg' data-ref="399SrcReg">SrcReg</a>)) ==</td></tr>
<tr><th id="3214">3214</th><td>                   <a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col5 ref" href="#405FillRC" title='FillRC' data-ref="405FillRC">FillRC</a>) &amp;&amp;</td></tr>
<tr><th id="3215">3215</th><td>               <q>"Mismatched regclass size on folded subreg COPY"</q>);</td></tr>
<tr><th id="3216">3216</th><td>        <a class="member" href="#_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514">loadRegFromStackSlot</a>(<span class='refarg'><a class="local col5 ref" href="#395MBB" title='MBB' data-ref="395MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>, <a class="local col8 ref" href="#398DstReg" title='DstReg' data-ref="398DstReg">DstReg</a>, <a class="local col6 ref" href="#386FrameIndex" title='FrameIndex' data-ref="386FrameIndex">FrameIndex</a>, <a class="local col5 ref" href="#405FillRC" title='FillRC' data-ref="405FillRC">FillRC</a>, &amp;<a class="local col3 ref" href="#393TRI" title='TRI' data-ref="393TRI">TRI</a>);</td></tr>
<tr><th id="3217">3217</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="406LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="406LoadMI">LoadMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#385InsertPt" title='InsertPt' data-ref="385InsertPt">InsertPt</a>;</td></tr>
<tr><th id="3218">3218</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="407LoadDst" title='LoadDst' data-type='llvm::MachineOperand &amp;' data-ref="407LoadDst">LoadDst</dfn> = <a class="local col6 ref" href="#406LoadMI" title='LoadMI' data-ref="406LoadMI">LoadMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3219">3219</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoadDst.getSubReg() == 0 &amp;&amp; &quot;unexpected subreg on fill load&quot;) ? void (0) : __assert_fail (&quot;LoadDst.getSubReg() == 0 &amp;&amp; \&quot;unexpected subreg on fill load\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3219, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#407LoadDst" title='LoadDst' data-ref="407LoadDst">LoadDst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <q>"unexpected subreg on fill load"</q>);</td></tr>
<tr><th id="3220">3220</th><td>        <a class="local col7 ref" href="#407LoadDst" title='LoadDst' data-ref="407LoadDst">LoadDst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col6 ref" href="#396DstMO" title='DstMO' data-ref="396DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="3221">3221</th><td>        <a class="local col7 ref" href="#407LoadDst" title='LoadDst' data-ref="407LoadDst">LoadDst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="3222">3222</th><td>        <b>return</b> &amp;<a class="local col6 ref" href="#406LoadMI" title='LoadMI' data-ref="406LoadMI">LoadMI</a>;</td></tr>
<tr><th id="3223">3223</th><td>      }</td></tr>
<tr><th id="3224">3224</th><td>    }</td></tr>
<tr><th id="3225">3225</th><td>  }</td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td>  <i>// Cannot fold.</i></td></tr>
<tr><th id="3228">3228</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3229">3229</th><td>}</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td><em>int</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi">isAArch64FrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="408MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="408MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col9 decl" id="409Offset" title='Offset' data-type='int &amp;' data-ref="409Offset">Offset</dfn>,</td></tr>
<tr><th id="3232">3232</th><td>                                    <em>bool</em> *<dfn class="local col0 decl" id="410OutUseUnscaledOp" title='OutUseUnscaledOp' data-type='bool *' data-ref="410OutUseUnscaledOp">OutUseUnscaledOp</dfn>,</td></tr>
<tr><th id="3233">3233</th><td>                                    <em>unsigned</em> *<dfn class="local col1 decl" id="411OutUnscaledOp" title='OutUnscaledOp' data-type='unsigned int *' data-ref="411OutUnscaledOp">OutUnscaledOp</dfn>,</td></tr>
<tr><th id="3234">3234</th><td>                                    <em>int</em> *<dfn class="local col2 decl" id="412EmittableOffset" title='EmittableOffset' data-type='int *' data-ref="412EmittableOffset">EmittableOffset</dfn>) {</td></tr>
<tr><th id="3235">3235</th><td>  <i>// Set output values in case of early exit.</i></td></tr>
<tr><th id="3236">3236</th><td>  <b>if</b> (<a class="local col2 ref" href="#412EmittableOffset" title='EmittableOffset' data-ref="412EmittableOffset">EmittableOffset</a>)</td></tr>
<tr><th id="3237">3237</th><td>    *<a class="local col2 ref" href="#412EmittableOffset" title='EmittableOffset' data-ref="412EmittableOffset">EmittableOffset</a> = <var>0</var>;</td></tr>
<tr><th id="3238">3238</th><td>  <b>if</b> (<a class="local col0 ref" href="#410OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="410OutUseUnscaledOp">OutUseUnscaledOp</a>)</td></tr>
<tr><th id="3239">3239</th><td>    *<a class="local col0 ref" href="#410OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="410OutUseUnscaledOp">OutUseUnscaledOp</a> = <b>false</b>;</td></tr>
<tr><th id="3240">3240</th><td>  <b>if</b> (<a class="local col1 ref" href="#411OutUnscaledOp" title='OutUnscaledOp' data-ref="411OutUnscaledOp">OutUnscaledOp</a>)</td></tr>
<tr><th id="3241">3241</th><td>    *<a class="local col1 ref" href="#411OutUnscaledOp" title='OutUnscaledOp' data-ref="411OutUnscaledOp">OutUnscaledOp</a> = <var>0</var>;</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>  <i>// Exit early for structured vector spills/fills as they can't take an</i></td></tr>
<tr><th id="3244">3244</th><td><i>  // immediate offset.</i></td></tr>
<tr><th id="3245">3245</th><td>  <b>switch</b> (<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3246">3246</th><td>  <b>default</b>:</td></tr>
<tr><th id="3247">3247</th><td>    <b>break</b>;</td></tr>
<tr><th id="3248">3248</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LD1Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov2d</span>:</td></tr>
<tr><th id="3249">3249</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LD1Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev2d</span>:</td></tr>
<tr><th id="3250">3250</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LD1Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv2d</span>:</td></tr>
<tr><th id="3251">3251</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LD1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov1d</span>:</td></tr>
<tr><th id="3252">3252</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LD1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev1d</span>:</td></tr>
<tr><th id="3253">3253</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LD1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv1d</span>:</td></tr>
<tr><th id="3254">3254</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST1Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov2d</span>:</td></tr>
<tr><th id="3255">3255</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST1Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev2d</span>:</td></tr>
<tr><th id="3256">3256</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST1Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv2d</span>:</td></tr>
<tr><th id="3257">3257</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov1d</span>:</td></tr>
<tr><th id="3258">3258</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev1d</span>:</td></tr>
<tr><th id="3259">3259</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv1d</span>:</td></tr>
<tr><th id="3260">3260</th><td>    <b>return</b> AArch64FrameOffsetCannotUpdate;</td></tr>
<tr><th id="3261">3261</th><td>  }</td></tr>
<tr><th id="3262">3262</th><td></td></tr>
<tr><th id="3263">3263</th><td>  <i>// Get the min/max offset and the scale.</i></td></tr>
<tr><th id="3264">3264</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="413Scale" title='Scale' data-type='unsigned int' data-ref="413Scale">Scale</dfn>, <dfn class="local col4 decl" id="414Width" title='Width' data-type='unsigned int' data-ref="414Width">Width</dfn>;</td></tr>
<tr><th id="3265">3265</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="415MinOff" title='MinOff' data-type='int64_t' data-ref="415MinOff">MinOff</dfn>, <dfn class="local col6 decl" id="416MaxOff" title='MaxOff' data-type='int64_t' data-ref="416MaxOff">MaxOff</dfn>;</td></tr>
<tr><th id="3266">3266</th><td>  <b>if</b> (!<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</a>(<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a></span>, <span class='refarg'><a class="local col4 ref" href="#414Width" title='Width' data-ref="414Width">Width</a></span>, <span class='refarg'><a class="local col5 ref" href="#415MinOff" title='MinOff' data-ref="415MinOff">MinOff</a></span>,</td></tr>
<tr><th id="3267">3267</th><td>                                      <span class='refarg'><a class="local col6 ref" href="#416MaxOff" title='MaxOff' data-ref="416MaxOff">MaxOff</a></span>))</td></tr>
<tr><th id="3268">3268</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled opcode in isAArch64FrameOffsetLegal&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3268)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled opcode in isAArch64FrameOffsetLegal"</q>);</td></tr>
<tr><th id="3269">3269</th><td></td></tr>
<tr><th id="3270">3270</th><td>  <i>// Construct the complete offset.</i></td></tr>
<tr><th id="3271">3271</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="417ImmOpnd" title='ImmOpnd' data-type='const llvm::MachineOperand &amp;' data-ref="417ImmOpnd">ImmOpnd</dfn> =</td></tr>
<tr><th id="3272">3272</th><td>      <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref" href="#_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" title='llvm::AArch64InstrInfo::getLoadStoreImmIdx' data-ref="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj">getLoadStoreImmIdx</a>(<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="3273">3273</th><td>  <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> += <a class="local col7 ref" href="#417ImmOpnd" title='ImmOpnd' data-ref="417ImmOpnd">ImmOpnd</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a>;</td></tr>
<tr><th id="3274">3274</th><td></td></tr>
<tr><th id="3275">3275</th><td>  <i>// If the offset doesn't match the scale, we rewrite the instruction to</i></td></tr>
<tr><th id="3276">3276</th><td><i>  // use the unscaled instruction instead. Likewise, if we have a negative</i></td></tr>
<tr><th id="3277">3277</th><td><i>  // offset and there is an unscaled op to use.</i></td></tr>
<tr><th id="3278">3278</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="418UnscaledOp" title='UnscaledOp' data-type='Optional&lt;unsigned int&gt;' data-ref="418UnscaledOp">UnscaledOp</dfn> =</td></tr>
<tr><th id="3279">3279</th><td>      <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref" href="#_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" title='llvm::AArch64InstrInfo::getUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj">getUnscaledLdSt</a>(<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="3280">3280</th><td>  <em>bool</em> <dfn class="local col9 decl" id="419useUnscaledOp" title='useUnscaledOp' data-type='bool' data-ref="419useUnscaledOp">useUnscaledOp</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#418UnscaledOp" title='UnscaledOp' data-ref="418UnscaledOp">UnscaledOp</a> &amp;&amp; (<a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> % <a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a> || <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> &lt; <var>0</var>);</td></tr>
<tr><th id="3281">3281</th><td>  <b>if</b> (<a class="local col9 ref" href="#419useUnscaledOp" title='useUnscaledOp' data-ref="419useUnscaledOp">useUnscaledOp</a> &amp;&amp;</td></tr>
<tr><th id="3282">3282</th><td>      !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</a>(<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#418UnscaledOp" title='UnscaledOp' data-ref="418UnscaledOp">UnscaledOp</a>, <span class='refarg'><a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a></span>, <span class='refarg'><a class="local col4 ref" href="#414Width" title='Width' data-ref="414Width">Width</a></span>, <span class='refarg'><a class="local col5 ref" href="#415MinOff" title='MinOff' data-ref="415MinOff">MinOff</a></span>, <span class='refarg'><a class="local col6 ref" href="#416MaxOff" title='MaxOff' data-ref="416MaxOff">MaxOff</a></span>))</td></tr>
<tr><th id="3283">3283</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled opcode in isAArch64FrameOffsetLegal&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3283)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled opcode in isAArch64FrameOffsetLegal"</q>);</td></tr>
<tr><th id="3284">3284</th><td></td></tr>
<tr><th id="3285">3285</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="420Remainder" title='Remainder' data-type='int64_t' data-ref="420Remainder">Remainder</dfn> = <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> % <a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a>;</td></tr>
<tr><th id="3286">3286</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Remainder &amp;&amp; useUnscaledOp) &amp;&amp; &quot;Cannot have remainder when using unscaled op&quot;) ? void (0) : __assert_fail (&quot;!(Remainder &amp;&amp; useUnscaledOp) &amp;&amp; \&quot;Cannot have remainder when using unscaled op\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3287, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col0 ref" href="#420Remainder" title='Remainder' data-ref="420Remainder">Remainder</a> &amp;&amp; <a class="local col9 ref" href="#419useUnscaledOp" title='useUnscaledOp' data-ref="419useUnscaledOp">useUnscaledOp</a>) &amp;&amp;</td></tr>
<tr><th id="3287">3287</th><td>         <q>"Cannot have remainder when using unscaled op"</q>);</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MinOff &lt; MaxOff &amp;&amp; &quot;Unexpected Min/Max offsets&quot;) ? void (0) : __assert_fail (&quot;MinOff &lt; MaxOff &amp;&amp; \&quot;Unexpected Min/Max offsets\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3289, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#415MinOff" title='MinOff' data-ref="415MinOff">MinOff</a> &lt; <a class="local col6 ref" href="#416MaxOff" title='MaxOff' data-ref="416MaxOff">MaxOff</a> &amp;&amp; <q>"Unexpected Min/Max offsets"</q>);</td></tr>
<tr><th id="3290">3290</th><td>  <em>int</em> <dfn class="local col1 decl" id="421NewOffset" title='NewOffset' data-type='int' data-ref="421NewOffset">NewOffset</dfn> = <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> / <a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a>;</td></tr>
<tr><th id="3291">3291</th><td>  <b>if</b> (<a class="local col5 ref" href="#415MinOff" title='MinOff' data-ref="415MinOff">MinOff</a> &lt;= <a class="local col1 ref" href="#421NewOffset" title='NewOffset' data-ref="421NewOffset">NewOffset</a> &amp;&amp; <a class="local col1 ref" href="#421NewOffset" title='NewOffset' data-ref="421NewOffset">NewOffset</a> &lt;= <a class="local col6 ref" href="#416MaxOff" title='MaxOff' data-ref="416MaxOff">MaxOff</a>)</td></tr>
<tr><th id="3292">3292</th><td>    <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> = <a class="local col0 ref" href="#420Remainder" title='Remainder' data-ref="420Remainder">Remainder</a>;</td></tr>
<tr><th id="3293">3293</th><td>  <b>else</b> {</td></tr>
<tr><th id="3294">3294</th><td>    <a class="local col1 ref" href="#421NewOffset" title='NewOffset' data-ref="421NewOffset">NewOffset</a> = <a class="local col1 ref" href="#421NewOffset" title='NewOffset' data-ref="421NewOffset">NewOffset</a> &lt; <var>0</var> ? <a class="local col5 ref" href="#415MinOff" title='MinOff' data-ref="415MinOff">MinOff</a> : <a class="local col6 ref" href="#416MaxOff" title='MaxOff' data-ref="416MaxOff">MaxOff</a>;</td></tr>
<tr><th id="3295">3295</th><td>    <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> = <a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> - <a class="local col1 ref" href="#421NewOffset" title='NewOffset' data-ref="421NewOffset">NewOffset</a> * <a class="local col3 ref" href="#413Scale" title='Scale' data-ref="413Scale">Scale</a> + <a class="local col0 ref" href="#420Remainder" title='Remainder' data-ref="420Remainder">Remainder</a>;</td></tr>
<tr><th id="3296">3296</th><td>  }</td></tr>
<tr><th id="3297">3297</th><td></td></tr>
<tr><th id="3298">3298</th><td>  <b>if</b> (<a class="local col2 ref" href="#412EmittableOffset" title='EmittableOffset' data-ref="412EmittableOffset">EmittableOffset</a>)</td></tr>
<tr><th id="3299">3299</th><td>    *<a class="local col2 ref" href="#412EmittableOffset" title='EmittableOffset' data-ref="412EmittableOffset">EmittableOffset</a> = <a class="local col1 ref" href="#421NewOffset" title='NewOffset' data-ref="421NewOffset">NewOffset</a>;</td></tr>
<tr><th id="3300">3300</th><td>  <b>if</b> (<a class="local col0 ref" href="#410OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="410OutUseUnscaledOp">OutUseUnscaledOp</a>)</td></tr>
<tr><th id="3301">3301</th><td>    *<a class="local col0 ref" href="#410OutUseUnscaledOp" title='OutUseUnscaledOp' data-ref="410OutUseUnscaledOp">OutUseUnscaledOp</a> = <a class="local col9 ref" href="#419useUnscaledOp" title='useUnscaledOp' data-ref="419useUnscaledOp">useUnscaledOp</a>;</td></tr>
<tr><th id="3302">3302</th><td>  <b>if</b> (<a class="local col1 ref" href="#411OutUnscaledOp" title='OutUnscaledOp' data-ref="411OutUnscaledOp">OutUnscaledOp</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#418UnscaledOp" title='UnscaledOp' data-ref="418UnscaledOp">UnscaledOp</a>)</td></tr>
<tr><th id="3303">3303</th><td>    *<a class="local col1 ref" href="#411OutUnscaledOp" title='OutUnscaledOp' data-ref="411OutUnscaledOp">OutUnscaledOp</a> = <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#418UnscaledOp" title='UnscaledOp' data-ref="418UnscaledOp">UnscaledOp</a>;</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td>  <b>return</b> <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</a> |</td></tr>
<tr><th id="3306">3306</th><td>         (<a class="local col9 ref" href="#409Offset" title='Offset' data-ref="409Offset">Offset</a> == <var>0</var> ? <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a> : <var>0</var>);</td></tr>
<tr><th id="3307">3307</th><td>}</td></tr>
<tr><th id="3308">3308</th><td></td></tr>
<tr><th id="3309">3309</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="422MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="422MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="423FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="423FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="3310">3310</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="424FrameReg" title='FrameReg' data-type='unsigned int' data-ref="424FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="425Offset" title='Offset' data-type='int &amp;' data-ref="425Offset">Offset</dfn>,</td></tr>
<tr><th id="3311">3311</th><td>                                    <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col6 decl" id="426TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="426TII">TII</dfn>) {</td></tr>
<tr><th id="3312">3312</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="427Opcode" title='Opcode' data-type='unsigned int' data-ref="427Opcode">Opcode</dfn> = <a class="local col2 ref" href="#422MI" title='MI' data-ref="422MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3313">3313</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="428ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="428ImmIdx">ImmIdx</dfn> = <a class="local col3 ref" href="#423FrameRegIdx" title='FrameRegIdx' data-ref="423FrameRegIdx">FrameRegIdx</a> + <var>1</var>;</td></tr>
<tr><th id="3314">3314</th><td></td></tr>
<tr><th id="3315">3315</th><td>  <b>if</b> (Opcode == AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span> || Opcode == AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>) {</td></tr>
<tr><th id="3316">3316</th><td>    <a class="local col5 ref" href="#425Offset" title='Offset' data-ref="425Offset">Offset</a> += <a class="local col2 ref" href="#422MI" title='MI' data-ref="422MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#428ImmIdx" title='ImmIdx' data-ref="428ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3317">3317</th><td>    emitFrameOffset(*MI.getParent(), MI, MI.getDebugLoc(),</td></tr>
<tr><th id="3318">3318</th><td>                    MI.getOperand(<var>0</var>).getReg(), FrameReg, Offset, TII,</td></tr>
<tr><th id="3319">3319</th><td>                    MachineInstr::NoFlags, (Opcode == AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>));</td></tr>
<tr><th id="3320">3320</th><td>    <a class="local col2 ref" href="#422MI" title='MI' data-ref="422MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3321">3321</th><td>    <a class="local col5 ref" href="#425Offset" title='Offset' data-ref="425Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="3322">3322</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3323">3323</th><td>  }</td></tr>
<tr><th id="3324">3324</th><td></td></tr>
<tr><th id="3325">3325</th><td>  <em>int</em> <dfn class="local col9 decl" id="429NewOffset" title='NewOffset' data-type='int' data-ref="429NewOffset">NewOffset</dfn>;</td></tr>
<tr><th id="3326">3326</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="430UnscaledOp" title='UnscaledOp' data-type='unsigned int' data-ref="430UnscaledOp">UnscaledOp</dfn>;</td></tr>
<tr><th id="3327">3327</th><td>  <em>bool</em> <dfn class="local col1 decl" id="431UseUnscaledOp" title='UseUnscaledOp' data-type='bool' data-ref="431UseUnscaledOp">UseUnscaledOp</dfn>;</td></tr>
<tr><th id="3328">3328</th><td>  <em>int</em> <dfn class="local col2 decl" id="432Status" title='Status' data-type='int' data-ref="432Status">Status</dfn> = <a class="ref" href="#_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi">isAArch64FrameOffsetLegal</a>(<a class="local col2 ref" href="#422MI" title='MI' data-ref="422MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#425Offset" title='Offset' data-ref="425Offset">Offset</a></span>, &amp;<a class="local col1 ref" href="#431UseUnscaledOp" title='UseUnscaledOp' data-ref="431UseUnscaledOp">UseUnscaledOp</a>,</td></tr>
<tr><th id="3329">3329</th><td>                                         &amp;<a class="local col0 ref" href="#430UnscaledOp" title='UnscaledOp' data-ref="430UnscaledOp">UnscaledOp</a>, &amp;<a class="local col9 ref" href="#429NewOffset" title='NewOffset' data-ref="429NewOffset">NewOffset</a>);</td></tr>
<tr><th id="3330">3330</th><td>  <b>if</b> (<a class="local col2 ref" href="#432Status" title='Status' data-ref="432Status">Status</a> &amp; <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</a>) {</td></tr>
<tr><th id="3331">3331</th><td>    <b>if</b> (<a class="local col2 ref" href="#432Status" title='Status' data-ref="432Status">Status</a> &amp; <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a>)</td></tr>
<tr><th id="3332">3332</th><td>      <i>// Replace the FrameIndex with FrameReg.</i></td></tr>
<tr><th id="3333">3333</th><td>      <a class="local col2 ref" href="#422MI" title='MI' data-ref="422MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423FrameRegIdx" title='FrameRegIdx' data-ref="423FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#424FrameReg" title='FrameReg' data-ref="424FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="3334">3334</th><td>    <b>if</b> (UseUnscaledOp)</td></tr>
<tr><th id="3335">3335</th><td>      MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(UnscaledOp));</td></tr>
<tr><th id="3336">3336</th><td></td></tr>
<tr><th id="3337">3337</th><td>    <a class="local col2 ref" href="#422MI" title='MI' data-ref="422MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#428ImmIdx" title='ImmIdx' data-ref="428ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col9 ref" href="#429NewOffset" title='NewOffset' data-ref="429NewOffset">NewOffset</a>);</td></tr>
<tr><th id="3338">3338</th><td>    <b>return</b> <a class="local col5 ref" href="#425Offset" title='Offset' data-ref="425Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="3339">3339</th><td>  }</td></tr>
<tr><th id="3340">3340</th><td></td></tr>
<tr><th id="3341">3341</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3342">3342</th><td>}</td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE" title='llvm::AArch64InstrInfo::getNoop' data-ref="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="433NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="433NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="3345">3345</th><td>  NopInst.setOpcode(AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>);</td></tr>
<tr><th id="3346">3346</th><td>  <a class="local col3 ref" href="#433NopInst" title='NopInst' data-ref="433NopInst">NopInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="3347">3347</th><td>}</td></tr>
<tr><th id="3348">3348</th><td></td></tr>
<tr><th id="3349">3349</th><td><i>// AArch64 supports MachineCombiner.</i></td></tr>
<tr><th id="3350">3350</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv" title='llvm::AArch64InstrInfo::useMachineCombiner' data-ref="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="3351">3351</th><td></td></tr>
<tr><th id="3352">3352</th><td><i  data-doc="_ZL25isCombineInstrSettingFlagj">// True when Opc sets flag</i></td></tr>
<tr><th id="3353">3353</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25isCombineInstrSettingFlagj" title='isCombineInstrSettingFlag' data-type='bool isCombineInstrSettingFlag(unsigned int Opc)' data-ref="_ZL25isCombineInstrSettingFlagj">isCombineInstrSettingFlag</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="434Opc" title='Opc' data-type='unsigned int' data-ref="434Opc">Opc</dfn>) {</td></tr>
<tr><th id="3354">3354</th><td>  <b>switch</b> (<a class="local col4 ref" href="#434Opc" title='Opc' data-ref="434Opc">Opc</a>) {</td></tr>
<tr><th id="3355">3355</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:</td></tr>
<tr><th id="3356">3356</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>:</td></tr>
<tr><th id="3357">3357</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:</td></tr>
<tr><th id="3358">3358</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>:</td></tr>
<tr><th id="3359">3359</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="3360">3360</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="3361">3361</th><td>  <i>// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</i></td></tr>
<tr><th id="3362">3362</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>:</td></tr>
<tr><th id="3363">3363</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>:</td></tr>
<tr><th id="3364">3364</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3365">3365</th><td>  <b>default</b>:</td></tr>
<tr><th id="3366">3366</th><td>    <b>break</b>;</td></tr>
<tr><th id="3367">3367</th><td>  }</td></tr>
<tr><th id="3368">3368</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3369">3369</th><td>}</td></tr>
<tr><th id="3370">3370</th><td></td></tr>
<tr><th id="3371">3371</th><td><i  data-doc="_ZL25isCombineInstrCandidate32j">// 32b Opcodes that can be combined with a MUL</i></td></tr>
<tr><th id="3372">3372</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25isCombineInstrCandidate32j" title='isCombineInstrCandidate32' data-type='bool isCombineInstrCandidate32(unsigned int Opc)' data-ref="_ZL25isCombineInstrCandidate32j">isCombineInstrCandidate32</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="435Opc" title='Opc' data-type='unsigned int' data-ref="435Opc">Opc</dfn>) {</td></tr>
<tr><th id="3373">3373</th><td>  <b>switch</b> (<a class="local col5 ref" href="#435Opc" title='Opc' data-ref="435Opc">Opc</a>) {</td></tr>
<tr><th id="3374">3374</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>:</td></tr>
<tr><th id="3375">3375</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>:</td></tr>
<tr><th id="3376">3376</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>:</td></tr>
<tr><th id="3377">3377</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:</td></tr>
<tr><th id="3378">3378</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWri</span>:</td></tr>
<tr><th id="3379">3379</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="3380">3380</th><td>  <i>// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</i></td></tr>
<tr><th id="3381">3381</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBWri</span>:</td></tr>
<tr><th id="3382">3382</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span>:</td></tr>
<tr><th id="3383">3383</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3384">3384</th><td>  <b>default</b>:</td></tr>
<tr><th id="3385">3385</th><td>    <b>break</b>;</td></tr>
<tr><th id="3386">3386</th><td>  }</td></tr>
<tr><th id="3387">3387</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3388">3388</th><td>}</td></tr>
<tr><th id="3389">3389</th><td></td></tr>
<tr><th id="3390">3390</th><td><i  data-doc="_ZL25isCombineInstrCandidate64j">// 64b Opcodes that can be combined with a MUL</i></td></tr>
<tr><th id="3391">3391</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25isCombineInstrCandidate64j" title='isCombineInstrCandidate64' data-type='bool isCombineInstrCandidate64(unsigned int Opc)' data-ref="_ZL25isCombineInstrCandidate64j">isCombineInstrCandidate64</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="436Opc" title='Opc' data-type='unsigned int' data-ref="436Opc">Opc</dfn>) {</td></tr>
<tr><th id="3392">3392</th><td>  <b>switch</b> (<a class="local col6 ref" href="#436Opc" title='Opc' data-ref="436Opc">Opc</a>) {</td></tr>
<tr><th id="3393">3393</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:</td></tr>
<tr><th id="3394">3394</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="3395">3395</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="3396">3396</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:</td></tr>
<tr><th id="3397">3397</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXri</span>:</td></tr>
<tr><th id="3398">3398</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="3399">3399</th><td>  <i>// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</i></td></tr>
<tr><th id="3400">3400</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>:</td></tr>
<tr><th id="3401">3401</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>:</td></tr>
<tr><th id="3402">3402</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3403">3403</th><td>  <b>default</b>:</td></tr>
<tr><th id="3404">3404</th><td>    <b>break</b>;</td></tr>
<tr><th id="3405">3405</th><td>  }</td></tr>
<tr><th id="3406">3406</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3407">3407</th><td>}</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td><i  data-doc="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE">// FP Opcodes that can be combined with a FMUL</i></td></tr>
<tr><th id="3410">3410</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE" title='isCombineInstrCandidateFP' data-type='bool isCombineInstrCandidateFP(const llvm::MachineInstr &amp; Inst)' data-ref="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE">isCombineInstrCandidateFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="437Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="437Inst">Inst</dfn>) {</td></tr>
<tr><th id="3411">3411</th><td>  <b>switch</b> (<a class="local col7 ref" href="#437Inst" title='Inst' data-ref="437Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3412">3412</th><td>  <b>default</b>:</td></tr>
<tr><th id="3413">3413</th><td>    <b>break</b>;</td></tr>
<tr><th id="3414">3414</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDSrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDSrr</span>:</td></tr>
<tr><th id="3415">3415</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDDrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDDrr</span>:</td></tr>
<tr><th id="3416">3416</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FADDv2f32</span>:</td></tr>
<tr><th id="3417">3417</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FADDv2f64</span>:</td></tr>
<tr><th id="3418">3418</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FADDv4f32</span>:</td></tr>
<tr><th id="3419">3419</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBSrr&apos; in namespace &apos;llvm::AArch64&apos;">FSUBSrr</span>:</td></tr>
<tr><th id="3420">3420</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBDrr&apos; in namespace &apos;llvm::AArch64&apos;">FSUBDrr</span>:</td></tr>
<tr><th id="3421">3421</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FSUBv2f32</span>:</td></tr>
<tr><th id="3422">3422</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FSUBv2f64</span>:</td></tr>
<tr><th id="3423">3423</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FSUBv4f32</span>:</td></tr>
<tr><th id="3424">3424</th><td>    TargetOptions Options = Inst.getParent()-&gt;getParent()-&gt;getTarget().Options;</td></tr>
<tr><th id="3425">3425</th><td>    <b>return</b> (<a class="local col8 ref" href="#438Options" title='Options' data-ref="438Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath">UnsafeFPMath</a> ||</td></tr>
<tr><th id="3426">3426</th><td>            <a class="local col8 ref" href="#438Options" title='Options' data-ref="438Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::AllowFPOpFusion" title='llvm::TargetOptions::AllowFPOpFusion' data-ref="llvm::TargetOptions::AllowFPOpFusion">AllowFPOpFusion</a> == <span class="namespace">FPOpFusion::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FPOpFusion::FPOpFusionMode::Fast" title='llvm::FPOpFusion::FPOpFusionMode::Fast' data-ref="llvm::FPOpFusion::FPOpFusionMode::Fast">Fast</a>);</td></tr>
<tr><th id="3427">3427</th><td>  }</td></tr>
<tr><th id="3428">3428</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3429">3429</th><td>}</td></tr>
<tr><th id="3430">3430</th><td></td></tr>
<tr><th id="3431">3431</th><td><i  data-doc="_ZL23isCombineInstrCandidatej">// Opcodes that can be combined with a MUL</i></td></tr>
<tr><th id="3432">3432</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isCombineInstrCandidatej" title='isCombineInstrCandidate' data-type='bool isCombineInstrCandidate(unsigned int Opc)' data-ref="_ZL23isCombineInstrCandidatej">isCombineInstrCandidate</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="439Opc" title='Opc' data-type='unsigned int' data-ref="439Opc">Opc</dfn>) {</td></tr>
<tr><th id="3433">3433</th><td>  <b>return</b> (<a class="tu ref" href="#_ZL25isCombineInstrCandidate32j" title='isCombineInstrCandidate32' data-use='c' data-ref="_ZL25isCombineInstrCandidate32j">isCombineInstrCandidate32</a>(<a class="local col9 ref" href="#439Opc" title='Opc' data-ref="439Opc">Opc</a>) || <a class="tu ref" href="#_ZL25isCombineInstrCandidate64j" title='isCombineInstrCandidate64' data-use='c' data-ref="_ZL25isCombineInstrCandidate64j">isCombineInstrCandidate64</a>(<a class="local col9 ref" href="#439Opc" title='Opc' data-ref="439Opc">Opc</a>));</td></tr>
<tr><th id="3434">3434</th><td>}</td></tr>
<tr><th id="3435">3435</th><td></td></tr>
<tr><th id="3436">3436</th><td><i  data-doc="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">//</i></td></tr>
<tr><th id="3437">3437</th><td><i  data-doc="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">// Utility routine that checks if \param MO is defined by an</i></td></tr>
<tr><th id="3438">3438</th><td><i  data-doc="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">// \param CombineOpc instruction in the basic block \param MBB</i></td></tr>
<tr><th id="3439">3439</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-type='bool canCombine(llvm::MachineBasicBlock &amp; MBB, llvm::MachineOperand &amp; MO, unsigned int CombineOpc, unsigned int ZeroReg = 0, bool CheckZeroReg = false)' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="440MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="440MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="441MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="441MO">MO</dfn>,</td></tr>
<tr><th id="3440">3440</th><td>                       <em>unsigned</em> <dfn class="local col2 decl" id="442CombineOpc" title='CombineOpc' data-type='unsigned int' data-ref="442CombineOpc">CombineOpc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="443ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="443ZeroReg">ZeroReg</dfn> = <var>0</var>,</td></tr>
<tr><th id="3441">3441</th><td>                       <em>bool</em> <dfn class="local col4 decl" id="444CheckZeroReg" title='CheckZeroReg' data-type='bool' data-ref="444CheckZeroReg">CheckZeroReg</dfn> = <b>false</b>) {</td></tr>
<tr><th id="3442">3442</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="445MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="445MRI">MRI</dfn> = <a class="local col0 ref" href="#440MBB" title='MBB' data-ref="440MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3443">3443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="446MI" title='MI' data-type='llvm::MachineInstr *' data-ref="446MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3444">3444</th><td></td></tr>
<tr><th id="3445">3445</th><td>  <b>if</b> (<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3446">3446</th><td>    <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a> = <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3447">3447</th><td>  <i>// And it needs to be in the trace (otherwise, it won't have a depth).</i></td></tr>
<tr><th id="3448">3448</th><td>  <b>if</b> (!<a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a> || <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="local col0 ref" href="#440MBB" title='MBB' data-ref="440MBB">MBB</a> || (<em>unsigned</em>)<a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col2 ref" href="#442CombineOpc" title='CombineOpc' data-ref="442CombineOpc">CombineOpc</a>)</td></tr>
<tr><th id="3449">3449</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3450">3450</th><td>  <i>// Must only used by the user we combine with.</i></td></tr>
<tr><th id="3451">3451</th><td>  <b>if</b> (!<a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3452">3452</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3453">3453</th><td></td></tr>
<tr><th id="3454">3454</th><td>  <b>if</b> (<a class="local col4 ref" href="#444CheckZeroReg" title='CheckZeroReg' data-ref="444CheckZeroReg">CheckZeroReg</a>) {</td></tr>
<tr><th id="3455">3455</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getNumOperands() &gt;= 4 &amp;&amp; MI-&gt;getOperand(0).isReg() &amp;&amp; MI-&gt;getOperand(1).isReg() &amp;&amp; MI-&gt;getOperand(2).isReg() &amp;&amp; MI-&gt;getOperand(3).isReg() &amp;&amp; &quot;MAdd/MSub must have a least 4 regs&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getNumOperands() &gt;= 4 &amp;&amp; MI-&gt;getOperand(0).isReg() &amp;&amp; MI-&gt;getOperand(1).isReg() &amp;&amp; MI-&gt;getOperand(2).isReg() &amp;&amp; MI-&gt;getOperand(3).isReg() &amp;&amp; \&quot;MAdd/MSub must have a least 4 regs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3457, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt;= <var>4</var> &amp;&amp; <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="3456">3456</th><td>           <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="3457">3457</th><td>           <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"MAdd/MSub must have a least 4 regs"</q>);</td></tr>
<tr><th id="3458">3458</th><td>    <i>// The third input reg must be zero.</i></td></tr>
<tr><th id="3459">3459</th><td>    <b>if</b> (<a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#443ZeroReg" title='ZeroReg' data-ref="443ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="3460">3460</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3461">3461</th><td>  }</td></tr>
<tr><th id="3462">3462</th><td></td></tr>
<tr><th id="3463">3463</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3464">3464</th><td>}</td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td><i  data-doc="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">//</i></td></tr>
<tr><th id="3467">3467</th><td><i  data-doc="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">// Is \param MO defined by an integer multiply and can be combined?</i></td></tr>
<tr><th id="3468">3468</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj" title='canCombineWithMUL' data-type='bool canCombineWithMUL(llvm::MachineBasicBlock &amp; MBB, llvm::MachineOperand &amp; MO, unsigned int MulOpc, unsigned int ZeroReg)' data-ref="_ZL17canCombineWithMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEjj">canCombineWithMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="447MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="447MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="448MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="448MO">MO</dfn>,</td></tr>
<tr><th id="3469">3469</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="449MulOpc" title='MulOpc' data-type='unsigned int' data-ref="449MulOpc">MulOpc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="450ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="450ZeroReg">ZeroReg</dfn>) {</td></tr>
<tr><th id="3470">3470</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-use='c' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</a>(<span class='refarg'><a class="local col7 ref" href="#447MBB" title='MBB' data-ref="447MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#448MO" title='MO' data-ref="448MO">MO</a></span>, <a class="local col9 ref" href="#449MulOpc" title='MulOpc' data-ref="449MulOpc">MulOpc</a>, <a class="local col0 ref" href="#450ZeroReg" title='ZeroReg' data-ref="450ZeroReg">ZeroReg</a>, <b>true</b>);</td></tr>
<tr><th id="3471">3471</th><td>}</td></tr>
<tr><th id="3472">3472</th><td></td></tr>
<tr><th id="3473">3473</th><td><i  data-doc="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">//</i></td></tr>
<tr><th id="3474">3474</th><td><i  data-doc="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">// Is \param MO defined by a floating-point multiply and can be combined?</i></td></tr>
<tr><th id="3475">3475</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj" title='canCombineWithFMUL' data-type='bool canCombineWithFMUL(llvm::MachineBasicBlock &amp; MBB, llvm::MachineOperand &amp; MO, unsigned int MulOpc)' data-ref="_ZL18canCombineWithFMULRN4llvm17MachineBasicBlockERNS_14MachineOperandEj">canCombineWithFMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="451MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="451MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="452MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="452MO">MO</dfn>,</td></tr>
<tr><th id="3476">3476</th><td>                               <em>unsigned</em> <dfn class="local col3 decl" id="453MulOpc" title='MulOpc' data-type='unsigned int' data-ref="453MulOpc">MulOpc</dfn>) {</td></tr>
<tr><th id="3477">3477</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb" title='canCombine' data-use='c' data-ref="_ZL10canCombineRN4llvm17MachineBasicBlockERNS_14MachineOperandEjjb">canCombine</a>(<span class='refarg'><a class="local col1 ref" href="#451MBB" title='MBB' data-ref="451MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#452MO" title='MO' data-ref="452MO">MO</a></span>, <a class="local col3 ref" href="#453MulOpc" title='MulOpc' data-ref="453MulOpc">MulOpc</a>);</td></tr>
<tr><th id="3478">3478</th><td>}</td></tr>
<tr><th id="3479">3479</th><td></td></tr>
<tr><th id="3480">3480</th><td><i>// TODO: There are many more machine instruction opcodes to match:</i></td></tr>
<tr><th id="3481">3481</th><td><i>//       1. Other data types (integer, vectors)</i></td></tr>
<tr><th id="3482">3482</th><td><i>//       2. Other math / logic operations (xor, or)</i></td></tr>
<tr><th id="3483">3483</th><td><i>//       3. Other forms of the same operation (intrinsics and other variants)</i></td></tr>
<tr><th id="3484">3484</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(</td></tr>
<tr><th id="3485">3485</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="454Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="454Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="3486">3486</th><td>  <b>switch</b> (<a class="local col4 ref" href="#454Inst" title='Inst' data-ref="454Inst">Inst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3487">3487</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDDrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDDrr</span>:</td></tr>
<tr><th id="3488">3488</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDSrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDSrr</span>:</td></tr>
<tr><th id="3489">3489</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FADDv2f32</span>:</td></tr>
<tr><th id="3490">3490</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FADDv2f64</span>:</td></tr>
<tr><th id="3491">3491</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FADDv4f32</span>:</td></tr>
<tr><th id="3492">3492</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULDrr</span>:</td></tr>
<tr><th id="3493">3493</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULSrr</span>:</td></tr>
<tr><th id="3494">3494</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULX32&apos; in namespace &apos;llvm::AArch64&apos;">FMULX32</span>:</td></tr>
<tr><th id="3495">3495</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULX64&apos; in namespace &apos;llvm::AArch64&apos;">FMULX64</span>:</td></tr>
<tr><th id="3496">3496</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULXv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv2f32</span>:</td></tr>
<tr><th id="3497">3497</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULXv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv2f64</span>:</td></tr>
<tr><th id="3498">3498</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULXv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv4f32</span>:</td></tr>
<tr><th id="3499">3499</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f32</span>:</td></tr>
<tr><th id="3500">3500</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f64</span>:</td></tr>
<tr><th id="3501">3501</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4f32</span>:</td></tr>
<tr><th id="3502">3502</th><td>    <b>return</b> Inst.getParent()-&gt;getParent()-&gt;getTarget().Options.UnsafeFPMath;</td></tr>
<tr><th id="3503">3503</th><td>  <b>default</b>:</td></tr>
<tr><th id="3504">3504</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3505">3505</th><td>  }</td></tr>
<tr><th id="3506">3506</th><td>}</td></tr>
<tr><th id="3507">3507</th><td></td></tr>
<tr><th id="3508">3508</th><td><i class="doc" data-doc="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">/// Find instructions that can be turned into madd.</i></td></tr>
<tr><th id="3509">3509</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getMaddPatterns' data-type='bool getMaddPatterns(llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp; Patterns)' data-ref="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMaddPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="455Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="455Root">Root</dfn>,</td></tr>
<tr><th id="3510">3510</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col6 decl" id="456Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="456Patterns">Patterns</dfn>) {</td></tr>
<tr><th id="3511">3511</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="457Opc" title='Opc' data-type='unsigned int' data-ref="457Opc">Opc</dfn> = <a class="local col5 ref" href="#455Root" title='Root' data-ref="455Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3512">3512</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="458MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="458MBB">MBB</dfn> = *<a class="local col5 ref" href="#455Root" title='Root' data-ref="455Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3513">3513</th><td>  <em>bool</em> <dfn class="local col9 decl" id="459Found" title='Found' data-type='bool' data-ref="459Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="3514">3514</th><td></td></tr>
<tr><th id="3515">3515</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL23isCombineInstrCandidatej" title='isCombineInstrCandidate' data-use='c' data-ref="_ZL23isCombineInstrCandidatej">isCombineInstrCandidate</a>(<a class="local col7 ref" href="#457Opc" title='Opc' data-ref="457Opc">Opc</a>))</td></tr>
<tr><th id="3516">3516</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3517">3517</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL25isCombineInstrSettingFlagj" title='isCombineInstrSettingFlag' data-use='c' data-ref="_ZL25isCombineInstrSettingFlagj">isCombineInstrSettingFlag</a>(<a class="local col7 ref" href="#457Opc" title='Opc' data-ref="457Opc">Opc</a>)) {</td></tr>
<tr><th id="3518">3518</th><td>    <em>int</em> <dfn class="local col0 decl" id="460Cmp_NZCV" title='Cmp_NZCV' data-type='int' data-ref="460Cmp_NZCV">Cmp_NZCV</dfn> = Root.findRegisterDefOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, <b>true</b>);</td></tr>
<tr><th id="3519">3519</th><td>    <i>// When NZCV is live bail out.</i></td></tr>
<tr><th id="3520">3520</th><td>    <b>if</b> (<a class="local col0 ref" href="#460Cmp_NZCV" title='Cmp_NZCV' data-ref="460Cmp_NZCV">Cmp_NZCV</a> == -<var>1</var>)</td></tr>
<tr><th id="3521">3521</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3522">3522</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="461NewOpc" title='NewOpc' data-type='unsigned int' data-ref="461NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE" title='convertToNonFlagSettingOpc' data-use='c' data-ref="_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE">convertToNonFlagSettingOpc</a>(<a class="local col5 ref" href="#455Root" title='Root' data-ref="455Root">Root</a>);</td></tr>
<tr><th id="3523">3523</th><td>    <i>// When opcode can't change bail out.</i></td></tr>
<tr><th id="3524">3524</th><td><i>    // CHECKME: do we miss any cases for opcode conversion?</i></td></tr>
<tr><th id="3525">3525</th><td>    <b>if</b> (<a class="local col1 ref" href="#461NewOpc" title='NewOpc' data-ref="461NewOpc">NewOpc</a> == <a class="local col7 ref" href="#457Opc" title='Opc' data-ref="457Opc">Opc</a>)</td></tr>
<tr><th id="3526">3526</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3527">3527</th><td>    <a class="local col7 ref" href="#457Opc" title='Opc' data-ref="457Opc">Opc</a> = <a class="local col1 ref" href="#461NewOpc" title='NewOpc' data-ref="461NewOpc">NewOpc</a>;</td></tr>
<tr><th id="3528">3528</th><td>  }</td></tr>
<tr><th id="3529">3529</th><td></td></tr>
<tr><th id="3530">3530</th><td>  <b>switch</b> (<a class="local col7 ref" href="#457Opc" title='Opc' data-ref="457Opc">Opc</a>) {</td></tr>
<tr><th id="3531">3531</th><td>  <b>default</b>:</td></tr>
<tr><th id="3532">3532</th><td>    <b>break</b>;</td></tr>
<tr><th id="3533">3533</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>:</td></tr>
<tr><th id="3534">3534</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Root.getOperand(1).isReg() &amp;&amp; Root.getOperand(2).isReg() &amp;&amp; &quot;ADDWrr does not have register operands&quot;) ? void (0) : __assert_fail (&quot;Root.getOperand(1).isReg() &amp;&amp; Root.getOperand(2).isReg() &amp;&amp; \&quot;ADDWrr does not have register operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3535, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Root.getOperand(<var>1</var>).isReg() &amp;&amp; Root.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="3535">3535</th><td>           <q>"ADDWrr does not have register operands"</q>);</td></tr>
<tr><th id="3536">3536</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>,</td></tr>
<tr><th id="3537">3537</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="3538">3538</th><td>      <a class="local col6 ref" href="#456Patterns" title='Patterns' data-ref="456Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1">MULADDW_OP1</a>);</td></tr>
<tr><th id="3539">3539</th><td>      <a class="local col9 ref" href="#459Found" title='Found' data-ref="459Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3540">3540</th><td>    }</td></tr>
<tr><th id="3541">3541</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>,</td></tr>
<tr><th id="3542">3542</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="3543">3543</th><td>      <a class="local col6 ref" href="#456Patterns" title='Patterns' data-ref="456Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2">MULADDW_OP2</a>);</td></tr>
<tr><th id="3544">3544</th><td>      <a class="local col9 ref" href="#459Found" title='Found' data-ref="459Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3545">3545</th><td>    }</td></tr>
<tr><th id="3546">3546</th><td>    <b>break</b>;</td></tr>
<tr><th id="3547">3547</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:</td></tr>
<tr><th id="3548">3548</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>,</td></tr>
<tr><th id="3549">3549</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="3550">3550</th><td>      Patterns.push_back(MachineCombinerPattern::MULADDX_OP1);</td></tr>
<tr><th id="3551">3551</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3552">3552</th><td>    }</td></tr>
<tr><th id="3553">3553</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>,</td></tr>
<tr><th id="3554">3554</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="3555">3555</th><td>      <a class="local col6 ref" href="#456Patterns" title='Patterns' data-ref="456Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP2" title='llvm::MachineCombinerPattern::MULADDX_OP2' data-ref="llvm::MachineCombinerPattern::MULADDX_OP2">MULADDX_OP2</a>);</td></tr>
<tr><th id="3556">3556</th><td>      <a class="local col9 ref" href="#459Found" title='Found' data-ref="459Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3557">3557</th><td>    }</td></tr>
<tr><th id="3558">3558</th><td>    <b>break</b>;</td></tr>
<tr><th id="3559">3559</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>:</td></tr>
<tr><th id="3560">3560</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>,</td></tr>
<tr><th id="3561">3561</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="3562">3562</th><td>      Patterns.push_back(MachineCombinerPattern::MULSUBW_OP1);</td></tr>
<tr><th id="3563">3563</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3564">3564</th><td>    }</td></tr>
<tr><th id="3565">3565</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>,</td></tr>
<tr><th id="3566">3566</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="3567">3567</th><td>      <a class="local col6 ref" href="#456Patterns" title='Patterns' data-ref="456Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2">MULSUBW_OP2</a>);</td></tr>
<tr><th id="3568">3568</th><td>      <a class="local col9 ref" href="#459Found" title='Found' data-ref="459Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3569">3569</th><td>    }</td></tr>
<tr><th id="3570">3570</th><td>    <b>break</b>;</td></tr>
<tr><th id="3571">3571</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="3572">3572</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>,</td></tr>
<tr><th id="3573">3573</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="3574">3574</th><td>      Patterns.push_back(MachineCombinerPattern::MULSUBX_OP1);</td></tr>
<tr><th id="3575">3575</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3576">3576</th><td>    }</td></tr>
<tr><th id="3577">3577</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>,</td></tr>
<tr><th id="3578">3578</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="3579">3579</th><td>      <a class="local col6 ref" href="#456Patterns" title='Patterns' data-ref="456Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP2" title='llvm::MachineCombinerPattern::MULSUBX_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP2">MULSUBX_OP2</a>);</td></tr>
<tr><th id="3580">3580</th><td>      <a class="local col9 ref" href="#459Found" title='Found' data-ref="459Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3581">3581</th><td>    }</td></tr>
<tr><th id="3582">3582</th><td>    <b>break</b>;</td></tr>
<tr><th id="3583">3583</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWri&apos; in namespace &apos;llvm::AArch64&apos;">ADDWri</span>:</td></tr>
<tr><th id="3584">3584</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>,</td></tr>
<tr><th id="3585">3585</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="3586">3586</th><td>      Patterns.push_back(MachineCombinerPattern::MULADDWI_OP1);</td></tr>
<tr><th id="3587">3587</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3588">3588</th><td>    }</td></tr>
<tr><th id="3589">3589</th><td>    <b>break</b>;</td></tr>
<tr><th id="3590">3590</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="3591">3591</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>,</td></tr>
<tr><th id="3592">3592</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="3593">3593</th><td>      Patterns.push_back(MachineCombinerPattern::MULADDXI_OP1);</td></tr>
<tr><th id="3594">3594</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3595">3595</th><td>    }</td></tr>
<tr><th id="3596">3596</th><td>    <b>break</b>;</td></tr>
<tr><th id="3597">3597</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBWri</span>:</td></tr>
<tr><th id="3598">3598</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>,</td></tr>
<tr><th id="3599">3599</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="3600">3600</th><td>      Patterns.push_back(MachineCombinerPattern::MULSUBWI_OP1);</td></tr>
<tr><th id="3601">3601</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3602">3602</th><td>    }</td></tr>
<tr><th id="3603">3603</th><td>    <b>break</b>;</td></tr>
<tr><th id="3604">3604</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>:</td></tr>
<tr><th id="3605">3605</th><td>    <b>if</b> (canCombineWithMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>,</td></tr>
<tr><th id="3606">3606</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)) {</td></tr>
<tr><th id="3607">3607</th><td>      Patterns.push_back(MachineCombinerPattern::MULSUBXI_OP1);</td></tr>
<tr><th id="3608">3608</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3609">3609</th><td>    }</td></tr>
<tr><th id="3610">3610</th><td>    <b>break</b>;</td></tr>
<tr><th id="3611">3611</th><td>  }</td></tr>
<tr><th id="3612">3612</th><td>  <b>return</b> <a class="local col9 ref" href="#459Found" title='Found' data-ref="459Found">Found</a>;</td></tr>
<tr><th id="3613">3613</th><td>}</td></tr>
<tr><th id="3614">3614</th><td><i class="doc" data-doc="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">/// Floating-Point Support</i></td></tr>
<tr><th id="3615">3615</th><td><i class="doc" data-doc="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE"></i></td></tr>
<tr><th id="3616">3616</th><td><i class="doc" data-doc="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">/// Find instructions that can be turned into madd.</i></td></tr>
<tr><th id="3617">3617</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getFMAPatterns' data-type='bool getFMAPatterns(llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp; Patterns)' data-ref="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getFMAPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="462Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="462Root">Root</dfn>,</td></tr>
<tr><th id="3618">3618</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col3 decl" id="463Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="463Patterns">Patterns</dfn>) {</td></tr>
<tr><th id="3619">3619</th><td></td></tr>
<tr><th id="3620">3620</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE" title='isCombineInstrCandidateFP' data-use='c' data-ref="_ZL25isCombineInstrCandidateFPRKN4llvm12MachineInstrE">isCombineInstrCandidateFP</a>(<a class="local col2 ref" href="#462Root" title='Root' data-ref="462Root">Root</a>))</td></tr>
<tr><th id="3621">3621</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3622">3622</th><td></td></tr>
<tr><th id="3623">3623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="464MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="464MBB">MBB</dfn> = *<a class="local col2 ref" href="#462Root" title='Root' data-ref="462Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3624">3624</th><td>  <em>bool</em> <dfn class="local col5 decl" id="465Found" title='Found' data-type='bool' data-ref="465Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="3625">3625</th><td></td></tr>
<tr><th id="3626">3626</th><td>  <b>switch</b> (<a class="local col2 ref" href="#462Root" title='Root' data-ref="462Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3627">3627</th><td>  <b>default</b>:</td></tr>
<tr><th id="3628">3628</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (false &amp;&amp; &quot;Unsupported FP instruction in combiner\n&quot;) ? void (0) : __assert_fail (&quot;false &amp;&amp; \&quot;Unsupported FP instruction in combiner\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3628, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<b>false</b> &amp;&amp; <q>"Unsupported FP instruction in combiner\n"</q>);</td></tr>
<tr><th id="3629">3629</th><td>    <b>break</b>;</td></tr>
<tr><th id="3630">3630</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDSrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDSrr</span>:</td></tr>
<tr><th id="3631">3631</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Root.getOperand(1).isReg() &amp;&amp; Root.getOperand(2).isReg() &amp;&amp; &quot;FADDWrr does not have register operands&quot;) ? void (0) : __assert_fail (&quot;Root.getOperand(1).isReg() &amp;&amp; Root.getOperand(2).isReg() &amp;&amp; \&quot;FADDWrr does not have register operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3632, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Root.getOperand(<var>1</var>).isReg() &amp;&amp; Root.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="3632">3632</th><td>           <q>"FADDWrr does not have register operands"</q>);</td></tr>
<tr><th id="3633">3633</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;FMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULSrr</span>)) {</td></tr>
<tr><th id="3634">3634</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1">FMULADDS_OP1</a>);</td></tr>
<tr><th id="3635">3635</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3636">3636</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3637">3637</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv1i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv1i32_indexed</span>)) {</td></tr>
<tr><th id="3638">3638</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</a>);</td></tr>
<tr><th id="3639">3639</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3640">3640</th><td>    }</td></tr>
<tr><th id="3641">3641</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;FMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULSrr</span>)) {</td></tr>
<tr><th id="3642">3642</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2">FMULADDS_OP2</a>);</td></tr>
<tr><th id="3643">3643</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3644">3644</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3645">3645</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv1i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv1i32_indexed</span>)) {</td></tr>
<tr><th id="3646">3646</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</a>);</td></tr>
<tr><th id="3647">3647</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3648">3648</th><td>    }</td></tr>
<tr><th id="3649">3649</th><td>    <b>break</b>;</td></tr>
<tr><th id="3650">3650</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDDrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDDrr</span>:</td></tr>
<tr><th id="3651">3651</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;FMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULDrr</span>)) {</td></tr>
<tr><th id="3652">3652</th><td>      Patterns.push_back(MachineCombinerPattern::FMULADDD_OP1);</td></tr>
<tr><th id="3653">3653</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3654">3654</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3655">3655</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv1i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv1i64_indexed</span>)) {</td></tr>
<tr><th id="3656">3656</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv1i64_indexed_OP1);</td></tr>
<tr><th id="3657">3657</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3658">3658</th><td>    }</td></tr>
<tr><th id="3659">3659</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;FMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULDrr</span>)) {</td></tr>
<tr><th id="3660">3660</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2">FMULADDD_OP2</a>);</td></tr>
<tr><th id="3661">3661</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3662">3662</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3663">3663</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv1i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv1i64_indexed</span>)) {</td></tr>
<tr><th id="3664">3664</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</a>);</td></tr>
<tr><th id="3665">3665</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3666">3666</th><td>    }</td></tr>
<tr><th id="3667">3667</th><td>    <b>break</b>;</td></tr>
<tr><th id="3668">3668</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FADDv2f32</span>:</td></tr>
<tr><th id="3669">3669</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3670">3670</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i32_indexed</span>)) {</td></tr>
<tr><th id="3671">3671</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv2i32_indexed_OP1);</td></tr>
<tr><th id="3672">3672</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3673">3673</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3674">3674</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f32</span>)) {</td></tr>
<tr><th id="3675">3675</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv2f32_OP1);</td></tr>
<tr><th id="3676">3676</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3677">3677</th><td>    }</td></tr>
<tr><th id="3678">3678</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3679">3679</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i32_indexed</span>)) {</td></tr>
<tr><th id="3680">3680</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>);</td></tr>
<tr><th id="3681">3681</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3682">3682</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3683">3683</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f32</span>)) {</td></tr>
<tr><th id="3684">3684</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2">FMLAv2f32_OP2</a>);</td></tr>
<tr><th id="3685">3685</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3686">3686</th><td>    }</td></tr>
<tr><th id="3687">3687</th><td>    <b>break</b>;</td></tr>
<tr><th id="3688">3688</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FADDv2f64</span>:</td></tr>
<tr><th id="3689">3689</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3690">3690</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i64_indexed</span>)) {</td></tr>
<tr><th id="3691">3691</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv2i64_indexed_OP1);</td></tr>
<tr><th id="3692">3692</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3693">3693</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3694">3694</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f64</span>)) {</td></tr>
<tr><th id="3695">3695</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv2f64_OP1);</td></tr>
<tr><th id="3696">3696</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3697">3697</th><td>    }</td></tr>
<tr><th id="3698">3698</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3699">3699</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i64_indexed</span>)) {</td></tr>
<tr><th id="3700">3700</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>);</td></tr>
<tr><th id="3701">3701</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3702">3702</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3703">3703</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f64</span>)) {</td></tr>
<tr><th id="3704">3704</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2">FMLAv2f64_OP2</a>);</td></tr>
<tr><th id="3705">3705</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3706">3706</th><td>    }</td></tr>
<tr><th id="3707">3707</th><td>    <b>break</b>;</td></tr>
<tr><th id="3708">3708</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FADDv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FADDv4f32</span>:</td></tr>
<tr><th id="3709">3709</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3710">3710</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4i32_indexed</span>)) {</td></tr>
<tr><th id="3711">3711</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv4i32_indexed_OP1);</td></tr>
<tr><th id="3712">3712</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3713">3713</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3714">3714</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4f32</span>)) {</td></tr>
<tr><th id="3715">3715</th><td>      Patterns.push_back(MachineCombinerPattern::FMLAv4f32_OP1);</td></tr>
<tr><th id="3716">3716</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3717">3717</th><td>    }</td></tr>
<tr><th id="3718">3718</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3719">3719</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4i32_indexed</span>)) {</td></tr>
<tr><th id="3720">3720</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>);</td></tr>
<tr><th id="3721">3721</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3722">3722</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3723">3723</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4f32</span>)) {</td></tr>
<tr><th id="3724">3724</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2">FMLAv4f32_OP2</a>);</td></tr>
<tr><th id="3725">3725</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3726">3726</th><td>    }</td></tr>
<tr><th id="3727">3727</th><td>    <b>break</b>;</td></tr>
<tr><th id="3728">3728</th><td></td></tr>
<tr><th id="3729">3729</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBSrr&apos; in namespace &apos;llvm::AArch64&apos;">FSUBSrr</span>:</td></tr>
<tr><th id="3730">3730</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;FMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULSrr</span>)) {</td></tr>
<tr><th id="3731">3731</th><td>      Patterns.push_back(MachineCombinerPattern::FMULSUBS_OP1);</td></tr>
<tr><th id="3732">3732</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3733">3733</th><td>    }</td></tr>
<tr><th id="3734">3734</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;FMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULSrr</span>)) {</td></tr>
<tr><th id="3735">3735</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2">FMULSUBS_OP2</a>);</td></tr>
<tr><th id="3736">3736</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3737">3737</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3738">3738</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv1i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv1i32_indexed</span>)) {</td></tr>
<tr><th id="3739">3739</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</a>);</td></tr>
<tr><th id="3740">3740</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3741">3741</th><td>    }</td></tr>
<tr><th id="3742">3742</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;FNMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FNMULSrr</span>)) {</td></tr>
<tr><th id="3743">3743</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1">FNMULSUBS_OP1</a>);</td></tr>
<tr><th id="3744">3744</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3745">3745</th><td>    }</td></tr>
<tr><th id="3746">3746</th><td>    <b>break</b>;</td></tr>
<tr><th id="3747">3747</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBDrr&apos; in namespace &apos;llvm::AArch64&apos;">FSUBDrr</span>:</td></tr>
<tr><th id="3748">3748</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;FMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULDrr</span>)) {</td></tr>
<tr><th id="3749">3749</th><td>      Patterns.push_back(MachineCombinerPattern::FMULSUBD_OP1);</td></tr>
<tr><th id="3750">3750</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3751">3751</th><td>    }</td></tr>
<tr><th id="3752">3752</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>), AArch64::<span class='error' title="no member named &apos;FMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULDrr</span>)) {</td></tr>
<tr><th id="3753">3753</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2">FMULSUBD_OP2</a>);</td></tr>
<tr><th id="3754">3754</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3755">3755</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3756">3756</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv1i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv1i64_indexed</span>)) {</td></tr>
<tr><th id="3757">3757</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</a>);</td></tr>
<tr><th id="3758">3758</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3759">3759</th><td>    }</td></tr>
<tr><th id="3760">3760</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>), AArch64::<span class='error' title="no member named &apos;FNMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FNMULDrr</span>)) {</td></tr>
<tr><th id="3761">3761</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1">FNMULSUBD_OP1</a>);</td></tr>
<tr><th id="3762">3762</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3763">3763</th><td>    }</td></tr>
<tr><th id="3764">3764</th><td>    <b>break</b>;</td></tr>
<tr><th id="3765">3765</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FSUBv2f32</span>:</td></tr>
<tr><th id="3766">3766</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3767">3767</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i32_indexed</span>)) {</td></tr>
<tr><th id="3768">3768</th><td>      Patterns.push_back(MachineCombinerPattern::FMLSv2i32_indexed_OP2);</td></tr>
<tr><th id="3769">3769</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3770">3770</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3771">3771</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f32</span>)) {</td></tr>
<tr><th id="3772">3772</th><td>      Patterns.push_back(MachineCombinerPattern::FMLSv2f32_OP2);</td></tr>
<tr><th id="3773">3773</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3774">3774</th><td>    }</td></tr>
<tr><th id="3775">3775</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3776">3776</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i32_indexed</span>)) {</td></tr>
<tr><th id="3777">3777</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</a>);</td></tr>
<tr><th id="3778">3778</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3779">3779</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3780">3780</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f32</span>)) {</td></tr>
<tr><th id="3781">3781</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP1" title='llvm::MachineCombinerPattern::FMLSv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP1">FMLSv2f32_OP1</a>);</td></tr>
<tr><th id="3782">3782</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3783">3783</th><td>    }</td></tr>
<tr><th id="3784">3784</th><td>    <b>break</b>;</td></tr>
<tr><th id="3785">3785</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FSUBv2f64</span>:</td></tr>
<tr><th id="3786">3786</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3787">3787</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i64_indexed</span>)) {</td></tr>
<tr><th id="3788">3788</th><td>      Patterns.push_back(MachineCombinerPattern::FMLSv2i64_indexed_OP2);</td></tr>
<tr><th id="3789">3789</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3790">3790</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3791">3791</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f64</span>)) {</td></tr>
<tr><th id="3792">3792</th><td>      Patterns.push_back(MachineCombinerPattern::FMLSv2f64_OP2);</td></tr>
<tr><th id="3793">3793</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3794">3794</th><td>    }</td></tr>
<tr><th id="3795">3795</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3796">3796</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i64_indexed</span>)) {</td></tr>
<tr><th id="3797">3797</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</a>);</td></tr>
<tr><th id="3798">3798</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3799">3799</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3800">3800</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f64</span>)) {</td></tr>
<tr><th id="3801">3801</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP1" title='llvm::MachineCombinerPattern::FMLSv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP1">FMLSv2f64_OP1</a>);</td></tr>
<tr><th id="3802">3802</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3803">3803</th><td>    }</td></tr>
<tr><th id="3804">3804</th><td>    <b>break</b>;</td></tr>
<tr><th id="3805">3805</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FSUBv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FSUBv4f32</span>:</td></tr>
<tr><th id="3806">3806</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3807">3807</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4i32_indexed</span>)) {</td></tr>
<tr><th id="3808">3808</th><td>      Patterns.push_back(MachineCombinerPattern::FMLSv4i32_indexed_OP2);</td></tr>
<tr><th id="3809">3809</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3810">3810</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>2</var>),</td></tr>
<tr><th id="3811">3811</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4f32</span>)) {</td></tr>
<tr><th id="3812">3812</th><td>      Patterns.push_back(MachineCombinerPattern::FMLSv4f32_OP2);</td></tr>
<tr><th id="3813">3813</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="3814">3814</th><td>    }</td></tr>
<tr><th id="3815">3815</th><td>    <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3816">3816</th><td>                           AArch64::<span class='error' title="no member named &apos;FMULv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4i32_indexed</span>)) {</td></tr>
<tr><th id="3817">3817</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</a>);</td></tr>
<tr><th id="3818">3818</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3819">3819</th><td>    } <b>else</b> <b>if</b> (canCombineWithFMUL(MBB, Root.getOperand(<var>1</var>),</td></tr>
<tr><th id="3820">3820</th><td>                                  AArch64::<span class='error' title="no member named &apos;FMULv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4f32</span>)) {</td></tr>
<tr><th id="3821">3821</th><td>      <a class="local col3 ref" href="#463Patterns" title='Patterns' data-ref="463Patterns">Patterns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP1" title='llvm::MachineCombinerPattern::FMLSv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP1">FMLSv4f32_OP1</a>);</td></tr>
<tr><th id="3822">3822</th><td>      <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="3823">3823</th><td>    }</td></tr>
<tr><th id="3824">3824</th><td>    <b>break</b>;</td></tr>
<tr><th id="3825">3825</th><td>  }</td></tr>
<tr><th id="3826">3826</th><td>  <b>return</b> <a class="local col5 ref" href="#465Found" title='Found' data-ref="465Found">Found</a>;</td></tr>
<tr><th id="3827">3827</th><td>}</td></tr>
<tr><th id="3828">3828</th><td></td></tr>
<tr><th id="3829">3829</th><td><i class="doc">/// Return true when a code sequence can improve throughput. It</i></td></tr>
<tr><th id="3830">3830</th><td><i class="doc">/// should be called only for instructions in loops.</i></td></tr>
<tr><th id="3831">3831</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">Pattern</span> - combiner pattern</i></td></tr>
<tr><th id="3832">3832</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" title='llvm::AArch64InstrInfo::isThroughputPattern' data-ref="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE">isThroughputPattern</dfn>(</td></tr>
<tr><th id="3833">3833</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col6 decl" id="466Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="466Pattern">Pattern</dfn>) <em>const</em> {</td></tr>
<tr><th id="3834">3834</th><td>  <b>switch</b> (<a class="local col6 ref" href="#466Pattern" title='Pattern' data-ref="466Pattern">Pattern</a>) {</td></tr>
<tr><th id="3835">3835</th><td>  <b>default</b>:</td></tr>
<tr><th id="3836">3836</th><td>    <b>break</b>;</td></tr>
<tr><th id="3837">3837</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1">FMULADDS_OP1</a>:</td></tr>
<tr><th id="3838">3838</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2">FMULADDS_OP2</a>:</td></tr>
<tr><th id="3839">3839</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1">FMULSUBS_OP1</a>:</td></tr>
<tr><th id="3840">3840</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2">FMULSUBS_OP2</a>:</td></tr>
<tr><th id="3841">3841</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP1" title='llvm::MachineCombinerPattern::FMULADDD_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP1">FMULADDD_OP1</a>:</td></tr>
<tr><th id="3842">3842</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2">FMULADDD_OP2</a>:</td></tr>
<tr><th id="3843">3843</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP1" title='llvm::MachineCombinerPattern::FMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP1">FMULSUBD_OP1</a>:</td></tr>
<tr><th id="3844">3844</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2">FMULSUBD_OP2</a>:</td></tr>
<tr><th id="3845">3845</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1">FNMULSUBS_OP1</a>:</td></tr>
<tr><th id="3846">3846</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1">FNMULSUBD_OP1</a>:</td></tr>
<tr><th id="3847">3847</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</a>:</td></tr>
<tr><th id="3848">3848</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="3849">3849</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1">FMLAv1i64_indexed_OP1</a>:</td></tr>
<tr><th id="3850">3850</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="3851">3851</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2">FMLAv2f32_OP2</a>:</td></tr>
<tr><th id="3852">3852</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP1" title='llvm::MachineCombinerPattern::FMLAv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP1">FMLAv2f32_OP1</a>:</td></tr>
<tr><th id="3853">3853</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP1" title='llvm::MachineCombinerPattern::FMLAv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP1">FMLAv2f64_OP1</a>:</td></tr>
<tr><th id="3854">3854</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2">FMLAv2f64_OP2</a>:</td></tr>
<tr><th id="3855">3855</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="3856">3856</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="3857">3857</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>:</td></tr>
<tr><th id="3858">3858</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="3859">3859</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP1" title='llvm::MachineCombinerPattern::FMLAv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP1">FMLAv4f32_OP1</a>:</td></tr>
<tr><th id="3860">3860</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2">FMLAv4f32_OP2</a>:</td></tr>
<tr><th id="3861">3861</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="3862">3862</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="3863">3863</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="3864">3864</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="3865">3865</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="3866">3866</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="3867">3867</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP2" title='llvm::MachineCombinerPattern::FMLSv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP2">FMLSv2f32_OP2</a>:</td></tr>
<tr><th id="3868">3868</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP2" title='llvm::MachineCombinerPattern::FMLSv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP2">FMLSv2f64_OP2</a>:</td></tr>
<tr><th id="3869">3869</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="3870">3870</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP2" title='llvm::MachineCombinerPattern::FMLSv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP2">FMLSv4f32_OP2</a>:</td></tr>
<tr><th id="3871">3871</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3872">3872</th><td>  } <i>// end switch (Pattern)</i></td></tr>
<tr><th id="3873">3873</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3874">3874</th><td>}</td></tr>
<tr><th id="3875">3875</th><td><i class="doc">/// Return true when there is potentially a faster code sequence for an</i></td></tr>
<tr><th id="3876">3876</th><td><i class="doc">/// instruction chain ending in<span class="command"> \p</span> <span class="arg">Root.</span> All potential patterns are listed in</i></td></tr>
<tr><th id="3877">3877</th><td><i class="doc">/// the<span class="command"> \p</span> <span class="arg">Pattern</span> vector. Pattern should be sorted in priority order since the</i></td></tr>
<tr><th id="3878">3878</th><td><i class="doc">/// pattern evaluator stops checking as soon as it finds a faster sequence.</i></td></tr>
<tr><th id="3879">3879</th><td></td></tr>
<tr><th id="3880">3880</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='llvm::AArch64InstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="3881">3881</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="467Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="467Root">Root</dfn>,</td></tr>
<tr><th id="3882">3882</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col8 decl" id="468Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="468Patterns">Patterns</dfn>) <em>const</em> {</td></tr>
<tr><th id="3883">3883</th><td>  <i>// Integer patterns</i></td></tr>
<tr><th id="3884">3884</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getMaddPatterns' data-use='c' data-ref="_ZL15getMaddPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMaddPatterns</a>(<span class='refarg'><a class="local col7 ref" href="#467Root" title='Root' data-ref="467Root">Root</a></span>, <span class='refarg'><a class="local col8 ref" href="#468Patterns" title='Patterns' data-ref="468Patterns">Patterns</a></span>))</td></tr>
<tr><th id="3885">3885</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3886">3886</th><td>  <i>// Floating point patterns</i></td></tr>
<tr><th id="3887">3887</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='getFMAPatterns' data-use='c' data-ref="_ZL14getFMAPatternsRN4llvm12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getFMAPatterns</a>(<span class='refarg'><a class="local col7 ref" href="#467Root" title='Root' data-ref="467Root">Root</a></span>, <span class='refarg'><a class="local col8 ref" href="#468Patterns" title='Patterns' data-ref="468Patterns">Patterns</a></span>))</td></tr>
<tr><th id="3888">3888</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3889">3889</th><td></td></tr>
<tr><th id="3890">3890</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">getMachineCombinerPatterns</span>(Root, Patterns);</td></tr>
<tr><th id="3891">3891</th><td>}</td></tr>
<tr><th id="3892">3892</th><td></td></tr>
<tr><th id="3893">3893</th><td><b>enum</b> <b>class</b> <dfn class="type def" id="FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</dfn> { <dfn class="enum" id="FMAInstKind::Default" title='FMAInstKind::Default' data-ref="FMAInstKind::Default">Default</dfn>, <dfn class="enum" id="FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</dfn>, <dfn class="enum" id="FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</dfn> };</td></tr>
<tr><th id="3894">3894</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// genFusedMultiply - Generate fused multiply instructions.</i></td></tr>
<tr><th id="3895">3895</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// This function supports both integer and floating point instructions.</i></td></tr>
<tr><th id="3896">3896</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// A typical example:</i></td></tr>
<tr><th id="3897">3897</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">///  F|MUL I=A,B,0</i></td></tr>
<tr><th id="3898">3898</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">///  F|ADD R,I,C</i></td></tr>
<tr><th id="3899">3899</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">///  ==&gt; F|MADD R,A,B,C</i></td></tr>
<tr><th id="3900">3900</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">MF</span> Containing MachineFunction</i></td></tr>
<tr><th id="3901">3901</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">MRI</span> Register information</i></td></tr>
<tr><th id="3902">3902</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">TII</span> Target information</i></td></tr>
<tr><th id="3903">3903</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">Root</span> is the F|ADD instruction</i></td></tr>
<tr><th id="3904">3904</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> [out] <span class="arg">InsInstrs</span> is a vector of machine instructions and will</i></td></tr>
<tr><th id="3905">3905</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// contain the generated madd instruction</i></td></tr>
<tr><th id="3906">3906</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">IdxMulOpd</span> is index of operand in Root that is the result of</i></td></tr>
<tr><th id="3907">3907</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// the F|MUL. In the example above IdxMulOpd is 1.</i></td></tr>
<tr><th id="3908">3908</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">MaddOpc</span> the opcode fo the f|madd instruction</i></td></tr>
<tr><th id="3909">3909</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">RC</span> Register class of operands</i></td></tr>
<tr><th id="3910">3910</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">kind</span> of fma instruction (addressing mode) to be generated</i></td></tr>
<tr><th id="3911">3911</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// <span class="command">\param</span> <span class="arg">ReplacedAddend</span> is the result register from the instruction</i></td></tr>
<tr><th id="3912">3912</th><td><i class="doc" data-doc="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">/// replacing the non-combined operand, if any.</i></td></tr>
<tr><th id="3913">3913</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="3914">3914</th><td><dfn class="tu decl def" id="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-type='llvm::MachineInstr * genFusedMultiply(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, unsigned int IdxMulOpd, unsigned int MaddOpc, const llvm::TargetRegisterClass * RC, FMAInstKind kind = FMAInstKind::Default, const unsigned int * ReplacedAddend = nullptr)' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="469MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="469MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="470MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="470MRI">MRI</dfn>,</td></tr>
<tr><th id="3915">3915</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="471TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="471TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="472Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="472Root">Root</dfn>,</td></tr>
<tr><th id="3916">3916</th><td>                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="473InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="473InsInstrs">InsInstrs</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="474IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="474IdxMulOpd">IdxMulOpd</dfn>,</td></tr>
<tr><th id="3917">3917</th><td>                 <em>unsigned</em> <dfn class="local col5 decl" id="475MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="475MaddOpc">MaddOpc</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="476RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="476RC">RC</dfn>,</td></tr>
<tr><th id="3918">3918</th><td>                 <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a> <dfn class="local col7 decl" id="477kind" title='kind' data-type='FMAInstKind' data-ref="477kind">kind</dfn> = <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Default" title='FMAInstKind::Default' data-ref="FMAInstKind::Default">Default</a>,</td></tr>
<tr><th id="3919">3919</th><td>                 <em>const</em> <em>unsigned</em> *<dfn class="local col8 decl" id="478ReplacedAddend" title='ReplacedAddend' data-type='const unsigned int *' data-ref="478ReplacedAddend">ReplacedAddend</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="3920">3920</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IdxMulOpd == 1 || IdxMulOpd == 2) ? void (0) : __assert_fail (&quot;IdxMulOpd == 1 || IdxMulOpd == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3920, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#474IdxMulOpd" title='IdxMulOpd' data-ref="474IdxMulOpd">IdxMulOpd</a> == <var>1</var> || <a class="local col4 ref" href="#474IdxMulOpd" title='IdxMulOpd' data-ref="474IdxMulOpd">IdxMulOpd</a> == <var>2</var>);</td></tr>
<tr><th id="3921">3921</th><td></td></tr>
<tr><th id="3922">3922</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="479IdxOtherOpd" title='IdxOtherOpd' data-type='unsigned int' data-ref="479IdxOtherOpd">IdxOtherOpd</dfn> = <a class="local col4 ref" href="#474IdxMulOpd" title='IdxMulOpd' data-ref="474IdxMulOpd">IdxMulOpd</a> == <var>1</var> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="3923">3923</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="480MUL" title='MUL' data-type='llvm::MachineInstr *' data-ref="480MUL">MUL</dfn> = <a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#474IdxMulOpd" title='IdxMulOpd' data-ref="474IdxMulOpd">IdxMulOpd</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3924">3924</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="481ResultReg" title='ResultReg' data-type='unsigned int' data-ref="481ResultReg">ResultReg</dfn> = <a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3925">3925</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="482SrcReg0" title='SrcReg0' data-type='unsigned int' data-ref="482SrcReg0">SrcReg0</dfn> = <a class="local col0 ref" href="#480MUL" title='MUL' data-ref="480MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3926">3926</th><td>  <em>bool</em> <dfn class="local col3 decl" id="483Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="483Src0IsKill">Src0IsKill</dfn> = <a class="local col0 ref" href="#480MUL" title='MUL' data-ref="480MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3927">3927</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="484SrcReg1">SrcReg1</dfn> = <a class="local col0 ref" href="#480MUL" title='MUL' data-ref="480MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3928">3928</th><td>  <em>bool</em> <dfn class="local col5 decl" id="485Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="485Src1IsKill">Src1IsKill</dfn> = <a class="local col0 ref" href="#480MUL" title='MUL' data-ref="480MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3929">3929</th><td></td></tr>
<tr><th id="3930">3930</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="486SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="486SrcReg2">SrcReg2</dfn>;</td></tr>
<tr><th id="3931">3931</th><td>  <em>bool</em> <dfn class="local col7 decl" id="487Src2IsKill" title='Src2IsKill' data-type='bool' data-ref="487Src2IsKill">Src2IsKill</dfn>;</td></tr>
<tr><th id="3932">3932</th><td>  <b>if</b> (<a class="local col8 ref" href="#478ReplacedAddend" title='ReplacedAddend' data-ref="478ReplacedAddend">ReplacedAddend</a>) {</td></tr>
<tr><th id="3933">3933</th><td>    <i>// If we just generated a new addend, we must be it's only use.</i></td></tr>
<tr><th id="3934">3934</th><td>    <a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a> = *<a class="local col8 ref" href="#478ReplacedAddend" title='ReplacedAddend' data-ref="478ReplacedAddend">ReplacedAddend</a>;</td></tr>
<tr><th id="3935">3935</th><td>    <a class="local col7 ref" href="#487Src2IsKill" title='Src2IsKill' data-ref="487Src2IsKill">Src2IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="3936">3936</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3937">3937</th><td>    <a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a> = <a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479IdxOtherOpd" title='IdxOtherOpd' data-ref="479IdxOtherOpd">IdxOtherOpd</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3938">3938</th><td>    <a class="local col7 ref" href="#487Src2IsKill" title='Src2IsKill' data-ref="487Src2IsKill">Src2IsKill</a> = <a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479IdxOtherOpd" title='IdxOtherOpd' data-ref="479IdxOtherOpd">IdxOtherOpd</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3939">3939</th><td>  }</td></tr>
<tr><th id="3940">3940</th><td></td></tr>
<tr><th id="3941">3941</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#481ResultReg" title='ResultReg' data-ref="481ResultReg">ResultReg</a>))</td></tr>
<tr><th id="3942">3942</th><td>    <a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col1 ref" href="#481ResultReg" title='ResultReg' data-ref="481ResultReg">ResultReg</a>, <a class="local col6 ref" href="#476RC" title='RC' data-ref="476RC">RC</a>);</td></tr>
<tr><th id="3943">3943</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#482SrcReg0" title='SrcReg0' data-ref="482SrcReg0">SrcReg0</a>))</td></tr>
<tr><th id="3944">3944</th><td>    <a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col2 ref" href="#482SrcReg0" title='SrcReg0' data-ref="482SrcReg0">SrcReg0</a>, <a class="local col6 ref" href="#476RC" title='RC' data-ref="476RC">RC</a>);</td></tr>
<tr><th id="3945">3945</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#484SrcReg1" title='SrcReg1' data-ref="484SrcReg1">SrcReg1</a>))</td></tr>
<tr><th id="3946">3946</th><td>    <a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col4 ref" href="#484SrcReg1" title='SrcReg1' data-ref="484SrcReg1">SrcReg1</a>, <a class="local col6 ref" href="#476RC" title='RC' data-ref="476RC">RC</a>);</td></tr>
<tr><th id="3947">3947</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a>))</td></tr>
<tr><th id="3948">3948</th><td>    <a class="local col0 ref" href="#470MRI" title='MRI' data-ref="470MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a>, <a class="local col6 ref" href="#476RC" title='RC' data-ref="476RC">RC</a>);</td></tr>
<tr><th id="3949">3949</th><td></td></tr>
<tr><th id="3950">3950</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col8 decl" id="488MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="488MIB">MIB</dfn>;</td></tr>
<tr><th id="3951">3951</th><td>  <b>if</b> (<a class="local col7 ref" href="#477kind" title='kind' data-ref="477kind">kind</a> == <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Default" title='FMAInstKind::Default' data-ref="FMAInstKind::Default">Default</a>)</td></tr>
<tr><th id="3952">3952</th><td>    <a class="local col8 ref" href="#488MIB" title='MIB' data-ref="488MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#469MF" title='MF' data-ref="469MF">MF</a></span>, <a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#471TII" title='TII' data-ref="471TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#475MaddOpc" title='MaddOpc' data-ref="475MaddOpc">MaddOpc</a>), <a class="local col1 ref" href="#481ResultReg" title='ResultReg' data-ref="481ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3953">3953</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#482SrcReg0" title='SrcReg0' data-ref="482SrcReg0">SrcReg0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#483Src0IsKill" title='Src0IsKill' data-ref="483Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="3954">3954</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#484SrcReg1" title='SrcReg1' data-ref="484SrcReg1">SrcReg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#485Src1IsKill" title='Src1IsKill' data-ref="485Src1IsKill">Src1IsKill</a>))</td></tr>
<tr><th id="3955">3955</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#487Src2IsKill" title='Src2IsKill' data-ref="487Src2IsKill">Src2IsKill</a>));</td></tr>
<tr><th id="3956">3956</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#477kind" title='kind' data-ref="477kind">kind</a> == <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>)</td></tr>
<tr><th id="3957">3957</th><td>    <a class="local col8 ref" href="#488MIB" title='MIB' data-ref="488MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#469MF" title='MF' data-ref="469MF">MF</a></span>, <a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#471TII" title='TII' data-ref="471TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#475MaddOpc" title='MaddOpc' data-ref="475MaddOpc">MaddOpc</a>), <a class="local col1 ref" href="#481ResultReg" title='ResultReg' data-ref="481ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3958">3958</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#487Src2IsKill" title='Src2IsKill' data-ref="487Src2IsKill">Src2IsKill</a>))</td></tr>
<tr><th id="3959">3959</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#482SrcReg0" title='SrcReg0' data-ref="482SrcReg0">SrcReg0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#483Src0IsKill" title='Src0IsKill' data-ref="483Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="3960">3960</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#484SrcReg1" title='SrcReg1' data-ref="484SrcReg1">SrcReg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#485Src1IsKill" title='Src1IsKill' data-ref="485Src1IsKill">Src1IsKill</a>))</td></tr>
<tr><th id="3961">3961</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#480MUL" title='MUL' data-ref="480MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="3962">3962</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#477kind" title='kind' data-ref="477kind">kind</a> == <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>)</td></tr>
<tr><th id="3963">3963</th><td>    <a class="local col8 ref" href="#488MIB" title='MIB' data-ref="488MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#469MF" title='MF' data-ref="469MF">MF</a></span>, <a class="local col2 ref" href="#472Root" title='Root' data-ref="472Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#471TII" title='TII' data-ref="471TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#475MaddOpc" title='MaddOpc' data-ref="475MaddOpc">MaddOpc</a>), <a class="local col1 ref" href="#481ResultReg" title='ResultReg' data-ref="481ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3964">3964</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#486SrcReg2" title='SrcReg2' data-ref="486SrcReg2">SrcReg2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#487Src2IsKill" title='Src2IsKill' data-ref="487Src2IsKill">Src2IsKill</a>))</td></tr>
<tr><th id="3965">3965</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#482SrcReg0" title='SrcReg0' data-ref="482SrcReg0">SrcReg0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#483Src0IsKill" title='Src0IsKill' data-ref="483Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="3966">3966</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#484SrcReg1" title='SrcReg1' data-ref="484SrcReg1">SrcReg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#485Src1IsKill" title='Src1IsKill' data-ref="485Src1IsKill">Src1IsKill</a>));</td></tr>
<tr><th id="3967">3967</th><td>  <b>else</b></td></tr>
<tr><th id="3968">3968</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (false &amp;&amp; &quot;Invalid FMA instruction kind \n&quot;) ? void (0) : __assert_fail (&quot;false &amp;&amp; \&quot;Invalid FMA instruction kind \\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3968, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<b>false</b> &amp;&amp; <q>"Invalid FMA instruction kind \n"</q>);</td></tr>
<tr><th id="3969">3969</th><td>  <i>// Insert the MADD (MADD, FMA, FMS, FMLA, FMSL)</i></td></tr>
<tr><th id="3970">3970</th><td>  <a class="local col3 ref" href="#473InsInstrs" title='InsInstrs' data-ref="473InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#488MIB" title='MIB' data-ref="488MIB">MIB</a>);</td></tr>
<tr><th id="3971">3971</th><td>  <b>return</b> <a class="local col0 ref" href="#480MUL" title='MUL' data-ref="480MUL">MUL</a>;</td></tr>
<tr><th id="3972">3972</th><td>}</td></tr>
<tr><th id="3973">3973</th><td></td></tr>
<tr><th id="3974">3974</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// genMaddR - Generate madd instruction and combine mul and add using</i></td></tr>
<tr><th id="3975">3975</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// an extra virtual register</i></td></tr>
<tr><th id="3976">3976</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// Example - an ADD intermediate needs to be stored in a register:</i></td></tr>
<tr><th id="3977">3977</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   MUL I=A,B,0</i></td></tr>
<tr><th id="3978">3978</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   ADD R,I,Imm</i></td></tr>
<tr><th id="3979">3979</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   ==&gt; ORR  V, ZR, Imm</i></td></tr>
<tr><th id="3980">3980</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">///   ==&gt; MADD R,A,B,V</i></td></tr>
<tr><th id="3981">3981</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">MF</span> Containing MachineFunction</i></td></tr>
<tr><th id="3982">3982</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">MRI</span> Register information</i></td></tr>
<tr><th id="3983">3983</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">TII</span> Target information</i></td></tr>
<tr><th id="3984">3984</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">Root</span> is the ADD instruction</i></td></tr>
<tr><th id="3985">3985</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> [out] <span class="arg">InsInstrs</span> is a vector of machine instructions and will</i></td></tr>
<tr><th id="3986">3986</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// contain the generated madd instruction</i></td></tr>
<tr><th id="3987">3987</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">IdxMulOpd</span> is index of operand in Root that is the result of</i></td></tr>
<tr><th id="3988">3988</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// the MUL. In the example above IdxMulOpd is 1.</i></td></tr>
<tr><th id="3989">3989</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">MaddOpc</span> the opcode fo the madd instruction</i></td></tr>
<tr><th id="3990">3990</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">VR</span> is a virtual register that holds the value of an ADD operand</i></td></tr>
<tr><th id="3991">3991</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// (V in the example above).</i></td></tr>
<tr><th id="3992">3992</th><td><i class="doc" data-doc="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">/// <span class="command">\param</span> <span class="arg">RC</span> Register class of operands</i></td></tr>
<tr><th id="3993">3993</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-type='llvm::MachineInstr * genMaddR(llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; Root, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; InsInstrs, unsigned int IdxMulOpd, unsigned int MaddOpc, unsigned int VR, const llvm::TargetRegisterClass * RC)' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="489MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="489MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="490MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="490MRI">MRI</dfn>,</td></tr>
<tr><th id="3994">3994</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="491TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="491TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="492Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="492Root">Root</dfn>,</td></tr>
<tr><th id="3995">3995</th><td>                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="493InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="493InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="3996">3996</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="494IdxMulOpd" title='IdxMulOpd' data-type='unsigned int' data-ref="494IdxMulOpd">IdxMulOpd</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="495MaddOpc" title='MaddOpc' data-type='unsigned int' data-ref="495MaddOpc">MaddOpc</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="496VR" title='VR' data-type='unsigned int' data-ref="496VR">VR</dfn>,</td></tr>
<tr><th id="3997">3997</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="497RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="497RC">RC</dfn>) {</td></tr>
<tr><th id="3998">3998</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IdxMulOpd == 1 || IdxMulOpd == 2) ? void (0) : __assert_fail (&quot;IdxMulOpd == 1 || IdxMulOpd == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 3998, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#494IdxMulOpd" title='IdxMulOpd' data-ref="494IdxMulOpd">IdxMulOpd</a> == <var>1</var> || <a class="local col4 ref" href="#494IdxMulOpd" title='IdxMulOpd' data-ref="494IdxMulOpd">IdxMulOpd</a> == <var>2</var>);</td></tr>
<tr><th id="3999">3999</th><td></td></tr>
<tr><th id="4000">4000</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="498MUL" title='MUL' data-type='llvm::MachineInstr *' data-ref="498MUL">MUL</dfn> = <a class="local col0 ref" href="#490MRI" title='MRI' data-ref="490MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col2 ref" href="#492Root" title='Root' data-ref="492Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#494IdxMulOpd" title='IdxMulOpd' data-ref="494IdxMulOpd">IdxMulOpd</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4001">4001</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="499ResultReg" title='ResultReg' data-type='unsigned int' data-ref="499ResultReg">ResultReg</dfn> = <a class="local col2 ref" href="#492Root" title='Root' data-ref="492Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4002">4002</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="500SrcReg0" title='SrcReg0' data-type='unsigned int' data-ref="500SrcReg0">SrcReg0</dfn> = <a class="local col8 ref" href="#498MUL" title='MUL' data-ref="498MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4003">4003</th><td>  <em>bool</em> <dfn class="local col1 decl" id="501Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="501Src0IsKill">Src0IsKill</dfn> = <a class="local col8 ref" href="#498MUL" title='MUL' data-ref="498MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4004">4004</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="502SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="502SrcReg1">SrcReg1</dfn> = <a class="local col8 ref" href="#498MUL" title='MUL' data-ref="498MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4005">4005</th><td>  <em>bool</em> <dfn class="local col3 decl" id="503Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="503Src1IsKill">Src1IsKill</dfn> = <a class="local col8 ref" href="#498MUL" title='MUL' data-ref="498MUL">MUL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4006">4006</th><td></td></tr>
<tr><th id="4007">4007</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#499ResultReg" title='ResultReg' data-ref="499ResultReg">ResultReg</a>))</td></tr>
<tr><th id="4008">4008</th><td>    <a class="local col0 ref" href="#490MRI" title='MRI' data-ref="490MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col9 ref" href="#499ResultReg" title='ResultReg' data-ref="499ResultReg">ResultReg</a>, <a class="local col7 ref" href="#497RC" title='RC' data-ref="497RC">RC</a>);</td></tr>
<tr><th id="4009">4009</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#500SrcReg0" title='SrcReg0' data-ref="500SrcReg0">SrcReg0</a>))</td></tr>
<tr><th id="4010">4010</th><td>    <a class="local col0 ref" href="#490MRI" title='MRI' data-ref="490MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col0 ref" href="#500SrcReg0" title='SrcReg0' data-ref="500SrcReg0">SrcReg0</a>, <a class="local col7 ref" href="#497RC" title='RC' data-ref="497RC">RC</a>);</td></tr>
<tr><th id="4011">4011</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#502SrcReg1" title='SrcReg1' data-ref="502SrcReg1">SrcReg1</a>))</td></tr>
<tr><th id="4012">4012</th><td>    <a class="local col0 ref" href="#490MRI" title='MRI' data-ref="490MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col2 ref" href="#502SrcReg1" title='SrcReg1' data-ref="502SrcReg1">SrcReg1</a>, <a class="local col7 ref" href="#497RC" title='RC' data-ref="497RC">RC</a>);</td></tr>
<tr><th id="4013">4013</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#496VR" title='VR' data-ref="496VR">VR</a>))</td></tr>
<tr><th id="4014">4014</th><td>    <a class="local col0 ref" href="#490MRI" title='MRI' data-ref="490MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col6 ref" href="#496VR" title='VR' data-ref="496VR">VR</a>, <a class="local col7 ref" href="#497RC" title='RC' data-ref="497RC">RC</a>);</td></tr>
<tr><th id="4015">4015</th><td></td></tr>
<tr><th id="4016">4016</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="504MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="504MIB">MIB</dfn> =</td></tr>
<tr><th id="4017">4017</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#489MF" title='MF' data-ref="489MF">MF</a></span>, <a class="local col2 ref" href="#492Root" title='Root' data-ref="492Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#491TII" title='TII' data-ref="491TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#495MaddOpc" title='MaddOpc' data-ref="495MaddOpc">MaddOpc</a>), <a class="local col9 ref" href="#499ResultReg" title='ResultReg' data-ref="499ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4018">4018</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#500SrcReg0" title='SrcReg0' data-ref="500SrcReg0">SrcReg0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#501Src0IsKill" title='Src0IsKill' data-ref="501Src0IsKill">Src0IsKill</a>))</td></tr>
<tr><th id="4019">4019</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#502SrcReg1" title='SrcReg1' data-ref="502SrcReg1">SrcReg1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#503Src1IsKill" title='Src1IsKill' data-ref="503Src1IsKill">Src1IsKill</a>))</td></tr>
<tr><th id="4020">4020</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#496VR" title='VR' data-ref="496VR">VR</a>);</td></tr>
<tr><th id="4021">4021</th><td>  <i>// Insert the MADD</i></td></tr>
<tr><th id="4022">4022</th><td>  <a class="local col3 ref" href="#493InsInstrs" title='InsInstrs' data-ref="493InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#504MIB" title='MIB' data-ref="504MIB">MIB</a>);</td></tr>
<tr><th id="4023">4023</th><td>  <b>return</b> <a class="local col8 ref" href="#498MUL" title='MUL' data-ref="498MUL">MUL</a>;</td></tr>
<tr><th id="4024">4024</th><td>}</td></tr>
<tr><th id="4025">4025</th><td></td></tr>
<tr><th id="4026">4026</th><td><i class="doc">/// When getMachineCombinerPatterns() finds potential patterns,</i></td></tr>
<tr><th id="4027">4027</th><td><i class="doc">/// this function generates the instructions that could replace the</i></td></tr>
<tr><th id="4028">4028</th><td><i class="doc">/// original code sequence</i></td></tr>
<tr><th id="4029">4029</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;genAlternativeCodeSequence&apos; does not match any declaration in &apos;llvm::AArch64InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382" title='llvm::AArch64InstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382">genAlternativeCodeSequence</dfn></span>(</td></tr>
<tr><th id="4030">4030</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="505Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="505Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col6 decl" id="506Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="506Pattern">Pattern</dfn>,</td></tr>
<tr><th id="4031">4031</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="507InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="507InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="4032">4032</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="508DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="508DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="4033">4033</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="4034">4034</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="510MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="510MBB">MBB</dfn> = *<a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4035">4035</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="511MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="511MRI">MRI</dfn> = <a class="local col0 ref" href="#510MBB" title='MBB' data-ref="510MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4036">4036</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="512MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="512MF">MF</dfn> = *<a class="local col0 ref" href="#510MBB" title='MBB' data-ref="510MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4037">4037</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="513TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="513TII">TII</dfn> = <a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="4038">4038</th><td></td></tr>
<tr><th id="4039">4039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="514MUL" title='MUL' data-type='llvm::MachineInstr *' data-ref="514MUL">MUL</dfn>;</td></tr>
<tr><th id="4040">4040</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="515RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="515RC">RC</dfn>;</td></tr>
<tr><th id="4041">4041</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="516Opc" title='Opc' data-type='unsigned int' data-ref="516Opc">Opc</dfn>;</td></tr>
<tr><th id="4042">4042</th><td>  <b>switch</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a>) {</td></tr>
<tr><th id="4043">4043</th><td>  <b>default</b>:</td></tr>
<tr><th id="4044">4044</th><td>    <i>// Reassociate instructions.</i></td></tr>
<tr><th id="4045">4045</th><td>    TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">genAlternativeCodeSequence</span>(Root, Pattern, InsInstrs,</td></tr>
<tr><th id="4046">4046</th><td>                                                DelInstrs, InstrIdxForVirtReg);</td></tr>
<tr><th id="4047">4047</th><td>    <b>return</b>;</td></tr>
<tr><th id="4048">4048</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1">MULADDW_OP1</a>:</td></tr>
<tr><th id="4049">4049</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP1" title='llvm::MachineCombinerPattern::MULADDX_OP1' data-ref="llvm::MachineCombinerPattern::MULADDX_OP1">MULADDX_OP1</a>:</td></tr>
<tr><th id="4050">4050</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4051">4051</th><td><i>    // ADD R,I,C</i></td></tr>
<tr><th id="4052">4052</th><td><i>    // ==&gt; MADD R,A,B,C</i></td></tr>
<tr><th id="4053">4053</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4054">4054</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP1" title='llvm::MachineCombinerPattern::MULADDW_OP1' data-ref="llvm::MachineCombinerPattern::MULADDW_OP1">MULADDW_OP1</a>) {</td></tr>
<tr><th id="4055">4055</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>;</td></tr>
<tr><th id="4056">4056</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="4057">4057</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4058">4058</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>;</td></tr>
<tr><th id="4059">4059</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="4060">4060</th><td>    }</td></tr>
<tr><th id="4061">4061</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4062">4062</th><td>    <b>break</b>;</td></tr>
<tr><th id="4063">4063</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2">MULADDW_OP2</a>:</td></tr>
<tr><th id="4064">4064</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDX_OP2" title='llvm::MachineCombinerPattern::MULADDX_OP2' data-ref="llvm::MachineCombinerPattern::MULADDX_OP2">MULADDX_OP2</a>:</td></tr>
<tr><th id="4065">4065</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4066">4066</th><td><i>    // ADD R,C,I</i></td></tr>
<tr><th id="4067">4067</th><td><i>    // ==&gt; MADD R,A,B,C</i></td></tr>
<tr><th id="4068">4068</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4069">4069</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDW_OP2" title='llvm::MachineCombinerPattern::MULADDW_OP2' data-ref="llvm::MachineCombinerPattern::MULADDW_OP2">MULADDW_OP2</a>) {</td></tr>
<tr><th id="4070">4070</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>;</td></tr>
<tr><th id="4071">4071</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="4072">4072</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4073">4073</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>;</td></tr>
<tr><th id="4074">4074</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="4075">4075</th><td>    }</td></tr>
<tr><th id="4076">4076</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4077">4077</th><td>    <b>break</b>;</td></tr>
<tr><th id="4078">4078</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDWI_OP1" title='llvm::MachineCombinerPattern::MULADDWI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDWI_OP1">MULADDWI_OP1</a>:</td></tr>
<tr><th id="4079">4079</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDXI_OP1" title='llvm::MachineCombinerPattern::MULADDXI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDXI_OP1">MULADDXI_OP1</a>: {</td></tr>
<tr><th id="4080">4080</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4081">4081</th><td><i>    // ADD R,I,Imm</i></td></tr>
<tr><th id="4082">4082</th><td><i>    // ==&gt; ORR  V, ZR, Imm</i></td></tr>
<tr><th id="4083">4083</th><td><i>    // ==&gt; MADD R,A,B,V</i></td></tr>
<tr><th id="4084">4084</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4085">4085</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="517OrrRC" title='OrrRC' data-type='const llvm::TargetRegisterClass *' data-ref="517OrrRC">OrrRC</dfn>;</td></tr>
<tr><th id="4086">4086</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="518BitSize" title='BitSize' data-type='unsigned int' data-ref="518BitSize">BitSize</dfn>, <dfn class="local col9 decl" id="519OrrOpc" title='OrrOpc' data-type='unsigned int' data-ref="519OrrOpc">OrrOpc</dfn>, <dfn class="local col0 decl" id="520ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="520ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="4087">4087</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULADDWI_OP1" title='llvm::MachineCombinerPattern::MULADDWI_OP1' data-ref="llvm::MachineCombinerPattern::MULADDWI_OP1">MULADDWI_OP1</a>) {</td></tr>
<tr><th id="4088">4088</th><td>      OrrOpc = AArch64::<span class='error' title="no member named &apos;ORRWri&apos; in namespace &apos;llvm::AArch64&apos;">ORRWri</span>;</td></tr>
<tr><th id="4089">4089</th><td>      OrrRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClass</span>;</td></tr>
<tr><th id="4090">4090</th><td>      <a class="local col8 ref" href="#518BitSize" title='BitSize' data-ref="518BitSize">BitSize</a> = <var>32</var>;</td></tr>
<tr><th id="4091">4091</th><td>      ZeroReg = AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="4092">4092</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>;</td></tr>
<tr><th id="4093">4093</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="4094">4094</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4095">4095</th><td>      OrrOpc = AArch64::<span class='error' title="no member named &apos;ORRXri&apos; in namespace &apos;llvm::AArch64&apos;">ORRXri</span>;</td></tr>
<tr><th id="4096">4096</th><td>      OrrRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>;</td></tr>
<tr><th id="4097">4097</th><td>      <a class="local col8 ref" href="#518BitSize" title='BitSize' data-ref="518BitSize">BitSize</a> = <var>64</var>;</td></tr>
<tr><th id="4098">4098</th><td>      ZeroReg = AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="4099">4099</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>;</td></tr>
<tr><th id="4100">4100</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="4101">4101</th><td>    }</td></tr>
<tr><th id="4102">4102</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="521NewVR" title='NewVR' data-type='unsigned int' data-ref="521NewVR">NewVR</dfn> = <a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#517OrrRC" title='OrrRC' data-ref="517OrrRC">OrrRC</a>);</td></tr>
<tr><th id="4103">4103</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="522Imm" title='Imm' data-type='uint64_t' data-ref="522Imm">Imm</dfn> = <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td>    <b>if</b> (<a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="4106">4106</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="523Val" title='Val' data-type='unsigned int' data-ref="523Val">Val</dfn> = <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4107">4107</th><td>      <a class="local col2 ref" href="#522Imm" title='Imm' data-ref="522Imm">Imm</a> = <a class="local col2 ref" href="#522Imm" title='Imm' data-ref="522Imm">Imm</a> &lt;&lt; <a class="local col3 ref" href="#523Val" title='Val' data-ref="523Val">Val</a>;</td></tr>
<tr><th id="4108">4108</th><td>    }</td></tr>
<tr><th id="4109">4109</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="524UImm" title='UImm' data-type='uint64_t' data-ref="524UImm">UImm</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Emj" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Emj">SignExtend64</a>(<a class="local col2 ref" href="#522Imm" title='Imm' data-ref="522Imm">Imm</a>, <a class="local col8 ref" href="#518BitSize" title='BitSize' data-ref="518BitSize">BitSize</a>);</td></tr>
<tr><th id="4110">4110</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="525Encoding" title='Encoding' data-type='uint64_t' data-ref="525Encoding">Encoding</dfn>;</td></tr>
<tr><th id="4111">4111</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col4 ref" href="#524UImm" title='UImm' data-ref="524UImm">UImm</a>, <a class="local col8 ref" href="#518BitSize" title='BitSize' data-ref="518BitSize">BitSize</a>, <span class='refarg'><a class="local col5 ref" href="#525Encoding" title='Encoding' data-ref="525Encoding">Encoding</a></span>)) {</td></tr>
<tr><th id="4112">4112</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="526MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="526MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4113">4113</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#519OrrOpc" title='OrrOpc' data-ref="519OrrOpc">OrrOpc</a>), <a class="local col1 ref" href="#521NewVR" title='NewVR' data-ref="521NewVR">NewVR</a>)</td></tr>
<tr><th id="4114">4114</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#520ZeroReg" title='ZeroReg' data-ref="520ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="4115">4115</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#525Encoding" title='Encoding' data-ref="525Encoding">Encoding</a>);</td></tr>
<tr><th id="4116">4116</th><td>      <a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#526MIB1" title='MIB1' data-ref="526MIB1">MIB1</a>);</td></tr>
<tr><th id="4117">4117</th><td>      <a class="local col9 ref" href="#509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#521NewVR" title='NewVR' data-ref="521NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4118">4118</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-use='c' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col1 ref" href="#521NewVR" title='NewVR' data-ref="521NewVR">NewVR</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4119">4119</th><td>    }</td></tr>
<tr><th id="4120">4120</th><td>    <b>break</b>;</td></tr>
<tr><th id="4121">4121</th><td>  }</td></tr>
<tr><th id="4122">4122</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP1" title='llvm::MachineCombinerPattern::MULSUBW_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP1">MULSUBW_OP1</a>:</td></tr>
<tr><th id="4123">4123</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP1" title='llvm::MachineCombinerPattern::MULSUBX_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP1">MULSUBX_OP1</a>: {</td></tr>
<tr><th id="4124">4124</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4125">4125</th><td><i>    // SUB R,I, C</i></td></tr>
<tr><th id="4126">4126</th><td><i>    // ==&gt; SUB  V, 0, C</i></td></tr>
<tr><th id="4127">4127</th><td><i>    // ==&gt; MADD R,A,B,V // = -C + A*B</i></td></tr>
<tr><th id="4128">4128</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4129">4129</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="527SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="527SubRC">SubRC</dfn>;</td></tr>
<tr><th id="4130">4130</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="528SubOpc" title='SubOpc' data-type='unsigned int' data-ref="528SubOpc">SubOpc</dfn>, <dfn class="local col9 decl" id="529ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="529ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="4131">4131</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP1" title='llvm::MachineCombinerPattern::MULSUBW_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP1">MULSUBW_OP1</a>) {</td></tr>
<tr><th id="4132">4132</th><td>      SubOpc = AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>;</td></tr>
<tr><th id="4133">4133</th><td>      SubRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClass</span>;</td></tr>
<tr><th id="4134">4134</th><td>      ZeroReg = AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="4135">4135</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>;</td></tr>
<tr><th id="4136">4136</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="4137">4137</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4138">4138</th><td>      SubOpc = AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>;</td></tr>
<tr><th id="4139">4139</th><td>      SubRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>;</td></tr>
<tr><th id="4140">4140</th><td>      ZeroReg = AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="4141">4141</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>;</td></tr>
<tr><th id="4142">4142</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="4143">4143</th><td>    }</td></tr>
<tr><th id="4144">4144</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="530NewVR" title='NewVR' data-type='unsigned int' data-ref="530NewVR">NewVR</dfn> = <a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#527SubRC" title='SubRC' data-ref="527SubRC">SubRC</a>);</td></tr>
<tr><th id="4145">4145</th><td>    <i>// SUB NewVR, 0, C</i></td></tr>
<tr><th id="4146">4146</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="531MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="531MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4147">4147</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#528SubOpc" title='SubOpc' data-ref="528SubOpc">SubOpc</a>), <a class="local col0 ref" href="#530NewVR" title='NewVR' data-ref="530NewVR">NewVR</a>)</td></tr>
<tr><th id="4148">4148</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#529ZeroReg" title='ZeroReg' data-ref="529ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="4149">4149</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="4150">4150</th><td>    <a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#531MIB1" title='MIB1' data-ref="531MIB1">MIB1</a>);</td></tr>
<tr><th id="4151">4151</th><td>    <a class="local col9 ref" href="#509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#530NewVR" title='NewVR' data-ref="530NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4152">4152</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-use='c' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col0 ref" href="#530NewVR" title='NewVR' data-ref="530NewVR">NewVR</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4153">4153</th><td>    <b>break</b>;</td></tr>
<tr><th id="4154">4154</th><td>  }</td></tr>
<tr><th id="4155">4155</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2">MULSUBW_OP2</a>:</td></tr>
<tr><th id="4156">4156</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBX_OP2" title='llvm::MachineCombinerPattern::MULSUBX_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBX_OP2">MULSUBX_OP2</a>:</td></tr>
<tr><th id="4157">4157</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4158">4158</th><td><i>    // SUB R,C,I</i></td></tr>
<tr><th id="4159">4159</th><td><i>    // ==&gt; MSUB R,A,B,C (computes C - A*B)</i></td></tr>
<tr><th id="4160">4160</th><td><i>    // --- Create(MSUB);</i></td></tr>
<tr><th id="4161">4161</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBW_OP2" title='llvm::MachineCombinerPattern::MULSUBW_OP2' data-ref="llvm::MachineCombinerPattern::MULSUBW_OP2">MULSUBW_OP2</a>) {</td></tr>
<tr><th id="4162">4162</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MSUBWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MSUBWrrr</span>;</td></tr>
<tr><th id="4163">4163</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="4164">4164</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4165">4165</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MSUBXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MSUBXrrr</span>;</td></tr>
<tr><th id="4166">4166</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="4167">4167</th><td>    }</td></tr>
<tr><th id="4168">4168</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4169">4169</th><td>    <b>break</b>;</td></tr>
<tr><th id="4170">4170</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBWI_OP1" title='llvm::MachineCombinerPattern::MULSUBWI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBWI_OP1">MULSUBWI_OP1</a>:</td></tr>
<tr><th id="4171">4171</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBXI_OP1" title='llvm::MachineCombinerPattern::MULSUBXI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBXI_OP1">MULSUBXI_OP1</a>: {</td></tr>
<tr><th id="4172">4172</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4173">4173</th><td><i>    // SUB R,I, Imm</i></td></tr>
<tr><th id="4174">4174</th><td><i>    // ==&gt; ORR  V, ZR, -Imm</i></td></tr>
<tr><th id="4175">4175</th><td><i>    // ==&gt; MADD R,A,B,V // = -Imm + A*B</i></td></tr>
<tr><th id="4176">4176</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4177">4177</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="532OrrRC" title='OrrRC' data-type='const llvm::TargetRegisterClass *' data-ref="532OrrRC">OrrRC</dfn>;</td></tr>
<tr><th id="4178">4178</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="533BitSize" title='BitSize' data-type='unsigned int' data-ref="533BitSize">BitSize</dfn>, <dfn class="local col4 decl" id="534OrrOpc" title='OrrOpc' data-type='unsigned int' data-ref="534OrrOpc">OrrOpc</dfn>, <dfn class="local col5 decl" id="535ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="535ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="4179">4179</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::MULSUBWI_OP1" title='llvm::MachineCombinerPattern::MULSUBWI_OP1' data-ref="llvm::MachineCombinerPattern::MULSUBWI_OP1">MULSUBWI_OP1</a>) {</td></tr>
<tr><th id="4180">4180</th><td>      OrrOpc = AArch64::<span class='error' title="no member named &apos;ORRWri&apos; in namespace &apos;llvm::AArch64&apos;">ORRWri</span>;</td></tr>
<tr><th id="4181">4181</th><td>      OrrRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClass</span>;</td></tr>
<tr><th id="4182">4182</th><td>      <a class="local col3 ref" href="#533BitSize" title='BitSize' data-ref="533BitSize">BitSize</a> = <var>32</var>;</td></tr>
<tr><th id="4183">4183</th><td>      ZeroReg = AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="4184">4184</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDWrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDWrrr</span>;</td></tr>
<tr><th id="4185">4185</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="4186">4186</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4187">4187</th><td>      OrrOpc = AArch64::<span class='error' title="no member named &apos;ORRXri&apos; in namespace &apos;llvm::AArch64&apos;">ORRXri</span>;</td></tr>
<tr><th id="4188">4188</th><td>      OrrRC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64spRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClass</span>;</td></tr>
<tr><th id="4189">4189</th><td>      <a class="local col3 ref" href="#533BitSize" title='BitSize' data-ref="533BitSize">BitSize</a> = <var>64</var>;</td></tr>
<tr><th id="4190">4190</th><td>      ZeroReg = AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="4191">4191</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;MADDXrrr&apos; in namespace &apos;llvm::AArch64&apos;">MADDXrrr</span>;</td></tr>
<tr><th id="4192">4192</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="4193">4193</th><td>    }</td></tr>
<tr><th id="4194">4194</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="536NewVR" title='NewVR' data-type='unsigned int' data-ref="536NewVR">NewVR</dfn> = <a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#532OrrRC" title='OrrRC' data-ref="532OrrRC">OrrRC</a>);</td></tr>
<tr><th id="4195">4195</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="537Imm" title='Imm' data-type='uint64_t' data-ref="537Imm">Imm</dfn> = <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4196">4196</th><td>    <b>if</b> (<a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="4197">4197</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="538Val" title='Val' data-type='unsigned int' data-ref="538Val">Val</dfn> = <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4198">4198</th><td>      <a class="local col7 ref" href="#537Imm" title='Imm' data-ref="537Imm">Imm</a> = <a class="local col7 ref" href="#537Imm" title='Imm' data-ref="537Imm">Imm</a> &lt;&lt; <a class="local col8 ref" href="#538Val" title='Val' data-ref="538Val">Val</a>;</td></tr>
<tr><th id="4199">4199</th><td>    }</td></tr>
<tr><th id="4200">4200</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="539UImm" title='UImm' data-type='uint64_t' data-ref="539UImm">UImm</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Emj" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Emj">SignExtend64</a>(-<a class="local col7 ref" href="#537Imm" title='Imm' data-ref="537Imm">Imm</a>, <a class="local col3 ref" href="#533BitSize" title='BitSize' data-ref="533BitSize">BitSize</a>);</td></tr>
<tr><th id="4201">4201</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="540Encoding" title='Encoding' data-type='uint64_t' data-ref="540Encoding">Encoding</dfn>;</td></tr>
<tr><th id="4202">4202</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col9 ref" href="#539UImm" title='UImm' data-ref="539UImm">UImm</a>, <a class="local col3 ref" href="#533BitSize" title='BitSize' data-ref="533BitSize">BitSize</a>, <span class='refarg'><a class="local col0 ref" href="#540Encoding" title='Encoding' data-ref="540Encoding">Encoding</a></span>)) {</td></tr>
<tr><th id="4203">4203</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="541MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="541MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4204">4204</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#534OrrOpc" title='OrrOpc' data-ref="534OrrOpc">OrrOpc</a>), <a class="local col6 ref" href="#536NewVR" title='NewVR' data-ref="536NewVR">NewVR</a>)</td></tr>
<tr><th id="4205">4205</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#535ZeroReg" title='ZeroReg' data-ref="535ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="4206">4206</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540Encoding" title='Encoding' data-ref="540Encoding">Encoding</a>);</td></tr>
<tr><th id="4207">4207</th><td>      <a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#541MIB1" title='MIB1' data-ref="541MIB1">MIB1</a>);</td></tr>
<tr><th id="4208">4208</th><td>      <a class="local col9 ref" href="#509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#536NewVR" title='NewVR' data-ref="536NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4209">4209</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE" title='genMaddR' data-use='c' data-ref="_ZL8genMaddRRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjjPKNS_19TargetRegisterClassE">genMaddR</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col6 ref" href="#536NewVR" title='NewVR' data-ref="536NewVR">NewVR</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4210">4210</th><td>    }</td></tr>
<tr><th id="4211">4211</th><td>    <b>break</b>;</td></tr>
<tr><th id="4212">4212</th><td>  }</td></tr>
<tr><th id="4213">4213</th><td>  <i>// Floating Point Support</i></td></tr>
<tr><th id="4214">4214</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1">FMULADDS_OP1</a>:</td></tr>
<tr><th id="4215">4215</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP1" title='llvm::MachineCombinerPattern::FMULADDD_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP1">FMULADDD_OP1</a>:</td></tr>
<tr><th id="4216">4216</th><td>    <i>// MUL I=A,B,0</i></td></tr>
<tr><th id="4217">4217</th><td><i>    // ADD R,I,C</i></td></tr>
<tr><th id="4218">4218</th><td><i>    // ==&gt; MADD R,A,B,C</i></td></tr>
<tr><th id="4219">4219</th><td><i>    // --- Create(MADD);</i></td></tr>
<tr><th id="4220">4220</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP1" title='llvm::MachineCombinerPattern::FMULADDS_OP1' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP1">FMULADDS_OP1</a>) {</td></tr>
<tr><th id="4221">4221</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMADDSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FMADDSrrr</span>;</td></tr>
<tr><th id="4222">4222</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4223">4223</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4224">4224</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMADDDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FMADDDrrr</span>;</td></tr>
<tr><th id="4225">4225</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4226">4226</th><td>    }</td></tr>
<tr><th id="4227">4227</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4228">4228</th><td>    <b>break</b>;</td></tr>
<tr><th id="4229">4229</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2">FMULADDS_OP2</a>:</td></tr>
<tr><th id="4230">4230</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDD_OP2" title='llvm::MachineCombinerPattern::FMULADDD_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDD_OP2">FMULADDD_OP2</a>:</td></tr>
<tr><th id="4231">4231</th><td>    <i>// FMUL I=A,B,0</i></td></tr>
<tr><th id="4232">4232</th><td><i>    // FADD R,C,I</i></td></tr>
<tr><th id="4233">4233</th><td><i>    // ==&gt; FMADD R,A,B,C</i></td></tr>
<tr><th id="4234">4234</th><td><i>    // --- Create(FMADD);</i></td></tr>
<tr><th id="4235">4235</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULADDS_OP2" title='llvm::MachineCombinerPattern::FMULADDS_OP2' data-ref="llvm::MachineCombinerPattern::FMULADDS_OP2">FMULADDS_OP2</a>) {</td></tr>
<tr><th id="4236">4236</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMADDSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FMADDSrrr</span>;</td></tr>
<tr><th id="4237">4237</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4238">4238</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4239">4239</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMADDDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FMADDDrrr</span>;</td></tr>
<tr><th id="4240">4240</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4241">4241</th><td>    }</td></tr>
<tr><th id="4242">4242</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4243">4243</th><td>    <b>break</b>;</td></tr>
<tr><th id="4244">4244</th><td></td></tr>
<tr><th id="4245">4245</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1">FMLAv1i32_indexed_OP1</a>:</td></tr>
<tr><th id="4246">4246</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FMLAv1i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv1i32_indexed</span>;</td></tr>
<tr><th id="4247">4247</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4248">4248</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4249">4249</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4250">4250</th><td>    <b>break</b>;</td></tr>
<tr><th id="4251">4251</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2">FMLAv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="4252">4252</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FMLAv1i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv1i32_indexed</span>;</td></tr>
<tr><th id="4253">4253</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4254">4254</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4255">4255</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4256">4256</th><td>    <b>break</b>;</td></tr>
<tr><th id="4257">4257</th><td></td></tr>
<tr><th id="4258">4258</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1">FMLAv1i64_indexed_OP1</a>:</td></tr>
<tr><th id="4259">4259</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FMLAv1i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv1i64_indexed</span>;</td></tr>
<tr><th id="4260">4260</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4261">4261</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4262">4262</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4263">4263</th><td>    <b>break</b>;</td></tr>
<tr><th id="4264">4264</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2">FMLAv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="4265">4265</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FMLAv1i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv1i64_indexed</span>;</td></tr>
<tr><th id="4266">4266</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4267">4267</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4268">4268</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4269">4269</th><td>    <b>break</b>;</td></tr>
<tr><th id="4270">4270</th><td></td></tr>
<tr><th id="4271">4271</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>:</td></tr>
<tr><th id="4272">4272</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP1" title='llvm::MachineCombinerPattern::FMLAv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP1">FMLAv2f32_OP1</a>:</td></tr>
<tr><th id="4273">4273</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4274">4274</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1">FMLAv2i32_indexed_OP1</a>) {</td></tr>
<tr><th id="4275">4275</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i32_indexed</span>;</td></tr>
<tr><th id="4276">4276</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4277">4277</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4278">4278</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4279">4279</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f32</span>;</td></tr>
<tr><th id="4280">4280</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4281">4281</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4282">4282</th><td>    }</td></tr>
<tr><th id="4283">4283</th><td>    <b>break</b>;</td></tr>
<tr><th id="4284">4284</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="4285">4285</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f32_OP2" title='llvm::MachineCombinerPattern::FMLAv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f32_OP2">FMLAv2f32_OP2</a>:</td></tr>
<tr><th id="4286">4286</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4287">4287</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2">FMLAv2i32_indexed_OP2</a>) {</td></tr>
<tr><th id="4288">4288</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i32_indexed</span>;</td></tr>
<tr><th id="4289">4289</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4290">4290</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4291">4291</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4292">4292</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f32</span>;</td></tr>
<tr><th id="4293">4293</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4294">4294</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4295">4295</th><td>    }</td></tr>
<tr><th id="4296">4296</th><td>    <b>break</b>;</td></tr>
<tr><th id="4297">4297</th><td></td></tr>
<tr><th id="4298">4298</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>:</td></tr>
<tr><th id="4299">4299</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP1" title='llvm::MachineCombinerPattern::FMLAv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP1">FMLAv2f64_OP1</a>:</td></tr>
<tr><th id="4300">4300</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4301">4301</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1">FMLAv2i64_indexed_OP1</a>) {</td></tr>
<tr><th id="4302">4302</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i64_indexed</span>;</td></tr>
<tr><th id="4303">4303</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4304">4304</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4305">4305</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4306">4306</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f64</span>;</td></tr>
<tr><th id="4307">4307</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4308">4308</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4309">4309</th><td>    }</td></tr>
<tr><th id="4310">4310</th><td>    <b>break</b>;</td></tr>
<tr><th id="4311">4311</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="4312">4312</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2f64_OP2" title='llvm::MachineCombinerPattern::FMLAv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2f64_OP2">FMLAv2f64_OP2</a>:</td></tr>
<tr><th id="4313">4313</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4314">4314</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2">FMLAv2i64_indexed_OP2</a>) {</td></tr>
<tr><th id="4315">4315</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i64_indexed</span>;</td></tr>
<tr><th id="4316">4316</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4317">4317</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4318">4318</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4319">4319</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f64</span>;</td></tr>
<tr><th id="4320">4320</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4321">4321</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4322">4322</th><td>    }</td></tr>
<tr><th id="4323">4323</th><td>    <b>break</b>;</td></tr>
<tr><th id="4324">4324</th><td></td></tr>
<tr><th id="4325">4325</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>:</td></tr>
<tr><th id="4326">4326</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP1" title='llvm::MachineCombinerPattern::FMLAv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP1">FMLAv4f32_OP1</a>:</td></tr>
<tr><th id="4327">4327</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4328">4328</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1">FMLAv4i32_indexed_OP1</a>) {</td></tr>
<tr><th id="4329">4329</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4i32_indexed</span>;</td></tr>
<tr><th id="4330">4330</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4331">4331</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4332">4332</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4333">4333</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4f32</span>;</td></tr>
<tr><th id="4334">4334</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4335">4335</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4336">4336</th><td>    }</td></tr>
<tr><th id="4337">4337</th><td>    <b>break</b>;</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="4340">4340</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4f32_OP2" title='llvm::MachineCombinerPattern::FMLAv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4f32_OP2">FMLAv4f32_OP2</a>:</td></tr>
<tr><th id="4341">4341</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4342">4342</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2">FMLAv4i32_indexed_OP2</a>) {</td></tr>
<tr><th id="4343">4343</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4i32_indexed</span>;</td></tr>
<tr><th id="4344">4344</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4345">4345</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4346">4346</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4347">4347</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4f32</span>;</td></tr>
<tr><th id="4348">4348</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4349">4349</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4350">4350</th><td>    }</td></tr>
<tr><th id="4351">4351</th><td>    <b>break</b>;</td></tr>
<tr><th id="4352">4352</th><td></td></tr>
<tr><th id="4353">4353</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1">FMULSUBS_OP1</a>:</td></tr>
<tr><th id="4354">4354</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP1" title='llvm::MachineCombinerPattern::FMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP1">FMULSUBD_OP1</a>: {</td></tr>
<tr><th id="4355">4355</th><td>    <i>// FMUL I=A,B,0</i></td></tr>
<tr><th id="4356">4356</th><td><i>    // FSUB R,I,C</i></td></tr>
<tr><th id="4357">4357</th><td><i>    // ==&gt; FNMSUB R,A,B,C // = -C + A*B</i></td></tr>
<tr><th id="4358">4358</th><td><i>    // --- Create(FNMSUB);</i></td></tr>
<tr><th id="4359">4359</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP1" title='llvm::MachineCombinerPattern::FMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP1">FMULSUBS_OP1</a>) {</td></tr>
<tr><th id="4360">4360</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FNMSUBSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FNMSUBSrrr</span>;</td></tr>
<tr><th id="4361">4361</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4362">4362</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4363">4363</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FNMSUBDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FNMSUBDrrr</span>;</td></tr>
<tr><th id="4364">4364</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4365">4365</th><td>    }</td></tr>
<tr><th id="4366">4366</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4367">4367</th><td>    <b>break</b>;</td></tr>
<tr><th id="4368">4368</th><td>  }</td></tr>
<tr><th id="4369">4369</th><td></td></tr>
<tr><th id="4370">4370</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1">FNMULSUBS_OP1</a>:</td></tr>
<tr><th id="4371">4371</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBD_OP1" title='llvm::MachineCombinerPattern::FNMULSUBD_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBD_OP1">FNMULSUBD_OP1</a>: {</td></tr>
<tr><th id="4372">4372</th><td>    <i>// FNMUL I=A,B,0</i></td></tr>
<tr><th id="4373">4373</th><td><i>    // FSUB R,I,C</i></td></tr>
<tr><th id="4374">4374</th><td><i>    // ==&gt; FNMADD R,A,B,C // = -A*B - C</i></td></tr>
<tr><th id="4375">4375</th><td><i>    // --- Create(FNMADD);</i></td></tr>
<tr><th id="4376">4376</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FNMULSUBS_OP1" title='llvm::MachineCombinerPattern::FNMULSUBS_OP1' data-ref="llvm::MachineCombinerPattern::FNMULSUBS_OP1">FNMULSUBS_OP1</a>) {</td></tr>
<tr><th id="4377">4377</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FNMADDSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FNMADDSrrr</span>;</td></tr>
<tr><th id="4378">4378</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4379">4379</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4380">4380</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FNMADDDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FNMADDDrrr</span>;</td></tr>
<tr><th id="4381">4381</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4382">4382</th><td>    }</td></tr>
<tr><th id="4383">4383</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4384">4384</th><td>    <b>break</b>;</td></tr>
<tr><th id="4385">4385</th><td>  }</td></tr>
<tr><th id="4386">4386</th><td></td></tr>
<tr><th id="4387">4387</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2">FMULSUBS_OP2</a>:</td></tr>
<tr><th id="4388">4388</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBD_OP2" title='llvm::MachineCombinerPattern::FMULSUBD_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBD_OP2">FMULSUBD_OP2</a>: {</td></tr>
<tr><th id="4389">4389</th><td>    <i>// FMUL I=A,B,0</i></td></tr>
<tr><th id="4390">4390</th><td><i>    // FSUB R,C,I</i></td></tr>
<tr><th id="4391">4391</th><td><i>    // ==&gt; FMSUB R,A,B,C (computes C - A*B)</i></td></tr>
<tr><th id="4392">4392</th><td><i>    // --- Create(FMSUB);</i></td></tr>
<tr><th id="4393">4393</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMULSUBS_OP2" title='llvm::MachineCombinerPattern::FMULSUBS_OP2' data-ref="llvm::MachineCombinerPattern::FMULSUBS_OP2">FMULSUBS_OP2</a>) {</td></tr>
<tr><th id="4394">4394</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMSUBSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FMSUBSrrr</span>;</td></tr>
<tr><th id="4395">4395</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4396">4396</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4397">4397</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMSUBDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FMSUBDrrr</span>;</td></tr>
<tr><th id="4398">4398</th><td>      RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4399">4399</th><td>    }</td></tr>
<tr><th id="4400">4400</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4401">4401</th><td>    <b>break</b>;</td></tr>
<tr><th id="4402">4402</th><td>  }</td></tr>
<tr><th id="4403">4403</th><td></td></tr>
<tr><th id="4404">4404</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2">FMLSv1i32_indexed_OP2</a>:</td></tr>
<tr><th id="4405">4405</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FMLSv1i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv1i32_indexed</span>;</td></tr>
<tr><th id="4406">4406</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="4407">4407</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4408">4408</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4409">4409</th><td>    <b>break</b>;</td></tr>
<tr><th id="4410">4410</th><td></td></tr>
<tr><th id="4411">4411</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2">FMLSv1i64_indexed_OP2</a>:</td></tr>
<tr><th id="4412">4412</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;FMLSv1i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv1i64_indexed</span>;</td></tr>
<tr><th id="4413">4413</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4414">4414</th><td>    <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4415">4415</th><td>                           <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4416">4416</th><td>    <b>break</b>;</td></tr>
<tr><th id="4417">4417</th><td></td></tr>
<tr><th id="4418">4418</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP2" title='llvm::MachineCombinerPattern::FMLSv2f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP2">FMLSv2f32_OP2</a>:</td></tr>
<tr><th id="4419">4419</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>:</td></tr>
<tr><th id="4420">4420</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4421">4421</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2">FMLSv2i32_indexed_OP2</a>) {</td></tr>
<tr><th id="4422">4422</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLSv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2i32_indexed</span>;</td></tr>
<tr><th id="4423">4423</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4424">4424</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4425">4425</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4426">4426</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLSv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2f32</span>;</td></tr>
<tr><th id="4427">4427</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4428">4428</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4429">4429</th><td>    }</td></tr>
<tr><th id="4430">4430</th><td>    <b>break</b>;</td></tr>
<tr><th id="4431">4431</th><td></td></tr>
<tr><th id="4432">4432</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP2" title='llvm::MachineCombinerPattern::FMLSv2f64_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP2">FMLSv2f64_OP2</a>:</td></tr>
<tr><th id="4433">4433</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>:</td></tr>
<tr><th id="4434">4434</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4435">4435</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2">FMLSv2i64_indexed_OP2</a>) {</td></tr>
<tr><th id="4436">4436</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLSv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2i64_indexed</span>;</td></tr>
<tr><th id="4437">4437</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4438">4438</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4439">4439</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4440">4440</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLSv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2f64</span>;</td></tr>
<tr><th id="4441">4441</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4442">4442</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4443">4443</th><td>    }</td></tr>
<tr><th id="4444">4444</th><td>    <b>break</b>;</td></tr>
<tr><th id="4445">4445</th><td></td></tr>
<tr><th id="4446">4446</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP2" title='llvm::MachineCombinerPattern::FMLSv4f32_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP2">FMLSv4f32_OP2</a>:</td></tr>
<tr><th id="4447">4447</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>:</td></tr>
<tr><th id="4448">4448</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4449">4449</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2">FMLSv4i32_indexed_OP2</a>) {</td></tr>
<tr><th id="4450">4450</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLSv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv4i32_indexed</span>;</td></tr>
<tr><th id="4451">4451</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4452">4452</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>);</td></tr>
<tr><th id="4453">4453</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4454">4454</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLSv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv4f32</span>;</td></tr>
<tr><th id="4455">4455</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>2</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4456">4456</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>);</td></tr>
<tr><th id="4457">4457</th><td>    }</td></tr>
<tr><th id="4458">4458</th><td>    <b>break</b>;</td></tr>
<tr><th id="4459">4459</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f32_OP1" title='llvm::MachineCombinerPattern::FMLSv2f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f32_OP1">FMLSv2f32_OP1</a>:</td></tr>
<tr><th id="4460">4460</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</a>: {</td></tr>
<tr><th id="4461">4461</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="4462">4462</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="542NewVR" title='NewVR' data-type='unsigned int' data-ref="542NewVR">NewVR</dfn> = <a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4463">4463</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="543MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="543MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4464">4464</th><td>        BuildMI(MF, Root.getDebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FNEGv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FNEGv2f32</span>), NewVR)</td></tr>
<tr><th id="4465">4465</th><td>            .add(Root.getOperand(<var>2</var>));</td></tr>
<tr><th id="4466">4466</th><td>    <a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#543MIB1" title='MIB1' data-ref="543MIB1">MIB1</a>);</td></tr>
<tr><th id="4467">4467</th><td>    <a class="local col9 ref" href="#509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#542NewVR" title='NewVR' data-ref="542NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4468">4468</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1">FMLSv2i32_indexed_OP1</a>) {</td></tr>
<tr><th id="4469">4469</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i32_indexed</span>;</td></tr>
<tr><th id="4470">4470</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4471">4471</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>, &amp;<a class="local col2 ref" href="#542NewVR" title='NewVR' data-ref="542NewVR">NewVR</a>);</td></tr>
<tr><th id="4472">4472</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4473">4473</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f32</span>;</td></tr>
<tr><th id="4474">4474</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4475">4475</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>, &amp;<a class="local col2 ref" href="#542NewVR" title='NewVR' data-ref="542NewVR">NewVR</a>);</td></tr>
<tr><th id="4476">4476</th><td>    }</td></tr>
<tr><th id="4477">4477</th><td>    <b>break</b>;</td></tr>
<tr><th id="4478">4478</th><td>  }</td></tr>
<tr><th id="4479">4479</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4f32_OP1" title='llvm::MachineCombinerPattern::FMLSv4f32_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4f32_OP1">FMLSv4f32_OP1</a>:</td></tr>
<tr><th id="4480">4480</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</a>: {</td></tr>
<tr><th id="4481">4481</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4482">4482</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="544NewVR" title='NewVR' data-type='unsigned int' data-ref="544NewVR">NewVR</dfn> = <a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4483">4483</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="545MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="545MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4484">4484</th><td>        BuildMI(MF, Root.getDebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FNEGv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FNEGv4f32</span>), NewVR)</td></tr>
<tr><th id="4485">4485</th><td>            .add(Root.getOperand(<var>2</var>));</td></tr>
<tr><th id="4486">4486</th><td>    <a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#545MIB1" title='MIB1' data-ref="545MIB1">MIB1</a>);</td></tr>
<tr><th id="4487">4487</th><td>    <a class="local col9 ref" href="#509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#544NewVR" title='NewVR' data-ref="544NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4488">4488</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1">FMLSv4i32_indexed_OP1</a>) {</td></tr>
<tr><th id="4489">4489</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4i32_indexed</span>;</td></tr>
<tr><th id="4490">4490</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4491">4491</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>, &amp;<a class="local col4 ref" href="#544NewVR" title='NewVR' data-ref="544NewVR">NewVR</a>);</td></tr>
<tr><th id="4492">4492</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4493">4493</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4f32</span>;</td></tr>
<tr><th id="4494">4494</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4495">4495</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>, &amp;<a class="local col4 ref" href="#544NewVR" title='NewVR' data-ref="544NewVR">NewVR</a>);</td></tr>
<tr><th id="4496">4496</th><td>    }</td></tr>
<tr><th id="4497">4497</th><td>    <b>break</b>;</td></tr>
<tr><th id="4498">4498</th><td>  }</td></tr>
<tr><th id="4499">4499</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2f64_OP1" title='llvm::MachineCombinerPattern::FMLSv2f64_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2f64_OP1">FMLSv2f64_OP1</a>:</td></tr>
<tr><th id="4500">4500</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</a>: {</td></tr>
<tr><th id="4501">4501</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="4502">4502</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="546NewVR" title='NewVR' data-type='unsigned int' data-ref="546NewVR">NewVR</dfn> = <a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>);</td></tr>
<tr><th id="4503">4503</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="547MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="547MIB1">MIB1</dfn> =</td></tr>
<tr><th id="4504">4504</th><td>        BuildMI(MF, Root.getDebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FNEGv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FNEGv2f64</span>), NewVR)</td></tr>
<tr><th id="4505">4505</th><td>            .add(Root.getOperand(<var>2</var>));</td></tr>
<tr><th id="4506">4506</th><td>    <a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#547MIB1" title='MIB1' data-ref="547MIB1">MIB1</a>);</td></tr>
<tr><th id="4507">4507</th><td>    <a class="local col9 ref" href="#509InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="509InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#546NewVR" title='NewVR' data-ref="546NewVR">NewVR</a></span>, <var>0</var>));</td></tr>
<tr><th id="4508">4508</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Pattern" title='Pattern' data-ref="506Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1" title='llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1' data-ref="llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1">FMLSv2i64_indexed_OP1</a>) {</td></tr>
<tr><th id="4509">4509</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i64_indexed</span>;</td></tr>
<tr><th id="4510">4510</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4511">4511</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Indexed" title='FMAInstKind::Indexed' data-ref="FMAInstKind::Indexed">Indexed</a>, &amp;<a class="local col6 ref" href="#546NewVR" title='NewVR' data-ref="546NewVR">NewVR</a>);</td></tr>
<tr><th id="4512">4512</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4513">4513</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FMLAv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f64</span>;</td></tr>
<tr><th id="4514">4514</th><td>      <a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a> = <a class="tu ref" href="#_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455" title='genFusedMultiply' data-use='c' data-ref="_ZL16genFusedMultiplyRN4llvm15MachineFunctionERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_12MachineInstrERNS_15SmallVectorImplIPS7_EEjjPKNS_113985455">genFusedMultiply</a>(<span class='refarg'><a class="local col2 ref" href="#512MF" title='MF' data-ref="512MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#511MRI" title='MRI' data-ref="511MRI">MRI</a></span>, <a class="local col3 ref" href="#513TII" title='TII' data-ref="513TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a></span>, <span class='refarg'><a class="local col7 ref" href="#507InsInstrs" title='InsInstrs' data-ref="507InsInstrs">InsInstrs</a></span>, <var>1</var>, <a class="local col6 ref" href="#516Opc" title='Opc' data-ref="516Opc">Opc</a>, <a class="local col5 ref" href="#515RC" title='RC' data-ref="515RC">RC</a>,</td></tr>
<tr><th id="4515">4515</th><td>                             <a class="type" href="#FMAInstKind" title='FMAInstKind' data-ref="FMAInstKind">FMAInstKind</a>::<a class="enum" href="#FMAInstKind::Accumulator" title='FMAInstKind::Accumulator' data-ref="FMAInstKind::Accumulator">Accumulator</a>, &amp;<a class="local col6 ref" href="#546NewVR" title='NewVR' data-ref="546NewVR">NewVR</a>);</td></tr>
<tr><th id="4516">4516</th><td>    }</td></tr>
<tr><th id="4517">4517</th><td>    <b>break</b>;</td></tr>
<tr><th id="4518">4518</th><td>  }</td></tr>
<tr><th id="4519">4519</th><td>  } <i>// end switch (Pattern)</i></td></tr>
<tr><th id="4520">4520</th><td>  <i>// Record MUL and ADD/SUB for deletion</i></td></tr>
<tr><th id="4521">4521</th><td>  <a class="local col8 ref" href="#508DelInstrs" title='DelInstrs' data-ref="508DelInstrs">DelInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#514MUL" title='MUL' data-ref="514MUL">MUL</a>);</td></tr>
<tr><th id="4522">4522</th><td>  <a class="local col8 ref" href="#508DelInstrs" title='DelInstrs' data-ref="508DelInstrs">DelInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#505Root" title='Root' data-ref="505Root">Root</a>);</td></tr>
<tr><th id="4523">4523</th><td>}</td></tr>
<tr><th id="4524">4524</th><td></td></tr>
<tr><th id="4525">4525</th><td><i class="doc">/// Replace csincr-branch sequence by simple conditional branch</i></td></tr>
<tr><th id="4526">4526</th><td><i class="doc">///</i></td></tr>
<tr><th id="4527">4527</th><td><i class="doc">/// Examples:</i></td></tr>
<tr><th id="4528">4528</th><td><i class="doc">/// 1. <span class="command">\code</span></i></td></tr>
<tr><th id="4529">4529</th><td><i class="doc">///<span class="verb">   csinc  w9, wzr, wzr, &lt;condition code&gt;</span></i></td></tr>
<tr><th id="4530">4530</th><td><i class="doc"><span class="verb"></span>///<span class="verb">   tbnz   w9, #0, 0x44</span></i></td></tr>
<tr><th id="4531">4531</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="4532">4532</th><td><i class="doc">/// to</i></td></tr>
<tr><th id="4533">4533</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="4534">4534</th><td><i class="doc">///<span class="verb">   b.&lt;inverted condition code&gt;</span></i></td></tr>
<tr><th id="4535">4535</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="4536">4536</th><td><i class="doc">///</i></td></tr>
<tr><th id="4537">4537</th><td><i class="doc">/// 2. <span class="command">\code</span></i></td></tr>
<tr><th id="4538">4538</th><td><i class="doc">///<span class="verb">   csinc w9, wzr, wzr, &lt;condition code&gt;</span></i></td></tr>
<tr><th id="4539">4539</th><td><i class="doc"><span class="verb"></span>///<span class="verb">   tbz   w9, #0, 0x44</span></i></td></tr>
<tr><th id="4540">4540</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="4541">4541</th><td><i class="doc">/// to</i></td></tr>
<tr><th id="4542">4542</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="4543">4543</th><td><i class="doc">///<span class="verb">   b.&lt;condition code&gt;</span></i></td></tr>
<tr><th id="4544">4544</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="4545">4545</th><td><i class="doc">///</i></td></tr>
<tr><th id="4546">4546</th><td><i class="doc">/// Replace compare and branch sequence by TBZ/TBNZ instruction when the</i></td></tr>
<tr><th id="4547">4547</th><td><i class="doc">/// compare's constant operand is power of 2.</i></td></tr>
<tr><th id="4548">4548</th><td><i class="doc">///</i></td></tr>
<tr><th id="4549">4549</th><td><i class="doc">/// Examples:</i></td></tr>
<tr><th id="4550">4550</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="4551">4551</th><td><i class="doc">///<span class="verb">   and  w8, w8, #0x400</span></i></td></tr>
<tr><th id="4552">4552</th><td><i class="doc"><span class="verb"></span>///<span class="verb">   cbnz w8, L1</span></i></td></tr>
<tr><th id="4553">4553</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="4554">4554</th><td><i class="doc">/// to</i></td></tr>
<tr><th id="4555">4555</th><td><i class="doc">///    <span class="command">\code</span></i></td></tr>
<tr><th id="4556">4556</th><td><i class="doc">///<span class="verb">   tbnz w8, #10, L1</span></i></td></tr>
<tr><th id="4557">4557</th><td><i class="doc"><span class="verb"></span>///    \endcode</i></td></tr>
<tr><th id="4558">4558</th><td><i class="doc">///</i></td></tr>
<tr><th id="4559">4559</th><td><i class="doc">/// <span class="command">\param</span>  <span class="arg">MI</span> Conditional Branch</i></td></tr>
<tr><th id="4560">4560</th><td><i class="doc">/// <span class="command">\return</span> True when the simple conditional branch is generated</i></td></tr>
<tr><th id="4561">4561</th><td><i class="doc">///</i></td></tr>
<tr><th id="4562">4562</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::optimizeCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE">optimizeCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="548MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="548MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4563">4563</th><td>  <em>bool</em> <dfn class="local col9 decl" id="549IsNegativeBranch" title='IsNegativeBranch' data-type='bool' data-ref="549IsNegativeBranch">IsNegativeBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="4564">4564</th><td>  <em>bool</em> <dfn class="local col0 decl" id="550IsTestAndBranch" title='IsTestAndBranch' data-type='bool' data-ref="550IsTestAndBranch">IsTestAndBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="4565">4565</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="551TargetBBInMI" title='TargetBBInMI' data-type='unsigned int' data-ref="551TargetBBInMI">TargetBBInMI</dfn> = <var>0</var>;</td></tr>
<tr><th id="4566">4566</th><td>  <b>switch</b> (<a class="local col8 ref" href="#548MI" title='MI' data-ref="548MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4567">4567</th><td>  <b>default</b>:</td></tr>
<tr><th id="4568">4568</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown branch instruction?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 4568)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch instruction?"</q>);</td></tr>
<tr><th id="4569">4569</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>:</td></tr>
<tr><th id="4570">4570</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4571">4571</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span>:</td></tr>
<tr><th id="4572">4572</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span>:</td></tr>
<tr><th id="4573">4573</th><td>    TargetBBInMI = <var>1</var>;</td></tr>
<tr><th id="4574">4574</th><td>    <b>break</b>;</td></tr>
<tr><th id="4575">4575</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>:</td></tr>
<tr><th id="4576">4576</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>:</td></tr>
<tr><th id="4577">4577</th><td>    TargetBBInMI = <var>1</var>;</td></tr>
<tr><th id="4578">4578</th><td>    <a class="local col9 ref" href="#549IsNegativeBranch" title='IsNegativeBranch' data-ref="549IsNegativeBranch">IsNegativeBranch</a> = <b>true</b>;</td></tr>
<tr><th id="4579">4579</th><td>    <b>break</b>;</td></tr>
<tr><th id="4580">4580</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>:</td></tr>
<tr><th id="4581">4581</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>:</td></tr>
<tr><th id="4582">4582</th><td>    TargetBBInMI = <var>2</var>;</td></tr>
<tr><th id="4583">4583</th><td>    <a class="local col0 ref" href="#550IsTestAndBranch" title='IsTestAndBranch' data-ref="550IsTestAndBranch">IsTestAndBranch</a> = <b>true</b>;</td></tr>
<tr><th id="4584">4584</th><td>    <b>break</b>;</td></tr>
<tr><th id="4585">4585</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>:</td></tr>
<tr><th id="4586">4586</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span>:</td></tr>
<tr><th id="4587">4587</th><td>    TargetBBInMI = <var>2</var>;</td></tr>
<tr><th id="4588">4588</th><td>    <a class="local col9 ref" href="#549IsNegativeBranch" title='IsNegativeBranch' data-ref="549IsNegativeBranch">IsNegativeBranch</a> = <b>true</b>;</td></tr>
<tr><th id="4589">4589</th><td>    <a class="local col0 ref" href="#550IsTestAndBranch" title='IsTestAndBranch' data-ref="550IsTestAndBranch">IsTestAndBranch</a> = <b>true</b>;</td></tr>
<tr><th id="4590">4590</th><td>    <b>break</b>;</td></tr>
<tr><th id="4591">4591</th><td>  }</td></tr>
<tr><th id="4592">4592</th><td>  <i>// So we increment a zero register and test for bits other</i></td></tr>
<tr><th id="4593">4593</th><td><i>  // than bit 0? Conservatively bail out in case the verifier</i></td></tr>
<tr><th id="4594">4594</th><td><i>  // missed this case.</i></td></tr>
<tr><th id="4595">4595</th><td>  <b>if</b> (<a class="local col0 ref" href="#550IsTestAndBranch" title='IsTestAndBranch' data-ref="550IsTestAndBranch">IsTestAndBranch</a> &amp;&amp; <a class="local col8 ref" href="#548MI" title='MI' data-ref="548MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="4596">4596</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4597">4597</th><td></td></tr>
<tr><th id="4598">4598</th><td>  <i>// Find Definition.</i></td></tr>
<tr><th id="4599">4599</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getParent() &amp;&amp; &quot;Incomplete machine instruciton\n&quot;) ? void (0) : __assert_fail (&quot;MI.getParent() &amp;&amp; \&quot;Incomplete machine instruciton\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 4599, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#548MI" title='MI' data-ref="548MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <q>"Incomplete machine instruciton\n"</q>);</td></tr>
<tr><th id="4600">4600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="552MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="552MBB">MBB</dfn> = <a class="local col8 ref" href="#548MI" title='MI' data-ref="548MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4601">4601</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="553MF" title='MF' data-type='llvm::MachineFunction *' data-ref="553MF">MF</dfn> = <a class="local col2 ref" href="#552MBB" title='MBB' data-ref="552MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4602">4602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="554MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="554MRI">MRI</dfn> = &amp;<a class="local col3 ref" href="#553MF" title='MF' data-ref="553MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4603">4603</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="555VReg" title='VReg' data-type='unsigned int' data-ref="555VReg">VReg</dfn> = <a class="local col8 ref" href="#548MI" title='MI' data-ref="548MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4604">4604</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#555VReg" title='VReg' data-ref="555VReg">VReg</a>))</td></tr>
<tr><th id="4605">4605</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4606">4606</th><td></td></tr>
<tr><th id="4607">4607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="556DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="556DefMI">DefMI</dfn> = <a class="local col4 ref" href="#554MRI" title='MRI' data-ref="554MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#555VReg" title='VReg' data-ref="555VReg">VReg</a>);</td></tr>
<tr><th id="4608">4608</th><td></td></tr>
<tr><th id="4609">4609</th><td>  <i>// Look through COPY instructions to find definition.</i></td></tr>
<tr><th id="4610">4610</th><td>  <b>while</b> (<a class="local col6 ref" href="#556DefMI" title='DefMI' data-ref="556DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="4611">4611</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="557CopyVReg" title='CopyVReg' data-type='unsigned int' data-ref="557CopyVReg">CopyVReg</dfn> = <a class="local col6 ref" href="#556DefMI" title='DefMI' data-ref="556DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4612">4612</th><td>    <b>if</b> (!<a class="local col4 ref" href="#554MRI" title='MRI' data-ref="554MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col7 ref" href="#557CopyVReg" title='CopyVReg' data-ref="557CopyVReg">CopyVReg</a>))</td></tr>
<tr><th id="4613">4613</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4614">4614</th><td>    <b>if</b> (!<a class="local col4 ref" href="#554MRI" title='MRI' data-ref="554MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col7 ref" href="#557CopyVReg" title='CopyVReg' data-ref="557CopyVReg">CopyVReg</a>))</td></tr>
<tr><th id="4615">4615</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4616">4616</th><td>    <a class="local col6 ref" href="#556DefMI" title='DefMI' data-ref="556DefMI">DefMI</a> = <a class="local col4 ref" href="#554MRI" title='MRI' data-ref="554MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#557CopyVReg" title='CopyVReg' data-ref="557CopyVReg">CopyVReg</a>);</td></tr>
<tr><th id="4617">4617</th><td>  }</td></tr>
<tr><th id="4618">4618</th><td></td></tr>
<tr><th id="4619">4619</th><td>  <b>switch</b> (<a class="local col6 ref" href="#556DefMI" title='DefMI' data-ref="556DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4620">4620</th><td>  <b>default</b>:</td></tr>
<tr><th id="4621">4621</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4622">4622</th><td>  <i>// Fold AND into a TBZ/TBNZ if constant operand is power of 2.</i></td></tr>
<tr><th id="4623">4623</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>:</td></tr>
<tr><th id="4624">4624</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>: {</td></tr>
<tr><th id="4625">4625</th><td>    <b>if</b> (IsTestAndBranch)</td></tr>
<tr><th id="4626">4626</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4627">4627</th><td>    <b>if</b> (DefMI-&gt;getParent() != MBB)</td></tr>
<tr><th id="4628">4628</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4629">4629</th><td>    <b>if</b> (!MRI-&gt;hasOneNonDBGUse(VReg))</td></tr>
<tr><th id="4630">4630</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4631">4631</th><td></td></tr>
<tr><th id="4632">4632</th><td>    <em>bool</em> Is32Bit = (DefMI-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>);</td></tr>
<tr><th id="4633">4633</th><td>    uint64_t Mask = AArch64_AM::decodeLogicalImmediate(</td></tr>
<tr><th id="4634">4634</th><td>        DefMI-&gt;getOperand(<var>2</var>).getImm(), Is32Bit ? <var>32</var> : <var>64</var>);</td></tr>
<tr><th id="4635">4635</th><td>    <b>if</b> (!isPowerOf2_64(Mask))</td></tr>
<tr><th id="4636">4636</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4637">4637</th><td></td></tr>
<tr><th id="4638">4638</th><td>    MachineOperand &amp;MO = DefMI-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="4639">4639</th><td>    <em>unsigned</em> NewReg = MO.getReg();</td></tr>
<tr><th id="4640">4640</th><td>    <b>if</b> (!TargetRegisterInfo::isVirtualRegister(NewReg))</td></tr>
<tr><th id="4641">4641</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4642">4642</th><td></td></tr>
<tr><th id="4643">4643</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MRI-&gt;def_empty(NewReg) &amp;&amp; &quot;Register must be defined.&quot;) ? void (0) : __assert_fail (&quot;!MRI-&gt;def_empty(NewReg) &amp;&amp; \&quot;Register must be defined.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 4643, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!MRI-&gt;def_empty(NewReg) &amp;&amp; <q>"Register must be defined."</q>);</td></tr>
<tr><th id="4644">4644</th><td></td></tr>
<tr><th id="4645">4645</th><td>    MachineBasicBlock &amp;RefToMBB = *MBB;</td></tr>
<tr><th id="4646">4646</th><td>    MachineBasicBlock *TBB = MI.getOperand(<var>1</var>).getMBB();</td></tr>
<tr><th id="4647">4647</th><td>    DebugLoc DL = MI.getDebugLoc();</td></tr>
<tr><th id="4648">4648</th><td>    <em>unsigned</em> Imm = Log2_64(Mask);</td></tr>
<tr><th id="4649">4649</th><td>    <em>unsigned</em> Opc = (Imm &lt; <var>32</var>)</td></tr>
<tr><th id="4650">4650</th><td>                       ? (IsNegativeBranch ? AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span> : AArch64::<span class='error' title="no member named &apos;TBZW&apos; in namespace &apos;llvm::AArch64&apos;">TBZW</span>)</td></tr>
<tr><th id="4651">4651</th><td>                       : (IsNegativeBranch ? AArch64::<span class='error' title="no member named &apos;TBNZX&apos; in namespace &apos;llvm::AArch64&apos;">TBNZX</span> : AArch64::<span class='error' title="no member named &apos;TBZX&apos; in namespace &apos;llvm::AArch64&apos;">TBZX</span>);</td></tr>
<tr><th id="4652">4652</th><td>    MachineInstr *NewMI = BuildMI(RefToMBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc))</td></tr>
<tr><th id="4653">4653</th><td>                              .addReg(NewReg)</td></tr>
<tr><th id="4654">4654</th><td>                              .addImm(Imm)</td></tr>
<tr><th id="4655">4655</th><td>                              .addMBB(TBB);</td></tr>
<tr><th id="4656">4656</th><td>    <i>// Register lives on to the CBZ now.</i></td></tr>
<tr><th id="4657">4657</th><td>    MO.setIsKill(<b>false</b>);</td></tr>
<tr><th id="4658">4658</th><td></td></tr>
<tr><th id="4659">4659</th><td>    <i>// For immediate smaller than 32, we need to use the 32-bit</i></td></tr>
<tr><th id="4660">4660</th><td><i>    // variant (W) in all cases. Indeed the 64-bit variant does not</i></td></tr>
<tr><th id="4661">4661</th><td><i>    // allow to encode them.</i></td></tr>
<tr><th id="4662">4662</th><td><i>    // Therefore, if the input register is 64-bit, we need to take the</i></td></tr>
<tr><th id="4663">4663</th><td><i>    // 32-bit sub-part.</i></td></tr>
<tr><th id="4664">4664</th><td>    <b>if</b> (!Is32Bit &amp;&amp; Imm &lt; <var>32</var>)</td></tr>
<tr><th id="4665">4665</th><td>      NewMI-&gt;getOperand(<var>0</var>).setSubReg(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="4666">4666</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="4667">4667</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4668">4668</th><td>  }</td></tr>
<tr><th id="4669">4669</th><td>  <i>// Look for CSINC</i></td></tr>
<tr><th id="4670">4670</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>:</td></tr>
<tr><th id="4671">4671</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CSINCXr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCXr</span>: {</td></tr>
<tr><th id="4672">4672</th><td>    <b>if</b> (!(DefMI-&gt;getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> &amp;&amp;</td></tr>
<tr><th id="4673">4673</th><td>          DefMI-&gt;getOperand(<var>2</var>).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>) &amp;&amp;</td></tr>
<tr><th id="4674">4674</th><td>        !(DefMI-&gt;getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> &amp;&amp;</td></tr>
<tr><th id="4675">4675</th><td>          DefMI-&gt;getOperand(<var>2</var>).getReg() == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>))</td></tr>
<tr><th id="4676">4676</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4677">4677</th><td></td></tr>
<tr><th id="4678">4678</th><td>    <b>if</b> (DefMI-&gt;findRegisterDefOperandIdx(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, <b>true</b>) != -<var>1</var>)</td></tr>
<tr><th id="4679">4679</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4680">4680</th><td></td></tr>
<tr><th id="4681">4681</th><td>    AArch64CC::CondCode CC = (AArch64CC::CondCode)DefMI-&gt;getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="4682">4682</th><td>    <i>// Convert only when the condition code is not modified between</i></td></tr>
<tr><th id="4683">4683</th><td><i>    // the CSINC and the branch. The CC may be used by other</i></td></tr>
<tr><th id="4684">4684</th><td><i>    // instructions in between.</i></td></tr>
<tr><th id="4685">4685</th><td>    <b>if</b> (<span class='error' title="no matching function for call to &apos;areCFlagsAccessedBetweenInstrs&apos;">areCFlagsAccessedBetweenInstrs</span>(DefMI, MI, &amp;getRegisterInfo(), AK_Write))</td></tr>
<tr><th id="4686">4686</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4687">4687</th><td>    MachineBasicBlock &amp;RefToMBB = *MBB;</td></tr>
<tr><th id="4688">4688</th><td>    MachineBasicBlock *TBB = MI.getOperand(TargetBBInMI).getMBB();</td></tr>
<tr><th id="4689">4689</th><td>    DebugLoc DL = MI.getDebugLoc();</td></tr>
<tr><th id="4690">4690</th><td>    <b>if</b> (IsNegativeBranch)</td></tr>
<tr><th id="4691">4691</th><td>      CC = AArch64CC::getInvertedCondCode(CC);</td></tr>
<tr><th id="4692">4692</th><td>    BuildMI(RefToMBB, MI, DL, get(AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>)).addImm(CC).addMBB(TBB);</td></tr>
<tr><th id="4693">4693</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="4694">4694</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4695">4695</th><td>  }</td></tr>
<tr><th id="4696">4696</th><td>  }</td></tr>
<tr><th id="4697">4697</th><td>}</td></tr>
<tr><th id="4698">4698</th><td></td></tr>
<tr><th id="4699">4699</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="4700">4700</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="558TF" title='TF' data-type='unsigned int' data-ref="558TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="4701">4701</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="559Mask" title='Mask' data-type='const unsigned int' data-ref="559Mask">Mask</dfn> = <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_FRAGMENT" title='llvm::AArch64II::TOF::MO_FRAGMENT' data-ref="llvm::AArch64II::TOF::MO_FRAGMENT">MO_FRAGMENT</a>;</td></tr>
<tr><th id="4702">4702</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col8 ref" href="#558TF" title='TF' data-ref="558TF">TF</a> &amp; <a class="local col9 ref" href="#559Mask" title='Mask' data-ref="559Mask">Mask</a>, <a class="local col8 ref" href="#558TF" title='TF' data-ref="558TF">TF</a> &amp; ~<a class="local col9 ref" href="#559Mask" title='Mask' data-ref="559Mask">Mask</a>);</td></tr>
<tr><th id="4703">4703</th><td>}</td></tr>
<tr><th id="4704">4704</th><td></td></tr>
<tr><th id="4705">4705</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="4706">4706</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="4707">4707</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AArch64II</span>;</td></tr>
<tr><th id="4708">4708</th><td></td></tr>
<tr><th id="4709">4709</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col0 decl" id="560TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [7]' data-ref="560TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="4710">4710</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_PAGE" title='llvm::AArch64II::TOF::MO_PAGE' data-ref="llvm::AArch64II::TOF::MO_PAGE">MO_PAGE</a>, <q>"aarch64-page"</q>}, <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_PAGEOFF" title='llvm::AArch64II::TOF::MO_PAGEOFF' data-ref="llvm::AArch64II::TOF::MO_PAGEOFF">MO_PAGEOFF</a>, <q>"aarch64-pageoff"</q>},</td></tr>
<tr><th id="4711">4711</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_G3" title='llvm::AArch64II::TOF::MO_G3' data-ref="llvm::AArch64II::TOF::MO_G3">MO_G3</a>, <q>"aarch64-g3"</q>},     <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_G2" title='llvm::AArch64II::TOF::MO_G2' data-ref="llvm::AArch64II::TOF::MO_G2">MO_G2</a>, <q>"aarch64-g2"</q>},</td></tr>
<tr><th id="4712">4712</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_G1" title='llvm::AArch64II::TOF::MO_G1' data-ref="llvm::AArch64II::TOF::MO_G1">MO_G1</a>, <q>"aarch64-g1"</q>},     <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_G0" title='llvm::AArch64II::TOF::MO_G0' data-ref="llvm::AArch64II::TOF::MO_G0">MO_G0</a>, <q>"aarch64-g0"</q>},</td></tr>
<tr><th id="4713">4713</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_HI12" title='llvm::AArch64II::TOF::MO_HI12' data-ref="llvm::AArch64II::TOF::MO_HI12">MO_HI12</a>, <q>"aarch64-hi12"</q>}};</td></tr>
<tr><th id="4714">4714</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#560TargetFlags" title='TargetFlags' data-ref="560TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="4715">4715</th><td>}</td></tr>
<tr><th id="4716">4716</th><td></td></tr>
<tr><th id="4717">4717</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="4718">4718</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="4719">4719</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AArch64II</span>;</td></tr>
<tr><th id="4720">4720</th><td></td></tr>
<tr><th id="4721">4721</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col1 decl" id="561TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [6]' data-ref="561TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="4722">4722</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_COFFSTUB" title='llvm::AArch64II::TOF::MO_COFFSTUB' data-ref="llvm::AArch64II::TOF::MO_COFFSTUB">MO_COFFSTUB</a>, <q>"aarch64-coffstub"</q>},</td></tr>
<tr><th id="4723">4723</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_GOT" title='llvm::AArch64II::TOF::MO_GOT' data-ref="llvm::AArch64II::TOF::MO_GOT">MO_GOT</a>, <q>"aarch64-got"</q>},   <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_NC" title='llvm::AArch64II::TOF::MO_NC' data-ref="llvm::AArch64II::TOF::MO_NC">MO_NC</a>, <q>"aarch64-nc"</q>},</td></tr>
<tr><th id="4724">4724</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_S" title='llvm::AArch64II::TOF::MO_S' data-ref="llvm::AArch64II::TOF::MO_S">MO_S</a>, <q>"aarch64-s"</q>},       <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_TLS" title='llvm::AArch64II::TOF::MO_TLS' data-ref="llvm::AArch64II::TOF::MO_TLS">MO_TLS</a>, <q>"aarch64-tls"</q>},</td></tr>
<tr><th id="4725">4725</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_DLLIMPORT" title='llvm::AArch64II::TOF::MO_DLLIMPORT' data-ref="llvm::AArch64II::TOF::MO_DLLIMPORT">MO_DLLIMPORT</a>, <q>"aarch64-dllimport"</q>}};</td></tr>
<tr><th id="4726">4726</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col1 ref" href="#561TargetFlags" title='TargetFlags' data-ref="561TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="4727">4727</th><td>}</td></tr>
<tr><th id="4728">4728</th><td></td></tr>
<tr><th id="4729">4729</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="4730">4730</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv">getSerializableMachineMemOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="4731">4731</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a>, <em>const</em> <em>char</em> *&gt; <dfn class="local col2 decl" id="562TargetFlags" title='TargetFlags' data-type='const std::pair&lt;MachineMemOperand::Flags, const char *&gt; [2]' data-ref="562TargetFlags">TargetFlags</dfn>[] =</td></tr>
<tr><th id="4732">4732</th><td>      {<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_RKT0_">{</a><a class="ref" href="AArch64InstrInfo.h.html#llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair">MOSuppressPair</a>, <q>"aarch64-suppress-pair"</q>},</td></tr>
<tr><th id="4733">4733</th><td>       <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_RKT0_">{</a><a class="ref" href="AArch64InstrInfo.h.html#llvm::MOStridedAccess" title='llvm::MOStridedAccess' data-ref="llvm::MOStridedAccess">MOStridedAccess</a>, <q>"aarch64-strided-access"</q>}};</td></tr>
<tr><th id="4734">4734</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col2 ref" href="#562TargetFlags" title='TargetFlags' data-ref="562TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="4735">4735</th><td>}</td></tr>
<tr><th id="4736">4736</th><td></td></tr>
<tr><th id="4737">4737</th><td><i class="doc">/// Constants defining how certain sequences should be outlined.</i></td></tr>
<tr><th id="4738">4738</th><td><i class="doc">/// This encompasses how an outlined function should be called, and what kind of</i></td></tr>
<tr><th id="4739">4739</th><td><i class="doc">/// frame should be emitted for that outlined function.</i></td></tr>
<tr><th id="4740">4740</th><td><i class="doc">///</i></td></tr>
<tr><th id="4741">4741</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerDefault</span> implies that the function should be called with</i></td></tr>
<tr><th id="4742">4742</th><td><i class="doc">/// a save and restore of LR to the stack.</i></td></tr>
<tr><th id="4743">4743</th><td><i class="doc">///</i></td></tr>
<tr><th id="4744">4744</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="4745">4745</th><td><i class="doc">///</i></td></tr>
<tr><th id="4746">4746</th><td><i class="doc">/// I1     Save LR                    OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="4747">4747</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="4748">4748</th><td><i class="doc">/// I3     Restore LR                 I2</i></td></tr>
<tr><th id="4749">4749</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="4750">4750</th><td><i class="doc">///                                   RET</i></td></tr>
<tr><th id="4751">4751</th><td><i class="doc">///</i></td></tr>
<tr><th id="4752">4752</th><td><i class="doc">/// * Call construction overhead: 3 (save + BL + restore)</i></td></tr>
<tr><th id="4753">4753</th><td><i class="doc">/// * Frame construction overhead: 1 (ret)</i></td></tr>
<tr><th id="4754">4754</th><td><i class="doc">/// * Requires stack fixups? Yes</i></td></tr>
<tr><th id="4755">4755</th><td><i class="doc">///</i></td></tr>
<tr><th id="4756">4756</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerTailCall</span> implies that the function is being created from</i></td></tr>
<tr><th id="4757">4757</th><td><i class="doc">/// a sequence of instructions ending in a return.</i></td></tr>
<tr><th id="4758">4758</th><td><i class="doc">///</i></td></tr>
<tr><th id="4759">4759</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="4760">4760</th><td><i class="doc">///</i></td></tr>
<tr><th id="4761">4761</th><td><i class="doc">/// I1                             OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="4762">4762</th><td><i class="doc">/// I2 --&gt; B OUTLINED_FUNCTION     I1</i></td></tr>
<tr><th id="4763">4763</th><td><i class="doc">/// RET                            I2</i></td></tr>
<tr><th id="4764">4764</th><td><i class="doc">///                                RET</i></td></tr>
<tr><th id="4765">4765</th><td><i class="doc">///</i></td></tr>
<tr><th id="4766">4766</th><td><i class="doc">/// * Call construction overhead: 1 (B)</i></td></tr>
<tr><th id="4767">4767</th><td><i class="doc">/// * Frame construction overhead: 0 (Return included in sequence)</i></td></tr>
<tr><th id="4768">4768</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="4769">4769</th><td><i class="doc">///</i></td></tr>
<tr><th id="4770">4770</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerNoLRSave</span> implies that the function should be called using</i></td></tr>
<tr><th id="4771">4771</th><td><i class="doc">/// a BL instruction, but doesn't require LR to be saved and restored. This</i></td></tr>
<tr><th id="4772">4772</th><td><i class="doc">/// happens when LR is known to be dead.</i></td></tr>
<tr><th id="4773">4773</th><td><i class="doc">///</i></td></tr>
<tr><th id="4774">4774</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="4775">4775</th><td><i class="doc">///</i></td></tr>
<tr><th id="4776">4776</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="4777">4777</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="4778">4778</th><td><i class="doc">/// I3                                I2</i></td></tr>
<tr><th id="4779">4779</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="4780">4780</th><td><i class="doc">///                                   RET</i></td></tr>
<tr><th id="4781">4781</th><td><i class="doc">///</i></td></tr>
<tr><th id="4782">4782</th><td><i class="doc">/// * Call construction overhead: 1 (BL)</i></td></tr>
<tr><th id="4783">4783</th><td><i class="doc">/// * Frame construction overhead: 1 (RET)</i></td></tr>
<tr><th id="4784">4784</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="4785">4785</th><td><i class="doc">///</i></td></tr>
<tr><th id="4786">4786</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerThunk</span> implies that the function is being created from</i></td></tr>
<tr><th id="4787">4787</th><td><i class="doc">/// a sequence of instructions ending in a call. The outlined function is</i></td></tr>
<tr><th id="4788">4788</th><td><i class="doc">/// called with a BL instruction, and the outlined function tail-calls the</i></td></tr>
<tr><th id="4789">4789</th><td><i class="doc">/// original call destination.</i></td></tr>
<tr><th id="4790">4790</th><td><i class="doc">///</i></td></tr>
<tr><th id="4791">4791</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="4792">4792</th><td><i class="doc">///</i></td></tr>
<tr><th id="4793">4793</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="4794">4794</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="4795">4795</th><td><i class="doc">/// BL f                              I2</i></td></tr>
<tr><th id="4796">4796</th><td><i class="doc">///                                   B f</i></td></tr>
<tr><th id="4797">4797</th><td><i class="doc">/// * Call construction overhead: 1 (BL)</i></td></tr>
<tr><th id="4798">4798</th><td><i class="doc">/// * Frame construction overhead: 0</i></td></tr>
<tr><th id="4799">4799</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="4800">4800</th><td><i class="doc">///</i></td></tr>
<tr><th id="4801">4801</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerRegSave</span> implies that the function should be called with a</i></td></tr>
<tr><th id="4802">4802</th><td><i class="doc">/// save and restore of LR to an available register. This allows us to avoid</i></td></tr>
<tr><th id="4803">4803</th><td><i class="doc">/// stack fixups. Note that this outlining variant is compatible with the</i></td></tr>
<tr><th id="4804">4804</th><td><i class="doc">/// NoLRSave case.</i></td></tr>
<tr><th id="4805">4805</th><td><i class="doc">///</i></td></tr>
<tr><th id="4806">4806</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="4807">4807</th><td><i class="doc">///</i></td></tr>
<tr><th id="4808">4808</th><td><i class="doc">/// I1     Save LR                    OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="4809">4809</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="4810">4810</th><td><i class="doc">/// I3     Restore LR                 I2</i></td></tr>
<tr><th id="4811">4811</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="4812">4812</th><td><i class="doc">///                                   RET</i></td></tr>
<tr><th id="4813">4813</th><td><i class="doc">///</i></td></tr>
<tr><th id="4814">4814</th><td><i class="doc">/// * Call construction overhead: 3 (save + BL + restore)</i></td></tr>
<tr><th id="4815">4815</th><td><i class="doc">/// * Frame construction overhead: 1 (ret)</i></td></tr>
<tr><th id="4816">4816</th><td><i class="doc">/// * Requires stack fixups? No</i></td></tr>
<tr><th id="4817">4817</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerClass" title='MachineOutlinerClass' data-ref="MachineOutlinerClass">MachineOutlinerClass</dfn> {</td></tr>
<tr><th id="4818">4818</th><td>  <dfn class="enum" id="MachineOutlinerClass::MachineOutlinerDefault" title='MachineOutlinerClass::MachineOutlinerDefault' data-ref="MachineOutlinerClass::MachineOutlinerDefault">MachineOutlinerDefault</dfn>,  <i class="doc">/// Emit a save, restore, call, and return.</i></td></tr>
<tr><th id="4819">4819</th><td>  <dfn class="enum" id="MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</dfn>, <i class="doc">/// Only emit a branch.</i></td></tr>
<tr><th id="4820">4820</th><td>  <dfn class="enum" id="MachineOutlinerClass::MachineOutlinerNoLRSave" title='MachineOutlinerClass::MachineOutlinerNoLRSave' data-ref="MachineOutlinerClass::MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</dfn>, <i class="doc">/// Emit a call and return.</i></td></tr>
<tr><th id="4821">4821</th><td>  <dfn class="enum" id="MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</dfn>,    <i class="doc">/// Emit a call and tail-call.</i></td></tr>
<tr><th id="4822">4822</th><td>  <dfn class="enum" id="MachineOutlinerClass::MachineOutlinerRegSave" title='MachineOutlinerClass::MachineOutlinerRegSave' data-ref="MachineOutlinerClass::MachineOutlinerRegSave">MachineOutlinerRegSave</dfn>   <i class="doc">/// Same as default, but save to a register.</i></td></tr>
<tr><th id="4823">4823</th><td>};</td></tr>
<tr><th id="4824">4824</th><td></td></tr>
<tr><th id="4825">4825</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</dfn> {</td></tr>
<tr><th id="4826">4826</th><td>  <dfn class="enum" id="MachineOutlinerMBBFlags::LRUnavailableSomewhere" title='MachineOutlinerMBBFlags::LRUnavailableSomewhere' data-ref="MachineOutlinerMBBFlags::LRUnavailableSomewhere">LRUnavailableSomewhere</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="4827">4827</th><td>  <dfn class="enum" id="MachineOutlinerMBBFlags::HasCalls" title='MachineOutlinerMBBFlags::HasCalls' data-ref="MachineOutlinerMBBFlags::HasCalls">HasCalls</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="4828">4828</th><td>  <dfn class="enum" id="MachineOutlinerMBBFlags::UnsafeRegsDead" title='MachineOutlinerMBBFlags::UnsafeRegsDead' data-ref="MachineOutlinerMBBFlags::UnsafeRegsDead">UnsafeRegsDead</dfn> = <var>0x8</var></td></tr>
<tr><th id="4829">4829</th><td>};</td></tr>
<tr><th id="4830">4830</th><td></td></tr>
<tr><th id="4831">4831</th><td><em>unsigned</em></td></tr>
<tr><th id="4832">4832</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="563C" title='C' data-type='const outliner::Candidate &amp;' data-ref="563C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="4833">4833</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (C.LRUWasSet &amp;&amp; &quot;LRU wasn&apos;t set?&quot;) ? void (0) : __assert_fail (&quot;C.LRUWasSet &amp;&amp; \&quot;LRU wasn&apos;t set?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 4833, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#563C" title='C' data-ref="563C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRUWasSet" title='llvm::outliner::Candidate::LRUWasSet' data-ref="llvm::outliner::Candidate::LRUWasSet">LRUWasSet</a> &amp;&amp; <q>"LRU wasn't set?"</q>);</td></tr>
<tr><th id="4834">4834</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="564MF" title='MF' data-type='llvm::MachineFunction *' data-ref="564MF">MF</dfn> = <a class="local col3 ref" href="#563C" title='C' data-ref="563C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>();</td></tr>
<tr><th id="4835">4835</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="local col5 decl" id="565ARI" title='ARI' data-type='const llvm::AArch64RegisterInfo *' data-ref="565ARI">ARI</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::AArch64RegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> AArch64RegisterInfo *&gt;(</td></tr>
<tr><th id="4836">4836</th><td>      MF-&gt;getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="4837">4837</th><td></td></tr>
<tr><th id="4838">4838</th><td>  <i>// Check if there is an available register across the sequence that we can</i></td></tr>
<tr><th id="4839">4839</th><td><i>  // use.</i></td></tr>
<tr><th id="4840">4840</th><td>  <b>for</b> (<em>unsigned</em> Reg : AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>) {</td></tr>
<tr><th id="4841">4841</th><td>    <b>if</b> (!ARI-&gt;isReservedReg(*MF, Reg) &amp;&amp;</td></tr>
<tr><th id="4842">4842</th><td>        Reg != AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span> &amp;&amp;  <i>// LR is not reserved, but don't use it.</i></td></tr>
<tr><th id="4843">4843</th><td>        Reg != AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span> &amp;&amp; <i>// X16 is not guaranteed to be preserved.</i></td></tr>
<tr><th id="4844">4844</th><td>        Reg != AArch64::<span class='error' title="no member named &apos;X17&apos; in namespace &apos;llvm::AArch64&apos;">X17</span> &amp;&amp; <i>// Ditto for X17.</i></td></tr>
<tr><th id="4845">4845</th><td>        C.LRU.available(Reg) &amp;&amp; C.UsedInSequence.available(Reg))</td></tr>
<tr><th id="4846">4846</th><td>      <b>return</b> Reg;</td></tr>
<tr><th id="4847">4847</th><td>  }</td></tr>
<tr><th id="4848">4848</th><td></td></tr>
<tr><th id="4849">4849</th><td>  <i>// No suitable register. Return 0.</i></td></tr>
<tr><th id="4850">4850</th><td>  <b>return</b> <var>0u</var>;</td></tr>
<tr><th id="4851">4851</th><td>}</td></tr>
<tr><th id="4852">4852</th><td></td></tr>
<tr><th id="4853">4853</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a></td></tr>
<tr><th id="4854">4854</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<span class='error' title="out-of-line definition of &apos;getOutliningCandidateInfo&apos; does not match any declaration in &apos;llvm::AArch64InstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn></span>(</td></tr>
<tr><th id="4855">4855</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a>&gt; &amp;<dfn class="local col6 decl" id="566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> {</td></tr>
<tr><th id="4856">4856</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="567FirstCand" title='FirstCand' data-type='outliner::Candidate &amp;' data-ref="567FirstCand">FirstCand</dfn> = <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="4857">4857</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="568SequenceSize" title='SequenceSize' data-type='unsigned int' data-ref="568SequenceSize">SequenceSize</dfn> =</td></tr>
<tr><th id="4858">4858</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_numeric.h.html#_ZSt10accumulateT_S_T0_T1_" title='std::accumulate' data-ref="_ZSt10accumulateT_S_T0_T1_">accumulate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv">back</a>()), <var>0</var>,</td></tr>
<tr><th id="4859">4859</th><td>                      [<b>this</b>](<em>unsigned</em> <dfn class="local col9 decl" id="569Sum" title='Sum' data-type='unsigned int' data-ref="569Sum">Sum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="570MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="570MI">MI</dfn>) {</td></tr>
<tr><th id="4860">4860</th><td>                        <b>return</b> <a class="local col9 ref" href="#569Sum" title='Sum' data-ref="569Sum">Sum</a> + <a class="member" href="#_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col0 ref" href="#570MI" title='MI' data-ref="570MI">MI</a>);</td></tr>
<tr><th id="4861">4861</th><td>                      });</td></tr>
<tr><th id="4862">4862</th><td></td></tr>
<tr><th id="4863">4863</th><td>  <i>// Properties about candidate MBBs that hold for all of them.</i></td></tr>
<tr><th id="4864">4864</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="571FlagsSetInAll" title='FlagsSetInAll' data-type='unsigned int' data-ref="571FlagsSetInAll">FlagsSetInAll</dfn> = <var>0xF</var>;</td></tr>
<tr><th id="4865">4865</th><td></td></tr>
<tr><th id="4866">4866</th><td>  <i>// Compute liveness information for each candidate, and set FlagsSetInAll.</i></td></tr>
<tr><th id="4867">4867</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::AArch64RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col2 decl" id="572TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="572TRI">TRI</dfn></span> = getRegisterInfo();</td></tr>
<tr><th id="4868">4868</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt8for_eachT_S_T0_" title='std::for_each' data-ref="_ZSt8for_eachT_S_T0_">for_each</a>(<a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="4869">4869</th><td>                [&amp;FlagsSetInAll](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="573C" title='C' data-type='outliner::Candidate &amp;' data-ref="573C">C</dfn>) {</td></tr>
<tr><th id="4870">4870</th><td>                  <a class="local col1 ref" href="#571FlagsSetInAll" title='FlagsSetInAll' data-ref="571FlagsSetInAll">FlagsSetInAll</a> &amp;= <a class="local col3 ref" href="#573C" title='C' data-ref="573C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::Flags" title='llvm::outliner::Candidate::Flags' data-ref="llvm::outliner::Candidate::Flags">Flags</a>;</td></tr>
<tr><th id="4871">4871</th><td>                });</td></tr>
<tr><th id="4872">4872</th><td></td></tr>
<tr><th id="4873">4873</th><td>  <i>// According to the AArch64 Procedure Call Standard, the following are</i></td></tr>
<tr><th id="4874">4874</th><td><i>  // undefined on entry/exit from a function call:</i></td></tr>
<tr><th id="4875">4875</th><td><i>  //</i></td></tr>
<tr><th id="4876">4876</th><td><i>  // * Registers x16, x17, (and thus w16, w17)</i></td></tr>
<tr><th id="4877">4877</th><td><i>  // * Condition codes (and thus the NZCV register)</i></td></tr>
<tr><th id="4878">4878</th><td><i>  //</i></td></tr>
<tr><th id="4879">4879</th><td><i>  // Because if this, we can't outline any sequence of instructions where</i></td></tr>
<tr><th id="4880">4880</th><td><i>  // one</i></td></tr>
<tr><th id="4881">4881</th><td><i>  // of these registers is live into/across it. Thus, we need to delete</i></td></tr>
<tr><th id="4882">4882</th><td><i>  // those</i></td></tr>
<tr><th id="4883">4883</th><td><i>  // candidates.</i></td></tr>
<tr><th id="4884">4884</th><td>  <em>auto</em> <dfn class="local col4 decl" id="574CantGuaranteeValueAcrossCall" title='CantGuaranteeValueAcrossCall' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:4884:39)' data-ref="574CantGuaranteeValueAcrossCall">CantGuaranteeValueAcrossCall</dfn> = [&amp;TRI](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="575C" title='C' data-type='outliner::Candidate &amp;' data-ref="575C">C</dfn>) {</td></tr>
<tr><th id="4885">4885</th><td>    <i>// If the unsafe registers in this block are all dead, then we don't need</i></td></tr>
<tr><th id="4886">4886</th><td><i>    // to compute liveness here.</i></td></tr>
<tr><th id="4887">4887</th><td>    <b>if</b> (<a class="local col5 ref" href="#575C" title='C' data-ref="575C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::Flags" title='llvm::outliner::Candidate::Flags' data-ref="llvm::outliner::Candidate::Flags">Flags</a> &amp; <a class="enum" href="#MachineOutlinerMBBFlags::UnsafeRegsDead" title='MachineOutlinerMBBFlags::UnsafeRegsDead' data-ref="MachineOutlinerMBBFlags::UnsafeRegsDead">UnsafeRegsDead</a>)</td></tr>
<tr><th id="4888">4888</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4889">4889</th><td>    C.initLRU(TRI);</td></tr>
<tr><th id="4890">4890</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="local col6 decl" id="576LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="576LRU">LRU</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#30" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKS0_"></a><a class="local col5 ref" href="#575C" title='C' data-ref="575C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU">LRU</a>;</td></tr>
<tr><th id="4891">4891</th><td>    <b>return</b> (!LRU.available(AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>) || !LRU.available(AArch64::<span class='error' title="no member named &apos;W17&apos; in namespace &apos;llvm::AArch64&apos;">W17</span>) ||</td></tr>
<tr><th id="4892">4892</th><td>            !LRU.available(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>));</td></tr>
<tr><th id="4893">4893</th><td>  };</td></tr>
<tr><th id="4894">4894</th><td></td></tr>
<tr><th id="4895">4895</th><td>  <i>// Are there any candidates where those registers are live?</i></td></tr>
<tr><th id="4896">4896</th><td>  <b>if</b> (!(<a class="local col1 ref" href="#571FlagsSetInAll" title='FlagsSetInAll' data-ref="571FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="enum" href="#MachineOutlinerMBBFlags::UnsafeRegsDead" title='MachineOutlinerMBBFlags::UnsafeRegsDead' data-ref="MachineOutlinerMBBFlags::UnsafeRegsDead">UnsafeRegsDead</a>)) {</td></tr>
<tr><th id="4897">4897</th><td>    <i>// Erase every candidate that violates the restrictions above. (It could be</i></td></tr>
<tr><th id="4898">4898</th><td><i>    // true that we have viable candidates, so it's not worth bailing out in</i></td></tr>
<tr><th id="4899">4899</th><td><i>    // the case that, say, 1 out of 20 candidates violate the restructions.)</i></td></tr>
<tr><th id="4900">4900</th><td>    <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt9remove_ifT_S_T0_" title='std::remove_if' data-ref="_ZSt9remove_ifT_S_T0_">remove_if</a>(<a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="4901">4901</th><td>                                              <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="4902">4902</th><td>                                              <a class="local col4 ref" href="#574CantGuaranteeValueAcrossCall" title='CantGuaranteeValueAcrossCall' data-ref="574CantGuaranteeValueAcrossCall">CantGuaranteeValueAcrossCall</a>),</td></tr>
<tr><th id="4903">4903</th><td>                               <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="4904">4904</th><td></td></tr>
<tr><th id="4905">4905</th><td>    <i>// If the sequence doesn't have enough candidates left, then we're done.</i></td></tr>
<tr><th id="4906">4906</th><td>    <b>if</b> (<a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt; <var>2</var>)</td></tr>
<tr><th id="4907">4907</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="4908">4908</th><td>  }</td></tr>
<tr><th id="4909">4909</th><td></td></tr>
<tr><th id="4910">4910</th><td>  <i>// At this point, we have only "safe" candidates to outline. Figure out</i></td></tr>
<tr><th id="4911">4911</th><td><i>  // frame + call instruction information.</i></td></tr>
<tr><th id="4912">4912</th><td></td></tr>
<tr><th id="4913">4913</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="577LastInstrOpcode" title='LastInstrOpcode' data-type='unsigned int' data-ref="577LastInstrOpcode">LastInstrOpcode</dfn> = <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4914">4914</th><td></td></tr>
<tr><th id="4915">4915</th><td>  <i>// Helper lambda which sets call information for every candidate.</i></td></tr>
<tr><th id="4916">4916</th><td>  <em>auto</em> <dfn class="local col8 decl" id="578SetCandidateCallInfo" title='SetCandidateCallInfo' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:4917:7)' data-ref="578SetCandidateCallInfo">SetCandidateCallInfo</dfn> =</td></tr>
<tr><th id="4917">4917</th><td>      [&amp;RepeatedSequenceLocs](<em>unsigned</em> <dfn class="local col9 decl" id="579CallID" title='CallID' data-type='unsigned int' data-ref="579CallID">CallID</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="580NumBytesForCall" title='NumBytesForCall' data-type='unsigned int' data-ref="580NumBytesForCall">NumBytesForCall</dfn>) {</td></tr>
<tr><th id="4918">4918</th><td>        <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="581C" title='C' data-type='outliner::Candidate &amp;' data-ref="581C">C</dfn> : <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>)</td></tr>
<tr><th id="4919">4919</th><td>          <a class="local col1 ref" href="#581C" title='C' data-ref="581C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="local col9 ref" href="#579CallID" title='CallID' data-ref="579CallID">CallID</a>, <a class="local col0 ref" href="#580NumBytesForCall" title='NumBytesForCall' data-ref="580NumBytesForCall">NumBytesForCall</a>);</td></tr>
<tr><th id="4920">4920</th><td>      };</td></tr>
<tr><th id="4921">4921</th><td></td></tr>
<tr><th id="4922">4922</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="582FrameID" title='FrameID' data-type='unsigned int' data-ref="582FrameID">FrameID</dfn> = <a class="enum" href="#MachineOutlinerClass::MachineOutlinerDefault" title='MachineOutlinerClass::MachineOutlinerDefault' data-ref="MachineOutlinerClass::MachineOutlinerDefault">MachineOutlinerDefault</a>;</td></tr>
<tr><th id="4923">4923</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="583NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-type='unsigned int' data-ref="583NumBytesToCreateFrame">NumBytesToCreateFrame</dfn> = <var>4</var>;</td></tr>
<tr><th id="4924">4924</th><td></td></tr>
<tr><th id="4925">4925</th><td>  <em>bool</em> <dfn class="local col4 decl" id="584HasBTI" title='HasBTI' data-type='bool' data-ref="584HasBTI">HasBTI</dfn> = <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, [](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col5 decl" id="585C" title='C' data-type='outliner::Candidate &amp;' data-ref="585C">C</dfn>) {</td></tr>
<tr><th id="4926">4926</th><td>    <b>return</b> <a class="local col5 ref" href="#585C" title='C' data-ref="585C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"branch-target-enforcement"</q>);</td></tr>
<tr><th id="4927">4927</th><td>  });</td></tr>
<tr><th id="4928">4928</th><td></td></tr>
<tr><th id="4929">4929</th><td>  <i>// Returns true if an instructions is safe to fix up, false otherwise.</i></td></tr>
<tr><th id="4930">4930</th><td>  <em>auto</em> <dfn class="local col6 decl" id="586IsSafeToFixup" title='IsSafeToFixup' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:4930:24)' data-ref="586IsSafeToFixup">IsSafeToFixup</dfn> = [<b>this</b>, &amp;TRI](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="587MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="587MI">MI</dfn>) {</td></tr>
<tr><th id="4931">4931</th><td>    <b>if</b> (<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="4932">4932</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4933">4933</th><td></td></tr>
<tr><th id="4934">4934</th><td>    <b>if</b> (!MI.modifiesRegister(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, &amp;TRI) &amp;&amp;</td></tr>
<tr><th id="4935">4935</th><td>        !MI.readsRegister(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, &amp;TRI))</td></tr>
<tr><th id="4936">4936</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4937">4937</th><td></td></tr>
<tr><th id="4938">4938</th><td>    <i>// Any modification of SP will break our code to save/restore LR.</i></td></tr>
<tr><th id="4939">4939</th><td><i>    // FIXME: We could handle some instructions which add a constant</i></td></tr>
<tr><th id="4940">4940</th><td><i>    // offset to SP, with a bit more work.</i></td></tr>
<tr><th id="4941">4941</th><td>    <b>if</b> (MI.modifiesRegister(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, &amp;TRI))</td></tr>
<tr><th id="4942">4942</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4943">4943</th><td></td></tr>
<tr><th id="4944">4944</th><td>    <i>// At this point, we have a stack instruction that we might need to</i></td></tr>
<tr><th id="4945">4945</th><td><i>    // fix up. We'll handle it if it's a load or store.</i></td></tr>
<tr><th id="4946">4946</th><td>    <b>if</b> (<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>()) {</td></tr>
<tr><th id="4947">4947</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="588Base" title='Base' data-type='const llvm::MachineOperand *' data-ref="588Base">Base</dfn>; <i>// Filled with the base operand of MI.</i></td></tr>
<tr><th id="4948">4948</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="589Offset" title='Offset' data-type='int64_t' data-ref="589Offset">Offset</dfn>;             <i>// Filled with the offset of MI.</i></td></tr>
<tr><th id="4949">4949</th><td></td></tr>
<tr><th id="4950">4950</th><td>      <i>// Does it allow us to offset the base operand and is the base the</i></td></tr>
<tr><th id="4951">4951</th><td><i>      // register SP?</i></td></tr>
<tr><th id="4952">4952</th><td>      <b>if</b> (!getMemOperandWithOffset(MI, Base, Offset, &amp;TRI) || !Base-&gt;isReg() ||</td></tr>
<tr><th id="4953">4953</th><td>          Base-&gt;getReg() != AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="4954">4954</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4955">4955</th><td></td></tr>
<tr><th id="4956">4956</th><td>      <i>// Find the minimum/maximum offset for this instruction and check</i></td></tr>
<tr><th id="4957">4957</th><td><i>      // if fixing it up would be in range.</i></td></tr>
<tr><th id="4958">4958</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="590MinOffset" title='MinOffset' data-type='int64_t' data-ref="590MinOffset">MinOffset</dfn>,</td></tr>
<tr><th id="4959">4959</th><td>          <dfn class="local col1 decl" id="591MaxOffset" title='MaxOffset' data-type='int64_t' data-ref="591MaxOffset">MaxOffset</dfn>;  <i>// Unscaled offsets for the instruction.</i></td></tr>
<tr><th id="4960">4960</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="592Scale" title='Scale' data-type='unsigned int' data-ref="592Scale">Scale</dfn>; <i>// The scale to multiply the offsets by.</i></td></tr>
<tr><th id="4961">4961</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="593DummyWidth" title='DummyWidth' data-type='unsigned int' data-ref="593DummyWidth">DummyWidth</dfn>;</td></tr>
<tr><th id="4962">4962</th><td>      <a class="member" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</a>(<a class="local col7 ref" href="#587MI" title='MI' data-ref="587MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col2 ref" href="#592Scale" title='Scale' data-ref="592Scale">Scale</a></span>, <span class='refarg'><a class="local col3 ref" href="#593DummyWidth" title='DummyWidth' data-ref="593DummyWidth">DummyWidth</a></span>, <span class='refarg'><a class="local col0 ref" href="#590MinOffset" title='MinOffset' data-ref="590MinOffset">MinOffset</a></span>, <span class='refarg'><a class="local col1 ref" href="#591MaxOffset" title='MaxOffset' data-ref="591MaxOffset">MaxOffset</a></span>);</td></tr>
<tr><th id="4963">4963</th><td></td></tr>
<tr><th id="4964">4964</th><td>      <a class="local col9 ref" href="#589Offset" title='Offset' data-ref="589Offset">Offset</a> += <var>16</var>; <i>// Update the offset to what it would be if we outlined.</i></td></tr>
<tr><th id="4965">4965</th><td>      <b>if</b> (<a class="local col9 ref" href="#589Offset" title='Offset' data-ref="589Offset">Offset</a> &lt; <a class="local col0 ref" href="#590MinOffset" title='MinOffset' data-ref="590MinOffset">MinOffset</a> * <a class="local col2 ref" href="#592Scale" title='Scale' data-ref="592Scale">Scale</a> || <a class="local col9 ref" href="#589Offset" title='Offset' data-ref="589Offset">Offset</a> &gt; <a class="local col1 ref" href="#591MaxOffset" title='MaxOffset' data-ref="591MaxOffset">MaxOffset</a> * <a class="local col2 ref" href="#592Scale" title='Scale' data-ref="592Scale">Scale</a>)</td></tr>
<tr><th id="4966">4966</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4967">4967</th><td></td></tr>
<tr><th id="4968">4968</th><td>      <i>// It's in range, so we can outline it.</i></td></tr>
<tr><th id="4969">4969</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4970">4970</th><td>    }</td></tr>
<tr><th id="4971">4971</th><td></td></tr>
<tr><th id="4972">4972</th><td>    <i>// FIXME: Add handling for instructions like "add x0, sp, #8".</i></td></tr>
<tr><th id="4973">4973</th><td><i></i></td></tr>
<tr><th id="4974">4974</th><td><i>    // We can't fix it up, so don't outline it.</i></td></tr>
<tr><th id="4975">4975</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4976">4976</th><td>  };</td></tr>
<tr><th id="4977">4977</th><td></td></tr>
<tr><th id="4978">4978</th><td>  <i>// True if it's possible to fix up each stack instruction in this sequence.</i></td></tr>
<tr><th id="4979">4979</th><td><i>  // Important for frames/call variants that modify the stack.</i></td></tr>
<tr><th id="4980">4980</th><td>  <em>bool</em> <dfn class="local col4 decl" id="594AllStackInstrsSafe" title='AllStackInstrsSafe' data-type='bool' data-ref="594AllStackInstrsSafe">AllStackInstrsSafe</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(</td></tr>
<tr><th id="4981">4981</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv">back</a>()), <a class="local col6 ref" href="#586IsSafeToFixup" title='IsSafeToFixup' data-ref="586IsSafeToFixup">IsSafeToFixup</a>);</td></tr>
<tr><th id="4982">4982</th><td></td></tr>
<tr><th id="4983">4983</th><td>  <i>// If the last instruction in any candidate is a terminator, then we should</i></td></tr>
<tr><th id="4984">4984</th><td><i>  // tail call all of the candidates.</i></td></tr>
<tr><th id="4985">4985</th><td>  <b>if</b> (<a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="4986">4986</th><td>    <a class="local col2 ref" href="#582FrameID" title='FrameID' data-ref="582FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</a>;</td></tr>
<tr><th id="4987">4987</th><td>    <a class="local col3 ref" href="#583NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="583NumBytesToCreateFrame">NumBytesToCreateFrame</a> = <var>0</var>;</td></tr>
<tr><th id="4988">4988</th><td>    <a class="local col8 ref" href="#578SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="578SetCandidateCallInfo">SetCandidateCallInfo</a>(<a class="enum" href="#MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</a>, <var>4</var>);</td></tr>
<tr><th id="4989">4989</th><td>  }</td></tr>
<tr><th id="4990">4990</th><td></td></tr>
<tr><th id="4991">4991</th><td>  <b>else</b> <b>if</b> (LastInstrOpcode == AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span> ||</td></tr>
<tr><th id="4992">4992</th><td>           (LastInstrOpcode == AArch64::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::AArch64&apos;">BLR</span> &amp;&amp; !HasBTI)) {</td></tr>
<tr><th id="4993">4993</th><td>    <i>// FIXME: Do we need to check if the code after this uses the value of LR?</i></td></tr>
<tr><th id="4994">4994</th><td>    <a class="local col2 ref" href="#582FrameID" title='FrameID' data-ref="582FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a>;</td></tr>
<tr><th id="4995">4995</th><td>    <a class="local col3 ref" href="#583NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="583NumBytesToCreateFrame">NumBytesToCreateFrame</a> = <var>0</var>;</td></tr>
<tr><th id="4996">4996</th><td>    <a class="local col8 ref" href="#578SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="578SetCandidateCallInfo">SetCandidateCallInfo</a>(<a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a>, <var>4</var>);</td></tr>
<tr><th id="4997">4997</th><td>  }</td></tr>
<tr><th id="4998">4998</th><td></td></tr>
<tr><th id="4999">4999</th><td>  <b>else</b> {</td></tr>
<tr><th id="5000">5000</th><td>    <i>// We need to decide how to emit calls + frames. We can always emit the same</i></td></tr>
<tr><th id="5001">5001</th><td><i>    // frame if we don't need to save to the stack. If we have to save to the</i></td></tr>
<tr><th id="5002">5002</th><td><i>    // stack, then we need a different frame.</i></td></tr>
<tr><th id="5003">5003</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="595NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-type='unsigned int' data-ref="595NumBytesNoStackCalls">NumBytesNoStackCalls</dfn> = <var>0</var>;</td></tr>
<tr><th id="5004">5004</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="596CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-type='std::vector&lt;outliner::Candidate&gt;' data-ref="596CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</dfn>;</td></tr>
<tr><th id="5005">5005</th><td></td></tr>
<tr><th id="5006">5006</th><td>    <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="597C" title='C' data-type='outliner::Candidate &amp;' data-ref="597C">C</dfn> : <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>) {</td></tr>
<tr><th id="5007">5007</th><td>      C.initLRU(TRI);</td></tr>
<tr><th id="5008">5008</th><td></td></tr>
<tr><th id="5009">5009</th><td>      <i>// Is LR available? If so, we don't need a save.</i></td></tr>
<tr><th id="5010">5010</th><td>      <b>if</b> (C.LRU.available(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)) {</td></tr>
<tr><th id="5011">5011</th><td>        <a class="local col5 ref" href="#595NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="595NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <var>4</var>;</td></tr>
<tr><th id="5012">5012</th><td>        <a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerClass::MachineOutlinerNoLRSave" title='MachineOutlinerClass::MachineOutlinerNoLRSave' data-ref="MachineOutlinerClass::MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>, <var>4</var>);</td></tr>
<tr><th id="5013">5013</th><td>        <a class="local col6 ref" href="#596CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="596CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>);</td></tr>
<tr><th id="5014">5014</th><td>      }</td></tr>
<tr><th id="5015">5015</th><td></td></tr>
<tr><th id="5016">5016</th><td>      <i>// Is an unused register available? If so, we won't modify the stack, so</i></td></tr>
<tr><th id="5017">5017</th><td><i>      // we can outline with the same frame type as those that don't save LR.</i></td></tr>
<tr><th id="5018">5018</th><td>      <b>else</b> <b>if</b> (<a class="member" href="#_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>)) {</td></tr>
<tr><th id="5019">5019</th><td>        <a class="local col5 ref" href="#595NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="595NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <var>12</var>;</td></tr>
<tr><th id="5020">5020</th><td>        <a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerClass::MachineOutlinerRegSave" title='MachineOutlinerClass::MachineOutlinerRegSave' data-ref="MachineOutlinerClass::MachineOutlinerRegSave">MachineOutlinerRegSave</a>, <var>12</var>);</td></tr>
<tr><th id="5021">5021</th><td>        <a class="local col6 ref" href="#596CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="596CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>);</td></tr>
<tr><th id="5022">5022</th><td>      }</td></tr>
<tr><th id="5023">5023</th><td></td></tr>
<tr><th id="5024">5024</th><td>      <i>// Is SP used in the sequence at all? If not, we don't have to modify</i></td></tr>
<tr><th id="5025">5025</th><td><i>      // the stack, so we are guaranteed to get the same frame.</i></td></tr>
<tr><th id="5026">5026</th><td>      <b>else</b> <b>if</b> (C.UsedInSequence.available(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)) {</td></tr>
<tr><th id="5027">5027</th><td>        <a class="local col5 ref" href="#595NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="595NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <var>12</var>;</td></tr>
<tr><th id="5028">5028</th><td>        <a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerClass::MachineOutlinerDefault" title='MachineOutlinerClass::MachineOutlinerDefault' data-ref="MachineOutlinerClass::MachineOutlinerDefault">MachineOutlinerDefault</a>, <var>12</var>);</td></tr>
<tr><th id="5029">5029</th><td>        <a class="local col6 ref" href="#596CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="596CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#597C" title='C' data-ref="597C">C</a>);</td></tr>
<tr><th id="5030">5030</th><td>      }</td></tr>
<tr><th id="5031">5031</th><td></td></tr>
<tr><th id="5032">5032</th><td>      <i>// If we outline this, we need to modify the stack. Pretend we don't</i></td></tr>
<tr><th id="5033">5033</th><td><i>      // outline this by saving all of its bytes.</i></td></tr>
<tr><th id="5034">5034</th><td>      <b>else</b> {</td></tr>
<tr><th id="5035">5035</th><td>        <a class="local col5 ref" href="#595NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="595NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <a class="local col8 ref" href="#568SequenceSize" title='SequenceSize' data-ref="568SequenceSize">SequenceSize</a>;</td></tr>
<tr><th id="5036">5036</th><td>      }</td></tr>
<tr><th id="5037">5037</th><td>    }</td></tr>
<tr><th id="5038">5038</th><td></td></tr>
<tr><th id="5039">5039</th><td>    <i>// If there are no places where we have to save LR, then note that we</i></td></tr>
<tr><th id="5040">5040</th><td><i>    // don't have to update the stack. Otherwise, give every candidate the</i></td></tr>
<tr><th id="5041">5041</th><td><i>    // default call type, as long as it's safe to do so.</i></td></tr>
<tr><th id="5042">5042</th><td>    <b>if</b> (!<a class="local col4 ref" href="#594AllStackInstrsSafe" title='AllStackInstrsSafe' data-ref="594AllStackInstrsSafe">AllStackInstrsSafe</a> ||</td></tr>
<tr><th id="5043">5043</th><td>        <a class="local col5 ref" href="#595NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="595NumBytesNoStackCalls">NumBytesNoStackCalls</a> &lt;= <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() * <var>12</var>) {</td></tr>
<tr><th id="5044">5044</th><td>      <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="local col6 ref" href="#596CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="596CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>;</td></tr>
<tr><th id="5045">5045</th><td>      <a class="local col2 ref" href="#582FrameID" title='FrameID' data-ref="582FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerClass::MachineOutlinerNoLRSave" title='MachineOutlinerClass::MachineOutlinerNoLRSave' data-ref="MachineOutlinerClass::MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>;</td></tr>
<tr><th id="5046">5046</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5047">5047</th><td>      <a class="local col8 ref" href="#578SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="578SetCandidateCallInfo">SetCandidateCallInfo</a>(<a class="enum" href="#MachineOutlinerClass::MachineOutlinerDefault" title='MachineOutlinerClass::MachineOutlinerDefault' data-ref="MachineOutlinerClass::MachineOutlinerDefault">MachineOutlinerDefault</a>, <var>12</var>);</td></tr>
<tr><th id="5048">5048</th><td>    }</td></tr>
<tr><th id="5049">5049</th><td></td></tr>
<tr><th id="5050">5050</th><td>    <i>// If we dropped all of the candidates, bail out here.</i></td></tr>
<tr><th id="5051">5051</th><td>    <b>if</b> (<a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt; <var>2</var>) {</td></tr>
<tr><th id="5052">5052</th><td>      <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="5053">5053</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="5054">5054</th><td>    }</td></tr>
<tr><th id="5055">5055</th><td>  }</td></tr>
<tr><th id="5056">5056</th><td></td></tr>
<tr><th id="5057">5057</th><td>  <i>// Does every candidate's MBB contain a call? If so, then we might have a call</i></td></tr>
<tr><th id="5058">5058</th><td><i>  // in the range.</i></td></tr>
<tr><th id="5059">5059</th><td>  <b>if</b> (<a class="local col1 ref" href="#571FlagsSetInAll" title='FlagsSetInAll' data-ref="571FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#MachineOutlinerMBBFlags::HasCalls" title='MachineOutlinerMBBFlags::HasCalls' data-ref="MachineOutlinerMBBFlags::HasCalls">HasCalls</a>) {</td></tr>
<tr><th id="5060">5060</th><td>    <i>// Check if the range contains a call. These require a save + restore of the</i></td></tr>
<tr><th id="5061">5061</th><td><i>    // link register.</i></td></tr>
<tr><th id="5062">5062</th><td>    <em>bool</em> <dfn class="local col8 decl" id="598ModStackToSaveLR" title='ModStackToSaveLR' data-type='bool' data-ref="598ModStackToSaveLR">ModStackToSaveLR</dfn> = <b>false</b>;</td></tr>
<tr><th id="5063">5063</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6any_ofT_S_T0_" title='std::any_of' data-ref="_ZSt6any_ofT_S_T0_">any_of</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv">back</a>(),</td></tr>
<tr><th id="5064">5064</th><td>                    [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="599MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="599MI">MI</dfn>) { <b>return</b> <a class="local col9 ref" href="#599MI" title='MI' data-ref="599MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); }))</td></tr>
<tr><th id="5065">5065</th><td>      <a class="local col8 ref" href="#598ModStackToSaveLR" title='ModStackToSaveLR' data-ref="598ModStackToSaveLR">ModStackToSaveLR</a> = <b>true</b>;</td></tr>
<tr><th id="5066">5066</th><td></td></tr>
<tr><th id="5067">5067</th><td>    <i>// Handle the last instruction separately. If this is a tail call, then the</i></td></tr>
<tr><th id="5068">5068</th><td><i>    // last instruction is a call. We don't want to save + restore in this case.</i></td></tr>
<tr><th id="5069">5069</th><td><i>    // However, it could be possible that the last instruction is a call without</i></td></tr>
<tr><th id="5070">5070</th><td><i>    // it being valid to tail call this sequence. We should consider this as</i></td></tr>
<tr><th id="5071">5071</th><td><i>    // well.</i></td></tr>
<tr><th id="5072">5072</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#582FrameID" title='FrameID' data-ref="582FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a> &amp;&amp;</td></tr>
<tr><th id="5073">5073</th><td>             <a class="local col2 ref" href="#582FrameID" title='FrameID' data-ref="582FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</a> &amp;&amp; <a class="local col7 ref" href="#567FirstCand" title='FirstCand' data-ref="567FirstCand">FirstCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="5074">5074</th><td>      <a class="local col8 ref" href="#598ModStackToSaveLR" title='ModStackToSaveLR' data-ref="598ModStackToSaveLR">ModStackToSaveLR</a> = <b>true</b>;</td></tr>
<tr><th id="5075">5075</th><td></td></tr>
<tr><th id="5076">5076</th><td>    <b>if</b> (<a class="local col8 ref" href="#598ModStackToSaveLR" title='ModStackToSaveLR' data-ref="598ModStackToSaveLR">ModStackToSaveLR</a>) {</td></tr>
<tr><th id="5077">5077</th><td>      <i>// We can't fix up the stack. Bail out.</i></td></tr>
<tr><th id="5078">5078</th><td>      <b>if</b> (!<a class="local col4 ref" href="#594AllStackInstrsSafe" title='AllStackInstrsSafe' data-ref="594AllStackInstrsSafe">AllStackInstrsSafe</a>) {</td></tr>
<tr><th id="5079">5079</th><td>        <a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="5080">5080</th><td>        <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="5081">5081</th><td>      }</td></tr>
<tr><th id="5082">5082</th><td></td></tr>
<tr><th id="5083">5083</th><td>      <i>// Save + restore LR.</i></td></tr>
<tr><th id="5084">5084</th><td>      <a class="local col3 ref" href="#583NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="583NumBytesToCreateFrame">NumBytesToCreateFrame</a> += <var>8</var>;</td></tr>
<tr><th id="5085">5085</th><td>    }</td></tr>
<tr><th id="5086">5086</th><td>  }</td></tr>
<tr><th id="5087">5087</th><td></td></tr>
<tr><th id="5088">5088</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj">(</a><a class="local col6 ref" href="#566RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="566RepeatedSequenceLocs">RepeatedSequenceLocs</a>, <a class="local col8 ref" href="#568SequenceSize" title='SequenceSize' data-ref="568SequenceSize">SequenceSize</a>,</td></tr>
<tr><th id="5089">5089</th><td>                                    <a class="local col3 ref" href="#583NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="583NumBytesToCreateFrame">NumBytesToCreateFrame</a>, <a class="local col2 ref" href="#582FrameID" title='FrameID' data-ref="582FrameID">FrameID</a>);</td></tr>
<tr><th id="5090">5090</th><td>}</td></tr>
<tr><th id="5091">5091</th><td></td></tr>
<tr><th id="5092">5092</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(</td></tr>
<tr><th id="5093">5093</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="600MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="600MF">MF</dfn>, <em>bool</em> <dfn class="local col1 decl" id="601OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="601OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="5094">5094</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col2 decl" id="602F" title='F' data-type='const llvm::Function &amp;' data-ref="602F">F</dfn> = <a class="local col0 ref" href="#600MF" title='MF' data-ref="600MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="5095">5095</th><td></td></tr>
<tr><th id="5096">5096</th><td>  <i>// Can F be deduplicated by the linker? If it can, don't outline from it.</i></td></tr>
<tr><th id="5097">5097</th><td>  <b>if</b> (!<a class="local col1 ref" href="#601OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-ref="601OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</a> &amp;&amp; <a class="local col2 ref" href="#602F" title='F' data-ref="602F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" title='llvm::GlobalValue::hasLinkOnceODRLinkage' data-ref="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv">hasLinkOnceODRLinkage</a>())</td></tr>
<tr><th id="5098">5098</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5099">5099</th><td></td></tr>
<tr><th id="5100">5100</th><td>  <i>// Don't outline from functions with section markings; the program could</i></td></tr>
<tr><th id="5101">5101</th><td><i>  // expect that all the code is in the named section.</i></td></tr>
<tr><th id="5102">5102</th><td><i>  // FIXME: Allow outlining from multiple functions with the same section</i></td></tr>
<tr><th id="5103">5103</th><td><i>  // marking.</i></td></tr>
<tr><th id="5104">5104</th><td>  <b>if</b> (<a class="local col2 ref" href="#602F" title='F' data-ref="602F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalObject.h.html#_ZNK4llvm12GlobalObject10hasSectionEv" title='llvm::GlobalObject::hasSection' data-ref="_ZNK4llvm12GlobalObject10hasSectionEv">hasSection</a>())</td></tr>
<tr><th id="5105">5105</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5106">5106</th><td></td></tr>
<tr><th id="5107">5107</th><td>  <i>// Outlining from functions with redzones is unsafe since the outliner may</i></td></tr>
<tr><th id="5108">5108</th><td><i>  // modify the stack. Check if hasRedZone is true or unknown; if yes, don't</i></td></tr>
<tr><th id="5109">5109</th><td><i>  // outline from it.</i></td></tr>
<tr><th id="5110">5110</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col3 decl" id="603AFI" title='AFI' data-type='llvm::AArch64FunctionInfo *' data-ref="603AFI">AFI</dfn> = <a class="local col0 ref" href="#600MF" title='MF' data-ref="600MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="5111">5111</th><td>  <b>if</b> (!<a class="local col3 ref" href="#603AFI" title='AFI' data-ref="603AFI">AFI</a> || <a class="local col3 ref" href="#603AFI" title='AFI' data-ref="603AFI">AFI</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo10hasRedZoneEv" title='llvm::AArch64FunctionInfo::hasRedZone' data-ref="_ZNK4llvm19AArch64FunctionInfo10hasRedZoneEv">hasRedZone</a>().<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNO4llvm8Optional10getValueOrEOT_" title='llvm::Optional::getValueOr' data-ref="_ZNO4llvm8Optional10getValueOrEOT_">getValueOr</a>(<b>true</b>))</td></tr>
<tr><th id="5112">5112</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5113">5113</th><td></td></tr>
<tr><th id="5114">5114</th><td>  <i>// It's safe to outline from MF.</i></td></tr>
<tr><th id="5115">5115</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5116">5116</th><td>}</td></tr>
<tr><th id="5117">5117</th><td></td></tr>
<tr><th id="5118">5118</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="604MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="604MBB">MBB</dfn>,</td></tr>
<tr><th id="5119">5119</th><td>                                              <em>unsigned</em> &amp;<dfn class="local col5 decl" id="605Flags" title='Flags' data-type='unsigned int &amp;' data-ref="605Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="5120">5120</th><td>  <i>// Check if LR is available through all of the MBB. If it's not, then set</i></td></tr>
<tr><th id="5121">5121</th><td><i>  // a flag.</i></td></tr>
<tr><th id="5122">5122</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.getParent()-&gt;getRegInfo().tracksLiveness() &amp;&amp; &quot;Suitable Machine Function for outlining must track liveness&quot;) ? void (0) : __assert_fail (&quot;MBB.getParent()-&gt;getRegInfo().tracksLiveness() &amp;&amp; \&quot;Suitable Machine Function for outlining must track liveness\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 5123, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#604MBB" title='MBB' data-ref="604MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>() &amp;&amp;</td></tr>
<tr><th id="5123">5123</th><td>         <q>"Suitable Machine Function for outlining must track liveness"</q>);</td></tr>
<tr><th id="5124">5124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::LiveRegUnits&apos;"><dfn class="local col6 decl" id="606LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="606LRU">LRU</dfn></span>(getRegisterInfo());</td></tr>
<tr><th id="5125">5125</th><td></td></tr>
<tr><th id="5126">5126</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt8for_eachT_S_T0_" title='std::for_each' data-ref="_ZSt8for_eachT_S_T0_">for_each</a>(<a class="local col4 ref" href="#604MBB" title='MBB' data-ref="604MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col4 ref" href="#604MBB" title='MBB' data-ref="604MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(),</td></tr>
<tr><th id="5127">5127</th><td>                [&amp;LRU](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="607MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="607MI">MI</dfn>) { LRU.accumulate(MI); });</td></tr>
<tr><th id="5128">5128</th><td></td></tr>
<tr><th id="5129">5129</th><td>  <i>// Check if each of the unsafe registers are available...</i></td></tr>
<tr><th id="5130">5130</th><td>  <em>bool</em> <dfn class="local col8 decl" id="608W16AvailableInBlock" title='W16AvailableInBlock' data-type='bool' data-ref="608W16AvailableInBlock">W16AvailableInBlock</dfn> = LRU.available(AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>);</td></tr>
<tr><th id="5131">5131</th><td>  <em>bool</em> <dfn class="local col9 decl" id="609W17AvailableInBlock" title='W17AvailableInBlock' data-type='bool' data-ref="609W17AvailableInBlock">W17AvailableInBlock</dfn> = LRU.available(AArch64::<span class='error' title="no member named &apos;W17&apos; in namespace &apos;llvm::AArch64&apos;">W17</span>);</td></tr>
<tr><th id="5132">5132</th><td>  <em>bool</em> <dfn class="local col0 decl" id="610NZCVAvailableInBlock" title='NZCVAvailableInBlock' data-type='bool' data-ref="610NZCVAvailableInBlock">NZCVAvailableInBlock</dfn> = LRU.available(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>);</td></tr>
<tr><th id="5133">5133</th><td></td></tr>
<tr><th id="5134">5134</th><td>  <i>// If all of these are dead (and not live out), we know we don't have to check</i></td></tr>
<tr><th id="5135">5135</th><td><i>  // them later.</i></td></tr>
<tr><th id="5136">5136</th><td>  <b>if</b> (<a class="local col8 ref" href="#608W16AvailableInBlock" title='W16AvailableInBlock' data-ref="608W16AvailableInBlock">W16AvailableInBlock</a> &amp;&amp; <a class="local col9 ref" href="#609W17AvailableInBlock" title='W17AvailableInBlock' data-ref="609W17AvailableInBlock">W17AvailableInBlock</a> &amp;&amp; <a class="local col0 ref" href="#610NZCVAvailableInBlock" title='NZCVAvailableInBlock' data-ref="610NZCVAvailableInBlock">NZCVAvailableInBlock</a>)</td></tr>
<tr><th id="5137">5137</th><td>    <a class="local col5 ref" href="#605Flags" title='Flags' data-ref="605Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#MachineOutlinerMBBFlags::UnsafeRegsDead" title='MachineOutlinerMBBFlags::UnsafeRegsDead' data-ref="MachineOutlinerMBBFlags::UnsafeRegsDead">UnsafeRegsDead</a>;</td></tr>
<tr><th id="5138">5138</th><td></td></tr>
<tr><th id="5139">5139</th><td>  <i>// Now, add the live outs to the set.</i></td></tr>
<tr><th id="5140">5140</th><td>  LRU.addLiveOuts(MBB);</td></tr>
<tr><th id="5141">5141</th><td></td></tr>
<tr><th id="5142">5142</th><td>  <i>// If any of these registers is available in the MBB, but also a live out of</i></td></tr>
<tr><th id="5143">5143</th><td><i>  // the block, then we know outlining is unsafe.</i></td></tr>
<tr><th id="5144">5144</th><td>  <b>if</b> (W16AvailableInBlock &amp;&amp; !LRU.available(AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>))</td></tr>
<tr><th id="5145">5145</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5146">5146</th><td>  <b>if</b> (W17AvailableInBlock &amp;&amp; !LRU.available(AArch64::<span class='error' title="no member named &apos;W17&apos; in namespace &apos;llvm::AArch64&apos;">W17</span>))</td></tr>
<tr><th id="5147">5147</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5148">5148</th><td>  <b>if</b> (NZCVAvailableInBlock &amp;&amp; !LRU.available(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>))</td></tr>
<tr><th id="5149">5149</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5150">5150</th><td></td></tr>
<tr><th id="5151">5151</th><td>  <i>// Check if there's a call inside this MachineBasicBlock. If there is, then</i></td></tr>
<tr><th id="5152">5152</th><td><i>  // set a flag.</i></td></tr>
<tr><th id="5153">5153</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col4 ref" href="#604MBB" title='MBB' data-ref="604MBB">MBB</a></span>, [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="611MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="611MI">MI</dfn>) { <b>return</b> <a class="local col1 ref" href="#611MI" title='MI' data-ref="611MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); }))</td></tr>
<tr><th id="5154">5154</th><td>    <a class="local col5 ref" href="#605Flags" title='Flags' data-ref="605Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#MachineOutlinerMBBFlags::HasCalls" title='MachineOutlinerMBBFlags::HasCalls' data-ref="MachineOutlinerMBBFlags::HasCalls">HasCalls</a>;</td></tr>
<tr><th id="5155">5155</th><td></td></tr>
<tr><th id="5156">5156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="612MF" title='MF' data-type='llvm::MachineFunction *' data-ref="612MF">MF</dfn> = <a class="local col4 ref" href="#604MBB" title='MBB' data-ref="604MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5157">5157</th><td></td></tr>
<tr><th id="5158">5158</th><td>  <i>// In the event that we outline, we may have to save LR. If there is an</i></td></tr>
<tr><th id="5159">5159</th><td><i>  // available register in the MBB, then we'll always save LR there. Check if</i></td></tr>
<tr><th id="5160">5160</th><td><i>  // this is true.</i></td></tr>
<tr><th id="5161">5161</th><td>  <em>bool</em> <dfn class="local col3 decl" id="613CanSaveLR" title='CanSaveLR' data-type='bool' data-ref="613CanSaveLR">CanSaveLR</dfn> = <b>false</b>;</td></tr>
<tr><th id="5162">5162</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="local col4 decl" id="614ARI" title='ARI' data-type='const llvm::AArch64RegisterInfo *' data-ref="614ARI">ARI</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::AArch64RegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> AArch64RegisterInfo *&gt;(</td></tr>
<tr><th id="5163">5163</th><td>      MF-&gt;getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="5164">5164</th><td></td></tr>
<tr><th id="5165">5165</th><td>  <i>// Check if there is an available register across the sequence that we can</i></td></tr>
<tr><th id="5166">5166</th><td><i>  // use.</i></td></tr>
<tr><th id="5167">5167</th><td>  <b>for</b> (<em>unsigned</em> Reg : AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>) {</td></tr>
<tr><th id="5168">5168</th><td>    <b>if</b> (!ARI-&gt;isReservedReg(*MF, Reg) &amp;&amp; Reg != AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span> &amp;&amp;</td></tr>
<tr><th id="5169">5169</th><td>        Reg != AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span> &amp;&amp; Reg != AArch64::<span class='error' title="no member named &apos;X17&apos; in namespace &apos;llvm::AArch64&apos;">X17</span> &amp;&amp; LRU.available(Reg)) {</td></tr>
<tr><th id="5170">5170</th><td>      CanSaveLR = <b>true</b>;</td></tr>
<tr><th id="5171">5171</th><td>      <b>break</b>;</td></tr>
<tr><th id="5172">5172</th><td>    }</td></tr>
<tr><th id="5173">5173</th><td>  }</td></tr>
<tr><th id="5174">5174</th><td></td></tr>
<tr><th id="5175">5175</th><td>  <i>// Check if we have a register we can save LR to, and if LR was used</i></td></tr>
<tr><th id="5176">5176</th><td><i>  // somewhere. If both of those things are true, then we need to evaluate the</i></td></tr>
<tr><th id="5177">5177</th><td><i>  // safety of outlining stack instructions later.</i></td></tr>
<tr><th id="5178">5178</th><td>  <b>if</b> (!CanSaveLR &amp;&amp; !LRU.available(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>))</td></tr>
<tr><th id="5179">5179</th><td>    <a class="local col5 ref" href="#605Flags" title='Flags' data-ref="605Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#MachineOutlinerMBBFlags::LRUnavailableSomewhere" title='MachineOutlinerMBBFlags::LRUnavailableSomewhere' data-ref="MachineOutlinerMBBFlags::LRUnavailableSomewhere">LRUnavailableSomewhere</a>;</td></tr>
<tr><th id="5180">5180</th><td></td></tr>
<tr><th id="5181">5181</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5182">5182</th><td>}</td></tr>
<tr><th id="5183">5183</th><td></td></tr>
<tr><th id="5184">5184</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a></td></tr>
<tr><th id="5185">5185</th><td><a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::AArch64InstrInfo::getOutliningType' data-ref="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="615MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="615MIT">MIT</dfn>,</td></tr>
<tr><th id="5186">5186</th><td>                                   <em>unsigned</em> <dfn class="local col6 decl" id="616Flags" title='Flags' data-type='unsigned int' data-ref="616Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="5187">5187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="617MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="617MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#615MIT" title='MIT' data-ref="615MIT">MIT</a>;</td></tr>
<tr><th id="5188">5188</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="618MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="618MBB">MBB</dfn> = <a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5189">5189</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="619MF" title='MF' data-type='llvm::MachineFunction *' data-ref="619MF">MF</dfn> = <a class="local col8 ref" href="#618MBB" title='MBB' data-ref="618MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5190">5190</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col0 decl" id="620FuncInfo" title='FuncInfo' data-type='llvm::AArch64FunctionInfo *' data-ref="620FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#619MF" title='MF' data-ref="619MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="5191">5191</th><td></td></tr>
<tr><th id="5192">5192</th><td>  <i>// Don't outline LOHs.</i></td></tr>
<tr><th id="5193">5193</th><td>  <b>if</b> (<a class="local col0 ref" href="#620FuncInfo" title='FuncInfo' data-ref="620FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv" title='llvm::AArch64FunctionInfo::getLOHRelated' data-ref="_ZNK4llvm19AArch64FunctionInfo13getLOHRelatedEv">getLOHRelated</a>().<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>))</td></tr>
<tr><th id="5194">5194</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5195">5195</th><td></td></tr>
<tr><th id="5196">5196</th><td>  <i>// Don't allow debug values to impact outlining type.</i></td></tr>
<tr><th id="5197">5197</th><td>  <b>if</b> (<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" title='llvm::MachineInstr::isIndirectDebugValue' data-ref="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv">isIndirectDebugValue</a>())</td></tr>
<tr><th id="5198">5198</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Invisible" title='llvm::outliner::InstrType::Invisible' data-ref="llvm::outliner::InstrType::Invisible">Invisible</a>;</td></tr>
<tr><th id="5199">5199</th><td></td></tr>
<tr><th id="5200">5200</th><td>  <i>// At this point, KILL instructions don't really tell us much so we can go</i></td></tr>
<tr><th id="5201">5201</th><td><i>  // ahead and skip over them.</i></td></tr>
<tr><th id="5202">5202</th><td>  <b>if</b> (<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="5203">5203</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Invisible" title='llvm::outliner::InstrType::Invisible' data-ref="llvm::outliner::InstrType::Invisible">Invisible</a>;</td></tr>
<tr><th id="5204">5204</th><td></td></tr>
<tr><th id="5205">5205</th><td>  <i>// Is this a terminator for a basic block?</i></td></tr>
<tr><th id="5206">5206</th><td>  <b>if</b> (<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="5207">5207</th><td></td></tr>
<tr><th id="5208">5208</th><td>    <i>// Is this the end of a function?</i></td></tr>
<tr><th id="5209">5209</th><td>    <b>if</b> (<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="5210">5210</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Legal" title='llvm::outliner::InstrType::Legal' data-ref="llvm::outliner::InstrType::Legal">Legal</a>;</td></tr>
<tr><th id="5211">5211</th><td></td></tr>
<tr><th id="5212">5212</th><td>    <i>// It's not, so don't outline it.</i></td></tr>
<tr><th id="5213">5213</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5214">5214</th><td>  }</td></tr>
<tr><th id="5215">5215</th><td></td></tr>
<tr><th id="5216">5216</th><td>  <i>// Make sure none of the operands are un-outlinable.</i></td></tr>
<tr><th id="5217">5217</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="621MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="621MOP">MOP</dfn> : <a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="5218">5218</th><td>    <b>if</b> (<a class="local col1 ref" href="#621MOP" title='MOP' data-ref="621MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col1 ref" href="#621MOP" title='MOP' data-ref="621MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() || <a class="local col1 ref" href="#621MOP" title='MOP' data-ref="621MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isCFIIndexEv" title='llvm::MachineOperand::isCFIIndex' data-ref="_ZNK4llvm14MachineOperand10isCFIIndexEv">isCFIIndex</a>() || <a class="local col1 ref" href="#621MOP" title='MOP' data-ref="621MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() ||</td></tr>
<tr><th id="5219">5219</th><td>        <a class="local col1 ref" href="#621MOP" title='MOP' data-ref="621MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>())</td></tr>
<tr><th id="5220">5220</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5221">5221</th><td></td></tr>
<tr><th id="5222">5222</th><td>    <i>// If it uses LR or W30 explicitly, then don't touch it.</i></td></tr>
<tr><th id="5223">5223</th><td>    <b>if</b> (MOP.isReg() &amp;&amp; !MOP.isImplicit() &amp;&amp;</td></tr>
<tr><th id="5224">5224</th><td>        (MOP.getReg() == AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span> || MOP.getReg() == AArch64::<span class='error' title="no member named &apos;W30&apos; in namespace &apos;llvm::AArch64&apos;">W30</span>))</td></tr>
<tr><th id="5225">5225</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5226">5226</th><td>  }</td></tr>
<tr><th id="5227">5227</th><td></td></tr>
<tr><th id="5228">5228</th><td>  <i>// Special cases for instructions that can always be outlined, but will fail</i></td></tr>
<tr><th id="5229">5229</th><td><i>  // the later tests. e.g, ADRPs, which are PC-relative use LR, but can always</i></td></tr>
<tr><th id="5230">5230</th><td><i>  // be outlined because they don't require a *specific* value to be in LR.</i></td></tr>
<tr><th id="5231">5231</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>)</td></tr>
<tr><th id="5232">5232</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Legal" title='llvm::outliner::InstrType::Legal' data-ref="llvm::outliner::InstrType::Legal">Legal</a>;</td></tr>
<tr><th id="5233">5233</th><td></td></tr>
<tr><th id="5234">5234</th><td>  <i>// If MI is a call we might be able to outline it. We don't want to outline</i></td></tr>
<tr><th id="5235">5235</th><td><i>  // any calls that rely on the position of items on the stack. When we outline</i></td></tr>
<tr><th id="5236">5236</th><td><i>  // something containing a call, we have to emit a save and restore of LR in</i></td></tr>
<tr><th id="5237">5237</th><td><i>  // the outlined function. Currently, this always happens by saving LR to the</i></td></tr>
<tr><th id="5238">5238</th><td><i>  // stack. Thus, if we outline, say, half the parameters for a function call</i></td></tr>
<tr><th id="5239">5239</th><td><i>  // plus the call, then we'll break the callee's expectations for the layout</i></td></tr>
<tr><th id="5240">5240</th><td><i>  // of the stack.</i></td></tr>
<tr><th id="5241">5241</th><td><i>  //</i></td></tr>
<tr><th id="5242">5242</th><td><i>  // FIXME: Allow calls to functions which construct a stack frame, as long</i></td></tr>
<tr><th id="5243">5243</th><td><i>  // as they don't access arguments on the stack.</i></td></tr>
<tr><th id="5244">5244</th><td><i>  // FIXME: Figure out some way to analyze functions defined in other modules.</i></td></tr>
<tr><th id="5245">5245</th><td><i>  // We should be able to compute the memory usage based on the IR calling</i></td></tr>
<tr><th id="5246">5246</th><td><i>  // convention, even if we can't see the definition.</i></td></tr>
<tr><th id="5247">5247</th><td>  <b>if</b> (<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="5248">5248</th><td>    <i>// Get the function associated with the call. Look at each operand and find</i></td></tr>
<tr><th id="5249">5249</th><td><i>    // the one that represents the callee and get its name.</i></td></tr>
<tr><th id="5250">5250</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col2 decl" id="622Callee" title='Callee' data-type='const llvm::Function *' data-ref="622Callee">Callee</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5251">5251</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="623MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="623MOP">MOP</dfn> : <a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="5252">5252</th><td>      <b>if</b> (<a class="local col3 ref" href="#623MOP" title='MOP' data-ref="623MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="5253">5253</th><td>        <a class="local col2 ref" href="#622Callee" title='Callee' data-ref="622Callee">Callee</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a>&gt;(<a class="local col3 ref" href="#623MOP" title='MOP' data-ref="623MOP">MOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="5254">5254</th><td>        <b>break</b>;</td></tr>
<tr><th id="5255">5255</th><td>      }</td></tr>
<tr><th id="5256">5256</th><td>    }</td></tr>
<tr><th id="5257">5257</th><td></td></tr>
<tr><th id="5258">5258</th><td>    <i>// Never outline calls to mcount.  There isn't any rule that would require</i></td></tr>
<tr><th id="5259">5259</th><td><i>    // this, but the Linux kernel's "ftrace" feature depends on it.</i></td></tr>
<tr><th id="5260">5260</th><td>    <b>if</b> (<a class="local col2 ref" href="#622Callee" title='Callee' data-ref="622Callee">Callee</a> &amp;&amp; <a class="local col2 ref" href="#622Callee" title='Callee' data-ref="622Callee">Callee</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\01_mcount"</q>)</td></tr>
<tr><th id="5261">5261</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5262">5262</th><td></td></tr>
<tr><th id="5263">5263</th><td>    <i>// If we don't know anything about the callee, assume it depends on the</i></td></tr>
<tr><th id="5264">5264</th><td><i>    // stack layout of the caller. In that case, it's only legal to outline</i></td></tr>
<tr><th id="5265">5265</th><td><i>    // as a tail-call.  Whitelist the call instructions we know about so we</i></td></tr>
<tr><th id="5266">5266</th><td><i>    // don't get unexpected results with call pseudo-instructions.</i></td></tr>
<tr><th id="5267">5267</th><td>    <em>auto</em> <dfn class="local col4 decl" id="624UnknownCallOutlineType" title='UnknownCallOutlineType' data-type='llvm::outliner::InstrType' data-ref="624UnknownCallOutlineType">UnknownCallOutlineType</dfn> = <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5268">5268</th><td>    <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::AArch64&apos;">BLR</span> || MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span>)</td></tr>
<tr><th id="5269">5269</th><td>      <a class="local col4 ref" href="#624UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="624UnknownCallOutlineType">UnknownCallOutlineType</a> = <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::LegalTerminator" title='llvm::outliner::InstrType::LegalTerminator' data-ref="llvm::outliner::InstrType::LegalTerminator">LegalTerminator</a>;</td></tr>
<tr><th id="5270">5270</th><td></td></tr>
<tr><th id="5271">5271</th><td>    <b>if</b> (!<a class="local col2 ref" href="#622Callee" title='Callee' data-ref="622Callee">Callee</a>)</td></tr>
<tr><th id="5272">5272</th><td>      <b>return</b> <a class="local col4 ref" href="#624UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="624UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="5273">5273</th><td></td></tr>
<tr><th id="5274">5274</th><td>    <i>// We have a function we have information about. Check it if it's something</i></td></tr>
<tr><th id="5275">5275</th><td><i>    // can safely outline.</i></td></tr>
<tr><th id="5276">5276</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="625CalleeMF" title='CalleeMF' data-type='llvm::MachineFunction *' data-ref="625CalleeMF">CalleeMF</dfn> = <a class="local col9 ref" href="#619MF" title='MF' data-ref="619MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE" title='llvm::MachineModuleInfo::getMachineFunction' data-ref="_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE">getMachineFunction</a>(*<a class="local col2 ref" href="#622Callee" title='Callee' data-ref="622Callee">Callee</a>);</td></tr>
<tr><th id="5277">5277</th><td></td></tr>
<tr><th id="5278">5278</th><td>    <i>// We don't know what's going on with the callee at all. Don't touch it.</i></td></tr>
<tr><th id="5279">5279</th><td>    <b>if</b> (!<a class="local col5 ref" href="#625CalleeMF" title='CalleeMF' data-ref="625CalleeMF">CalleeMF</a>)</td></tr>
<tr><th id="5280">5280</th><td>      <b>return</b> <a class="local col4 ref" href="#624UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="624UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="5281">5281</th><td></td></tr>
<tr><th id="5282">5282</th><td>    <i>// Check if we know anything about the callee saves on the function. If we</i></td></tr>
<tr><th id="5283">5283</th><td><i>    // don't, then don't touch it, since that implies that we haven't</i></td></tr>
<tr><th id="5284">5284</th><td><i>    // computed anything about its stack frame yet.</i></td></tr>
<tr><th id="5285">5285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="626MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="626MFI">MFI</dfn> = <a class="local col5 ref" href="#625CalleeMF" title='CalleeMF' data-ref="625CalleeMF">CalleeMF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="5286">5286</th><td>    <b>if</b> (!<a class="local col6 ref" href="#626MFI" title='MFI' data-ref="626MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>() || <a class="local col6 ref" href="#626MFI" title='MFI' data-ref="626MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() &gt; <var>0</var> ||</td></tr>
<tr><th id="5287">5287</th><td>        <a class="local col6 ref" href="#626MFI" title='MFI' data-ref="626MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="5288">5288</th><td>      <b>return</b> <a class="local col4 ref" href="#624UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="624UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="5289">5289</th><td></td></tr>
<tr><th id="5290">5290</th><td>    <i>// At this point, we can say that CalleeMF ought to not pass anything on the</i></td></tr>
<tr><th id="5291">5291</th><td><i>    // stack. Therefore, we can outline it.</i></td></tr>
<tr><th id="5292">5292</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Legal" title='llvm::outliner::InstrType::Legal' data-ref="llvm::outliner::InstrType::Legal">Legal</a>;</td></tr>
<tr><th id="5293">5293</th><td>  }</td></tr>
<tr><th id="5294">5294</th><td></td></tr>
<tr><th id="5295">5295</th><td>  <i>// Don't outline positions.</i></td></tr>
<tr><th id="5296">5296</th><td>  <b>if</b> (<a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="5297">5297</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5298">5298</th><td></td></tr>
<tr><th id="5299">5299</th><td>  <i>// Don't touch the link register or W30.</i></td></tr>
<tr><th id="5300">5300</th><td>  <b>if</b> (MI.readsRegister(AArch64::<span class='error' title="no member named &apos;W30&apos; in namespace &apos;llvm::AArch64&apos;">W30</span>, &amp;getRegisterInfo()) ||</td></tr>
<tr><th id="5301">5301</th><td>      MI.modifiesRegister(AArch64::<span class='error' title="no member named &apos;W30&apos; in namespace &apos;llvm::AArch64&apos;">W30</span>, &amp;getRegisterInfo()))</td></tr>
<tr><th id="5302">5302</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5303">5303</th><td></td></tr>
<tr><th id="5304">5304</th><td>  <i>// Don't outline BTI instructions, because that will prevent the outlining</i></td></tr>
<tr><th id="5305">5305</th><td><i>  // site from being indirectly callable.</i></td></tr>
<tr><th id="5306">5306</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>) {</td></tr>
<tr><th id="5307">5307</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="627Imm" title='Imm' data-type='int64_t' data-ref="627Imm">Imm</dfn> = <a class="local col7 ref" href="#617MI" title='MI' data-ref="617MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5308">5308</th><td>    <b>if</b> (<a class="local col7 ref" href="#627Imm" title='Imm' data-ref="627Imm">Imm</a> == <var>32</var> || <a class="local col7 ref" href="#627Imm" title='Imm' data-ref="627Imm">Imm</a> == <var>34</var> || <a class="local col7 ref" href="#627Imm" title='Imm' data-ref="627Imm">Imm</a> == <var>36</var> || <a class="local col7 ref" href="#627Imm" title='Imm' data-ref="627Imm">Imm</a> == <var>38</var>)</td></tr>
<tr><th id="5309">5309</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Illegal" title='llvm::outliner::InstrType::Illegal' data-ref="llvm::outliner::InstrType::Illegal">Illegal</a>;</td></tr>
<tr><th id="5310">5310</th><td>  }</td></tr>
<tr><th id="5311">5311</th><td></td></tr>
<tr><th id="5312">5312</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType::Legal" title='llvm::outliner::InstrType::Legal' data-ref="llvm::outliner::InstrType::Legal">Legal</a>;</td></tr>
<tr><th id="5313">5313</th><td>}</td></tr>
<tr><th id="5314">5314</th><td></td></tr>
<tr><th id="5315">5315</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="628MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="628MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="5316">5316</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="629MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="629MI">MI</dfn> : <a class="local col8 ref" href="#628MBB" title='MBB' data-ref="628MBB">MBB</a>) {</td></tr>
<tr><th id="5317">5317</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="630Base" title='Base' data-type='const llvm::MachineOperand *' data-ref="630Base">Base</dfn>;</td></tr>
<tr><th id="5318">5318</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="631Width" title='Width' data-type='unsigned int' data-ref="631Width">Width</dfn>;</td></tr>
<tr><th id="5319">5319</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="632Offset" title='Offset' data-type='int64_t' data-ref="632Offset">Offset</dfn>;</td></tr>
<tr><th id="5320">5320</th><td></td></tr>
<tr><th id="5321">5321</th><td>    <i>// Is this a load or store with an immediate offset with SP as the base?</i></td></tr>
<tr><th id="5322">5322</th><td>    <b>if</b> (!MI.mayLoadOrStore() ||</td></tr>
<tr><th id="5323">5323</th><td>        !getMemOperandWithOffsetWidth(MI, Base, Offset, Width, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;">&amp;</span>RI) ||</td></tr>
<tr><th id="5324">5324</th><td>        (Base-&gt;isReg() &amp;&amp; Base-&gt;getReg() != AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>))</td></tr>
<tr><th id="5325">5325</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5326">5326</th><td></td></tr>
<tr><th id="5327">5327</th><td>    <i>// It is, so we have to fix it up.</i></td></tr>
<tr><th id="5328">5328</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="633Scale" title='Scale' data-type='unsigned int' data-ref="633Scale">Scale</dfn>;</td></tr>
<tr><th id="5329">5329</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="634Dummy1" title='Dummy1' data-type='int64_t' data-ref="634Dummy1">Dummy1</dfn>, <dfn class="local col5 decl" id="635Dummy2" title='Dummy2' data-type='int64_t' data-ref="635Dummy2">Dummy2</dfn>;</td></tr>
<tr><th id="5330">5330</th><td></td></tr>
<tr><th id="5331">5331</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="636StackOffsetOperand" title='StackOffsetOperand' data-type='llvm::MachineOperand &amp;' data-ref="636StackOffsetOperand">StackOffsetOperand</dfn> = <a class="member" href="#_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand' data-ref="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE">getMemOpBaseRegImmOfsOffsetOperand</a>(<span class='refarg'><a class="local col9 ref" href="#629MI" title='MI' data-ref="629MI">MI</a></span>);</td></tr>
<tr><th id="5332">5332</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (StackOffsetOperand.isImm() &amp;&amp; &quot;Stack offset wasn&apos;t immediate!&quot;) ? void (0) : __assert_fail (&quot;StackOffsetOperand.isImm() &amp;&amp; \&quot;Stack offset wasn&apos;t immediate!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 5332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#636StackOffsetOperand" title='StackOffsetOperand' data-ref="636StackOffsetOperand">StackOffsetOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Stack offset wasn't immediate!"</q>);</td></tr>
<tr><th id="5333">5333</th><td>    <a class="member" href="#_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</a>(<a class="local col9 ref" href="#629MI" title='MI' data-ref="629MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col3 ref" href="#633Scale" title='Scale' data-ref="633Scale">Scale</a></span>, <span class='refarg'><a class="local col1 ref" href="#631Width" title='Width' data-ref="631Width">Width</a></span>, <span class='refarg'><a class="local col4 ref" href="#634Dummy1" title='Dummy1' data-ref="634Dummy1">Dummy1</a></span>, <span class='refarg'><a class="local col5 ref" href="#635Dummy2" title='Dummy2' data-ref="635Dummy2">Dummy2</a></span>);</td></tr>
<tr><th id="5334">5334</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Scale != 0 &amp;&amp; &quot;Unexpected opcode!&quot;) ? void (0) : __assert_fail (&quot;Scale != 0 &amp;&amp; \&quot;Unexpected opcode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 5334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#633Scale" title='Scale' data-ref="633Scale">Scale</a> != <var>0</var> &amp;&amp; <q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="5335">5335</th><td></td></tr>
<tr><th id="5336">5336</th><td>    <i>// We've pushed the return address to the stack, so add 16 to the offset.</i></td></tr>
<tr><th id="5337">5337</th><td><i>    // This is safe, since we already checked if it would overflow when we</i></td></tr>
<tr><th id="5338">5338</th><td><i>    // checked if this instruction was legal to outline.</i></td></tr>
<tr><th id="5339">5339</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="637NewImm" title='NewImm' data-type='int64_t' data-ref="637NewImm">NewImm</dfn> = (<a class="local col2 ref" href="#632Offset" title='Offset' data-ref="632Offset">Offset</a> + <var>16</var>) / <a class="local col3 ref" href="#633Scale" title='Scale' data-ref="633Scale">Scale</a>;</td></tr>
<tr><th id="5340">5340</th><td>    <a class="local col6 ref" href="#636StackOffsetOperand" title='StackOffsetOperand' data-ref="636StackOffsetOperand">StackOffsetOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#637NewImm" title='NewImm' data-ref="637NewImm">NewImm</a>);</td></tr>
<tr><th id="5341">5341</th><td>  }</td></tr>
<tr><th id="5342">5342</th><td>}</td></tr>
<tr><th id="5343">5343</th><td></td></tr>
<tr><th id="5344">5344</th><td><em>void</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::AArch64InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(</td></tr>
<tr><th id="5345">5345</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="638MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="638MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="639MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="639MF">MF</dfn>,</td></tr>
<tr><th id="5346">5346</th><td>    <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col0 decl" id="640OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="640OF">OF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5347">5347</th><td>  <i>// For thunk outlining, rewrite the last instruction from a call to a</i></td></tr>
<tr><th id="5348">5348</th><td><i>  // tail-call.</i></td></tr>
<tr><th id="5349">5349</th><td>  <b>if</b> (<a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="5350">5350</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="641Call" title='Call' data-type='llvm::MachineInstr *' data-ref="641Call">Call</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="5351">5351</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="642TailOpcode" title='TailOpcode' data-type='unsigned int' data-ref="642TailOpcode">TailOpcode</dfn>;</td></tr>
<tr><th id="5352">5352</th><td>    <b>if</b> (Call-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span>) {</td></tr>
<tr><th id="5353">5353</th><td>      TailOpcode = AArch64::<span class='error' title="no member named &apos;TCRETURNdi&apos; in namespace &apos;llvm::AArch64&apos;">TCRETURNdi</span>;</td></tr>
<tr><th id="5354">5354</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5355">5355</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Call-&gt;getOpcode() == AArch64::BLR) ? void (0) : __assert_fail (&quot;Call-&gt;getOpcode() == AArch64::BLR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 5355, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Call-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;BLR&apos; in namespace &apos;llvm::AArch64&apos;">BLR</span>);</td></tr>
<tr><th id="5356">5356</th><td>      TailOpcode = AArch64::<span class='error' title="no member named &apos;TCRETURNriALL&apos; in namespace &apos;llvm::AArch64&apos;">TCRETURNriALL</span>;</td></tr>
<tr><th id="5357">5357</th><td>    }</td></tr>
<tr><th id="5358">5358</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="643TC" title='TC' data-type='llvm::MachineInstr *' data-ref="643TC">TC</dfn> = BuildMI(MF, DebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TailOpcode))</td></tr>
<tr><th id="5359">5359</th><td>                            .add(Call-&gt;getOperand(<var>0</var>))</td></tr>
<tr><th id="5360">5360</th><td>                            .addImm(<var>0</var>);</td></tr>
<tr><th id="5361">5361</th><td>    <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col3 ref" href="#643TC" title='TC' data-ref="643TC">TC</a>);</td></tr>
<tr><th id="5362">5362</th><td>    <a class="local col1 ref" href="#641Call" title='Call' data-ref="641Call">Call</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5363">5363</th><td>  }</td></tr>
<tr><th id="5364">5364</th><td></td></tr>
<tr><th id="5365">5365</th><td>  <i>// Is there a call in the outlined range?</i></td></tr>
<tr><th id="5366">5366</th><td>  <em>auto</em> <dfn class="local col4 decl" id="644IsNonTailCall" title='IsNonTailCall' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp:5366:24)' data-ref="644IsNonTailCall">IsNonTailCall</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="645MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="645MI">MI</dfn>) {</td></tr>
<tr><th id="5367">5367</th><td>    <b>return</b> <a class="local col5 ref" href="#645MI" title='MI' data-ref="645MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="local col5 ref" href="#645MI" title='MI' data-ref="645MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>();</td></tr>
<tr><th id="5368">5368</th><td>  };</td></tr>
<tr><th id="5369">5369</th><td>  <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6any_ofT_S_T0_" title='std::any_of' data-ref="_ZSt6any_ofT_S_T0_">any_of</a>(<a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(), <a class="local col4 ref" href="#644IsNonTailCall" title='IsNonTailCall' data-ref="644IsNonTailCall">IsNonTailCall</a>)) {</td></tr>
<tr><th id="5370">5370</th><td>    <i>// Fix up the instructions in the range, since we're going to modify the</i></td></tr>
<tr><th id="5371">5371</th><td><i>    // stack.</i></td></tr>
<tr><th id="5372">5372</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OF.FrameConstructionID != MachineOutlinerDefault &amp;&amp; &quot;Can only fix up stack references once&quot;) ? void (0) : __assert_fail (&quot;OF.FrameConstructionID != MachineOutlinerDefault &amp;&amp; \&quot;Can only fix up stack references once\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 5373, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> != <a class="enum" href="#MachineOutlinerClass::MachineOutlinerDefault" title='MachineOutlinerClass::MachineOutlinerDefault' data-ref="MachineOutlinerClass::MachineOutlinerDefault">MachineOutlinerDefault</a> &amp;&amp;</td></tr>
<tr><th id="5373">5373</th><td>           <q>"Can only fix up stack references once"</q>);</td></tr>
<tr><th id="5374">5374</th><td>    <a class="member" href="#_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</a>(<span class='refarg'><a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a></span>);</td></tr>
<tr><th id="5375">5375</th><td></td></tr>
<tr><th id="5376">5376</th><td>    <i>// LR has to be a live in so that we can save it.</i></td></tr>
<tr><th id="5377">5377</th><td>    MBB.addLiveIn(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>);</td></tr>
<tr><th id="5378">5378</th><td></td></tr>
<tr><th id="5379">5379</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="646It" title='It' data-type='MachineBasicBlock::iterator' data-ref="646It">It</dfn> = <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="5380">5380</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="647Et" title='Et' data-type='MachineBasicBlock::iterator' data-ref="647Et">Et</dfn> = <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="5381">5381</th><td></td></tr>
<tr><th id="5382">5382</th><td>    <b>if</b> (<a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</a> ||</td></tr>
<tr><th id="5383">5383</th><td>        <a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a>)</td></tr>
<tr><th id="5384">5384</th><td>      <a class="local col7 ref" href="#647Et" title='Et' data-ref="647Et">Et</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="5385">5385</th><td></td></tr>
<tr><th id="5386">5386</th><td>    <i>// Insert a save before the outlined region</i></td></tr>
<tr><th id="5387">5387</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="648STRXpre" title='STRXpre' data-type='llvm::MachineInstr *' data-ref="648STRXpre">STRXpre</dfn> = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;STRXpre&apos; in namespace &apos;llvm::AArch64&apos;">STRXpre</span>))</td></tr>
<tr><th id="5388">5388</th><td>                                .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="5389">5389</th><td>                                .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)</td></tr>
<tr><th id="5390">5390</th><td>                                .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="5391">5391</th><td>                                .addImm(-<var>16</var>);</td></tr>
<tr><th id="5392">5392</th><td>    <a class="local col6 ref" href="#646It" title='It' data-ref="646It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#646It" title='It' data-ref="646It">It</a>, <a class="local col8 ref" href="#648STRXpre" title='STRXpre' data-ref="648STRXpre">STRXpre</a>);</td></tr>
<tr><th id="5393">5393</th><td></td></tr>
<tr><th id="5394">5394</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="649STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="649STI">STI</dfn> = <a class="local col9 ref" href="#639MF" title='MF' data-ref="639MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="5395">5395</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col0 decl" id="650MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="650MRI">MRI</dfn> = <a class="local col9 ref" href="#649STI" title='STI' data-ref="649STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5396">5396</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="651DwarfReg" title='DwarfReg' data-type='unsigned int' data-ref="651DwarfReg">DwarfReg</dfn> = MRI-&gt;getDwarfRegNum(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>, <b>true</b>);</td></tr>
<tr><th id="5397">5397</th><td></td></tr>
<tr><th id="5398">5398</th><td>    <i>// Add a CFI saying the stack was moved 16 B down.</i></td></tr>
<tr><th id="5399">5399</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="652StackPosEntry" title='StackPosEntry' data-type='int64_t' data-ref="652StackPosEntry">StackPosEntry</dfn> =</td></tr>
<tr><th id="5400">5400</th><td>        <a class="local col9 ref" href="#639MF" title='MF' data-ref="639MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, <var>16</var>));</td></tr>
<tr><th id="5401">5401</th><td>    BuildMI(MBB, It, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;CFI_INSTRUCTION&apos; in namespace &apos;llvm::AArch64&apos;">CFI_INSTRUCTION</span>))</td></tr>
<tr><th id="5402">5402</th><td>        .addCFIIndex(StackPosEntry)</td></tr>
<tr><th id="5403">5403</th><td>        .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="5404">5404</th><td></td></tr>
<tr><th id="5405">5405</th><td>    <i>// Add a CFI saying that the LR that we want to find is now 16 B higher than</i></td></tr>
<tr><th id="5406">5406</th><td><i>    // before.</i></td></tr>
<tr><th id="5407">5407</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="653LRPosEntry" title='LRPosEntry' data-type='int64_t' data-ref="653LRPosEntry">LRPosEntry</dfn> =</td></tr>
<tr><th id="5408">5408</th><td>        <a class="local col9 ref" href="#639MF" title='MF' data-ref="639MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col1 ref" href="#651DwarfReg" title='DwarfReg' data-ref="651DwarfReg">DwarfReg</a>, <var>16</var>));</td></tr>
<tr><th id="5409">5409</th><td>    BuildMI(MBB, It, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;CFI_INSTRUCTION&apos; in namespace &apos;llvm::AArch64&apos;">CFI_INSTRUCTION</span>))</td></tr>
<tr><th id="5410">5410</th><td>        .addCFIIndex(LRPosEntry)</td></tr>
<tr><th id="5411">5411</th><td>        .setMIFlags(MachineInstr::FrameSetup);</td></tr>
<tr><th id="5412">5412</th><td></td></tr>
<tr><th id="5413">5413</th><td>    <i>// Insert a restore before the terminator for the function.</i></td></tr>
<tr><th id="5414">5414</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="654LDRXpost" title='LDRXpost' data-type='llvm::MachineInstr *' data-ref="654LDRXpost">LDRXpost</dfn> = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;LDRXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRXpost</span>))</td></tr>
<tr><th id="5415">5415</th><td>                                 .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="5416">5416</th><td>                                 .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>, RegState::Define)</td></tr>
<tr><th id="5417">5417</th><td>                                 .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="5418">5418</th><td>                                 .addImm(<var>16</var>);</td></tr>
<tr><th id="5419">5419</th><td>    <a class="local col7 ref" href="#647Et" title='Et' data-ref="647Et">Et</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#647Et" title='Et' data-ref="647Et">Et</a>, <a class="local col4 ref" href="#654LDRXpost" title='LDRXpost' data-ref="654LDRXpost">LDRXpost</a>);</td></tr>
<tr><th id="5420">5420</th><td>  }</td></tr>
<tr><th id="5421">5421</th><td></td></tr>
<tr><th id="5422">5422</th><td>  <i>// If this is a tail call outlined function, then there's already a return.</i></td></tr>
<tr><th id="5423">5423</th><td>  <b>if</b> (<a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</a> ||</td></tr>
<tr><th id="5424">5424</th><td>      <a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a>)</td></tr>
<tr><th id="5425">5425</th><td>    <b>return</b>;</td></tr>
<tr><th id="5426">5426</th><td></td></tr>
<tr><th id="5427">5427</th><td>  <i>// It's not a tail call, so we have to insert the return ourselves.</i></td></tr>
<tr><th id="5428">5428</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="655ret" title='ret' data-type='llvm::MachineInstr *' data-ref="655ret">ret</dfn> = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;RET&apos; in namespace &apos;llvm::AArch64&apos;">RET</span>))</td></tr>
<tr><th id="5429">5429</th><td>                          .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>, RegState::Undef);</td></tr>
<tr><th id="5430">5430</th><td>  <a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col5 ref" href="#655ret" title='ret' data-ref="655ret">ret</a>);</td></tr>
<tr><th id="5431">5431</th><td></td></tr>
<tr><th id="5432">5432</th><td>  <i>// Did we have to modify the stack by saving the link register?</i></td></tr>
<tr><th id="5433">5433</th><td>  <b>if</b> (<a class="local col0 ref" href="#640OF" title='OF' data-ref="640OF">OF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID">FrameConstructionID</a> != <a class="enum" href="#MachineOutlinerClass::MachineOutlinerDefault" title='MachineOutlinerClass::MachineOutlinerDefault' data-ref="MachineOutlinerClass::MachineOutlinerDefault">MachineOutlinerDefault</a>)</td></tr>
<tr><th id="5434">5434</th><td>    <b>return</b>;</td></tr>
<tr><th id="5435">5435</th><td></td></tr>
<tr><th id="5436">5436</th><td>  <i>// We modified the stack.</i></td></tr>
<tr><th id="5437">5437</th><td><i>  // Walk over the basic block and fix up all the stack accesses.</i></td></tr>
<tr><th id="5438">5438</th><td>  <a class="member" href="#_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</a>(<span class='refarg'><a class="local col8 ref" href="#638MBB" title='MBB' data-ref="638MBB">MBB</a></span>);</td></tr>
<tr><th id="5439">5439</th><td>}</td></tr>
<tr><th id="5440">5440</th><td></td></tr>
<tr><th id="5441">5441</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286" title='llvm::AArch64InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286">insertOutlinedCall</dfn>(</td></tr>
<tr><th id="5442">5442</th><td>    <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col6 decl" id="656M" title='M' data-type='llvm::Module &amp;' data-ref="656M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="657MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="657MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="658It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="658It">It</dfn>,</td></tr>
<tr><th id="5443">5443</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="659MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="659MF">MF</dfn>, <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col0 decl" id="660C" title='C' data-type='const outliner::Candidate &amp;' data-ref="660C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="5444">5444</th><td></td></tr>
<tr><th id="5445">5445</th><td>  <i>// Are we tail calling?</i></td></tr>
<tr><th id="5446">5446</th><td>  <b>if</b> (<a class="local col0 ref" href="#660C" title='C' data-ref="660C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerTailCall" title='MachineOutlinerClass::MachineOutlinerTailCall' data-ref="MachineOutlinerClass::MachineOutlinerTailCall">MachineOutlinerTailCall</a>) {</td></tr>
<tr><th id="5447">5447</th><td>    <i>// If yes, then we can just branch to the label.</i></td></tr>
<tr><th id="5448">5448</th><td>    It = MBB.insert(It, BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;TCRETURNdi&apos; in namespace &apos;llvm::AArch64&apos;">TCRETURNdi</span>))</td></tr>
<tr><th id="5449">5449</th><td>                            .addGlobalAddress(M.getNamedValue(MF.getName()))</td></tr>
<tr><th id="5450">5450</th><td>                            .addImm(<var>0</var>));</td></tr>
<tr><th id="5451">5451</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a>;</td></tr>
<tr><th id="5452">5452</th><td>  }</td></tr>
<tr><th id="5453">5453</th><td></td></tr>
<tr><th id="5454">5454</th><td>  <i>// Are we saving the link register?</i></td></tr>
<tr><th id="5455">5455</th><td>  <b>if</b> (<a class="local col0 ref" href="#660C" title='C' data-ref="660C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerNoLRSave" title='MachineOutlinerClass::MachineOutlinerNoLRSave' data-ref="MachineOutlinerClass::MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a> ||</td></tr>
<tr><th id="5456">5456</th><td>      <a class="local col0 ref" href="#660C" title='C' data-ref="660C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerThunk" title='MachineOutlinerClass::MachineOutlinerThunk' data-ref="MachineOutlinerClass::MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="5457">5457</th><td>    <i>// No, so just insert the call.</i></td></tr>
<tr><th id="5458">5458</th><td>    It = MBB.insert(It, BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span>))</td></tr>
<tr><th id="5459">5459</th><td>                            .addGlobalAddress(M.getNamedValue(MF.getName())));</td></tr>
<tr><th id="5460">5460</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a>;</td></tr>
<tr><th id="5461">5461</th><td>  }</td></tr>
<tr><th id="5462">5462</th><td></td></tr>
<tr><th id="5463">5463</th><td>  <i>// We want to return the spot where we inserted the call.</i></td></tr>
<tr><th id="5464">5464</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col1 decl" id="661CallPt" title='CallPt' data-type='MachineBasicBlock::iterator' data-ref="661CallPt">CallPt</dfn>;</td></tr>
<tr><th id="5465">5465</th><td></td></tr>
<tr><th id="5466">5466</th><td>  <i>// Instructions for saving and restoring LR around the call instruction we're</i></td></tr>
<tr><th id="5467">5467</th><td><i>  // going to insert.</i></td></tr>
<tr><th id="5468">5468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="662Save" title='Save' data-type='llvm::MachineInstr *' data-ref="662Save">Save</dfn>;</td></tr>
<tr><th id="5469">5469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="663Restore" title='Restore' data-type='llvm::MachineInstr *' data-ref="663Restore">Restore</dfn>;</td></tr>
<tr><th id="5470">5470</th><td>  <i>// Can we save to a register?</i></td></tr>
<tr><th id="5471">5471</th><td>  <b>if</b> (<a class="local col0 ref" href="#660C" title='C' data-ref="660C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerClass::MachineOutlinerRegSave" title='MachineOutlinerClass::MachineOutlinerRegSave' data-ref="MachineOutlinerClass::MachineOutlinerRegSave">MachineOutlinerRegSave</a>) {</td></tr>
<tr><th id="5472">5472</th><td>    <i>// FIXME: This logic should be sunk into a target-specific interface so that</i></td></tr>
<tr><th id="5473">5473</th><td><i>    // we don't have to recompute the register.</i></td></tr>
<tr><th id="5474">5474</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="664Reg" title='Reg' data-type='unsigned int' data-ref="664Reg">Reg</dfn> = <a class="member" href="#_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col0 ref" href="#660C" title='C' data-ref="660C">C</a>);</td></tr>
<tr><th id="5475">5475</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;No callee-saved register available?&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;No callee-saved register available?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp&quot;, 5475, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#664Reg" title='Reg' data-ref="664Reg">Reg</a> != <var>0</var> &amp;&amp; <q>"No callee-saved register available?"</q>);</td></tr>
<tr><th id="5476">5476</th><td></td></tr>
<tr><th id="5477">5477</th><td>    <i>// Save and restore LR from that register.</i></td></tr>
<tr><th id="5478">5478</th><td>    Save = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>), Reg)</td></tr>
<tr><th id="5479">5479</th><td>               .addReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="5480">5480</th><td>               .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)</td></tr>
<tr><th id="5481">5481</th><td>               .addImm(<var>0</var>);</td></tr>
<tr><th id="5482">5482</th><td>    Restore = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>), AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)</td></tr>
<tr><th id="5483">5483</th><td>                .addReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="5484">5484</th><td>                .addReg(Reg)</td></tr>
<tr><th id="5485">5485</th><td>                .addImm(<var>0</var>);</td></tr>
<tr><th id="5486">5486</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5487">5487</th><td>    <i>// We have the default case. Save and restore from SP.</i></td></tr>
<tr><th id="5488">5488</th><td>    Save = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;STRXpre&apos; in namespace &apos;llvm::AArch64&apos;">STRXpre</span>))</td></tr>
<tr><th id="5489">5489</th><td>               .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="5490">5490</th><td>               .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)</td></tr>
<tr><th id="5491">5491</th><td>               .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="5492">5492</th><td>               .addImm(-<var>16</var>);</td></tr>
<tr><th id="5493">5493</th><td>    Restore = BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;LDRXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRXpost</span>))</td></tr>
<tr><th id="5494">5494</th><td>                  .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, RegState::Define)</td></tr>
<tr><th id="5495">5495</th><td>                  .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>, RegState::Define)</td></tr>
<tr><th id="5496">5496</th><td>                  .addReg(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="5497">5497</th><td>                  .addImm(<var>16</var>);</td></tr>
<tr><th id="5498">5498</th><td>  }</td></tr>
<tr><th id="5499">5499</th><td></td></tr>
<tr><th id="5500">5500</th><td>  <a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#657MBB" title='MBB' data-ref="657MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a>, <a class="local col2 ref" href="#662Save" title='Save' data-ref="662Save">Save</a>);</td></tr>
<tr><th id="5501">5501</th><td>  <a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="5502">5502</th><td></td></tr>
<tr><th id="5503">5503</th><td>  <i>// Insert the call.</i></td></tr>
<tr><th id="5504">5504</th><td>  It = MBB.insert(It, BuildMI(MF, DebugLoc(), get(AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span>))</td></tr>
<tr><th id="5505">5505</th><td>                          .addGlobalAddress(M.getNamedValue(MF.getName())));</td></tr>
<tr><th id="5506">5506</th><td>  <a class="local col1 ref" href="#661CallPt" title='CallPt' data-ref="661CallPt">CallPt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a>;</td></tr>
<tr><th id="5507">5507</th><td>  <a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td>  <a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#657MBB" title='MBB' data-ref="657MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#658It" title='It' data-ref="658It">It</a>, <a class="local col3 ref" href="#663Restore" title='Restore' data-ref="663Restore">Restore</a>);</td></tr>
<tr><th id="5510">5510</th><td>  <b>return</b> <a class="local col1 ref" href="#661CallPt" title='CallPt' data-ref="661CallPt">CallPt</a>;</td></tr>
<tr><th id="5511">5511</th><td>}</td></tr>
<tr><th id="5512">5512</th><td></td></tr>
<tr><th id="5513">5513</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(</td></tr>
<tr><th id="5514">5514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="665MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="665MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5515">5515</th><td>  <b>return</b> <a class="local col5 ref" href="#665MF" title='MF' data-ref="665MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="5516">5516</th><td>}</td></tr>
<tr><th id="5517">5517</th><td></td></tr>
<tr><th id="5518">5518</th><td><em>bool</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::AArch64InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(</td></tr>
<tr><th id="5519">5519</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="666MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="666MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col7 decl" id="667Source" title='Source' data-type='const llvm::MachineOperand *&amp;' data-ref="667Source">Source</dfn>,</td></tr>
<tr><th id="5520">5520</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col8 decl" id="668Destination" title='Destination' data-type='const llvm::MachineOperand *&amp;' data-ref="668Destination">Destination</dfn>) <em>const</em> {</td></tr>
<tr><th id="5521">5521</th><td></td></tr>
<tr><th id="5522">5522</th><td>  <i>// AArch64::ORRWrs and AArch64::ORRXrs with WZR/XZR reg</i></td></tr>
<tr><th id="5523">5523</th><td><i>  // and zero immediate operands used as an alias for mov instruction.</i></td></tr>
<tr><th id="5524">5524</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ORRWrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrs</span> &amp;&amp;</td></tr>
<tr><th id="5525">5525</th><td>      MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> &amp;&amp;</td></tr>
<tr><th id="5526">5526</th><td>      MI.getOperand(<var>3</var>).getImm() == <var>0x0</var>) {</td></tr>
<tr><th id="5527">5527</th><td>    <a class="local col8 ref" href="#668Destination" title='Destination' data-ref="668Destination">Destination</a> = &amp;<a class="local col6 ref" href="#666MI" title='MI' data-ref="666MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5528">5528</th><td>    <a class="local col7 ref" href="#667Source" title='Source' data-ref="667Source">Source</a> = &amp;<a class="local col6 ref" href="#666MI" title='MI' data-ref="666MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5529">5529</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5530">5530</th><td>  }</td></tr>
<tr><th id="5531">5531</th><td></td></tr>
<tr><th id="5532">5532</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span> &amp;&amp;</td></tr>
<tr><th id="5533">5533</th><td>      MI.getOperand(<var>1</var>).getReg() == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> &amp;&amp;</td></tr>
<tr><th id="5534">5534</th><td>      MI.getOperand(<var>3</var>).getImm() == <var>0x0</var>) {</td></tr>
<tr><th id="5535">5535</th><td>    <a class="local col8 ref" href="#668Destination" title='Destination' data-ref="668Destination">Destination</a> = &amp;<a class="local col6 ref" href="#666MI" title='MI' data-ref="666MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5536">5536</th><td>    <a class="local col7 ref" href="#667Source" title='Source' data-ref="667Source">Source</a> = &amp;<a class="local col6 ref" href="#666MI" title='MI' data-ref="666MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5537">5537</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5538">5538</th><td>  }</td></tr>
<tr><th id="5539">5539</th><td></td></tr>
<tr><th id="5540">5540</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5541">5541</th><td>}</td></tr>
<tr><th id="5542">5542</th><td></td></tr>
<tr><th id="5543">5543</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPERS" data-ref="_M/GET_INSTRINFO_HELPERS">GET_INSTRINFO_HELPERS</dfn></u></td></tr>
<tr><th id="5544">5544</th><td><u>#include <span class='error' title="&apos;AArch64GenInstrInfo.inc&apos; file not found">"AArch64GenInstrInfo.inc"</span></u></td></tr>
<tr><th id="5545">5545</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
