# Verilog-Portfolio
My whole work of verilog that i have done is in this 
