// Seed: 3492078511
module module_0 (
    input tri  id_0[1 : -1],
    input wire id_1
);
  event id_3;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd18,
    parameter id_8 = 32'd21
) (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 _id_3,
    output wire id_4,
    output tri1 id_5,
    output uwire id_6,
    output tri1 id_7,
    output wand _id_8,
    input wire id_9,
    input tri1 id_10
);
  wire id_12[(  1  ==  -1  )  +  id_8 : id_3], id_13;
  assign id_2 = id_9;
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : -1 'd0] id_14[1 'h0 : 1];
  ;
endmodule
