5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd while1.1.vcd -o while1.1.cdd -v while1.1.v
3 0 $root $root NA 0 0 1
3 0 main main while1.1.v 1 27 1
2 1 6 c000f 1 0 20004 0 0 1 4 0
2 2 6 80008 0 1 400 0 0 a
2 3 6 8000f 1 37 1006 1 2
2 4 7 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 5 7 10002 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 10 f000f 1 1 4 0 0 b
2 7 10 b000b 0 1 400 0 0 a
2 8 10 b000f 3 37 6 6 7
2 9 11 c000c 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 10 11 b000c 6 2c 12600a 9 0 32 2 aa aa aa aa aa aa aa aa
2 11 8 140017 1 0 20004 0 0 1 4 0
2 12 8 f000f 3 1 14 0 0 a
2 13 8 f0017 3 11 20058 11 12 1 2 1002
2 14 8 80019 3 42 2a 13 0
1 a 3 830004 1 0 0 0 1 1 2
1 b 3 30007 1 0 0 0 1 1 2
1 c 3 3000a 1 0 0 0 1 1 2
4 10 14 0
4 8 10 10
4 14 8 0
4 5 14 0
4 3 5 5
