{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688706603870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688706603895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 13:10:03 2023 " "Processing started: Fri Jul 07 13:10:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688706603895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706603895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acm1030_sdram_usb -c acm1030_sdram_usb " "Command: quartus_map --read_settings_files=on --write_settings_files=off acm1030_sdram_usb -c acm1030_sdram_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706603895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688706605006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688706605006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_scope.v(149) " "Verilog HDL warning at uart_scope.v(149): extended using \"x\" or \"z\"" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688706632687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_scope.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_scope.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_scope " "Found entity 1: uart_scope" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Ctrl " "Found entity 1: UART_Tx_Ctrl" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/UART_Tx_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618 " "Found entity 1: tlv5618" {  } { { "rtl/tlv5618.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/tlv5618.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sample_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sample_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample_Ctrl " "Found entity 1: Sample_Ctrl" {  } { { "rtl/Sample_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/Sample_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_Ctrl " "Found entity 1: encode_Ctrl" {  } { { "rtl/encode_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode_Ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "rtl/adc128s022.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/adc128s022.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Byte_Tx.v(69) " "Verilog HDL information at UART_Byte_Tx.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/UART_Byte_Tx.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688706632769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx " "Found entity 1: UART_Byte_Tx" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/UART_Byte_Tx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/tx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/tx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Bps_Gen " "Found entity 1: Tx_Bps_Gen" {  } { { "rtl/uart_tx/Tx_Bps_Gen.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/Tx_Bps_Gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart_Byte_Rx.v(130) " "Verilog HDL information at Uart_Byte_Rx.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Uart_Byte_Rx.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688706632782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Uart_Byte_Rx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/rx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/rx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Bps_Gen " "Found entity 1: Rx_Bps_Gen" {  } { { "rtl/uart_rx/Rx_Bps_Gen.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Rx_Bps_Gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "rtl/Key/key_filter.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/Key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/dds/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/ddsrom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/ddsrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddsrom " "Found entity 1: ddsrom" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_Module " "Found entity 1: DDS_Module" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS_Module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd/cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd/cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD " "Found entity 1: CMD" {  } { { "rtl/CMD/CMD.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/CMD/CMD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/acm1030/speed_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/acm1030/speed_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_ctrl " "Found entity 1: speed_ctrl" {  } { { "rtl/acm1030/speed_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/acm1030/speed_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_stream_out.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_stream_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_stream_out " "Found entity 1: usb_stream_out" {  } { { "rtl/usb/usb_stream_out.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_stream_out.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_stream_in.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_stream_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_stream_in " "Found entity 1: usb_stream_in" {  } { { "rtl/usb/usb_stream_in.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_stream_in.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_cmd_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_cmd_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_cmd_rx " "Found entity 1: usb_cmd_rx" {  } { { "rtl/usb/usb_cmd_rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_cmd_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_cmd " "Found entity 1: usb_cmd" {  } { { "rtl/usb/usb_cmd.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_cmd.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/state/state_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/state/state_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_ctrl " "Found entity 1: state_ctrl" {  } { { "rtl/state/state_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "rtl/sdram/sdram_init.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(105) " "Verilog HDL warning at sdram_control.v(105): extended using \"x\" or \"z\"" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688706632905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(38) " "Verilog HDL Declaration information at Sdram_Params.h(38): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "rtl/sdram/Sdram_Params.h" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/Sdram_Params.h" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688706632906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/acm1030/ad_10bit_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/acm1030/ad_10bit_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_10bit_to_16bit " "Found entity 1: ad_10bit_to_16bit" {  } { { "rtl/acm1030/ad_10bit_to_16bit.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/acm1030/ad_10bit_to_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_rd/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_rd/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "ip/fifo_rd/fifo_rd.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_rd/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_wr/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_wr/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "ip/fifo_wr/fifo_wr.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_wr/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip/fifo/fifo.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ch_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ch_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_sel " "Found entity 1: ch_sel" {  } { { "rtl/ch_sel.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/ch_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706632955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706632955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_scope " "Elaborating entity \"uart_scope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688706633212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "uart_scope.v" "pll" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "ip/pll/pll.v" "altpll_component" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/pll/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "ip/pll/pll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/pll/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -4167 " "Parameter \"clk1_phase_shift\" = \"-4167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706633502 ""}  } { { "ip/pll/pll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/pll/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688706633502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706633681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706633681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_stream_out usb_stream_out:usb_stream_out " "Elaborating entity \"usb_stream_out\" for hierarchy \"usb_stream_out:usb_stream_out\"" {  } { { "uart_scope.v" "usb_stream_out" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_cmd usb_cmd:usb_cmd_inst " "Elaborating entity \"usb_cmd\" for hierarchy \"usb_cmd:usb_cmd_inst\"" {  } { { "uart_scope.v" "usb_cmd_inst" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_cmd_rx usb_cmd_rx:usb_cmd_rx " "Elaborating entity \"usb_cmd_rx\" for hierarchy \"usb_cmd_rx:usb_cmd_rx\"" {  } { { "uart_scope.v" "usb_cmd_rx" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_ctrl speed_ctrl:speed_ctrl " "Elaborating entity \"speed_ctrl\" for hierarchy \"speed_ctrl:speed_ctrl\"" {  } { { "uart_scope.v" "speed_ctrl" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_10bit_to_16bit ad_10bit_to_16bit:ad_10bit_to_16bit " "Elaborating entity \"ad_10bit_to_16bit\" for hierarchy \"ad_10bit_to_16bit:ad_10bit_to_16bit\"" {  } { { "uart_scope.v" "ad_10bit_to_16bit" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_ctrl state_ctrl:state_ctrl " "Elaborating entity \"state_ctrl\" for hierarchy \"state_ctrl:state_ctrl\"" {  } { { "uart_scope.v" "state_ctrl" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_top sdram_control_top:sdram_control_top " "Elaborating entity \"sdram_control_top\" for hierarchy \"sdram_control_top:sdram_control_top\"" {  } { { "uart_scope.v" "sdram_control_top" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(171) " "Verilog HDL assignment warning at sdram_control_top.v(171): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688706633941 "|uart_scope|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(188) " "Verilog HDL assignment warning at sdram_control_top.v(188): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688706633941 "|uart_scope|sdram_control_top:sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_top:sdram_control_top\|sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\"" {  } { { "rtl/sdram/sdram_control_top.v" "sdram_control" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706633986 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(618) " "Verilog HDL Case Statement information at sdram_control.v(618): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688706634002 "|uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(650) " "Verilog HDL Case Statement information at sdram_control.v(650): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 650 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688706634002 "|uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(684) " "Verilog HDL Case Statement information at sdram_control.v(684): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 684 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688706634002 "|uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "rtl/sdram/sdram_control.v" "sdram_init" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706634071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_init.v(41) " "Verilog HDL assignment warning at sdram_init.v(41): truncated value with size 32 to match size of target (16)" {  } { { "rtl/sdram/sdram_init.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_init.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688706634081 "|uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_wr_fifo" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706634121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo_wr/fifo_wr.v" "dcfifo_component" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_wr/fifo_wr.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706634811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo_wr/fifo_wr.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_wr/fifo_wr.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706634830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706634830 ""}  } { { "ip/fifo_wr/fifo_wr.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_wr/fifo_wr.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688706634830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6tn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6tn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6tn1 " "Found entity 1: dcfifo_6tn1" {  } { { "db/dcfifo_6tn1.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706634950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706634950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6tn1 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated " "Elaborating entity \"dcfifo_6tn1\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706634950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_6tn1.tdf" "rdptr_g_gray2bin" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_6tn1.tdf" "rdptr_g1p" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_6tn1.tdf" "wrptr_g1p" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo41 " "Found entity 1: altsyncram_fo41" {  } { { "db/altsyncram_fo41.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/altsyncram_fo41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fo41 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|altsyncram_fo41:fifo_ram " "Elaborating entity \"altsyncram_fo41\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|altsyncram_fo41:fifo_ram\"" {  } { { "db/dcfifo_6tn1.tdf" "fifo_ram" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_6tn1.tdf" "rdfull_reg" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_6tn1.tdf" "rs_brp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_6tn1.tdf" "rs_dgwp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe14" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_6tn1.tdf" "ws_dgrp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe17" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706635944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706635944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_6tn1.tdf" "rdempty_eq_comp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_6tn1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_rd_fifo" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706635991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_stream_in usb_stream_in:usb_stream_in " "Elaborating entity \"usb_stream_in\" for hierarchy \"usb_stream_in:usb_stream_in\"" {  } { { "uart_scope.v" "usb_stream_in" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706636521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo usb_stream_in:usb_stream_in\|fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\"" {  } { { "rtl/usb/usb_stream_in.v" "fifo" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_stream_in.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706636548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo/fifo.v" "dcfifo_component" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo/fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706636970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/fifo/fifo.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo/fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706636984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706636984 ""}  } { { "ip/fifo/fifo.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo/fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688706636984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d4n1 " "Found entity 1: dcfifo_d4n1" {  } { { "db/dcfifo_d4n1.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d4n1 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated " "Elaborating entity \"dcfifo_d4n1\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_d4n1.tdf" "rdptr_g_gray2bin" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_d4n1.tdf" "rdptr_g1p" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_d4n1.tdf" "wrptr_g1p" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq41 " "Found entity 1: altsyncram_vq41" {  } { { "db/altsyncram_vq41.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/altsyncram_vq41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq41 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|altsyncram_vq41:fifo_ram " "Elaborating entity \"altsyncram_vq41\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|altsyncram_vq41:fifo_ram\"" {  } { { "db/dcfifo_d4n1.tdf" "fifo_ram" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_d4n1.tdf" "rdaclr" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_d4n1.tdf" "rs_brp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_d4n1.tdf" "rs_dgwp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_d4n1.tdf" "ws_dgrp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706637971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706637971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe18 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe18\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe18" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706637979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706638101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_d4n1.tdf" "rdempty_eq_comp" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encode " "Elaborating entity \"encode\" for hierarchy \"encode:encode\"" {  } { { "uart_scope.v" "encode" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] encode.v(13) " "Inferred latch for \"position\[0\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[1\] encode.v(13) " "Inferred latch for \"position\[1\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[2\] encode.v(13) " "Inferred latch for \"position\[2\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[3\] encode.v(13) " "Inferred latch for \"position\[3\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[4\] encode.v(13) " "Inferred latch for \"position\[4\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638134 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[5\] encode.v(13) " "Inferred latch for \"position\[5\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638139 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[6\] encode.v(13) " "Inferred latch for \"position\[6\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638139 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[7\] encode.v(13) " "Inferred latch for \"position\[7\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638139 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 encode.v(13) " "Inferred latch for \"state.01\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638139 "|uart_scope|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 encode.v(13) " "Inferred latch for \"state.00\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638139 "|uart_scope|encode:encode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\"" {  } { { "uart_scope.v" "Uart_Byte_Rx" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Bps_Gen Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen " "Elaborating entity \"Rx_Bps_Gen\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen\"" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "Rx_Bps_Gen" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Uart_Byte_Rx.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD CMD:CMD " "Elaborating entity \"CMD\" for hierarchy \"CMD:CMD\"" {  } { { "uart_scope.v" "CMD" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Byte_Tx UART_Byte_Tx:UART_Byte_Tx " "Elaborating entity \"UART_Byte_Tx\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\"" {  } { { "uart_scope.v" "UART_Byte_Tx" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Bps_Gen UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst " "Elaborating entity \"Tx_Bps_Gen\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst\"" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "Tx_Bps_Gen_inst" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/UART_Byte_Tx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Ctrl UART_Tx_Ctrl:UART_Tx_Ctrl " "Elaborating entity \"UART_Tx_Ctrl\" for hierarchy \"UART_Tx_Ctrl:UART_Tx_Ctrl\"" {  } { { "uart_scope.v" "UART_Tx_Ctrl" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sample_Ctrl Sample_Ctrl:Sample_Ctrl " "Elaborating entity \"Sample_Ctrl\" for hierarchy \"Sample_Ctrl:Sample_Ctrl\"" {  } { { "uart_scope.v" "Sample_Ctrl" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:DDS " "Elaborating entity \"DDS\" for hierarchy \"DDS:DDS\"" {  } { { "uart_scope.v" "DDS" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_Module DDS:DDS\|DDS_Module:DDS_Module " "Elaborating entity \"DDS_Module\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\"" {  } { { "rtl/DDS/DDS.v" "DDS_Module" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDS_Module.v(66) " "Verilog HDL assignment warning at DDS_Module.v(66): truncated value with size 32 to match size of target (16)" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS_Module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688706638369 "|uart_scope|DDS:DDS|DDS_Module:DDS_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddsrom DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom " "Elaborating entity \"ddsrom\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\"" {  } { { "rtl/DDS/DDS_Module.v" "ddsrom" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS_Module.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "altsyncram_component" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_4k.mif " "Parameter \"init_file\" = \"sin_4k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688706638602 ""}  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688706638602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia91 " "Found entity 1: altsyncram_ia91" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/altsyncram_ia91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706638754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706638754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia91 DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated " "Elaborating entity \"altsyncram_ia91\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlv5618 tlv5618:tlv5618 " "Elaborating entity \"tlv5618\" for hierarchy \"tlv5618:tlv5618\"" {  } { { "uart_scope.v" "tlv5618" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter0\"" {  } { { "uart_scope.v" "key_filter0" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch_sel ch_sel:ch_sel " "Elaborating entity \"ch_sel\" for hierarchy \"ch_sel:ch_sel\"" {  } { { "uart_scope.v" "ch_sel" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706638903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 ch_sel.v(26) " "Verilog HDL assignment warning at ch_sel.v(26): truncated value with size 16 to match size of target (2)" {  } { { "rtl/ch_sel.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/ch_sel.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688706638903 "|uart_scope|ch_sel:ch_sel"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b24 " "Found entity 1: altsyncram_8b24" {  } { { "db/altsyncram_8b24.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/altsyncram_8b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706642720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706642720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706643194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706643194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706643440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706643440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cntr_egi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706643771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706643771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706643960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706643960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706644214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706644214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706644344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706644344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706644529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706644529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706644659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706644659 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706645814 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1688706646089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.07.13:10:58 Progress: Loading sldc540a22e/alt_sld_fab_wrapper_hw.tcl " "2023.07.07.13:10:58 Progress: Loading sldc540a22e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706658281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706669049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706669389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706688599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706688849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706689091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706689369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706689382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706689389 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1688706690192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc540a22e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc540a22e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc540a22e/alt_sld_fab.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706690610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706690610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706690791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706690791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706690799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706690799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706690960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706690960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706691152 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706691152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706691152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706691304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706691304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/altsyncram_ia91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS_Module.v" 79 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS.v" 48 0 0 } } { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 506 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688706693309 "|uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/altsyncram_ia91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS_Module.v" 79 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS.v" 48 0 0 } } { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 506 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688706693309 "|uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1688706693309 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1688706693309 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688706696059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encode:encode\|state.00_145 " "Latch encode:encode\|state.00_145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_a " "Ports D and ENA on the latch are fed by the same signal in_a" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688706696234 ""}  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688706696234 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/UART_Byte_Tx.v" 32 -1 0 } } { "rtl/state/state_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v" 59 -1 0 } } { "rtl/sdram/sdram_init.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_init.v" 56 -1 0 } } { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 75 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_577.tdf" 32 2 0 } } { "rtl/usb/usb_cmd_rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_cmd_rx.v" 51 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_577.tdf" 45 2 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS.v" 66 -1 0 } } { "rtl/uart_tx/Tx_Bps_Gen.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/Tx_Bps_Gen.v" 53 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_2lc.tdf" 32 2 0 } } { "rtl/ch_sel.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/ch_sel.v" 25 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/a_graycounter_2lc.tdf" 46 2 0 } } { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/UART_Tx_Ctrl.v" 42 -1 0 } } { "rtl/uart_rx/Rx_Bps_Gen.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Rx_Bps_Gen.v" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1688706696244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1688706696244 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688706697119 "|uart_scope|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688706697119 "|uart_scope|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688706697119 "|uart_scope|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fx2_faddr\[0\] GND " "Pin \"fx2_faddr\[0\]\" is stuck at GND" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688706697119 "|uart_scope|fx2_faddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fx2_pkt_end VCC " "Pin \"fx2_pkt_end\" is stuck at VCC" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688706697119 "|uart_scope|fx2_pkt_end"} { "Warning" "WMLS_MLS_STUCK_PIN" "fx2_slcs GND " "Pin \"fx2_slcs\" is stuck at GND" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688706697119 "|uart_scope|fx2_slcs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688706697119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706697381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688706699060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.map.smsg " "Generated suppressed messages file F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706699720 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 97 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1688706701839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688706701920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688706701920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[1\] " "No output dependent on input pin \"Key_in\[1\]\"" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688706702470 "|uart_scope|Key_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[0\] " "No output dependent on input pin \"Key_in\[0\]\"" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688706702470 "|uart_scope|Key_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688706702470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3126 " "Implemented 3126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688706702479 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688706702479 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1688706702479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2938 " "Implemented 2938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688706702479 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1688706702479 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1688706702479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688706702479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688706702551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 13:11:42 2023 " "Processing ended: Fri Jul 07 13:11:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688706702551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688706702551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688706702551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706702551 ""}
