<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="myproject_prj" solutionName="solution1" date="2022-06-24T11:34:03.459+0200"/>
        <logs message="ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name &quot;xsim.dir/myproject_axi/xsimk&quot; does not exist " projectName="myproject_prj" solutionName="solution1" date="2022-06-24T11:34:03.437+0200"/>
        <logs message="ERROR: [XSIM 43-3985] Problem with usage of options: unrecognised option '--Oenable_linking_all_libraries'. Please see the usage below.&#xA;Usage: xelab [options] [libname.]unitname...&#xA;(Switches with double dash '--' can also be used with a single dash '-')&#xA;&#xA;&#xA;Vivado Simulator xelab options:&#xA;******************************:&#xA;  -a [ --standalone ]              Generates a standalone non-interactive &#xA;                                   simulation executable that performs run-all.&#xA;  -d [ --define ] arg              Define Verilog macros. Use -d|--define for &#xA;                                   each Verilog macro. The format of the macro &#xA;                                   is &lt;name>[=&lt;val>] where &lt;name> is name of &#xA;                                   the macro and &lt;value> is an optional value &#xA;                                   of the macro&#xA;  --debug arg                      Compile with specified HDL debugging ability&#xA;                                   turned on. Choices are:&#xA;                                     line: HDL breakpoint&#xA;                                     wave: waveform generation, conditional &#xA;                                           execution, force value&#xA;                                     drivers: signal driver value probing&#xA;                                     readers: signal reader (load) probing&#xA;                                     xlibs: visibility into libraries &#xA;                                            precompiled by xilinx&#xA;                                     all: all the above&#xA;                                     typical: line, wave and drivers&#xA;                                     subprogram: subprogram variable value &#xA;                                                 probing&#xA;                                     off: turn off all debugging abilities&#xA;                                   (Default: off)&#xA;  -f [ --file ] arg                Read additional options from the specified &#xA;                                   file&#xA;  -h [ --help ]                    Print this help message&#xA;  --incr                           Enable incremental parsing and compilation &#xA;                                   check point&#xA;  -i [ --include ] arg             Specify directories to be searched for files&#xA;                                   included using Verilog `include. Use &#xA;                                   -i|--include for each specified search &#xA;                                   directory&#xA;  --initfile arg                   Use user defined simulator init file to add &#xA;                                   to or override the settings provided by the &#xA;                                   default xsim.ini file&#xA;  --log arg                        Specify the log file name. Default is &#xA;                                   &lt;application name>.log&#xA;  -L [ --lib ] arg                 Specify search libraries for the &#xA;                                   instantiated design units in a Verilog or &#xA;                                   Mixed language design. Use -L|--lib for each&#xA;                                   search library. The format of the argument &#xA;                                   is &lt;name>[=&lt;dir>] where &lt;name> is the &#xA;                                   logical name of the library and &lt;dir> is an &#xA;                                   optional physical directory of the library&#xA;  --nolog                          Suppress log file generation&#xA;  --override_timeunit              Override timeunit for all Verilog modules, &#xA;                                   with the specified time unit in -timescale &#xA;                                   option&#xA;  --prj arg                        Specify Vivado Simulator  project file &#xA;                                   containing one or more entries of &#xA;                                   'vhdl|verilog &lt;work lib> &lt;HDL file name>'&#xA;  -r [ --run ]                     Run the generated executable&#xA;  --relax                          Relax strict HDL language checking rules&#xA;  -R [ --runall ]                  Run the generated executable till end of &#xA;                                   simulation (xsim -runall)&#xA;  -s [ --snapshot ] arg            Specify the name of design snapshot&#xA;  --timescale arg                  Specify default timescale for Verilog &#xA;                                   modules( Default: 1ns/1ps )&#xA;  --version                        Print the compiler version&#xA;  -v [ --verbose ] arg             Specify verbosity level for printing &#xA;                                   messages. Allowed values are: 0, 1, 2 &#xA;                                   (Default:0)&#xA;  --uvm_version arg                Specify the uvm version(default: 1.2)&#xA;&#xA;&#xA; Advance options:&#xA; ***************:&#xA;  --93_mode                        Force usage of VHDL-93 mode for STD and IEEE&#xA;                                   libraries. Default is mixed 93 and 2008. If &#xA;                                   used, should be used for all VHDL files for &#xA;                                   the specific project&#xA;  --driver_display_limit arg       Set the maximum number of elements a signal &#xA;                                   may contain for driver information to be &#xA;                                   recorded for the signal (Default: arg = &#xA;                                   65536 elements)&#xA;  --generic_top arg                Override generic or parameter of a top level&#xA;                                   design unit with specified value( Example: &#xA;                                   -generic_top &quot;P1=10&quot; &#xA;  --ignore_assertions              Ignore System Verilog Concurrent Assertions&#xA;  --report_assertion_pass          Report System Verilog Concurrent Assertions &#xA;                                   Pass, even if there is no pass action block&#xA;  --ignore_coverage                Ignore System Verilog Functional Coverage&#xA;  --maxarraysize arg               Set the maximum VHDL array size, beyond &#xA;                                   which an array declaration will generate an &#xA;                                   error, to be 2**arg elements (Default: arg =&#xA;                                   28, which is 2**28 elements)&#xA;  --mt arg (=auto)                 Specifies the number of sub-compilation jobs&#xA;                                   which can be run in parallel. Choices are:&#xA;                                     auto: automatic&#xA;                                     n: where n is an integer greater than 1&#xA;                                     off: turn off multi-threading&#xA;                                   (Default:auto)&#xA;  --maxdesigndepth arg             Override maximum design hierarchy depth &#xA;                                   allowed by the elaborator (Default: 5000)&#xA;  --noname_unnamed_generate        Generate name for an unnamed generate block&#xA;  --nosignalhandlers               Run with no XSim specific signal handlers. &#xA;                                   Necessary when 3rd party software such as &#xA;                                   antivirus, firewall is generating signals as&#xA;                                   part of its normal usage, causing XSim &#xA;                                   Compiler and Kernel executables to trap &#xA;                                   these signals and report a crash.&#xA;  --override_timeprecision         Override time precision for all Verilog &#xA;                                   modules, with the specified time precision &#xA;                                   in -timescale option&#xA;  --rangecheck                     Enable runtime value range check for VHDL&#xA;  --sourcelibdir arg               Directory for Verilog source files of &#xA;                                   uncompiled modules. Use &#xA;                                   -sourcelibdir|--sourcelibdir &lt;dirname> for &#xA;                                   each source directory.&#xA;  --sourcelibext arg               File extension for Verilog source files of &#xA;                                   uncompiled modules. Use &#xA;                                   -sourcelibext|--sourcelibext &lt;file &#xA;                                   extension> for source file extension.&#xA;  --sourcelibfile arg              Filename of a Verilog source file which has &#xA;                                   uncompiled modules. Use &#xA;                                   -sourcelibfile|--sourcelibfile &lt;filename>.&#xA;  --stats                          Print tool CPU and memory usages, and design&#xA;                                   statistics&#xA;  --timeprecision_vhdl arg (=1ps)  Specify time precision for vhdl designs( &#xA;                                   Default: 1ps)&#xA;  --transform_timing_checkers      Transform timing checkers to Verilog &#xA;                                   processes&#xA;  --enable_unconstrained_element   Enable unconstrained element in array and &#xA;                                   record for VHDL-2008&#xA;&#xA;&#xA; timing simulation:&#xA; *****************:&#xA;  --maxdelay                       Compile Verilog design units with maximum &#xA;                                   delays&#xA;  --mindelay                       Compile Verilog design units with minimum &#xA;                                   delays&#xA;  --nosdfinterconnectdelays        Ignore SDF port and interconnect delay &#xA;                                   constructs in SDF&#xA;  --nospecify                      Ignore Verilog path delays and timing checks&#xA;  --notimingchecks                 Ignore timing check constructs in Verilog &#xA;                                   specify block(s)&#xA;  --pulse_int_e arg                Interconnect pulse error limit as percentage&#xA;                                   of  delay. Allowed values are 0 to 100 &#xA;                                   (Default: 100)&#xA;  --pulse_int_r arg                Interconnect pulse reject limit as &#xA;                                   percentage of  delay. Allowed values are 0 &#xA;                                   to 100 (Default: 100)&#xA;  --pulse_e arg                    Path pulse error limit as percentage of path&#xA;                                   delay. Allowed values are 0 to 100 (Default:&#xA;                                   100)&#xA;  --pulse_r arg                    Path pulse reject limit as percentage of &#xA;                                   path delay. Allowed values are 0 to 100 &#xA;                                   (Default: 100)&#xA;  --pulse_e_style arg (=onevent)   Specify when error about pulse being shorter&#xA;                                   than module path delay should be handled. &#xA;                                   Choices are:&#xA;                                     ondetect: report error right when &#xA;                                               violation is detected&#xA;                                     onevent:  report error after the module &#xA;                                               path delay&#xA;                                   (Default: onevent)&#xA;  --sdfmax arg                     &lt;root=file> Sdf annotate &lt;file> at &lt;root> &#xA;                                   with maximum delay&#xA;  --sdfmin arg                     &lt;root=file> Sdf annotate &lt;file> at &lt;root> &#xA;                                   with minimum delay&#xA;  --sdfnoerror                     Treat errors found in sdf file as warning&#xA;  --sdfnowarn                      Do not emit sdf warnings&#xA;  --sdfroot arg                    &lt;root_path> Default design hierarchy at &#xA;                                   which sdf annotation is applied&#xA;  --sdftyp arg                     &lt;root=file> Sdf annotate &lt;file> at &lt;root> &#xA;                                   with typical delay&#xA;  --transport_int_delays           Use transport model for interconnect delays&#xA;  --typdelay                       Compile Verilog design units with typical &#xA;                                   delays (Default)&#xA;&#xA;&#xA; Optimization:&#xA; ************:&#xA;  --O0                             Disable all optimizations&#xA;  --O1                             Enable basic optimizations&#xA;  --O2                             Enable most commonly desired optimizations &#xA;                                   (Default)&#xA;  --O3                             Enable advance optimizations&#xA;&#xA;&#xA; Mixed Language:&#xA; ************:&#xA;  --dup_entity_as_module           Enable support for hierarchical references &#xA;                                   inside the Verilog hierarchy in mixed &#xA;                                   language designs. Warning: this may cause &#xA;                                   significant slow down of compilation&#xA;&#xA;&#xA; SystemC/DPI options:&#xA; *******************:&#xA;  --dpi_absolute                   Use absolute paths instead of &#xA;                                   LD_LIBRARY_PATH on Linux for DPI libraries &#xA;                                   that are formatted as lib&lt;libname>.so&#xA;  --dpiheader arg                  Header filename for the exported and &#xA;                                   imported functions.&#xA;  --dpi_stacksize arg              User-defined stack size for DPI tasks&#xA;  --sc_lib arg                     Shared library name for SystemC functions; &#xA;                                   (.dll/.so) without the file extension &#xA;  --sv_lib arg                     Shared library name for DPI imported &#xA;                                   functions; (.dll/.so) without the file &#xA;                                   extension &#xA;  --sv_liblist arg                 Bootstrap file pointing to DPI shared &#xA;                                   libraries.&#xA;  --sc_root arg                    Root directory off which SystemC libraries &#xA;                                   are to be found. Default: &#xA;                                   &lt;current_directory>/xsim.dir/work/xsc&#xA;  --sv_root arg                    Root directory off which DPI libraries are &#xA;                                   to be found. Default: &lt;current_directory>/xs&#xA;                                   im.dir/work/xsc&#xA;&#xA;&#xA; Coverage options:&#xA; *******************:&#xA;  --cov_db_dir arg                 Functional Coverage database dump directory.&#xA;                                   The coverage data will be present under &#xA;                                   &lt;arg>/xsim.covdb/&lt;cov_db_name> directory. &#xA;                                   Default is ./&#xA;  --cov_db_name arg                Functional Coverage database name. The &#xA;                                   coverage data will be present under &#xA;                                   &lt;cov_db_dir>/xsim.covdb/&lt;arg> directory. &#xA;                                   Default is snapshot name.&#xA;&#xA;&#xA;Examples:&#xA;  xelab top1 top2&#xA;  xelab lib1.top1 lib2.top2&#xA;  xelab top1 top2 -prj files.prj&#xA;  xelab lib1.top1 lib2.top2 -prj files.prj" projectName="myproject_prj" solutionName="solution1" date="2022-06-24T11:34:03.399+0200"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:27.858+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:27.184+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.375+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.2' to 'decision_function_2'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.361+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.3' to 'decision_function_3'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.359+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.4' to 'decision_function_4'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.357+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.5' to 'decision_function_5'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.355+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.6' to 'decision_function_6'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.353+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.7' to 'decision_function_7'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.350+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:23.420+0200" type="Warning"/>
        <logs message="WARNING: [HLS 207-5565] '#pragma HLS unroll' can only be applied inside loop body (firmware/myproject.cpp:9:9)" projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:16.871+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T11:33:51.711+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T11:34:26.398+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T11:27:40.353+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:59.043+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
