#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021dd8531da0 .scope module, "testbench_pipeline" "testbench_pipeline" 2 7;
 .timescale -9 -12;
v0000021dd8592170_0 .var "clock", 0 0;
v0000021dd85923f0_0 .var/i "i", 31 0;
v0000021dd8592850_0 .var "reset", 0 0;
S_0000021dd8522e50 .scope module, "DUT" "processador_pipeline" 2 14, 3 5 0, S_0000021dd8531da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0000021dd84f3cd0 .functor AND 1, v0000021dd858dbb0_0, v0000021dd858f6c0_0, C4<1>, C4<1>;
v0000021dd858e830_0 .net "EX_Final_ALU_Control", 3 0, v0000021dd8502c80_0;  1 drivers
v0000021dd858e8d0_0 .net "EX_ForwardA", 1 0, v0000021dd8503400_0;  1 drivers
v0000021dd858e970_0 .net "EX_ForwardB", 1 0, v0000021dd8502b40_0;  1 drivers
v0000021dd858dbb0_0 .var "EX_MEM_Branch", 0 0;
v0000021dd858d250_0 .var "EX_MEM_MemRead", 0 0;
v0000021dd858d6b0_0 .var "EX_MEM_MemToReg", 0 0;
v0000021dd858de30_0 .var "EX_MEM_MemWrite", 0 0;
v0000021dd858ea10_0 .var "EX_MEM_RegWrite", 0 0;
v0000021dd858f940_0 .var "EX_MEM_alu_result", 31 0;
v0000021dd858f9e0_0 .var "EX_MEM_rd", 4 0;
v0000021dd8590980_0 .var "EX_MEM_write_data_mem", 31 0;
v0000021dd858f6c0_0 .var "EX_MEM_zero_flag", 0 0;
v0000021dd858f760_0 .net "EX_alu_input_1", 31 0, L_0000021dd8593140;  1 drivers
v0000021dd8590020_0 .net "EX_alu_input_2_final", 31 0, L_0000021dd8593280;  1 drivers
v0000021dd858f1c0_0 .net "EX_alu_input_2_forwarded", 31 0, L_0000021dd8594f40;  1 drivers
v0000021dd858fda0_0 .net "EX_alu_result", 31 0, v0000021dd85039a0_0;  1 drivers
v0000021dd8590160_0 .net "EX_alu_zero_flag", 0 0, v0000021dd8503f40_0;  1 drivers
v0000021dd858f440_0 .net "ID_ALUOp", 1 0, v0000021dd858dd90_0;  1 drivers
v0000021dd858f800_0 .net "ID_ALUSrc", 0 0, v0000021dd858d890_0;  1 drivers
v0000021dd8590480_0 .net "ID_Branch", 0 0, v0000021dd858d430_0;  1 drivers
v0000021dd8590340_0 .var "ID_EX_ALUOp", 1 0;
v0000021dd85903e0_0 .var "ID_EX_ALUSrc", 0 0;
v0000021dd8590c00_0 .var "ID_EX_Branch", 0 0;
v0000021dd8590f20_0 .var "ID_EX_MemRead", 0 0;
v0000021dd858f8a0_0 .var "ID_EX_MemToReg", 0 0;
v0000021dd85905c0_0 .var "ID_EX_MemWrite", 0 0;
v0000021dd8590de0_0 .var "ID_EX_RegWrite", 0 0;
v0000021dd858fa80_0 .var "ID_EX_funct3", 2 0;
v0000021dd8590e80_0 .var "ID_EX_funct7", 6 0;
v0000021dd8590700_0 .var "ID_EX_immediate", 31 0;
v0000021dd858fe40_0 .var "ID_EX_pc", 31 0;
v0000021dd8590b60_0 .var "ID_EX_rd", 4 0;
v0000021dd8590a20_0 .var "ID_EX_read_data_1", 31 0;
v0000021dd8590520_0 .var "ID_EX_read_data_2", 31 0;
v0000021dd858f3a0_0 .var "ID_EX_rs1", 4 0;
v0000021dd85907a0_0 .var "ID_EX_rs2", 4 0;
v0000021dd85908e0_0 .net "ID_MemRead", 0 0, v0000021dd858e6f0_0;  1 drivers
v0000021dd858fee0_0 .net "ID_MemToReg", 0 0, v0000021dd858e330_0;  1 drivers
v0000021dd8590660_0 .net "ID_MemWrite", 0 0, v0000021dd858ded0_0;  1 drivers
v0000021dd8590200_0 .net "ID_RegWrite", 0 0, v0000021dd858d9d0_0;  1 drivers
v0000021dd8590fc0_0 .net "ID_funct3", 2 0, L_0000021dd8593960;  1 drivers
v0000021dd8590840_0 .net "ID_funct7", 6 0, L_0000021dd8593be0;  1 drivers
v0000021dd858fbc0_0 .net "ID_immediate_extended", 31 0, L_0000021dd8594ea0;  1 drivers
v0000021dd85902a0_0 .net "ID_opcode", 6 0, L_0000021dd85928f0;  1 drivers
v0000021dd858ff80_0 .net "ID_rd", 4 0, L_0000021dd8594fe0;  1 drivers
v0000021dd858f300_0 .net "ID_read_data_1", 31 0, L_0000021dd8594c20;  1 drivers
v0000021dd858f4e0_0 .net "ID_read_data_2", 31 0, L_0000021dd8594cc0;  1 drivers
v0000021dd858f580_0 .net "ID_rs1", 4 0, L_0000021dd8592ad0;  1 drivers
v0000021dd85900c0_0 .net "ID_rs2", 4 0, L_0000021dd8592b70;  1 drivers
v0000021dd858f120_0 .var "IF_ID_instruction", 31 0;
v0000021dd8590ac0_0 .var "IF_ID_pc", 31 0;
v0000021dd8590ca0_0 .var "IF_ID_pc_plus_4", 31 0;
v0000021dd8590d40_0 .var "MEM_WB_MemToReg", 0 0;
v0000021dd858fb20_0 .var "MEM_WB_RegWrite", 0 0;
v0000021dd858f260_0 .var "MEM_WB_alu_result", 31 0;
v0000021dd858f620_0 .var "MEM_WB_mem_read_data", 31 0;
v0000021dd858fc60_0 .var "MEM_WB_rd", 4 0;
v0000021dd858fd00_0 .net "MEM_mem_read_data", 31 0, L_0000021dd84f48a0;  1 drivers
v0000021dd8591770_0 .net "WB_write_data_to_regfile", 31 0, L_0000021dd85935a0;  1 drivers
L_0000021dd8595108 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021dd85922b0_0 .net/2u *"_ivl_12", 31 0, L_0000021dd8595108;  1 drivers
L_0000021dd8595348 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000021dd8592210_0 .net/2u *"_ivl_20", 6 0, L_0000021dd8595348;  1 drivers
v0000021dd8591130_0 .net *"_ivl_22", 0 0, L_0000021dd8594220;  1 drivers
v0000021dd85918b0_0 .net *"_ivl_25", 0 0, L_0000021dd8593d20;  1 drivers
v0000021dd8592710_0 .net *"_ivl_26", 19 0, L_0000021dd8593b40;  1 drivers
v0000021dd8592cb0_0 .net *"_ivl_29", 6 0, L_0000021dd85949a0;  1 drivers
v0000021dd8592f30_0 .net *"_ivl_31", 4 0, L_0000021dd85933c0;  1 drivers
v0000021dd8592530_0 .net *"_ivl_32", 31 0, L_0000021dd8594860;  1 drivers
L_0000021dd8595390 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000021dd85925d0_0 .net/2u *"_ivl_34", 6 0, L_0000021dd8595390;  1 drivers
v0000021dd8592350_0 .net *"_ivl_36", 0 0, L_0000021dd8594400;  1 drivers
v0000021dd85916d0_0 .net *"_ivl_39", 0 0, L_0000021dd8594ae0;  1 drivers
v0000021dd85927b0_0 .net *"_ivl_40", 19 0, L_0000021dd85931e0;  1 drivers
v0000021dd85920d0_0 .net *"_ivl_43", 0 0, L_0000021dd8594e00;  1 drivers
v0000021dd8591bd0_0 .net *"_ivl_45", 5 0, L_0000021dd8594900;  1 drivers
v0000021dd8591450_0 .net *"_ivl_47", 3 0, L_0000021dd8593e60;  1 drivers
L_0000021dd85953d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021dd8591310_0 .net/2u *"_ivl_48", 0 0, L_0000021dd85953d8;  1 drivers
v0000021dd8591590_0 .net *"_ivl_50", 31 0, L_0000021dd85942c0;  1 drivers
v0000021dd8591db0_0 .net *"_ivl_53", 0 0, L_0000021dd8594040;  1 drivers
v0000021dd8592d50_0 .net *"_ivl_54", 19 0, L_0000021dd8593640;  1 drivers
v0000021dd85919f0_0 .net *"_ivl_57", 11 0, L_0000021dd8594d60;  1 drivers
v0000021dd8592a30_0 .net *"_ivl_58", 31 0, L_0000021dd85940e0;  1 drivers
v0000021dd8591810_0 .net *"_ivl_60", 31 0, L_0000021dd8593820;  1 drivers
L_0000021dd8595420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021dd85911d0_0 .net/2u *"_ivl_64", 1 0, L_0000021dd8595420;  1 drivers
v0000021dd8592670_0 .net *"_ivl_66", 0 0, L_0000021dd85936e0;  1 drivers
L_0000021dd8595468 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021dd85913b0_0 .net/2u *"_ivl_68", 1 0, L_0000021dd8595468;  1 drivers
v0000021dd8591ef0_0 .net *"_ivl_70", 0 0, L_0000021dd8593780;  1 drivers
v0000021dd8591950_0 .net *"_ivl_72", 31 0, L_0000021dd8594360;  1 drivers
L_0000021dd85954b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021dd8591a90_0 .net/2u *"_ivl_76", 1 0, L_0000021dd85954b0;  1 drivers
v0000021dd8591630_0 .net *"_ivl_78", 0 0, L_0000021dd8593500;  1 drivers
L_0000021dd85954f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021dd8591b30_0 .net/2u *"_ivl_80", 1 0, L_0000021dd85954f8;  1 drivers
v0000021dd8592490_0 .net *"_ivl_82", 0 0, L_0000021dd8594180;  1 drivers
v0000021dd8592fd0_0 .net *"_ivl_84", 31 0, L_0000021dd85944a0;  1 drivers
v0000021dd8592df0_0 .net "clock", 0 0, v0000021dd8592170_0;  1 drivers
v0000021dd8591270_0 .net "reset", 0 0, v0000021dd8592850_0;  1 drivers
v0000021dd8591c70_0 .net "w_branch_taken", 0 0, L_0000021dd84f3cd0;  1 drivers
v0000021dd8592990_0 .net "w_branch_target_addr", 31 0, L_0000021dd8594540;  1 drivers
v0000021dd8591d10_0 .net "w_id_ex_bubble", 0 0, v0000021dd85037c0_0;  1 drivers
v0000021dd8592c10_0 .net "w_if_id_stall", 0 0, v0000021dd8503ae0_0;  1 drivers
v0000021dd85914f0_0 .net "w_instruction", 31 0, L_0000021dd84f44b0;  1 drivers
v0000021dd8591e50_0 .var "w_pc_current", 31 0;
v0000021dd8592e90_0 .net "w_pc_next", 31 0, L_0000021dd8593c80;  1 drivers
v0000021dd8591f90_0 .net "w_pc_plus_4", 31 0, L_0000021dd8594720;  1 drivers
v0000021dd8592030_0 .net "w_pc_stall", 0 0, v0000021dd858df70_0;  1 drivers
L_0000021dd85928f0 .part v0000021dd858f120_0, 0, 7;
L_0000021dd8592ad0 .part v0000021dd858f120_0, 15, 5;
L_0000021dd8592b70 .part v0000021dd858f120_0, 20, 5;
L_0000021dd8594fe0 .part v0000021dd858f120_0, 7, 5;
L_0000021dd8593be0 .part v0000021dd858f120_0, 25, 7;
L_0000021dd8593960 .part v0000021dd858f120_0, 12, 3;
L_0000021dd8594720 .arith/sum 32, v0000021dd8591e50_0, L_0000021dd8595108;
L_0000021dd8593c80 .functor MUXZ 32, L_0000021dd8594720, L_0000021dd8594540, L_0000021dd84f3cd0, C4<>;
L_0000021dd8594220 .cmp/eq 7, L_0000021dd85928f0, L_0000021dd8595348;
L_0000021dd8593d20 .part v0000021dd858f120_0, 31, 1;
LS_0000021dd8593b40_0_0 .concat [ 1 1 1 1], L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20;
LS_0000021dd8593b40_0_4 .concat [ 1 1 1 1], L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20;
LS_0000021dd8593b40_0_8 .concat [ 1 1 1 1], L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20;
LS_0000021dd8593b40_0_12 .concat [ 1 1 1 1], L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20;
LS_0000021dd8593b40_0_16 .concat [ 1 1 1 1], L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20, L_0000021dd8593d20;
LS_0000021dd8593b40_1_0 .concat [ 4 4 4 4], LS_0000021dd8593b40_0_0, LS_0000021dd8593b40_0_4, LS_0000021dd8593b40_0_8, LS_0000021dd8593b40_0_12;
LS_0000021dd8593b40_1_4 .concat [ 4 0 0 0], LS_0000021dd8593b40_0_16;
L_0000021dd8593b40 .concat [ 16 4 0 0], LS_0000021dd8593b40_1_0, LS_0000021dd8593b40_1_4;
L_0000021dd85949a0 .part v0000021dd858f120_0, 25, 7;
L_0000021dd85933c0 .part v0000021dd858f120_0, 7, 5;
L_0000021dd8594860 .concat [ 5 7 20 0], L_0000021dd85933c0, L_0000021dd85949a0, L_0000021dd8593b40;
L_0000021dd8594400 .cmp/eq 7, L_0000021dd85928f0, L_0000021dd8595390;
L_0000021dd8594ae0 .part v0000021dd858f120_0, 31, 1;
LS_0000021dd85931e0_0_0 .concat [ 1 1 1 1], L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0;
LS_0000021dd85931e0_0_4 .concat [ 1 1 1 1], L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0;
LS_0000021dd85931e0_0_8 .concat [ 1 1 1 1], L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0;
LS_0000021dd85931e0_0_12 .concat [ 1 1 1 1], L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0;
LS_0000021dd85931e0_0_16 .concat [ 1 1 1 1], L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0, L_0000021dd8594ae0;
LS_0000021dd85931e0_1_0 .concat [ 4 4 4 4], LS_0000021dd85931e0_0_0, LS_0000021dd85931e0_0_4, LS_0000021dd85931e0_0_8, LS_0000021dd85931e0_0_12;
LS_0000021dd85931e0_1_4 .concat [ 4 0 0 0], LS_0000021dd85931e0_0_16;
L_0000021dd85931e0 .concat [ 16 4 0 0], LS_0000021dd85931e0_1_0, LS_0000021dd85931e0_1_4;
L_0000021dd8594e00 .part v0000021dd858f120_0, 7, 1;
L_0000021dd8594900 .part v0000021dd858f120_0, 25, 6;
L_0000021dd8593e60 .part v0000021dd858f120_0, 8, 4;
LS_0000021dd85942c0_0_0 .concat [ 1 4 6 1], L_0000021dd85953d8, L_0000021dd8593e60, L_0000021dd8594900, L_0000021dd8594e00;
LS_0000021dd85942c0_0_4 .concat [ 20 0 0 0], L_0000021dd85931e0;
L_0000021dd85942c0 .concat [ 12 20 0 0], LS_0000021dd85942c0_0_0, LS_0000021dd85942c0_0_4;
L_0000021dd8594040 .part v0000021dd858f120_0, 31, 1;
LS_0000021dd8593640_0_0 .concat [ 1 1 1 1], L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040;
LS_0000021dd8593640_0_4 .concat [ 1 1 1 1], L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040;
LS_0000021dd8593640_0_8 .concat [ 1 1 1 1], L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040;
LS_0000021dd8593640_0_12 .concat [ 1 1 1 1], L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040;
LS_0000021dd8593640_0_16 .concat [ 1 1 1 1], L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040, L_0000021dd8594040;
LS_0000021dd8593640_1_0 .concat [ 4 4 4 4], LS_0000021dd8593640_0_0, LS_0000021dd8593640_0_4, LS_0000021dd8593640_0_8, LS_0000021dd8593640_0_12;
LS_0000021dd8593640_1_4 .concat [ 4 0 0 0], LS_0000021dd8593640_0_16;
L_0000021dd8593640 .concat [ 16 4 0 0], LS_0000021dd8593640_1_0, LS_0000021dd8593640_1_4;
L_0000021dd8594d60 .part v0000021dd858f120_0, 20, 12;
L_0000021dd85940e0 .concat [ 12 20 0 0], L_0000021dd8594d60, L_0000021dd8593640;
L_0000021dd8593820 .functor MUXZ 32, L_0000021dd85940e0, L_0000021dd85942c0, L_0000021dd8594400, C4<>;
L_0000021dd8594ea0 .functor MUXZ 32, L_0000021dd8593820, L_0000021dd8594860, L_0000021dd8594220, C4<>;
L_0000021dd85936e0 .cmp/eq 2, v0000021dd8503400_0, L_0000021dd8595420;
L_0000021dd8593780 .cmp/eq 2, v0000021dd8503400_0, L_0000021dd8595468;
L_0000021dd8594360 .functor MUXZ 32, L_0000021dd85935a0, v0000021dd858f940_0, L_0000021dd8593780, C4<>;
L_0000021dd8593140 .functor MUXZ 32, L_0000021dd8594360, v0000021dd8590a20_0, L_0000021dd85936e0, C4<>;
L_0000021dd8593500 .cmp/eq 2, v0000021dd8502b40_0, L_0000021dd85954b0;
L_0000021dd8594180 .cmp/eq 2, v0000021dd8502b40_0, L_0000021dd85954f8;
L_0000021dd85944a0 .functor MUXZ 32, L_0000021dd85935a0, v0000021dd858f940_0, L_0000021dd8594180, C4<>;
L_0000021dd8594f40 .functor MUXZ 32, L_0000021dd85944a0, v0000021dd8590520_0, L_0000021dd8593500, C4<>;
L_0000021dd8593280 .functor MUXZ 32, L_0000021dd8594f40, v0000021dd8590700_0, v0000021dd85903e0_0, C4<>;
L_0000021dd8594540 .arith/sum 32, v0000021dd858fe40_0, v0000021dd8590700_0;
L_0000021dd85935a0 .functor MUXZ 32, v0000021dd858f260_0, v0000021dd858f620_0, v0000021dd8590d40_0, C4<>;
S_0000021dd8520f10 .scope module, "u_alu" "ULA" 3 214, 4 8 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "ula_control";
    .port_info 3 /OUTPUT 32 "ula_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0000021dd8503ea0_0 .net "in1", 31 0, L_0000021dd8593140;  alias, 1 drivers
v0000021dd85025a0_0 .net "in2", 31 0, L_0000021dd8593280;  alias, 1 drivers
v0000021dd8502460_0 .net "ula_control", 3 0, v0000021dd8502c80_0;  alias, 1 drivers
v0000021dd85039a0_0 .var "ula_result", 31 0;
v0000021dd8503f40_0 .var "zero_flag", 0 0;
E_0000021dd85093d0 .event anyedge, v0000021dd8502460_0, v0000021dd8503ea0_0, v0000021dd85025a0_0, v0000021dd85039a0_0;
S_0000021dd8523a70 .scope module, "u_alu_control" "Unidade_Controle_ULA" 3 207, 5 61 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_control_out";
P_0000021dd84fbe00 .param/l "ALU_ADD" 1 5 67, C4<0010>;
P_0000021dd84fbe38 .param/l "ALU_AND" 1 5 67, C4<0000>;
P_0000021dd84fbe70 .param/l "ALU_OR" 1 5 67, C4<0001>;
P_0000021dd84fbea8 .param/l "ALU_SRL" 1 5 67, C4<0101>;
P_0000021dd84fbee0 .param/l "ALU_SUB" 1 5 67, C4<0100>;
v0000021dd8502500_0 .net "ALUOp", 1 0, v0000021dd8590340_0;  1 drivers
v0000021dd8502c80_0 .var "alu_control_out", 3 0;
v0000021dd85035e0_0 .net "funct3", 2 0, v0000021dd858fa80_0;  1 drivers
v0000021dd8503fe0_0 .net "funct7", 6 0, v0000021dd8590e80_0;  1 drivers
E_0000021dd8509c10 .event anyedge, v0000021dd8502500_0, v0000021dd85035e0_0, v0000021dd8503fe0_0;
S_0000021dd8525c30 .scope module, "u_dmem" "Memoria_Dados" 3 253, 6 6 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_0000021dd84f48a0 .functor BUFZ 32, L_0000021dd85945e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021dd8502dc0_0 .net "MemRead", 0 0, v0000021dd858d250_0;  1 drivers
v0000021dd8503a40_0 .net "MemWrite", 0 0, v0000021dd858de30_0;  1 drivers
v0000021dd8504080_0 .net *"_ivl_0", 31 0, L_0000021dd85945e0;  1 drivers
v0000021dd85026e0_0 .net *"_ivl_3", 9 0, L_0000021dd8593a00;  1 drivers
v0000021dd8503220_0 .net *"_ivl_4", 11 0, L_0000021dd8593460;  1 drivers
L_0000021dd8595540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021dd8502780_0 .net *"_ivl_7", 1 0, L_0000021dd8595540;  1 drivers
v0000021dd85030e0_0 .net "address", 31 0, v0000021dd858f940_0;  1 drivers
v0000021dd8502fa0_0 .net "clock", 0 0, v0000021dd8592170_0;  alias, 1 drivers
v0000021dd8503cc0 .array "data_memory", 0 1023, 31 0;
v0000021dd8502aa0_0 .var/i "i", 31 0;
v0000021dd8502960_0 .net "read_data", 31 0, L_0000021dd84f48a0;  alias, 1 drivers
v0000021dd85034a0_0 .net "write_data", 31 0, v0000021dd8590980_0;  1 drivers
E_0000021dd85099d0 .event posedge, v0000021dd8502fa0_0;
L_0000021dd85945e0 .array/port v0000021dd8503cc0, L_0000021dd8593460;
L_0000021dd8593a00 .part v0000021dd858f940_0, 2, 10;
L_0000021dd8593460 .concat [ 10 2 0 0], L_0000021dd8593a00, L_0000021dd8595540;
S_0000021dd852c0e0 .scope module, "u_forwarding" "Forwarding_Unit" 3 190, 7 9 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 5 "EX_MEM_rd";
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 3 /INPUT 5 "MEM_WB_rd";
    .port_info 4 /INPUT 5 "ID_EX_rs1";
    .port_info 5 /INPUT 5 "ID_EX_rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0000021dd8502d20_0 .net "EX_MEM_RegWrite", 0 0, v0000021dd858ea10_0;  1 drivers
v0000021dd8502a00_0 .net "EX_MEM_rd", 4 0, v0000021dd858f9e0_0;  1 drivers
v0000021dd8503400_0 .var "ForwardA", 1 0;
v0000021dd8502b40_0 .var "ForwardB", 1 0;
v0000021dd8502f00_0 .net "ID_EX_rs1", 4 0, v0000021dd858f3a0_0;  1 drivers
v0000021dd8503040_0 .net "ID_EX_rs2", 4 0, v0000021dd85907a0_0;  1 drivers
v0000021dd8503540_0 .net "MEM_WB_RegWrite", 0 0, v0000021dd858fb20_0;  1 drivers
v0000021dd8503680_0 .net "MEM_WB_rd", 4 0, v0000021dd858fc60_0;  1 drivers
E_0000021dd8509810/0 .event anyedge, v0000021dd8502d20_0, v0000021dd8502a00_0, v0000021dd8502f00_0, v0000021dd8503540_0;
E_0000021dd8509810/1 .event anyedge, v0000021dd8503680_0, v0000021dd8503040_0;
E_0000021dd8509810 .event/or E_0000021dd8509810/0, E_0000021dd8509810/1;
S_0000021dd852c270 .scope module, "u_hazard_detection" "Hazard_Detection_Unit" 3 143, 8 10 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IF_ID_rs1";
    .port_info 1 /INPUT 5 "IF_ID_rs2";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_rd";
    .port_info 4 /OUTPUT 1 "PC_Stall";
    .port_info 5 /OUTPUT 1 "IF_ID_Stall";
    .port_info 6 /OUTPUT 1 "ID_EX_Bubble";
v0000021dd85037c0_0 .var "ID_EX_Bubble", 0 0;
v0000021dd8503860_0 .net "ID_EX_MemRead", 0 0, v0000021dd8590f20_0;  1 drivers
v0000021dd8503900_0 .net "ID_EX_rd", 4 0, v0000021dd8590b60_0;  1 drivers
v0000021dd8503ae0_0 .var "IF_ID_Stall", 0 0;
v0000021dd858d7f0_0 .net "IF_ID_rs1", 4 0, L_0000021dd8592ad0;  alias, 1 drivers
v0000021dd858eab0_0 .net "IF_ID_rs2", 4 0, L_0000021dd8592b70;  alias, 1 drivers
v0000021dd858df70_0 .var "PC_Stall", 0 0;
E_0000021dd8507690 .event anyedge, v0000021dd8503860_0, v0000021dd8503900_0, v0000021dd858d7f0_0, v0000021dd858eab0_0;
S_0000021dd852ceb0 .scope module, "u_imem" "Memoria_Instrucao" 3 96, 9 7 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000021dd84f44b0 .functor BUFZ 32, L_0000021dd85938c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021dd858d390_0 .net *"_ivl_0", 31 0, L_0000021dd85938c0;  1 drivers
v0000021dd858d4d0_0 .net *"_ivl_3", 7 0, L_0000021dd8593dc0;  1 drivers
v0000021dd858eb50_0 .net *"_ivl_4", 9 0, L_0000021dd8594a40;  1 drivers
L_0000021dd8595150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021dd858d930_0 .net *"_ivl_7", 1 0, L_0000021dd8595150;  1 drivers
v0000021dd858e3d0_0 .net "address", 31 0, v0000021dd8591e50_0;  1 drivers
v0000021dd858d750_0 .net "instruction", 31 0, L_0000021dd84f44b0;  alias, 1 drivers
v0000021dd858e1f0 .array "rom_memory", 255 0, 31 0;
L_0000021dd85938c0 .array/port v0000021dd858e1f0, L_0000021dd8594a40;
L_0000021dd8593dc0 .part v0000021dd8591e50_0, 2, 8;
L_0000021dd8594a40 .concat [ 8 2 0 0], L_0000021dd8593dc0, L_0000021dd8595150;
S_0000021dd852d040 .scope module, "u_main_control" "Unidade_Controle_Principal" 3 121, 5 7 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000021dd858dd90_0 .var "ALUOp", 1 0;
v0000021dd858d890_0 .var "ALUSrc", 0 0;
v0000021dd858d430_0 .var "Branch", 0 0;
v0000021dd858e6f0_0 .var "MemRead", 0 0;
v0000021dd858e330_0 .var "MemToReg", 0 0;
v0000021dd858ded0_0 .var "MemWrite", 0 0;
v0000021dd858d9d0_0 .var "RegWrite", 0 0;
v0000021dd858e150_0 .net "opcode", 6 0, L_0000021dd85928f0;  alias, 1 drivers
E_0000021dd8506150 .event anyedge, v0000021dd858e150_0;
S_0000021dd84dabb0 .scope module, "u_regfile" "REG_FILE" 3 128, 10 7 0, S_0000021dd8522e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_0000021dd8595198 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021dd858ebf0_0 .net/2u *"_ivl_0", 4 0, L_0000021dd8595198;  1 drivers
L_0000021dd8595228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021dd858da70_0 .net *"_ivl_11", 1 0, L_0000021dd8595228;  1 drivers
L_0000021dd8595270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021dd858e010_0 .net/2u *"_ivl_14", 4 0, L_0000021dd8595270;  1 drivers
v0000021dd858d570_0 .net *"_ivl_16", 0 0, L_0000021dd8594680;  1 drivers
L_0000021dd85952b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021dd858d2f0_0 .net/2u *"_ivl_18", 31 0, L_0000021dd85952b8;  1 drivers
v0000021dd858d610_0 .net *"_ivl_2", 0 0, L_0000021dd85947c0;  1 drivers
v0000021dd858e0b0_0 .net *"_ivl_20", 31 0, L_0000021dd8593f00;  1 drivers
v0000021dd858ee70_0 .net *"_ivl_22", 6 0, L_0000021dd8593320;  1 drivers
L_0000021dd8595300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021dd858e290_0 .net *"_ivl_25", 1 0, L_0000021dd8595300;  1 drivers
L_0000021dd85951e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021dd858d110_0 .net/2u *"_ivl_4", 31 0, L_0000021dd85951e0;  1 drivers
v0000021dd858ec90_0 .net *"_ivl_6", 31 0, L_0000021dd8594b80;  1 drivers
v0000021dd858e470_0 .net *"_ivl_8", 6 0, L_0000021dd8593fa0;  1 drivers
v0000021dd858ed30_0 .net "clock", 0 0, v0000021dd8592170_0;  alias, 1 drivers
v0000021dd858dc50_0 .var/i "i", 31 0;
v0000021dd858dcf0_0 .net "read_data1", 31 0, L_0000021dd8594c20;  alias, 1 drivers
v0000021dd858e650_0 .net "read_data2", 31 0, L_0000021dd8594cc0;  alias, 1 drivers
v0000021dd858ef10_0 .net "read_reg_num1", 4 0, L_0000021dd8592ad0;  alias, 1 drivers
v0000021dd858e510_0 .net "read_reg_num2", 4 0, L_0000021dd8592b70;  alias, 1 drivers
v0000021dd858db10 .array "reg_memory", 31 0, 31 0;
v0000021dd858e5b0_0 .net "regwrite", 0 0, v0000021dd858fb20_0;  alias, 1 drivers
v0000021dd858efb0_0 .net "reset", 0 0, v0000021dd8592850_0;  alias, 1 drivers
v0000021dd858e790_0 .net "write_data", 31 0, L_0000021dd85935a0;  alias, 1 drivers
v0000021dd858d1b0_0 .net "write_reg", 4 0, v0000021dd858fc60_0;  alias, 1 drivers
E_0000021dd8508850 .event posedge, v0000021dd858efb0_0, v0000021dd8502fa0_0;
L_0000021dd85947c0 .cmp/eq 5, L_0000021dd8592ad0, L_0000021dd8595198;
L_0000021dd8594b80 .array/port v0000021dd858db10, L_0000021dd8593fa0;
L_0000021dd8593fa0 .concat [ 5 2 0 0], L_0000021dd8592ad0, L_0000021dd8595228;
L_0000021dd8594c20 .functor MUXZ 32, L_0000021dd8594b80, L_0000021dd85951e0, L_0000021dd85947c0, C4<>;
L_0000021dd8594680 .cmp/eq 5, L_0000021dd8592b70, L_0000021dd8595270;
L_0000021dd8593f00 .array/port v0000021dd858db10, L_0000021dd8593320;
L_0000021dd8593320 .concat [ 5 2 0 0], L_0000021dd8592b70, L_0000021dd8595300;
L_0000021dd8594cc0 .functor MUXZ 32, L_0000021dd8593f00, L_0000021dd85952b8, L_0000021dd8594680, C4<>;
    .scope S_0000021dd852ceb0;
T_0 ;
    %pushi/vec4 5379, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 4199811, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 1085605427, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 11888307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 8746771, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 1398707, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 10945123, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 12592163, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd858e1f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000021dd852d040;
T_1 ;
    %wait E_0000021dd8506150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d430_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000021dd858dd90_0, 0, 2;
    %load/vec4 v0000021dd858e150_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021dd858dd90_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858e330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021dd858dd90_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d430_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021dd858dd90_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d890_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021dd858e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021dd858dd90_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858d890_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021dd858e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858ded0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858d430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021dd858dd90_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021dd84dabb0;
T_2 ;
    %wait E_0000021dd8508850;
    %load/vec4 v0000021dd858efb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021dd858dc50_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000021dd858dc50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0000021dd858dc50_0;
    %ix/getv/s 3, v0000021dd858dc50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021dd858db10, 0, 4;
    %load/vec4 v0000021dd858dc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021dd858dc50_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021dd858e5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000021dd858d1b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000021dd858e790_0;
    %load/vec4 v0000021dd858d1b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021dd858db10, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021dd852c270;
T_3 ;
    %wait E_0000021dd8507690;
    %load/vec4 v0000021dd8503860_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.3, 10;
    %load/vec4 v0000021dd8503900_0;
    %load/vec4 v0000021dd858d7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_3.4, 4;
    %load/vec4 v0000021dd8503900_0;
    %load/vec4 v0000021dd858eab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.4;
    %and;
T_3.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000021dd8503900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd858df70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd8503ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd85037c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd858df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd8503ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd85037c0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021dd852c0e0;
T_4 ;
    %wait E_0000021dd8509810;
    %load/vec4 v0000021dd8502d20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v0000021dd8502a00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021dd8502a00_0;
    %load/vec4 v0000021dd8502f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021dd8503400_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021dd8503540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0000021dd8503680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0000021dd8503680_0;
    %load/vec4 v0000021dd8502f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021dd8503400_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021dd8503400_0, 0, 2;
T_4.5 ;
T_4.1 ;
    %load/vec4 v0000021dd8502d20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v0000021dd8502a00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0000021dd8502a00_0;
    %load/vec4 v0000021dd8503040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021dd8502b40_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000021dd8503540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.15, 10;
    %load/vec4 v0000021dd8503680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0000021dd8503680_0;
    %load/vec4 v0000021dd8503040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021dd8502b40_0, 0, 2;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021dd8502b40_0, 0, 2;
T_4.13 ;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021dd8523a70;
T_5 ;
    %wait E_0000021dd8509c10;
    %load/vec4 v0000021dd8502500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000021dd85035e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000021dd8503fe0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
T_5.12 ;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000021dd8503fe0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021dd8502c80_0, 0, 4;
T_5.14 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021dd8520f10;
T_6 ;
    %wait E_0000021dd85093d0;
    %load/vec4 v0000021dd8502460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %and;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %or;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %add;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %sub;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0000021dd8503ea0_0;
    %ix/getv 4, v0000021dd85025a0_0;
    %shiftr 4;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0000021dd8503ea0_0;
    %ix/getv 4, v0000021dd85025a0_0;
    %shiftl 4;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %mul;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %xor;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0000021dd8503ea0_0;
    %load/vec4 v0000021dd85025a0_0;
    %cmp/u;
    %jmp/0xz  T_6.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021dd85039a0_0, 0, 32;
T_6.12 ;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %load/vec4 v0000021dd85039a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd8503f40_0, 0, 1;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd8503f40_0, 0, 1;
T_6.14 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021dd8525c30;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021dd8502aa0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000021dd8502aa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021dd8502aa0_0;
    %store/vec4a v0000021dd8503cc0, 4, 0;
    %load/vec4 v0000021dd8502aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021dd8502aa0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000021dd8525c30;
T_8 ;
    %wait E_0000021dd85099d0;
    %load/vec4 v0000021dd8503a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021dd85034a0_0;
    %load/vec4 v0000021dd85030e0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021dd8503cc0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021dd8522e50;
T_9 ;
    %wait E_0000021dd8508850;
    %load/vec4 v0000021dd8591270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021dd8591e50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021dd8592030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000021dd8592e90_0;
    %assign/vec4 v0000021dd8591e50_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021dd8522e50;
T_10 ;
    %wait E_0000021dd8508850;
    %load/vec4 v0000021dd8591270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000021dd858f120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021dd8590ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021dd8590ac0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021dd8592c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021dd8591c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 19, 0, 32;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v0000021dd85914f0_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v0000021dd858f120_0, 0;
    %load/vec4 v0000021dd8591f90_0;
    %assign/vec4 v0000021dd8590ca0_0, 0;
    %load/vec4 v0000021dd8591e50_0;
    %assign/vec4 v0000021dd8590ac0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021dd8522e50;
T_11 ;
    %wait E_0000021dd8508850;
    %load/vec4 v0000021dd8591270_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v0000021dd8591c70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd85903e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858f8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd85905c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021dd8590340_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021dd8591d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd85903e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858f8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd85905c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021dd8590340_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0000021dd8590ac0_0;
    %assign/vec4 v0000021dd858fe40_0, 0;
    %load/vec4 v0000021dd858f300_0;
    %assign/vec4 v0000021dd8590a20_0, 0;
    %load/vec4 v0000021dd858f4e0_0;
    %assign/vec4 v0000021dd8590520_0, 0;
    %load/vec4 v0000021dd858fbc0_0;
    %assign/vec4 v0000021dd8590700_0, 0;
    %load/vec4 v0000021dd858f580_0;
    %assign/vec4 v0000021dd858f3a0_0, 0;
    %load/vec4 v0000021dd85900c0_0;
    %assign/vec4 v0000021dd85907a0_0, 0;
    %load/vec4 v0000021dd858ff80_0;
    %assign/vec4 v0000021dd8590b60_0, 0;
    %load/vec4 v0000021dd8590fc0_0;
    %assign/vec4 v0000021dd858fa80_0, 0;
    %load/vec4 v0000021dd8590840_0;
    %assign/vec4 v0000021dd8590e80_0, 0;
    %load/vec4 v0000021dd8590200_0;
    %assign/vec4 v0000021dd8590de0_0, 0;
    %load/vec4 v0000021dd858f800_0;
    %assign/vec4 v0000021dd85903e0_0, 0;
    %load/vec4 v0000021dd858fee0_0;
    %assign/vec4 v0000021dd858f8a0_0, 0;
    %load/vec4 v0000021dd85908e0_0;
    %assign/vec4 v0000021dd8590f20_0, 0;
    %load/vec4 v0000021dd8590660_0;
    %assign/vec4 v0000021dd85905c0_0, 0;
    %load/vec4 v0000021dd8590480_0;
    %assign/vec4 v0000021dd8590c00_0, 0;
    %load/vec4 v0000021dd858f440_0;
    %assign/vec4 v0000021dd8590340_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021dd8522e50;
T_12 ;
    %wait E_0000021dd8508850;
    %load/vec4 v0000021dd8591270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858d6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858d250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858dbb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021dd858f9e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021dd858fda0_0;
    %assign/vec4 v0000021dd858f940_0, 0;
    %load/vec4 v0000021dd858f1c0_0;
    %assign/vec4 v0000021dd8590980_0, 0;
    %load/vec4 v0000021dd8590b60_0;
    %assign/vec4 v0000021dd858f9e0_0, 0;
    %load/vec4 v0000021dd8590160_0;
    %assign/vec4 v0000021dd858f6c0_0, 0;
    %load/vec4 v0000021dd8590de0_0;
    %assign/vec4 v0000021dd858ea10_0, 0;
    %load/vec4 v0000021dd858f8a0_0;
    %assign/vec4 v0000021dd858d6b0_0, 0;
    %load/vec4 v0000021dd8590f20_0;
    %assign/vec4 v0000021dd858d250_0, 0;
    %load/vec4 v0000021dd85905c0_0;
    %assign/vec4 v0000021dd858de30_0, 0;
    %load/vec4 v0000021dd8590c00_0;
    %assign/vec4 v0000021dd858dbb0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021dd8522e50;
T_13 ;
    %wait E_0000021dd8508850;
    %load/vec4 v0000021dd8591270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd858fb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021dd8590d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021dd858fc60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000021dd858fd00_0;
    %assign/vec4 v0000021dd858f620_0, 0;
    %load/vec4 v0000021dd858f940_0;
    %assign/vec4 v0000021dd858f260_0, 0;
    %load/vec4 v0000021dd858f9e0_0;
    %assign/vec4 v0000021dd858fc60_0, 0;
    %load/vec4 v0000021dd858ea10_0;
    %assign/vec4 v0000021dd858fb20_0, 0;
    %load/vec4 v0000021dd858d6b0_0;
    %assign/vec4 v0000021dd8590d40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021dd8531da0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd8592170_0, 0, 1;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v0000021dd8592170_0;
    %inv;
    %store/vec4 v0000021dd8592170_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000021dd8531da0;
T_15 ;
    %vpi_call 2 27 "$dumpfile", "../sim/waveform_pipeline.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021dd8522e50 {0 0 0};
    %vpi_call 2 30 "$display", "\012Iniciando simulacao do processador RISC-V com PIPELINE - Grupo 12" {0 0 0};
    %vpi_call 2 31 "$display", "Instrucoes suportadas: lh, sh, sub, or, andi, srl, beq\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021dd8592850_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021dd8592850_0, 0, 1;
    %vpi_call 2 39 "$display", "--- INICIALIZANDO MEMORIA DE DADOS ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd8503cc0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021dd8503cc0, 4, 0;
    %vpi_call 2 42 "$display", "Mem[0] = 10, Mem[4] = 3\012" {0 0 0};
    %vpi_call 2 44 "$display", "\012--- INICIO DA EXECUCAO DO PROGRAMA ---\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 49 "$display", "--- Ciclo 1 ---" {0 0 0};
    %vpi_call 2 50 "$display", "  IF : Buscando instrucao em 0x00 (lh x10, 0(x0))" {0 0 0};
    %vpi_call 2 51 "$display", "  ID/EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 52 "$display", "--- Ciclo 2 ---" {0 0 0};
    %vpi_call 2 53 "$display", "  IF : Buscando instrucao em 0x04 (lh x11, 4(x0))" {0 0 0};
    %vpi_call 2 54 "$display", "  ID : Decodificando lh x10" {0 0 0};
    %vpi_call 2 55 "$display", "  EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "--- Ciclo 3 ---" {0 0 0};
    %vpi_call 2 57 "$display", "  IF : Buscando instrucao em 0x08 (sub x12, x10, x11)" {0 0 0};
    %vpi_call 2 58 "$display", "  ID : Decodificando lh x11" {0 0 0};
    %vpi_call 2 59 "$display", "  EX : Executando lh x10 (Calculando endereco 0+x0)" {0 0 0};
    %vpi_call 2 60 "$display", "  MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 61 "$display", "--- Ciclo 4 ---" {0 0 0};
    %vpi_call 2 62 "$display", "  IF : Buscando instrucao em 0x0C (or x13, x10, x11)" {0 0 0};
    %vpi_call 2 63 "$display", "  ID : Decodificando sub x12, x10, x11" {0 0 0};
    %vpi_call 2 64 "$display", "  EX : Executando lh x11 (Calculando endereco 4+x0)" {0 0 0};
    %vpi_call 2 65 "$display", "  MEM: Acessando Mem[0] para lh x10" {0 0 0};
    %vpi_call 2 66 "$display", "  WB : <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "--- Ciclo 5 ---" {0 0 0};
    %vpi_call 2 70 "$display", "  IF : Buscando instrucao em 0x10 (andi x14, x10, 8)" {0 0 0};
    %vpi_call 2 71 "$display", "  ID : Decodificando or x13, x10, x11" {0 0 0};
    %vpi_call 2 72 "$display", "  EX : Executando sub x12 (Operandos adiantados de MEM e WB!)" {0 0 0};
    %vpi_call 2 73 "$display", "  MEM: Acessando Mem[4] para lh x11" {0 0 0};
    %vpi_call 2 75 "$display", "  WB : Escrevendo resultado de lh x10 em x10. Resultado: x10 = %d\012", &A<v0000021dd858db10, 10> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 78 "$display", "--- Ciclo 6 ---" {0 0 0};
    %vpi_call 2 79 "$display", "  IF : Buscando instrucao em 0x14 (srl x15, x10, 1)" {0 0 0};
    %vpi_call 2 80 "$display", "  ID : Decodificando andi x14, x10, 8" {0 0 0};
    %vpi_call 2 81 "$display", "  EX : Executando or x13" {0 0 0};
    %vpi_call 2 82 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 84 "$display", "  WB : Escrevendo resultado de lh x11 em x11. Resultado: x11 = %d\012", &A<v0000021dd858db10, 11> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 87 "$display", "--- Ciclo 7 ---" {0 0 0};
    %vpi_call 2 88 "$display", "  IF : Buscando instrucao em 0x18 (beq x14, x10, 4)" {0 0 0};
    %vpi_call 2 89 "$display", "  ID : Decodificando srl x15, x10, 1" {0 0 0};
    %vpi_call 2 90 "$display", "  EX : Executando andi x14" {0 0 0};
    %vpi_call 2 91 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 93 "$display", "  WB : Escrevendo resultado de sub em x12. Resultado: x12 = %d\012", v0000021dd8591770_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 96 "$display", "--- Ciclo 8 ---" {0 0 0};
    %vpi_call 2 97 "$display", "  IF : Buscando instrucao em 0x1C (sh x12, 8(x0))" {0 0 0};
    %vpi_call 2 98 "$display", "  ID : Decodificando beq x14, x10, 4" {0 0 0};
    %vpi_call 2 99 "$display", "  EX : Executando srl x15" {0 0 0};
    %vpi_call 2 100 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 102 "$display", "  WB : Escrevendo resultado de or em x13. Resultado: x13 = %d\012", v0000021dd8591770_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 105 "$display", "--- Ciclo 9 ---" {0 0 0};
    %vpi_call 2 106 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0)" {0 0 0};
    %vpi_call 2 107 "$display", "  ID : Decodificando sh x12, 8(x0)" {0 0 0};
    %vpi_call 2 108 "$display", "  EX : Executando beq x14, x10 (Comparando %d e %d). Desvio NAO sera tomado.", &A<v0000021dd858db10, 14>, &A<v0000021dd858db10, 10> {0 0 0};
    %vpi_call 2 109 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 111 "$display", "  WB : Escrevendo resultado de andi em x14. Resultado: x14 = %d\012", v0000021dd8591770_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 114 "$display", "--- Ciclo 10 ---" {0 0 0};
    %vpi_call 2 115 "$display", "  IF : Buscando proxima instrucao... (PC continua em +4)" {0 0 0};
    %vpi_call 2 116 "$display", "  ID : Decodificando beq x0, x0, 0" {0 0 0};
    %vpi_call 2 117 "$display", "  EX : Executando sh x12 (Calculando endereco 8+x0)" {0 0 0};
    %vpi_call 2 118 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 120 "$display", "  WB : Escrevendo resultado de srl em x15. Resultado: x15 = %d\012", v0000021dd8591770_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 123 "$display", "--- Ciclo 11 ---" {0 0 0};
    %vpi_call 2 124 "$display", "  ID : <Instrucao apos o beq sendo anulada (flush)>" {0 0 0};
    %vpi_call 2 125 "$display", "  EX : Executando beq x0, x0. Desvio SERA tomado! PC sera 0x20." {0 0 0};
    %vpi_call 2 126 "$display", "  MEM: Escrevendo valor de x12 (%d) em Mem[8] para sh", v0000021dd8590980_0 {0 0 0};
    %vpi_call 2 127 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 130 "$display", "--- Ciclo 12 ---" {0 0 0};
    %vpi_call 2 131 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0) - Loop iniciado." {0 0 0};
    %vpi_call 2 132 "$display", "  ID : <bolha>" {0 0 0};
    %vpi_call 2 133 "$display", "  EX : <bolha>" {0 0 0};
    %vpi_call 2 134 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 135 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 40000, 0;
    %vpi_call 2 141 "$display", "\012================ ESTADO FINAL ================" {0 0 0};
    %vpi_call 2 142 "$display", "\012--- Registradores ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021dd85923f0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000021dd85923f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0000021dd85923f0_0;
    %addi 1, 0, 32;
    %load/vec4 v0000021dd85923f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021dd858db10, 4;
    %load/vec4 v0000021dd85923f0_0;
    %addi 2, 0, 32;
    %load/vec4 v0000021dd85923f0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021dd858db10, 4;
    %load/vec4 v0000021dd85923f0_0;
    %addi 3, 0, 32;
    %load/vec4 v0000021dd85923f0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021dd858db10, 4;
    %vpi_call 2 144 "$display", "x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h", v0000021dd85923f0_0, &A<v0000021dd858db10, v0000021dd85923f0_0 >, S<5,vec4,s32>, S<4,vec4,u32>, S<3,vec4,s32>, S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {6 0 0};
    %load/vec4 v0000021dd85923f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000021dd85923f0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 149 "$display", "\012--- Memoria de Dados (enderecos 0-36) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021dd85923f0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0000021dd85923f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0000021dd85923f0_0;
    %muli 4, 0, 32;
    %vpi_call 2 151 "$display", "Mem[%d]: 0x%h (%d)", S<0,vec4,s32>, &A<v0000021dd8503cc0, v0000021dd85923f0_0 >, &A<v0000021dd8503cc0, v0000021dd85923f0_0 > {1 0 0};
    %load/vec4 v0000021dd85923f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021dd85923f0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 2 154 "$display", "\012==========================================" {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/testbench_pipeline.v";
    "core/processador_pipeline.v";
    "execution/ula.v";
    "control/unidade_controle.v";
    "memory/memoria_dados.v";
    "execution/forwarding_unit.v";
    "execution/hazard_detection_unit.v";
    "memory/memoria_instrucao.v";
    "memory/banco_registradores.v";
