--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14313 paths analyzed, 811 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.464ns.
--------------------------------------------------------------------------------
Slack:                  9.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.352ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.600 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.352ns (3.197ns logic, 7.155ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  9.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.237ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.601 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (3.350ns logic, 6.887ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  9.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.178ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=9)        2.494   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/Mmux_out25
                                                       alu/Mmux_M_alu_a51
    SLICE_X17Y52.A4      net (fanout=15)       1.194   alu/M_alu_a[11]
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.178ns (2.678ns logic, 7.500ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  9.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.137ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B4      net (fanout=9)        2.362   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B       Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_M_alu_a131
    SLICE_X17Y52.A3      net (fanout=9)        1.266   alu/M_alu_a[3]
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.137ns (2.697ns logic, 7.440ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  9.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.063ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=9)        2.494   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/Mmux_out25
                                                       alu/Mmux_M_alu_a51
    SLICE_X17Y52.A4      net (fanout=15)       1.194   alu/M_alu_a[11]
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.063ns (2.831ns logic, 7.232ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  9.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.022ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B4      net (fanout=9)        2.362   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B       Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_M_alu_a131
    SLICE_X17Y52.A3      net (fanout=9)        1.266   alu/M_alu_a[3]
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.022ns (2.850ns logic, 7.172ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  9.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.012ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=9)        2.494   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/Mmux_out25
                                                       alu/Mmux_M_alu_a51
    SLICE_X11Y51.A2      net (fanout=15)       1.704   alu/M_alu_a[11]
    SLICE_X11Y51.A       Tilo                  0.259   alu/Sh1491
                                                       alu/Sh1571
    SLICE_X11Y51.C2      net (fanout=3)        0.539   alu/Sh157
    SLICE_X11Y51.C       Tilo                  0.259   alu/Sh1491
                                                       alu/alu/Mmux_out23
    SLICE_X10Y51.D2      net (fanout=1)        0.547   alu/alu/Mmux_out22
    SLICE_X10Y51.D       Tilo                  0.235   alu/Mmux_out23_0
                                                       alu/alu/Mmux_out24
    SLICE_X12Y47.A2      net (fanout=2)        1.752   alu/Mmux_out23_0
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.012ns (2.247ns logic, 7.765ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  9.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.005ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X21Y49.A3      net (fanout=10)       2.177   alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X21Y49.A       Tilo                  0.259   alu/Mmux_out114
                                                       alu/Mmux_M_alu_a121
    SLICE_X10Y52.A1      net (fanout=9)        1.941   alu/M_alu_a[4]
    SLICE_X10Y52.A       Tilo                  0.235   alu/N10
                                                       alu/Sh1651_SW0
    SLICE_X10Y51.A1      net (fanout=1)        0.834   alu/N10
    SLICE_X10Y51.A       Tilo                  0.235   alu/Mmux_out23_0
                                                       alu/Sh1651
    SLICE_X10Y51.D3      net (fanout=2)        0.349   alu/Sh1651
    SLICE_X10Y51.D       Tilo                  0.235   alu/Mmux_out23_0
                                                       alu/alu/Mmux_out24
    SLICE_X12Y47.A2      net (fanout=2)        1.752   alu/Mmux_out23_0
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.005ns (2.223ns logic, 7.782ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  9.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.954ns (Levels of Logic = 10)
  Clock Path Skew:      -0.075ns (0.600 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.AQ      Tcko                  0.476   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X10Y50.A6      net (fanout=6)        1.282   alu/M_ram3_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.954ns (3.197ns logic, 6.757ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  9.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=9)        2.494   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/Mmux_out25
                                                       alu/Mmux_M_alu_a51
    SLICE_X11Y51.A2      net (fanout=15)       1.704   alu/M_alu_a[11]
    SLICE_X11Y51.A       Tilo                  0.259   alu/Sh1491
                                                       alu/Sh1571
    SLICE_X11Y51.C2      net (fanout=3)        0.539   alu/Sh157
    SLICE_X11Y51.C       Tilo                  0.259   alu/Sh1491
                                                       alu/alu/Mmux_out23
    SLICE_X10Y51.D2      net (fanout=1)        0.547   alu/alu/Mmux_out22
    SLICE_X10Y51.D       Tilo                  0.235   alu/Mmux_out23_0
                                                       alu/alu/Mmux_out24
    SLICE_X12Y47.A2      net (fanout=2)        1.752   alu/Mmux_out23_0
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.897ns (2.400ns logic, 7.497ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  9.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_4 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.890ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_4 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X21Y49.A3      net (fanout=10)       2.177   alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X21Y49.A       Tilo                  0.259   alu/Mmux_out114
                                                       alu/Mmux_M_alu_a121
    SLICE_X10Y52.A1      net (fanout=9)        1.941   alu/M_alu_a[4]
    SLICE_X10Y52.A       Tilo                  0.235   alu/N10
                                                       alu/Sh1651_SW0
    SLICE_X10Y51.A1      net (fanout=1)        0.834   alu/N10
    SLICE_X10Y51.A       Tilo                  0.235   alu/Mmux_out23_0
                                                       alu/Sh1651
    SLICE_X10Y51.D3      net (fanout=2)        0.349   alu/Sh1651
    SLICE_X10Y51.D       Tilo                  0.235   alu/Mmux_out23_0
                                                       alu/alu/Mmux_out24
    SLICE_X12Y47.A2      net (fanout=2)        1.752   alu/Mmux_out23_0
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.890ns (2.376ns logic, 7.514ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  9.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.904ns (Levels of Logic = 10)
  Clock Path Skew:      -0.081ns (0.600 - 0.681)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_0
    SLICE_X10Y50.A2      net (fanout=2)        1.232   alu/M_ram2_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.904ns (3.197ns logic, 6.707ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  10.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.899ns (Levels of Logic = 10)
  Clock Path Skew:      -0.065ns (0.600 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.BQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X5Y49.D1       net (fanout=8)        1.619   alu/M_autostate_q_FSM_FFd12
    SLICE_X5Y49.D        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW3
    SLICE_X5Y49.C5       net (fanout=1)        0.406   alu/alu/adder/N34
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.899ns (3.175ns logic, 6.724ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  10.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.866ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.600 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.BMUX    Topab                 0.532   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.D6      net (fanout=1)        0.167   alu/M_alu_out[15]_GND_6_o_add_101_OUT[1]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.866ns (3.273ns logic, 6.593ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  10.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.839ns (Levels of Logic = 10)
  Clock Path Skew:      -0.074ns (0.601 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.AQ      Tcko                  0.476   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X10Y50.A6      net (fanout=6)        1.282   alu/M_ram3_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.839ns (3.350ns logic, 6.489ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  10.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.815ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.600 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C1      net (fanout=2)        0.767   alu/M_adder_out[13]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.815ns (3.287ns logic, 6.528ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  10.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X18Y46.B5      net (fanout=10)       2.184   alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X18Y46.B       Tilo                  0.235   alu/Mmux_out13
                                                       alu/Mmux_M_alu_a31
    SLICE_X12Y52.A1      net (fanout=10)       1.905   alu/M_alu_a[13]
    SLICE_X12Y52.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out2
    SLICE_X12Y52.C2      net (fanout=3)        0.896   alu/alu/boolean/out2
    SLICE_X12Y52.C       Tilo                  0.255   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X12Y51.D2      net (fanout=1)        0.757   alu/alu/boolean/n0012
    SLICE_X12Y51.BMUX    Topdb                 0.481   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_6
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (2.484ns logic, 7.289ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.769ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B4      net (fanout=9)        2.362   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B       Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_M_alu_a131
    SLICE_X12Y52.A3      net (fanout=9)        1.704   alu/M_alu_a[3]
    SLICE_X12Y52.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out2
    SLICE_X12Y52.C2      net (fanout=3)        0.896   alu/alu/boolean/out2
    SLICE_X12Y52.C       Tilo                  0.255   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X12Y51.D2      net (fanout=1)        0.757   alu/alu/boolean/n0012
    SLICE_X12Y51.BMUX    Topdb                 0.481   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_6
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.769ns (2.503ns logic, 7.266ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  10.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_0 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.789ns (Levels of Logic = 10)
  Clock Path Skew:      -0.080ns (0.601 - 0.681)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_0 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_0
    SLICE_X10Y50.A2      net (fanout=2)        1.232   alu/M_ram2_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (3.350ns logic, 6.439ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  10.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.784ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.601 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.BQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X5Y49.D1       net (fanout=8)        1.619   alu/M_autostate_q_FSM_FFd12
    SLICE_X5Y49.D        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW3
    SLICE_X5Y49.C5       net (fanout=1)        0.406   alu/alu/adder/N34
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.784ns (3.328ns logic, 6.456ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  10.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B6      net (fanout=9)        2.494   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y51.B       Tilo                  0.235   alu/Mmux_out25
                                                       alu/Mmux_M_alu_a51
    SLICE_X17Y52.A4      net (fanout=15)       1.194   alu/M_alu_a[11]
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.BMUX    Topab                 0.532   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.D6      net (fanout=1)        0.167   alu/M_alu_out[15]_GND_6_o_add_101_OUT[1]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (2.754ns logic, 6.938ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.700ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.601 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C1      net (fanout=2)        0.767   alu/M_adder_out[13]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.700ns (3.440ns logic, 6.260ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  10.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_4 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.658ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_4 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X18Y46.B5      net (fanout=10)       2.184   alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X18Y46.B       Tilo                  0.235   alu/Mmux_out13
                                                       alu/Mmux_M_alu_a31
    SLICE_X12Y52.A1      net (fanout=10)       1.905   alu/M_alu_a[13]
    SLICE_X12Y52.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out2
    SLICE_X12Y52.C2      net (fanout=3)        0.896   alu/alu/boolean/out2
    SLICE_X12Y52.C       Tilo                  0.255   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X12Y51.D2      net (fanout=1)        0.757   alu/alu/boolean/n0012
    SLICE_X12Y51.BMUX    Topdb                 0.481   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_6
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.658ns (2.637ns logic, 7.021ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B4      net (fanout=9)        2.362   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B       Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_M_alu_a131
    SLICE_X12Y52.A3      net (fanout=9)        1.704   alu/M_alu_a[3]
    SLICE_X12Y52.A       Tilo                  0.254   alu/alu/boolean/out
                                                       alu/alu/boolean/out2
    SLICE_X12Y52.C2      net (fanout=3)        0.896   alu/alu/boolean/out2
    SLICE_X12Y52.C       Tilo                  0.255   alu/alu/boolean/out
                                                       alu/alu/boolean/out3
    SLICE_X12Y51.D2      net (fanout=1)        0.757   alu/alu/boolean/n0012
    SLICE_X12Y51.BMUX    Topdb                 0.481   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_6
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y47.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (2.656ns logic, 6.998ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B4      net (fanout=9)        2.362   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y48.B       Tilo                  0.254   alu/Mmux_out121
                                                       alu/Mmux_M_alu_a131
    SLICE_X17Y52.A3      net (fanout=9)        1.266   alu/M_alu_a[3]
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.BMUX    Topab                 0.532   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.D6      net (fanout=1)        0.167   alu/M_alu_out[15]_GND_6_o_add_101_OUT[1]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.651ns (2.773ns logic, 6.878ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd13 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.667ns (Levels of Logic = 10)
  Clock Path Skew:      -0.065ns (0.600 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd13 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.DQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd13
    SLICE_X14Y52.B3      net (fanout=19)       2.348   alu/M_autostate_q_FSM_FFd13
    SLICE_X14Y52.B       Tilo                  0.235   alu/M_ram2_read_data[3]
                                                       alu/Mmux_M_alu_a15_SW0
    SLICE_X14Y52.A5      net (fanout=1)        0.196   alu/N12
    SLICE_X14Y52.A       Tilo                  0.235   alu/M_ram2_read_data[3]
                                                       alu/Mmux_M_alu_a15
    SLICE_X16Y49.BX      net (fanout=14)       1.037   alu/M_alu_a[1]
    SLICE_X16Y49.COUT    Tbxcy                 0.156   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.667ns (2.809ns logic, 6.858ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X19Y52.D3      net (fanout=9)        2.060   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X19Y52.D       Tilo                  0.259   alu/Mmux_M_alu_b131
                                                       alu/Mmux_M_alu_b131_1
    SLICE_X17Y52.A1      net (fanout=1)        1.040   alu/Mmux_M_alu_b131
    SLICE_X17Y52.A       Tilo                  0.259   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y51.C1      net (fanout=1)        0.773   alu/alu/boolean/N27
    SLICE_X18Y51.C       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y51.D5      net (fanout=1)        0.251   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y51.D       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X12Y51.C2      net (fanout=1)        1.241   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X12Y51.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y47.A3      net (fanout=2)        0.818   alu/M_boolean_out[0]
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (2.702ns logic, 6.912ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.628ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (0.600 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd7
                                                       alu/M_autostate_q_FSM_FFd3
    SLICE_X5Y49.D2       net (fanout=14)       1.348   alu/M_autostate_q_FSM_FFd3
    SLICE_X5Y49.D        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW3
    SLICE_X5Y49.C5       net (fanout=1)        0.406   alu/alu/adder/N34
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.628ns (3.175ns logic, 6.453ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  10.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.582ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.600 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.CMUX    Tcinc                 0.279   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C4      net (fanout=2)        0.565   alu/M_adder_out[14]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X12Y47.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y47.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.582ns (3.256ns logic, 6.326ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  10.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.578ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.600 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X10Y50.A3      net (fanout=2)        1.680   alu/M_ram1_read_data[0]
    SLICE_X10Y50.A       Tilo                  0.235   alu/alu/adder/N35
                                                       alu/alu/adder/Maddsub_sum_lut<0>_SW4
    SLICE_X5Y49.C6       net (fanout=1)        0.776   alu/alu/adder/N35
    SLICE_X5Y49.C        Tilo                  0.259   alu/alu/adder/N34
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y49.A3      net (fanout=1)        1.422   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y52.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X17Y50.C5      net (fanout=2)        1.394   alu/M_adder_out[12]
    SLICE_X17Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X17Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X17Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X13Y47.A6      net (fanout=2)        0.603   alu/Mmux_out27
    SLICE_X13Y47.A       Tilo                  0.259   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
    SLICE_X13Y47.B6      net (fanout=2)        0.152   alu/M_alu_out[0]
    SLICE_X13Y47.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.578ns (3.000ns logic, 6.578ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.464|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14313 paths, 0 nets, and 1469 connections

Design statistics:
   Minimum period:  10.464ns{1}   (Maximum frequency:  95.566MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 09:47:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



