-- Test Bench VHDL for IBM SMS ALD page 13.63.02.1
-- Title: E CH LAST INPUT CYCLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/31/2020 9:31:00 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC_tb is
end ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC_tb;

architecture behavioral of ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		MS_E1_REG_FULL:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_OR_T:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 in STD_LOGIC;
		MS_F_CH_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		MS_E_CH_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		PS_E_CH_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		PS_ANY_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		MS_ANY_LAST_INPUT_CYCLE:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_E_CH_EXT_END_OF_TRANSFER: STD_LOGIC := '0';
	signal MS_E1_REG_FULL: STD_LOGIC := '1';
	signal MS_E2_REG_FULL: STD_LOGIC := '1';
	signal PS_E_CYCLE: STD_LOGIC := '0';
	signal PS_E_CH_INPUT_MODE: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_C_OR_T: STD_LOGIC := '0';
	signal MS_LOGIC_GATE_B_OR_S: STD_LOGIC := '1';
	signal PS_INPUT_CYCLE: STD_LOGIC := '0';
	signal MS_F_CH_LAST_INPUT_CYCLE: STD_LOGIC := '1';

	-- Outputs

	signal MS_E_CH_LAST_INPUT_CYCLE: STD_LOGIC;
	signal PS_E_CH_LAST_INPUT_CYCLE: STD_LOGIC;
	signal PS_ANY_LAST_INPUT_CYCLE: STD_LOGIC;
	signal MS_ANY_LAST_INPUT_CYCLE: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC port map(
		FPGA_CLK => FPGA_CLK,
		PS_E_CH_EXT_END_OF_TRANSFER => PS_E_CH_EXT_END_OF_TRANSFER,
		MS_E1_REG_FULL => MS_E1_REG_FULL,
		MS_E2_REG_FULL => MS_E2_REG_FULL,
		PS_E_CYCLE => PS_E_CYCLE,
		PS_E_CH_INPUT_MODE => PS_E_CH_INPUT_MODE,
		PS_LOGIC_GATE_C_OR_T => PS_LOGIC_GATE_C_OR_T,
		MS_LOGIC_GATE_B_OR_S => MS_LOGIC_GATE_B_OR_S,
		PS_INPUT_CYCLE => PS_INPUT_CYCLE,
		MS_F_CH_LAST_INPUT_CYCLE => MS_F_CH_LAST_INPUT_CYCLE,
		MS_E_CH_LAST_INPUT_CYCLE => MS_E_CH_LAST_INPUT_CYCLE,
		PS_E_CH_LAST_INPUT_CYCLE => PS_E_CH_LAST_INPUT_CYCLE,
		PS_ANY_LAST_INPUT_CYCLE => PS_ANY_LAST_INPUT_CYCLE,
		MS_ANY_LAST_INPUT_CYCLE => MS_ANY_LAST_INPUT_CYCLE);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
