#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25ab4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25ab660 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x25961a0 .functor NOT 1, L_0x25dacc0, C4<0>, C4<0>, C4<0>;
L_0x25daa20 .functor XOR 4, L_0x25da8c0, L_0x25da980, C4<0000>, C4<0000>;
L_0x25dabb0 .functor XOR 4, L_0x25daa20, L_0x25daae0, C4<0000>, C4<0000>;
v0x25d80a0_0 .net *"_ivl_10", 3 0, L_0x25daae0;  1 drivers
v0x25d81a0_0 .net *"_ivl_12", 3 0, L_0x25dabb0;  1 drivers
v0x25d8280_0 .net *"_ivl_2", 3 0, L_0x25da270;  1 drivers
v0x25d8340_0 .net *"_ivl_4", 3 0, L_0x25da8c0;  1 drivers
v0x25d8420_0 .net *"_ivl_6", 3 0, L_0x25da980;  1 drivers
v0x25d8550_0 .net *"_ivl_8", 3 0, L_0x25daa20;  1 drivers
v0x25d8630_0 .net "c", 0 0, v0x25d6290_0;  1 drivers
v0x25d86d0_0 .var "clk", 0 0;
v0x25d8770_0 .net "d", 0 0, v0x25d63d0_0;  1 drivers
v0x25d8810_0 .net "mux_in_dut", 3 0, L_0x25da380;  1 drivers
v0x25d88b0_0 .net "mux_in_ref", 3 0, L_0x25d90a0;  1 drivers
v0x25d8950_0 .var/2u "stats1", 159 0;
v0x25d8a10_0 .var/2u "strobe", 0 0;
v0x25d8ad0_0 .net "tb_match", 0 0, L_0x25dacc0;  1 drivers
v0x25d8b90_0 .net "tb_mismatch", 0 0, L_0x25961a0;  1 drivers
v0x25d8c50_0 .net "wavedrom_enable", 0 0, v0x25d6470_0;  1 drivers
v0x25d8d20_0 .net "wavedrom_title", 511 0, v0x25d6510_0;  1 drivers
L_0x25da270 .concat [ 4 0 0 0], L_0x25d90a0;
L_0x25da8c0 .concat [ 4 0 0 0], L_0x25d90a0;
L_0x25da980 .concat [ 4 0 0 0], L_0x25da380;
L_0x25daae0 .concat [ 4 0 0 0], L_0x25d90a0;
L_0x25dacc0 .cmp/eeq 4, L_0x25da270, L_0x25dabb0;
S_0x25ab7f0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x25ab660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x25964a0 .functor OR 1, v0x25d6290_0, v0x25d63d0_0, C4<0>, C4<0>;
L_0x25967e0 .functor NOT 1, v0x25d63d0_0, C4<0>, C4<0>, C4<0>;
L_0x25abf60 .functor AND 1, v0x25d6290_0, v0x25d63d0_0, C4<1>, C4<1>;
v0x25a1bd0_0 .net *"_ivl_10", 0 0, L_0x25967e0;  1 drivers
v0x25a1c70_0 .net *"_ivl_15", 0 0, L_0x25abf60;  1 drivers
v0x2595f60_0 .net *"_ivl_2", 0 0, L_0x25964a0;  1 drivers
L_0x7fb3d0f9c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2596270_0 .net/2s *"_ivl_6", 0 0, L_0x7fb3d0f9c018;  1 drivers
v0x25965b0_0 .net "c", 0 0, v0x25d6290_0;  alias, 1 drivers
v0x25968f0_0 .net "d", 0 0, v0x25d63d0_0;  alias, 1 drivers
v0x25d5940_0 .net "mux_in", 3 0, L_0x25d90a0;  alias, 1 drivers
L_0x25d90a0 .concat8 [ 1 1 1 1], L_0x25964a0, L_0x7fb3d0f9c018, L_0x25967e0, L_0x25abf60;
S_0x25d5aa0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x25ab660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x25d6290_0 .var "c", 0 0;
v0x25d6330_0 .net "clk", 0 0, v0x25d86d0_0;  1 drivers
v0x25d63d0_0 .var "d", 0 0;
v0x25d6470_0 .var "wavedrom_enable", 0 0;
v0x25d6510_0 .var "wavedrom_title", 511 0;
E_0x25a5a10/0 .event negedge, v0x25d6330_0;
E_0x25a5a10/1 .event posedge, v0x25d6330_0;
E_0x25a5a10 .event/or E_0x25a5a10/0, E_0x25a5a10/1;
E_0x25a5c80 .event negedge, v0x25d6330_0;
E_0x25a6020 .event posedge, v0x25d6330_0;
S_0x25d5d90 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x25d5aa0;
 .timescale -12 -12;
v0x25d5f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25d6090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x25d5aa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25d66c0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x25ab660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x25a19d0 .functor NOT 1, v0x25d63d0_0, C4<0>, C4<0>, C4<0>;
L_0x25d9230 .functor AND 1, v0x25d6290_0, L_0x25a19d0, C4<1>, C4<1>;
L_0x25d9310 .functor NOT 1, L_0x25d9230, C4<0>, C4<0>, C4<0>;
L_0x25d93d0 .functor NOT 1, v0x25d63d0_0, C4<0>, C4<0>, C4<0>;
L_0x25d9580 .functor AND 1, v0x25d6290_0, L_0x25d93d0, C4<1>, C4<1>;
L_0x25d9640 .functor NOT 1, v0x25d63d0_0, C4<0>, C4<0>, C4<0>;
L_0x25d96f0 .functor OR 1, v0x25d6290_0, L_0x25d9640, C4<0>, C4<0>;
L_0x25d98c0 .functor OR 1, v0x25d6290_0, v0x25d63d0_0, C4<0>, C4<0>;
L_0x25d9980 .functor AND 1, v0x25d63d0_0, L_0x25d98c0, C4<1>, C4<1>;
L_0x25d9a40 .functor OR 1, L_0x25d9980, L_0x25d9580, C4<0>, C4<0>;
L_0x25d9bb0 .functor OR 1, L_0x25d9a40, L_0x25d96f0, C4<0>, C4<0>;
L_0x25d9c70 .functor NOT 1, L_0x25d9310, C4<0>, C4<0>, C4<0>;
L_0x25d9da0 .functor AND 1, v0x25d63d0_0, L_0x25d9c70, C4<1>, C4<1>;
L_0x25d9e60 .functor NOT 1, L_0x25d9580, C4<0>, C4<0>, C4<0>;
L_0x25d9d30 .functor OR 1, L_0x25d9da0, L_0x25d9e60, C4<0>, C4<0>;
L_0x25d9ff0 .functor NOT 1, L_0x25d96f0, C4<0>, C4<0>, C4<0>;
L_0x25da0f0 .functor OR 1, L_0x25d9d30, L_0x25d9ff0, C4<0>, C4<0>;
L_0x25da200 .functor NOT 1, L_0x25d9580, C4<0>, C4<0>, C4<0>;
L_0x25da310 .functor OR 1, L_0x25da200, L_0x25d96f0, C4<0>, C4<0>;
L_0x25da510 .functor NOT 1, L_0x25d9580, C4<0>, C4<0>, C4<0>;
L_0x25da630 .functor OR 1, L_0x25d98c0, L_0x25da510, C4<0>, C4<0>;
L_0x25da6f0 .functor OR 1, L_0x25da630, L_0x25d96f0, C4<0>, C4<0>;
v0x25d68a0_0 .net *"_ivl_0", 0 0, L_0x25a19d0;  1 drivers
v0x25d69a0_0 .net *"_ivl_10", 0 0, L_0x25d9640;  1 drivers
v0x25d6a80_0 .net *"_ivl_18", 0 0, L_0x25d9980;  1 drivers
v0x25d6b40_0 .net *"_ivl_2", 0 0, L_0x25d9230;  1 drivers
v0x25d6c20_0 .net *"_ivl_20", 0 0, L_0x25d9a40;  1 drivers
v0x25d6d50_0 .net *"_ivl_22", 0 0, L_0x25d9bb0;  1 drivers
v0x25d6e30_0 .net *"_ivl_26", 0 0, L_0x25d9c70;  1 drivers
v0x25d6f10_0 .net *"_ivl_28", 0 0, L_0x25d9da0;  1 drivers
v0x25d6ff0_0 .net *"_ivl_30", 0 0, L_0x25d9e60;  1 drivers
v0x25d70d0_0 .net *"_ivl_32", 0 0, L_0x25d9d30;  1 drivers
v0x25d71b0_0 .net *"_ivl_34", 0 0, L_0x25d9ff0;  1 drivers
v0x25d7290_0 .net *"_ivl_36", 0 0, L_0x25da0f0;  1 drivers
v0x25d7370_0 .net *"_ivl_40", 0 0, L_0x25da200;  1 drivers
v0x25d7450_0 .net *"_ivl_42", 0 0, L_0x25da310;  1 drivers
v0x25d7530_0 .net *"_ivl_47", 0 0, L_0x25da510;  1 drivers
v0x25d7610_0 .net *"_ivl_49", 0 0, L_0x25da630;  1 drivers
v0x25d76f0_0 .net *"_ivl_51", 0 0, L_0x25da6f0;  1 drivers
v0x25d77d0_0 .net *"_ivl_6", 0 0, L_0x25d93d0;  1 drivers
v0x25d78b0_0 .net "c", 0 0, v0x25d6290_0;  alias, 1 drivers
v0x25d7950_0 .net "d", 0 0, v0x25d63d0_0;  alias, 1 drivers
v0x25d7a40_0 .net "mux_in", 3 0, L_0x25da380;  alias, 1 drivers
v0x25d7b20_0 .net "w1", 0 0, L_0x25d9310;  1 drivers
v0x25d7be0_0 .net "w2", 0 0, L_0x25d9580;  1 drivers
v0x25d7ca0_0 .net "w3", 0 0, L_0x25d96f0;  1 drivers
v0x25d7d60_0 .net "w4", 0 0, L_0x25d98c0;  1 drivers
L_0x25da380 .concat8 [ 1 1 1 1], L_0x25d9bb0, L_0x25da0f0, L_0x25da310, L_0x25da6f0;
S_0x25d7ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x25ab660;
 .timescale -12 -12;
E_0x258f9f0 .event anyedge, v0x25d8a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25d8a10_0;
    %nor/r;
    %assign/vec4 v0x25d8a10_0, 0;
    %wait E_0x258f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25d5aa0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x25d63d0_0, 0;
    %assign/vec4 v0x25d6290_0, 0;
    %wait E_0x25a5c80;
    %wait E_0x25a6020;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x25d63d0_0, 0;
    %assign/vec4 v0x25d6290_0, 0;
    %wait E_0x25a6020;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x25d63d0_0, 0;
    %assign/vec4 v0x25d6290_0, 0;
    %wait E_0x25a6020;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x25d63d0_0, 0;
    %assign/vec4 v0x25d6290_0, 0;
    %wait E_0x25a6020;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x25d63d0_0, 0;
    %assign/vec4 v0x25d6290_0, 0;
    %wait E_0x25a5c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25d6090;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25a5a10;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x25d63d0_0, 0;
    %assign/vec4 v0x25d6290_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x25ab660;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25d86d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25d8a10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x25ab660;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x25d86d0_0;
    %inv;
    %store/vec4 v0x25d86d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x25ab660;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25d6330_0, v0x25d8b90_0, v0x25d8630_0, v0x25d8770_0, v0x25d88b0_0, v0x25d8810_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x25ab660;
T_7 ;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x25ab660;
T_8 ;
    %wait E_0x25a5a10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25d8950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25d8950_0, 4, 32;
    %load/vec4 v0x25d8ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25d8950_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25d8950_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25d8950_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x25d88b0_0;
    %load/vec4 v0x25d88b0_0;
    %load/vec4 v0x25d8810_0;
    %xor;
    %load/vec4 v0x25d88b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25d8950_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x25d8950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25d8950_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2014_q3/iter0/response9/top_module.sv";
