# Single_Cycle_RISC-V_Processor


Instruction Set Architecture 

![Screenshot 2025-01-16 192301](https://github.com/user-attachments/assets/f7cd7d1f-5a44-47e9-9374-f4cff7435079)
![Screenshot 2025-01-16 192321](https://github.com/user-attachments/assets/d8ff3fe2-c8f7-420e-99ff-98975e09f15d)
![Screenshot 2025-01-16 192336](https://github.com/user-attachments/assets/895ada4a-84eb-48c1-b2ae-49b85046c17f)

Additional instructions

![Screenshot 2025-01-16 192349](https://github.com/user-attachments/assets/f3896989-7fa8-4905-840e-3f44b321f996)

Data Path

![Screenshot 2025-01-16 192416](https://github.com/user-attachments/assets/72f5ea84-5327-4b3e-8cf4-af243be443a8)

Demonstration 

In our RISC-V single-cycle processor implementation, we've harnessed the versatility of the Cyclone IV 
EP4CE115F29C7 FPGA board to create a practical and interactive platform. 
 
![Screenshot 2025-01-16 192540](https://github.com/user-attachments/assets/5c5baa68-e24e-48c9-8ef4-5e9756e212cf)
