# do Laboratorio6_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/ROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM
# -- Compiling architecture SYN of rom
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_RISING.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_RISING.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FF_D_RISING
# -- Compiling architecture flow of FF_D_RISING
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_FALLING.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_FALLING.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FF_D_FALLING
# -- Compiling architecture flow of FF_D_FALLING
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/DF_HZ.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/DF_HZ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DF_HZ
# -- Compiling architecture beh of DF_HZ
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/Control_RAM_FSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/Control_RAM_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Control_RAM_FSM
# -- Compiling architecture beh of Control_RAM_FSM
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/Comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/Comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Comparador
# -- Compiling architecture beh of Comparador
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/Lab6_Package.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/Lab6_Package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Lab6_Pack
# End time: 18:06:00 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/MUX_4_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:00 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/MUX_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX_4_1
# -- Compiling architecture flujo of MUX_4_1
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/DATA_BUFFER.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:01 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/DATA_BUFFER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATA_BUFFER
# -- Compiling architecture BEH of DATA_BUFFER
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/DEC_HEX_7SEG.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:01 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/DEC_HEX_7SEG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DEC_HEX_7SEG
# -- Compiling architecture DECOD of DEC_HEX_7SEG
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/Top_FSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:01 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/Top_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Lab6_Pack
# -- Compiling entity Top_FSM
# -- Compiling architecture beh of Top_FSM
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:01 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Lab6_Pack
# -- Compiling entity Laboratorio6
# -- Compiling architecture BEH of Laboratorio6
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/LFSR_12.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:01 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/LFSR_12.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Lab6_Pack
# -- Compiling entity LFSR_12
# -- Compiling architecture shift of LFSR_12
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:06:01 on Jun 13,2016
# vcom -reportprogress 300 -93 -work work E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Laboratorio6_TB
# -- Compiling architecture tb of Laboratorio6_TB
# ** Warning: E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6_TB.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:06:01 on Jun 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Laboratorio6_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Laboratorio6_TB 
# Start time: 18:06:01 on Jun 13,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.laboratorio6_tb(tb)
# Loading work.lab6_pack
# Loading work.laboratorio6(beh)
# Loading work.mux_4_1(flujo)
# Loading work.control_ram_fsm(beh)
# Loading work.top_fsm(beh)
# Loading work.ff_d_rising(flow)
# Loading work.data_buffer(beh)
# Loading work.dec_hex_7seg(decod)
# Loading work.lfsr_12(shift)
# Loading work.df_hz(beh)
# Loading work.ff_d_falling(flow)
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.comparador(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 0  Instance: /laboratorio6_tb/LAB6/Gen1HZ
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /laboratorio6_tb/LAB6/ROM1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /laboratorio6_tb/LAB6/ROM1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /laboratorio6_tb/LAB6/ROM1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /laboratorio6_tb/LAB6/ROM1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /laboratorio6_tb/LAB6/ROM1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /laboratorio6_tb/LAB6/ROM1/altsyncram_component
# ** Failure: FIN
#    Time: 1310570 ns  Iteration: 2  Process: /laboratorio6_tb/Escritura_Datos File: E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6_TB.vhd
# Break in Process Escritura_Datos at E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6_TB.vhd line 61
# End time: 18:08:17 on Jun 13,2016, Elapsed time: 0:02:16
# Errors: 0, Warnings: 7
