Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\Project4\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "D:\ISE\Project4\MUX_4_1_5bits.v" into library work
Parsing module <MUX_4_1_5bits>.
Analyzing Verilog file "D:\ISE\Project4\MUX_4_1_32bits.v" into library work
Parsing module <MUX_4_1_32bits>.
Analyzing Verilog file "D:\ISE\Project4\MUX_2_1_32bits.v" into library work
Parsing module <MUX_2_1_32bits>.
Analyzing Verilog file "D:\ISE\Project4\IFU.v" into library work
Parsing module <IFU>.
Analyzing Verilog file "D:\ISE\Project4\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\ISE\Project4\Ext.v" into library work
Parsing module <Ext>.
WARNING:HDLCompiler:327 - "D:\ISE\Project4\Ext.v" Line 27: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:\ISE\Project4\DM.v" into library work
Parsing module <DM>.
Analyzing Verilog file "D:\ISE\Project4\CTRL.v" into library work
Parsing module <CTRL>.
Analyzing Verilog file "D:\ISE\Project4\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\ISE\Project4\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\ISE\Project4\mips.v" Line 53: Port Zero is not connected to this instance

Elaborating module <mips>.

Elaborating module <IFU>.
Reading initialization file \"code.txt\".
WARNING:HDLCompiler:1670 - "D:\ISE\Project4\IFU.v" Line 38: Signal <IM> in initial block is partially initialized.
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 51: Size mismatch in connection of port <Branch>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <GRF>.
"D:\ISE\Project4\GRF.v" Line 49. $display 0 <= 0

Elaborating module <ALU>.
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 53: Size mismatch in connection of port <ALUop>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\ISE\Project4\mips.v" Line 53: Assignment to _zero ignored, since the identifier is never used

Elaborating module <DM>.
"D:\ISE\Project4\DM.v" Line 46. $display *0 <= 0
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 54: Size mismatch in connection of port <Addr>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <CTRL>.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 46: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 49: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 52: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 53: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 56: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\ISE\Project4\CTRL.v" Line 60: Assignment to Mem_write ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 61: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\CTRL.v" Line 62: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 55: Size mismatch in connection of port <Branch>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\ISE\Project4\mips.v" Line 55: Assignment to _AlUop ignored, since the identifier is never used
WARNING:HDLCompiler:327 - "D:\ISE\Project4\Ext.v" Line 27: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <Ext>.
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 56: Size mismatch in connection of port <Datain>. Formal port size is 17-bit while actual signal size is 16-bit.

Elaborating module <Shifter>.

Elaborating module <MUX_4_1_5bits>.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\MUX_4_1_5bits.v" Line 30: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\ISE\Project4\MUX_4_1_5bits.v" Line 30: Assignment to out ignored, since the identifier is never used
WARNING:HDLCompiler:1499 - "D:\ISE\Project4\MUX_4_1_5bits.v" Line 21: Empty module <MUX_4_1_5bits> remains a black box.
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 59: Size mismatch in connection of port <B>. Formal port size is 5-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:1127 - "D:\ISE\Project4\mips.v" Line 59: Assignment to rd ignored, since the identifier is never used

Elaborating module <MUX_2_1_32bits>.

Elaborating module <MUX_4_1_32bits>.
WARNING:HDLCompiler:413 - "D:\ISE\Project4\MUX_4_1_32bits.v" Line 30: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\ISE\Project4\MUX_4_1_32bits.v" Line 30: Assignment to out ignored, since the identifier is never used
WARNING:HDLCompiler:1499 - "D:\ISE\Project4\MUX_4_1_32bits.v" Line 21: Empty module <MUX_4_1_32bits> remains a black box.
WARNING:HDLCompiler:189 - "D:\ISE\Project4\mips.v" Line 61: Size mismatch in connection of port <A>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:634 - "D:\ISE\Project4\mips.v" Line 29: Net <_Zero> does not have a driver.
WARNING:HDLCompiler:634 - "D:\ISE\Project4\mips.v" Line 32: Net <_rd[4]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\ISE\Project4\mips.v" Line 43: Net <_ALUsrc> does not have a driver.
WARNING:HDLCompiler:634 - "D:\ISE\Project4\mips.v" Line 53: Net <_ALUres> does not have a driver.
