{:input (genetic.crossover/dumb-crossover 893115564 (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing , wire1_14, \\wire:missing_edge , wire3_18, \\wire23_:missing_33 , \\wire24_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  wire \\wire10_:missing ;\n  wire \\wire11_:missing_17 ;\n  wire \\wire12_:missing ;\n  wire wire13;\n  wire \\wire13_15_:missing ;\n  wire \\wire13_16_:missing_21_22 ;\n  wire \\wire13_31_:missing_33 ;\n  wire wire13_32;\n  wire wire13_36;\n  wire \\wire13_37_:missing ;\n  wire wire13_38_40_42_43;\n  wire \\wire13_9_:missing ;\n  wire wire15;\n  wire wire16;\n  wire wire19_8;\n  input wire1_14;\n  wire wire1_14;\n  wire wire21;\n  wire wire22;\n  input \\wire23_:missing_33 ;\n  wire \\wire23_:missing_33 ;\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  wire wire27_33;\n  wire wire27_34;\n  wire wire28_8;\n  wire wire29_39;\n  wire wire29_8;\n  wire wire30_36_45;\n  wire wire30_44;\n  wire \\wire31_:missing ;\n  wire wire32_34;\n  wire \\wire35_:missing ;\n  wire \\wire35_:missing_1 ;\n  wire wire38;\n  output wire3_18;\n  wire wire3_18;\n  wire wire41_46;\n  wire wire43;\n  wire wire44;\n  wire wire4_8;\n  wire wire5_8;\n  wire \\wire6_:missing ;\n  wire wire7_17;\n  wire wire7_20;\n  wire wire8_11;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12_14 ;\n  wire \\wire:missing_34_46 ;\n  wire \\wire:missing_36_42 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_8;\n  assign wire21 = 2'hx >> \\wire13_16_:missing_21_22 ;\n  assign wire22 = 2'hx >> \\wire13_16_:missing_21_22 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_8;\n  assign wire27_34 = 2'h1 >> wire27_33;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_8;\n  assign wire29_39 = 2'h1 >> wire29_8;\n  assign wire30_44 = 2'h1 >> wire30_36_45;\n  assign \\wire31_:missing  = 4'h6 >> { \\wire13_31_:missing_33 , \\wire:missing_edge  };\n  assign wire32_34 = 4'h8 >> { wire13_32, \\wire:missing_edge  };\n  assign wire27_33 = 4'h8 >> { \\wire23_:missing_33 , \\wire13_31_:missing_33  };\n  assign \\wire:missing_34_46  = 4'h8 >> { wire27_34, wire32_34 };\n  assign \\wire35_:missing  = 4'h2 >> { \\wire35_:missing_1 , \\wire35_:missing_1  };\n  assign wire30_36_45 = 4'h8 >> { \\wire:missing_36_42 , wire13_36 };\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_36_42  = 2'hx >> wire13_38_40_42_43;\n  assign wire43 = 2'hx >> wire13_38_40_42_43;\n  assign wire7_17 = 2'h1 >> wire7_20;\n  assign \\wire:missing_8  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 4'h6 >> { \\wire13_9_:missing , \\wire0_9_:missing  };\n  assign \\wire10_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_11  = 4'h6 >> { wire8_11, \\wire11_:missing_17  };\n  assign \\wire12_:missing  = 4'h8 >> { \\wire:missing_12_14 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire41_46 = \\wire:missing_34_46 ;\n  assign \\wire:missing_45  = wire30_36_45;\n  assign wire44 = wire30_44;\n  assign \\wire:missing_41  = wire41_46;\n  assign \\wire:missing_edge  = wire13_38_40_42_43;\n  assign \\wire:missing_edge  = wire29_39;\n  assign wire38 = wire13_38_40_42_43;\n  assign \\wire:missing_edge  = \\wire13_37_:missing ;\n  assign wire7_20 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire19_8;\n  assign wire3_18 = \\wire:missing_edge ;\n  assign \\wire11_:missing_17  = wire7_17;\n  assign wire16 = \\wire13_16_:missing_21_22 ;\n  assign wire15 = \\wire13_15_:missing ;\n  assign \\wire:missing_12_14  = wire1_14;\n  assign \\wire13_15_:missing  = wire13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:3.1-104.10\" *)\nmodule postsynth(\\wire0_9_:missing , wire1_14, \\wire:missing_edge , wire3_18, \\wire23_:missing_33 , \\wire24_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:5.9-5.26\" *)\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:7.8-7.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:8.8-8.27\" *)\n  wire \\wire11_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:16.8-16.27\" *)\n  wire \\wire13_37_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:17.8-17.26\" *)\n  wire wire13_38_40_42_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:21.8-21.16\" *)\n  wire wire19_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:22.9-22.17\" *)\n  input wire1_14;\n  wire wire1_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:26.9-26.28\" *)\n  input \\wire23_:missing_33 ;\n  wire \\wire23_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:28.9-28.25\" *)\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:33.8-33.17\" *)\n  wire wire29_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:35.8-35.20\" *)\n  wire wire30_36_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:36.8-36.17\" *)\n  wire wire30_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:41.8-41.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:42.10-42.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:45.8-45.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:46.8-46.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:49.8-49.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:50.8-50.16\" *)\n  wire wire7_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:51.8-51.16\" *)\n  wire wire7_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:55.8-55.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_12_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:57.8-57.27\" *)\n  wire \\wire:missing_36_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:59.8-59.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:60.8-60.23\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6A78299D.v:61.10-61.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing  = 1'h1;\n  assign \\wire11_:missing_17  = 1'h0;\n  assign \\wire13_37_:missing  = 1'h1;\n  assign wire13_38_40_42_43 = 1'h1;\n  assign wire19_8 = 1'h1;\n  assign wire29_39 = 1'h1;\n  assign wire30_36_45 = 1'hx;\n  assign wire30_44 = 1'hx;\n  assign wire38 = 1'h1;\n  assign wire3_18 = 1'h1;\n  assign wire43 = 1'hx;\n  assign wire44 = 1'hx;\n  assign \\wire6_:missing  = 1'h0;\n  assign wire7_17 = 1'h0;\n  assign wire7_20 = 1'h1;\n  assign \\wire:missing_12_14  = wire1_14;\n  assign \\wire:missing_36_42  = 1'hx;\n  assign \\wire:missing_45  = 1'hx;\n  assign \\wire:missing_8  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:58:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg/src/top.v'.\nSBY  2:58:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] Copy '/tmp/fuzzmount2DDF5D8C/6A78299D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg/src/6A78299D.v'.\nSBY  2:58:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] Copy '/tmp/fuzzmount2DDF5D8C/6A78299D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg/src/6A78299D.post.v'.\nSBY  2:58:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: abc pdr\nSBY  2:58:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:58:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:69$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:69$29.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:58:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:68$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:68$28.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:58:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:66$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:66$26.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:58:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:63$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6A78299D.v:63$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:58:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:58:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:58:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] base: finished (returncode=0)\nSBY  2:58:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] aig: finished (returncode=0)\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: Warning: The network has no constraints.\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: finished (returncode=0)\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] engine_0: Status returned by engine: FAIL\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg'.\nSBY  2:59:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmvy4t5cg] DONE (FAIL, rc=2)\n", :err ""}}}