// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "03/11/2025 07:45:19"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart_top (
	clk,
	rst,
	parity_type_sw,
	inp_data,
	send_data,
	output_data_serial,
	serial_data_in,
	leds,
	D_decenas,
	D_unidades,
	D_centenas,
	D_millares,
	D_decenas_millares,
	D_centenas_millares,
	parity_leds);
input 	clk;
input 	rst;
input 	[1:0] parity_type_sw;
input 	[7:0] inp_data;
input 	send_data;
output 	output_data_serial;
input 	serial_data_in;
output 	[7:0] leds;
output 	[0:6] D_decenas;
output 	[0:6] D_unidades;
output 	[0:6] D_centenas;
output 	[0:6] D_millares;
output 	[0:6] D_decenas_millares;
output 	[0:6] D_centenas_millares;
output 	[1:0] parity_leds;

// Design Ports Information
// output_data_serial	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_unidades[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_millares[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_decenas_millares[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_centenas_millares[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_leds[0]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_leds[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_data_in	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_type_sw[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_type_sw[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// send_data	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \output_data_serial~output_o ;
wire \leds[0]~output_o ;
wire \leds[1]~output_o ;
wire \leds[2]~output_o ;
wire \leds[3]~output_o ;
wire \leds[4]~output_o ;
wire \leds[5]~output_o ;
wire \leds[6]~output_o ;
wire \leds[7]~output_o ;
wire \D_decenas[6]~output_o ;
wire \D_decenas[5]~output_o ;
wire \D_decenas[4]~output_o ;
wire \D_decenas[3]~output_o ;
wire \D_decenas[2]~output_o ;
wire \D_decenas[1]~output_o ;
wire \D_decenas[0]~output_o ;
wire \D_unidades[6]~output_o ;
wire \D_unidades[5]~output_o ;
wire \D_unidades[4]~output_o ;
wire \D_unidades[3]~output_o ;
wire \D_unidades[2]~output_o ;
wire \D_unidades[1]~output_o ;
wire \D_unidades[0]~output_o ;
wire \D_centenas[6]~output_o ;
wire \D_centenas[5]~output_o ;
wire \D_centenas[4]~output_o ;
wire \D_centenas[3]~output_o ;
wire \D_centenas[2]~output_o ;
wire \D_centenas[1]~output_o ;
wire \D_centenas[0]~output_o ;
wire \D_millares[6]~output_o ;
wire \D_millares[5]~output_o ;
wire \D_millares[4]~output_o ;
wire \D_millares[3]~output_o ;
wire \D_millares[2]~output_o ;
wire \D_millares[1]~output_o ;
wire \D_millares[0]~output_o ;
wire \D_decenas_millares[6]~output_o ;
wire \D_decenas_millares[5]~output_o ;
wire \D_decenas_millares[4]~output_o ;
wire \D_decenas_millares[3]~output_o ;
wire \D_decenas_millares[2]~output_o ;
wire \D_decenas_millares[1]~output_o ;
wire \D_decenas_millares[0]~output_o ;
wire \D_centenas_millares[6]~output_o ;
wire \D_centenas_millares[5]~output_o ;
wire \D_centenas_millares[4]~output_o ;
wire \D_centenas_millares[3]~output_o ;
wire \D_centenas_millares[2]~output_o ;
wire \D_centenas_millares[1]~output_o ;
wire \D_centenas_millares[0]~output_o ;
wire \parity_leds[0]~output_o ;
wire \parity_leds[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~54 ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ;
wire \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~q ;
wire \send_data~input_o ;
wire \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0_combout ;
wire \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~q ;
wire \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal~q ;
wire \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0_combout ;
wire \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q ;
wire \parity_type_sw[0]~input_o ;
wire \parity_type_sw[1]~input_o ;
wire \UART_RX|parity_type_reg~2_combout ;
wire \UART_TX|parity_type_reg[1]~feeder_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~q ;
wire \rst~input_o ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder_combout ;
wire \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~q ;
wire \DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal~q ;
wire \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0_combout ;
wire \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ;
wire \UART_TX|parity_type_reg[1]~1_combout ;
wire \UART_TX|Add0~0_combout ;
wire \UART_TX|Add0~86_combout ;
wire \UART_TX|data_tx_count[31]~1_combout ;
wire \UART_TX|Add0~1 ;
wire \UART_TX|Add0~2_combout ;
wire \UART_TX|Add0~89_combout ;
wire \UART_TX|Add0~3 ;
wire \UART_TX|Add0~4_combout ;
wire \UART_TX|Add0~88_combout ;
wire \UART_TX|Add0~5 ;
wire \UART_TX|Add0~6_combout ;
wire \UART_TX|Add0~87_combout ;
wire \UART_TX|Add0~7 ;
wire \UART_TX|Add0~8_combout ;
wire \UART_TX|Add0~91_combout ;
wire \UART_TX|Add0~9 ;
wire \UART_TX|Add0~10_combout ;
wire \UART_TX|Add0~90_combout ;
wire \UART_TX|Add0~11 ;
wire \UART_TX|Add0~12_combout ;
wire \UART_TX|Add0~92_combout ;
wire \UART_TX|Add0~13 ;
wire \UART_TX|Add0~14_combout ;
wire \UART_TX|Add0~94_combout ;
wire \UART_TX|Add0~15 ;
wire \UART_TX|Add0~16_combout ;
wire \UART_TX|Add0~93_combout ;
wire \UART_TX|LessThan0~7_combout ;
wire \UART_TX|LessThan0~8_combout ;
wire \UART_TX|Add0~17 ;
wire \UART_TX|Add0~18_combout ;
wire \UART_TX|Add0~85_combout ;
wire \UART_TX|Add0~19 ;
wire \UART_TX|Add0~20_combout ;
wire \UART_TX|Add0~84_combout ;
wire \UART_TX|Add0~21 ;
wire \UART_TX|Add0~22_combout ;
wire \UART_TX|Add0~83_combout ;
wire \UART_TX|Add0~23 ;
wire \UART_TX|Add0~24_combout ;
wire \UART_TX|Add0~82_combout ;
wire \UART_TX|Add0~25 ;
wire \UART_TX|Add0~26_combout ;
wire \UART_TX|Add0~81_combout ;
wire \UART_TX|Add0~27 ;
wire \UART_TX|Add0~28_combout ;
wire \UART_TX|Add0~80_combout ;
wire \UART_TX|Add0~29 ;
wire \UART_TX|Add0~30_combout ;
wire \UART_TX|Add0~79_combout ;
wire \UART_TX|Add0~31 ;
wire \UART_TX|Add0~32_combout ;
wire \UART_TX|Add0~78_combout ;
wire \UART_TX|Add0~33 ;
wire \UART_TX|Add0~34_combout ;
wire \UART_TX|Add0~77_combout ;
wire \UART_TX|Add0~35 ;
wire \UART_TX|Add0~36_combout ;
wire \UART_TX|Add0~76_combout ;
wire \UART_TX|Add0~37 ;
wire \UART_TX|Add0~38_combout ;
wire \UART_TX|Add0~75_combout ;
wire \UART_TX|Add0~39 ;
wire \UART_TX|Add0~40_combout ;
wire \UART_TX|Add0~74_combout ;
wire \UART_TX|Add0~41 ;
wire \UART_TX|Add0~42_combout ;
wire \UART_TX|Add0~73_combout ;
wire \UART_TX|Add0~43 ;
wire \UART_TX|Add0~44_combout ;
wire \UART_TX|Add0~72_combout ;
wire \UART_TX|Add0~45 ;
wire \UART_TX|Add0~46_combout ;
wire \UART_TX|Add0~71_combout ;
wire \UART_TX|Add0~47 ;
wire \UART_TX|Add0~48_combout ;
wire \UART_TX|Add0~70_combout ;
wire \UART_TX|Add0~49 ;
wire \UART_TX|Add0~50_combout ;
wire \UART_TX|Add0~69_combout ;
wire \UART_TX|Add0~51 ;
wire \UART_TX|Add0~52_combout ;
wire \UART_TX|Add0~68_combout ;
wire \UART_TX|LessThan0~1_combout ;
wire \UART_TX|Add0~53 ;
wire \UART_TX|Add0~54_combout ;
wire \UART_TX|Add0~67_combout ;
wire \UART_TX|Add0~55 ;
wire \UART_TX|Add0~56_combout ;
wire \UART_TX|Add0~66_combout ;
wire \UART_TX|Add0~57 ;
wire \UART_TX|Add0~58_combout ;
wire \UART_TX|Add0~65_combout ;
wire \UART_TX|Add0~59 ;
wire \UART_TX|Add0~60_combout ;
wire \UART_TX|Add0~64_combout ;
wire \UART_TX|LessThan0~0_combout ;
wire \UART_TX|LessThan0~3_combout ;
wire \UART_TX|LessThan0~2_combout ;
wire \UART_TX|LessThan0~4_combout ;
wire \UART_TX|LessThan0~5_combout ;
wire \UART_TX|LessThan0~6_combout ;
wire \UART_TX|LessThan0~9_combout ;
wire \UART_TX|data_tx_count[26]~0_combout ;
wire \UART_TX|Add0~61 ;
wire \UART_TX|Add0~62_combout ;
wire \UART_TX|data_tx_count[31]~2_combout ;
wire \UART_TX|LessThan0~10_combout ;
wire \UART_TX|Selector37~0_combout ;
wire \UART_TX|active_state.TX_START_BIT_STATE~q ;
wire \UART_TX|Selector38~0_combout ;
wire \UART_TX|active_state.TX_DATA_TX_STATE~q ;
wire \UART_TX|Selector3~0_combout ;
wire \UART_TX|Selector3~1_combout ;
wire \UART_TX|Selector2~1_combout ;
wire \UART_TX|Selector2~0_combout ;
wire \UART_TX|Selector2~2_combout ;
wire \UART_TX|Selector1~0_combout ;
wire \UART_TX|Selector1~1_combout ;
wire \UART_TX|Selector1~2_combout ;
wire \UART_TX|active_state.TX_PARITY_TX_STATE~0_combout ;
wire \UART_RX|parity_type_reg~1_combout ;
wire \UART_TX|parity_type_reg[0]~feeder_combout ;
wire \UART_TX|Selector40~0_combout ;
wire \UART_TX|active_state.TX_PARITY_TX_STATE~1_combout ;
wire \UART_TX|active_state.TX_PARITY_TX_STATE~2_combout ;
wire \UART_TX|active_state.TX_PARITY_TX_STATE~q ;
wire \UART_TX|Selector40~1_combout ;
wire \UART_TX|active_state.TX_STOP_BIT_STATE~q ;
wire \UART_TX|Selector36~0_combout ;
wire \UART_TX|active_state.TX_IDLE_STATE~q ;
wire \UART_TX|Selector0~1_combout ;
wire \inp_data[1]~input_o ;
wire \inp_data[0]~input_o ;
wire \UART_TX|output_data_serial~1_combout ;
wire \inp_data[5]~input_o ;
wire \inp_data[2]~input_o ;
wire \inp_data[3]~input_o ;
wire \inp_data[4]~input_o ;
wire \UART_TX|output_data_serial~2_combout ;
wire \inp_data[6]~input_o ;
wire \inp_data[7]~input_o ;
wire \UART_TX|output_data_serial~3_combout ;
wire \UART_TX|Mux0~2_combout ;
wire \UART_TX|Mux0~3_combout ;
wire \UART_TX|Mux0~0_combout ;
wire \UART_TX|Mux0~1_combout ;
wire \UART_TX|Selector0~0_combout ;
wire \UART_TX|Selector0~2_combout ;
wire \UART_TX|output_data_serial~q ;
wire \serial_data_in~input_o ;
wire \UART_RX|data_rx_count[0]~32_combout ;
wire \UART_RX|LessThan0~0_combout ;
wire \UART_RX|LessThan0~1_combout ;
wire \UART_RX|Equal2~5_combout ;
wire \UART_RX|Equal2~2_combout ;
wire \UART_RX|Equal2~3_combout ;
wire \UART_RX|Equal2~0_combout ;
wire \UART_RX|Equal2~1_combout ;
wire \UART_RX|Equal2~4_combout ;
wire \UART_RX|Equal2~6_combout ;
wire \UART_RX|LessThan0~2_combout ;
wire \UART_RX|LessThan0~3_combout ;
wire \UART_RX|Selector1~0_combout ;
wire \UART_RX|Decoder0~0_combout ;
wire \UART_RX|Selector1~1_combout ;
wire \UART_RX|active_state.RX_PARITY_TX_STATE~0_combout ;
wire \UART_RX|Equal2~7_combout ;
wire \UART_RX|Equal2~8_combout ;
wire \UART_RX|Equal2~9_combout ;
wire \UART_RX|Equal2~10_combout ;
wire \UART_RX|Selector36~0_combout ;
wire \UART_RX|active_state.RX_START_BIT_STATE~q ;
wire \UART_RX|Selector37~0_combout ;
wire \UART_RX|Selector37~1_combout ;
wire \UART_RX|active_state.RX_DATA_RX_STATE~q ;
wire \UART_RX|parity_type_reg[1]~3_combout ;
wire \UART_RX|active_state.RX_PARITY_TX_STATE~1_combout ;
wire \UART_RX|active_state.RX_PARITY_TX_STATE~2_combout ;
wire \UART_RX|active_state.RX_PARITY_TX_STATE~q ;
wire \UART_RX|data_rx_count[28]~96_combout ;
wire \UART_RX|Selector37~2_combout ;
wire \UART_RX|data_rx_count[28]~97_combout ;
wire \UART_RX|data_rx_count[31]~99_combout ;
wire \UART_RX|data_rx_count[0]~33 ;
wire \UART_RX|data_rx_count[1]~34_combout ;
wire \UART_RX|data_rx_count[1]~35 ;
wire \UART_RX|data_rx_count[2]~36_combout ;
wire \UART_RX|data_rx_count[2]~37 ;
wire \UART_RX|data_rx_count[3]~38_combout ;
wire \UART_RX|data_rx_count[3]~39 ;
wire \UART_RX|data_rx_count[4]~40_combout ;
wire \UART_RX|data_rx_count[4]~41 ;
wire \UART_RX|data_rx_count[5]~42_combout ;
wire \UART_RX|data_rx_count[5]~43 ;
wire \UART_RX|data_rx_count[6]~44_combout ;
wire \UART_RX|data_rx_count[6]~45 ;
wire \UART_RX|data_rx_count[7]~46_combout ;
wire \UART_RX|data_rx_count[7]~47 ;
wire \UART_RX|data_rx_count[8]~48_combout ;
wire \UART_RX|data_rx_count[8]~49 ;
wire \UART_RX|data_rx_count[9]~50_combout ;
wire \UART_RX|data_rx_count[9]~51 ;
wire \UART_RX|data_rx_count[10]~52_combout ;
wire \UART_RX|data_rx_count[10]~53 ;
wire \UART_RX|data_rx_count[11]~54_combout ;
wire \UART_RX|data_rx_count[11]~55 ;
wire \UART_RX|data_rx_count[12]~56_combout ;
wire \UART_RX|data_rx_count[12]~57 ;
wire \UART_RX|data_rx_count[13]~58_combout ;
wire \UART_RX|data_rx_count[13]~59 ;
wire \UART_RX|data_rx_count[14]~60_combout ;
wire \UART_RX|data_rx_count[14]~61 ;
wire \UART_RX|data_rx_count[15]~62_combout ;
wire \UART_RX|data_rx_count[15]~63 ;
wire \UART_RX|data_rx_count[16]~64_combout ;
wire \UART_RX|data_rx_count[16]~65 ;
wire \UART_RX|data_rx_count[17]~66_combout ;
wire \UART_RX|data_rx_count[17]~67 ;
wire \UART_RX|data_rx_count[18]~68_combout ;
wire \UART_RX|data_rx_count[18]~69 ;
wire \UART_RX|data_rx_count[19]~70_combout ;
wire \UART_RX|data_rx_count[19]~71 ;
wire \UART_RX|data_rx_count[20]~72_combout ;
wire \UART_RX|data_rx_count[20]~73 ;
wire \UART_RX|data_rx_count[21]~74_combout ;
wire \UART_RX|data_rx_count[21]~75 ;
wire \UART_RX|data_rx_count[22]~76_combout ;
wire \UART_RX|data_rx_count[22]~77 ;
wire \UART_RX|data_rx_count[23]~78_combout ;
wire \UART_RX|data_rx_count[23]~79 ;
wire \UART_RX|data_rx_count[24]~80_combout ;
wire \UART_RX|data_rx_count[24]~81 ;
wire \UART_RX|data_rx_count[25]~82_combout ;
wire \UART_RX|data_rx_count[25]~83 ;
wire \UART_RX|data_rx_count[26]~84_combout ;
wire \UART_RX|data_rx_count[26]~85 ;
wire \UART_RX|data_rx_count[27]~86_combout ;
wire \UART_RX|data_rx_count[27]~87 ;
wire \UART_RX|data_rx_count[28]~88_combout ;
wire \UART_RX|data_rx_count[28]~89 ;
wire \UART_RX|data_rx_count[29]~90_combout ;
wire \UART_RX|data_rx_count[29]~91 ;
wire \UART_RX|data_rx_count[30]~92_combout ;
wire \UART_RX|data_rx_count[30]~93 ;
wire \UART_RX|data_rx_count[31]~94_combout ;
wire \UART_RX|Selector39~0_combout ;
wire \UART_RX|Selector39~1_combout ;
wire \UART_RX|active_state.RX_STOP_BIT_STATE~q ;
wire \UART_RX|data_rx_count[28]~98_combout ;
wire \UART_RX|Selector35~0_combout ;
wire \UART_RX|active_state.RX_IDLE_STATE~q ;
wire \UART_RX|Selector2~0_combout ;
wire \UART_RX|Selector2~1_combout ;
wire \UART_RX|Selector0~0_combout ;
wire \UART_RX|Selector0~1_combout ;
wire \UART_RX|Selector0~2_combout ;
wire \UART_RX|Decoder0~2_combout ;
wire \UART_RX|reg_rx_data[6]~1_combout ;
wire \UART_RX|Decoder0~3_combout ;
wire \UART_RX|reg_rx_data[5]~2_combout ;
wire \UART_RX|Decoder0~4_combout ;
wire \UART_RX|reg_rx_data[4]~3_combout ;
wire \UART_RX|Decoder0~5_combout ;
wire \UART_RX|reg_rx_data[3]~4_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \UART_RX|Decoder0~1_combout ;
wire \UART_RX|reg_rx_data[7]~0_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \UART_RX|Decoder0~6_combout ;
wire \UART_RX|reg_rx_data[2]~5_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46_combout ;
wire \UART_RX|Decoder0~7_combout ;
wire \UART_RX|reg_rx_data[1]~6_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53_combout ;
wire \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47_combout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr6~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr5~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr4~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr3~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr2~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr1~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_D|WideOr0~0_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \UART_RX|Decoder0~8_combout ;
wire \UART_RX|reg_rx_data[0]~7_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr6~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr5~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr4~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr3~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr2~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr1~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_U|WideOr0~0_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10_combout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \DISPLAY_MODULE|DISPLAY_C|WideOr5~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_C|WideOr3~0_combout ;
wire \DISPLAY_MODULE|DISPLAY_C|WideOr2~0_combout ;
wire [31:0] \UART_RX|data_rx_count ;
wire [18:0] \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out ;
wire [1:0] \UART_TX|parity_type_reg ;
wire [7:0] \UART_RX|reg_rx_data ;
wire [2:0] \UART_RX|rx_bit_idx ;
wire [2:0] \UART_TX|tx_bit_idx ;
wire [1:0] \UART_RX|parity_type_reg ;
wire [31:0] \UART_TX|data_tx_count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \output_data_serial~output (
	.i(\UART_TX|output_data_serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data_serial~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data_serial~output .bus_hold = "false";
defparam \output_data_serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \leds[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \leds[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \leds[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \D_decenas[6]~output (
	.i(!\DISPLAY_MODULE|DISPLAY_D|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[6]~output .bus_hold = "false";
defparam \D_decenas[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \D_decenas[5]~output (
	.i(\DISPLAY_MODULE|DISPLAY_D|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[5]~output .bus_hold = "false";
defparam \D_decenas[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \D_decenas[4]~output (
	.i(\DISPLAY_MODULE|DISPLAY_D|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[4]~output .bus_hold = "false";
defparam \D_decenas[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \D_decenas[3]~output (
	.i(\DISPLAY_MODULE|DISPLAY_D|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[3]~output .bus_hold = "false";
defparam \D_decenas[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \D_decenas[2]~output (
	.i(\DISPLAY_MODULE|DISPLAY_D|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[2]~output .bus_hold = "false";
defparam \D_decenas[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \D_decenas[1]~output (
	.i(\DISPLAY_MODULE|DISPLAY_D|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[1]~output .bus_hold = "false";
defparam \D_decenas[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \D_decenas[0]~output (
	.i(\DISPLAY_MODULE|DISPLAY_D|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas[0]~output .bus_hold = "false";
defparam \D_decenas[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \D_unidades[6]~output (
	.i(!\DISPLAY_MODULE|DISPLAY_U|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[6]~output .bus_hold = "false";
defparam \D_unidades[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \D_unidades[5]~output (
	.i(\DISPLAY_MODULE|DISPLAY_U|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[5]~output .bus_hold = "false";
defparam \D_unidades[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \D_unidades[4]~output (
	.i(\DISPLAY_MODULE|DISPLAY_U|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[4]~output .bus_hold = "false";
defparam \D_unidades[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \D_unidades[3]~output (
	.i(\DISPLAY_MODULE|DISPLAY_U|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[3]~output .bus_hold = "false";
defparam \D_unidades[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \D_unidades[2]~output (
	.i(\DISPLAY_MODULE|DISPLAY_U|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[2]~output .bus_hold = "false";
defparam \D_unidades[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \D_unidades[1]~output (
	.i(\DISPLAY_MODULE|DISPLAY_U|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[1]~output .bus_hold = "false";
defparam \D_unidades[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \D_unidades[0]~output (
	.i(\DISPLAY_MODULE|DISPLAY_U|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_unidades[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_unidades[0]~output .bus_hold = "false";
defparam \D_unidades[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \D_centenas[6]~output (
	.i(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[6]~output .bus_hold = "false";
defparam \D_centenas[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \D_centenas[5]~output (
	.i(\DISPLAY_MODULE|DISPLAY_C|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[5]~output .bus_hold = "false";
defparam \D_centenas[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \D_centenas[4]~output (
	.i(!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[4]~output .bus_hold = "false";
defparam \D_centenas[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \D_centenas[3]~output (
	.i(\DISPLAY_MODULE|DISPLAY_C|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[3]~output .bus_hold = "false";
defparam \D_centenas[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \D_centenas[2]~output (
	.i(\DISPLAY_MODULE|DISPLAY_C|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[2]~output .bus_hold = "false";
defparam \D_centenas[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \D_centenas[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[1]~output .bus_hold = "false";
defparam \D_centenas[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \D_centenas[0]~output (
	.i(\DISPLAY_MODULE|DISPLAY_C|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas[0]~output .bus_hold = "false";
defparam \D_centenas[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \D_millares[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[6]~output .bus_hold = "false";
defparam \D_millares[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \D_millares[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[5]~output .bus_hold = "false";
defparam \D_millares[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \D_millares[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[4]~output .bus_hold = "false";
defparam \D_millares[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \D_millares[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[3]~output .bus_hold = "false";
defparam \D_millares[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \D_millares[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[2]~output .bus_hold = "false";
defparam \D_millares[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \D_millares[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[1]~output .bus_hold = "false";
defparam \D_millares[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \D_millares[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_millares[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_millares[0]~output .bus_hold = "false";
defparam \D_millares[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \D_decenas_millares[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[6]~output .bus_hold = "false";
defparam \D_decenas_millares[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \D_decenas_millares[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[5]~output .bus_hold = "false";
defparam \D_decenas_millares[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \D_decenas_millares[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[4]~output .bus_hold = "false";
defparam \D_decenas_millares[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \D_decenas_millares[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[3]~output .bus_hold = "false";
defparam \D_decenas_millares[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \D_decenas_millares[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[2]~output .bus_hold = "false";
defparam \D_decenas_millares[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \D_decenas_millares[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[1]~output .bus_hold = "false";
defparam \D_decenas_millares[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \D_decenas_millares[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_decenas_millares[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_decenas_millares[0]~output .bus_hold = "false";
defparam \D_decenas_millares[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \D_centenas_millares[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[6]~output .bus_hold = "false";
defparam \D_centenas_millares[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \D_centenas_millares[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[5]~output .bus_hold = "false";
defparam \D_centenas_millares[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \D_centenas_millares[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[4]~output .bus_hold = "false";
defparam \D_centenas_millares[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \D_centenas_millares[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[3]~output .bus_hold = "false";
defparam \D_centenas_millares[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \D_centenas_millares[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[2]~output .bus_hold = "false";
defparam \D_centenas_millares[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \D_centenas_millares[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[1]~output .bus_hold = "false";
defparam \D_centenas_millares[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \D_centenas_millares[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_centenas_millares[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_centenas_millares[0]~output .bus_hold = "false";
defparam \D_centenas_millares[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
fiftyfivenm_io_obuf \parity_leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\parity_leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \parity_leds[0]~output .bus_hold = "false";
defparam \parity_leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \parity_leds[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\parity_leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \parity_leds[1]~output .bus_hold = "false";
defparam \parity_leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19_combout  = \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [0] $ (VCC)
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20  = CARRY(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [0])

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19 .lut_mask = 16'h33CC;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N15
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[0]~20 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N17
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22 ))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[1]~22 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23 .lut_mask = 16'hA50A;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N19
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[2]~24 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N21
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26 ))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[3]~26 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27 .lut_mask = 16'hA50A;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5]))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[4]~28 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29 .lut_mask = 16'h5A5F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder_combout  = \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N23
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30 ))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[5]~30 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31 .lut_mask = 16'hA50A;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N27
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[6]~32 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34 ))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[7]~34 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35 .lut_mask = 16'hA50A;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N31
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[8]~36 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N1
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N2
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38 ))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[9]~38 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39 .lut_mask = 16'hC30C;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N3
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[10]~40 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N5
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42 ))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[11]~42 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43 .lut_mask = 16'hA50A;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N7
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[12]~44 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N9
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N10
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46 ))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[13]~46 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47 .lut_mask = 16'hA50A;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N11
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15]))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[14]~48 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49 .lut_mask = 16'h5A5F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N13
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N14
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50  $ (GND))) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50  & VCC))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52  = CARRY((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50 ))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[15]~50 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51 .lut_mask = 16'hC30C;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N15
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52 )) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17] & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52 ) # (GND)))
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~54  = CARRY((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52 ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17]))

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[16]~52 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53_combout ),
	.cout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~54 ));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53 .lut_mask = 16'h3C3F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N17
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55_combout  = \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~54  $ (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [18]),
	.cin(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[17]~54 ),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55 .lut_mask = 16'hF00F;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y36_N19
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18] .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15] & (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17] & 
// (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16] & \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [18])))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [15]),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [17]),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [16]),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [18]),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0 .lut_mask = 16'h8000;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N24
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3_combout  = (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10] & 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9])))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [12]),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [10]),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [11]),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [9]),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3 .lut_mask = 16'h0001;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1_combout  = (((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2]) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3])) # 
// (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1])) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [0])

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [0]),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [1]),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [3]),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [2]),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2_combout  = (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7] & (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6] & 
// ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1_combout ) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4]))))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [4]),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [7]),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [6]),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2 .lut_mask = 16'h0301;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N28
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3_combout  & (((!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5] & 
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2_combout )) # (!\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8])))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [5]),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [8]),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~3_combout ),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4 .lut_mask = 16'h7030;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0_combout  & ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14]) # 
// ((\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13] & !\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4_combout ))))

	.dataa(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [14]),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_out [13]),
	.datac(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~0_combout ),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5 .lut_mask = 16'hA0E0;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N21
dffeas \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|CONTADOR_PARA_RATE|counter_match (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|CONTADOR_PARA_RATE|counter_match .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|CONTADOR_PARA_RATE|counter_match .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \send_data~input (
	.i(send_data),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\send_data~input_o ));
// synopsys translate_off
defparam \send_data~input .bus_hold = "false";
defparam \send_data~input .listen_to_nsleep_signal = "false";
defparam \send_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N30
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0 (
// Equation(s):
// \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0_combout  = !\send_data~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\send_data~input_o ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0 .lut_mask = 16'h00FF;
defparam \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N31
dffeas \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out (
	.clk(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~q ),
	.d(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N1
dffeas \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0 (
// Equation(s):
// \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0_combout  = (\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~q  & !\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal~q )

	.dataa(\DEB_ONE_SHOT_SEND_DATA|DEBOUNCER|debouncer_out~q ),
	.datab(gnd),
	.datac(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|delay_signal~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0 .lut_mask = 16'h0A0A;
defparam \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \parity_type_sw[0]~input (
	.i(parity_type_sw[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\parity_type_sw[0]~input_o ));
// synopsys translate_off
defparam \parity_type_sw[0]~input .bus_hold = "false";
defparam \parity_type_sw[0]~input .listen_to_nsleep_signal = "false";
defparam \parity_type_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \parity_type_sw[1]~input (
	.i(parity_type_sw[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\parity_type_sw[1]~input_o ));
// synopsys translate_off
defparam \parity_type_sw[1]~input .bus_hold = "false";
defparam \parity_type_sw[1]~input .listen_to_nsleep_signal = "false";
defparam \parity_type_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
fiftyfivenm_lcell_comb \UART_RX|parity_type_reg~2 (
// Equation(s):
// \UART_RX|parity_type_reg~2_combout  = (!\parity_type_sw[0]~input_o  & \parity_type_sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\parity_type_sw[0]~input_o ),
	.datad(\parity_type_sw[1]~input_o ),
	.cin(gnd),
	.combout(\UART_RX|parity_type_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|parity_type_reg~2 .lut_mask = 16'h0F00;
defparam \UART_RX|parity_type_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
fiftyfivenm_lcell_comb \UART_TX|parity_type_reg[1]~feeder (
// Equation(s):
// \UART_TX|parity_type_reg[1]~feeder_combout  = \UART_RX|parity_type_reg~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX|parity_type_reg~2_combout ),
	.cin(gnd),
	.combout(\UART_TX|parity_type_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|parity_type_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX|parity_type_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder_combout  = \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder .lut_mask = 16'hFF00;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N19
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N20
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0 (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0 .lut_mask = 16'h00FF;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder (
// Equation(s):
// \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder_combout  = \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~0_combout ),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder .lut_mask = 16'hFF00;
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N25
dffeas \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out (
	.clk(\DEB_ONE_SHOT_RST|DEBOUNCER|CONTADOR_PARA_RATE|counter_match~q ),
	.d(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N31
dffeas \DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
fiftyfivenm_lcell_comb \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0 (
// Equation(s):
// \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0_combout  = (\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~q  & !\DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal~q )

	.dataa(gnd),
	.datab(\DEB_ONE_SHOT_RST|DEBOUNCER|debouncer_out~q ),
	.datac(\DEB_ONE_SHOT_RST|ONE_SHOT|delay_signal~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0_combout ),
	.cout());
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0 .lut_mask = 16'h0C0C;
defparam \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N23
dffeas \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot .is_wysiwyg = "true";
defparam \DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
fiftyfivenm_lcell_comb \UART_TX|parity_type_reg[1]~1 (
// Equation(s):
// \UART_TX|parity_type_reg[1]~1_combout  = (!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q  & !\UART_TX|active_state.TX_IDLE_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.datad(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.cin(gnd),
	.combout(\UART_TX|parity_type_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|parity_type_reg[1]~1 .lut_mask = 16'h000F;
defparam \UART_TX|parity_type_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N13
dffeas \UART_TX|parity_type_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|parity_type_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|parity_type_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|parity_type_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|parity_type_reg[1] .is_wysiwyg = "true";
defparam \UART_TX|parity_type_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
fiftyfivenm_lcell_comb \UART_TX|Add0~0 (
// Equation(s):
// \UART_TX|Add0~0_combout  = \UART_TX|data_tx_count [0] $ (VCC)
// \UART_TX|Add0~1  = CARRY(\UART_TX|data_tx_count [0])

	.dataa(\UART_TX|data_tx_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX|Add0~0_combout ),
	.cout(\UART_TX|Add0~1 ));
// synopsys translate_off
defparam \UART_TX|Add0~0 .lut_mask = 16'h55AA;
defparam \UART_TX|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N2
fiftyfivenm_lcell_comb \UART_TX|Add0~86 (
// Equation(s):
// \UART_TX|Add0~86_combout  = (\UART_TX|Add0~0_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|Add0~0_combout ),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~86 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N0
fiftyfivenm_lcell_comb \UART_TX|data_tx_count[31]~1 (
// Equation(s):
// \UART_TX|data_tx_count[31]~1_combout  = (!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q  & (((!\UART_TX|data_tx_count [31] & \UART_TX|LessThan0~9_combout )) # (!\UART_TX|active_state.TX_STOP_BIT_STATE~q )))

	.dataa(\UART_TX|active_state.TX_STOP_BIT_STATE~q ),
	.datab(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.datac(\UART_TX|data_tx_count [31]),
	.datad(\UART_TX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\UART_TX|data_tx_count[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|data_tx_count[31]~1 .lut_mask = 16'h1311;
defparam \UART_TX|data_tx_count[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N3
dffeas \UART_TX|data_tx_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[0] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
fiftyfivenm_lcell_comb \UART_TX|Add0~2 (
// Equation(s):
// \UART_TX|Add0~2_combout  = (\UART_TX|data_tx_count [1] & (!\UART_TX|Add0~1 )) # (!\UART_TX|data_tx_count [1] & ((\UART_TX|Add0~1 ) # (GND)))
// \UART_TX|Add0~3  = CARRY((!\UART_TX|Add0~1 ) # (!\UART_TX|data_tx_count [1]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~1 ),
	.combout(\UART_TX|Add0~2_combout ),
	.cout(\UART_TX|Add0~3 ));
// synopsys translate_off
defparam \UART_TX|Add0~2 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N28
fiftyfivenm_lcell_comb \UART_TX|Add0~89 (
// Equation(s):
// \UART_TX|Add0~89_combout  = (\UART_TX|Add0~2_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(\UART_TX|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~89 .lut_mask = 16'hAA00;
defparam \UART_TX|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N29
dffeas \UART_TX|data_tx_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[1] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N4
fiftyfivenm_lcell_comb \UART_TX|Add0~4 (
// Equation(s):
// \UART_TX|Add0~4_combout  = (\UART_TX|data_tx_count [2] & (\UART_TX|Add0~3  $ (GND))) # (!\UART_TX|data_tx_count [2] & (!\UART_TX|Add0~3  & VCC))
// \UART_TX|Add0~5  = CARRY((\UART_TX|data_tx_count [2] & !\UART_TX|Add0~3 ))

	.dataa(\UART_TX|data_tx_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~3 ),
	.combout(\UART_TX|Add0~4_combout ),
	.cout(\UART_TX|Add0~5 ));
// synopsys translate_off
defparam \UART_TX|Add0~4 .lut_mask = 16'hA50A;
defparam \UART_TX|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N6
fiftyfivenm_lcell_comb \UART_TX|Add0~88 (
// Equation(s):
// \UART_TX|Add0~88_combout  = (\UART_TX|Add0~4_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|Add0~4_combout ),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~88 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N7
dffeas \UART_TX|data_tx_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[2] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
fiftyfivenm_lcell_comb \UART_TX|Add0~6 (
// Equation(s):
// \UART_TX|Add0~6_combout  = (\UART_TX|data_tx_count [3] & (!\UART_TX|Add0~5 )) # (!\UART_TX|data_tx_count [3] & ((\UART_TX|Add0~5 ) # (GND)))
// \UART_TX|Add0~7  = CARRY((!\UART_TX|Add0~5 ) # (!\UART_TX|data_tx_count [3]))

	.dataa(\UART_TX|data_tx_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~5 ),
	.combout(\UART_TX|Add0~6_combout ),
	.cout(\UART_TX|Add0~7 ));
// synopsys translate_off
defparam \UART_TX|Add0~6 .lut_mask = 16'h5A5F;
defparam \UART_TX|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N20
fiftyfivenm_lcell_comb \UART_TX|Add0~87 (
// Equation(s):
// \UART_TX|Add0~87_combout  = (\UART_TX|Add0~6_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|Add0~6_combout ),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~87 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N21
dffeas \UART_TX|data_tx_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[3] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
fiftyfivenm_lcell_comb \UART_TX|Add0~8 (
// Equation(s):
// \UART_TX|Add0~8_combout  = (\UART_TX|data_tx_count [4] & (\UART_TX|Add0~7  $ (GND))) # (!\UART_TX|data_tx_count [4] & (!\UART_TX|Add0~7  & VCC))
// \UART_TX|Add0~9  = CARRY((\UART_TX|data_tx_count [4] & !\UART_TX|Add0~7 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~7 ),
	.combout(\UART_TX|Add0~8_combout ),
	.cout(\UART_TX|Add0~9 ));
// synopsys translate_off
defparam \UART_TX|Add0~8 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N22
fiftyfivenm_lcell_comb \UART_TX|Add0~91 (
// Equation(s):
// \UART_TX|Add0~91_combout  = (\UART_TX|Add0~8_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(\UART_TX|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~91 .lut_mask = 16'hAA00;
defparam \UART_TX|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N23
dffeas \UART_TX|data_tx_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[4] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N10
fiftyfivenm_lcell_comb \UART_TX|Add0~10 (
// Equation(s):
// \UART_TX|Add0~10_combout  = (\UART_TX|data_tx_count [5] & (!\UART_TX|Add0~9 )) # (!\UART_TX|data_tx_count [5] & ((\UART_TX|Add0~9 ) # (GND)))
// \UART_TX|Add0~11  = CARRY((!\UART_TX|Add0~9 ) # (!\UART_TX|data_tx_count [5]))

	.dataa(\UART_TX|data_tx_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~9 ),
	.combout(\UART_TX|Add0~10_combout ),
	.cout(\UART_TX|Add0~11 ));
// synopsys translate_off
defparam \UART_TX|Add0~10 .lut_mask = 16'h5A5F;
defparam \UART_TX|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N4
fiftyfivenm_lcell_comb \UART_TX|Add0~90 (
// Equation(s):
// \UART_TX|Add0~90_combout  = (\UART_TX|Add0~10_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(\UART_TX|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~90 .lut_mask = 16'hAA00;
defparam \UART_TX|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N5
dffeas \UART_TX|data_tx_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[5] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N12
fiftyfivenm_lcell_comb \UART_TX|Add0~12 (
// Equation(s):
// \UART_TX|Add0~12_combout  = (\UART_TX|data_tx_count [6] & (\UART_TX|Add0~11  $ (GND))) # (!\UART_TX|data_tx_count [6] & (!\UART_TX|Add0~11  & VCC))
// \UART_TX|Add0~13  = CARRY((\UART_TX|data_tx_count [6] & !\UART_TX|Add0~11 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~11 ),
	.combout(\UART_TX|Add0~12_combout ),
	.cout(\UART_TX|Add0~13 ));
// synopsys translate_off
defparam \UART_TX|Add0~12 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N16
fiftyfivenm_lcell_comb \UART_TX|Add0~92 (
// Equation(s):
// \UART_TX|Add0~92_combout  = (\UART_TX|Add0~12_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(\UART_TX|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~92 .lut_mask = 16'hAA00;
defparam \UART_TX|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N17
dffeas \UART_TX|data_tx_count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[6] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N14
fiftyfivenm_lcell_comb \UART_TX|Add0~14 (
// Equation(s):
// \UART_TX|Add0~14_combout  = (\UART_TX|data_tx_count [7] & (!\UART_TX|Add0~13 )) # (!\UART_TX|data_tx_count [7] & ((\UART_TX|Add0~13 ) # (GND)))
// \UART_TX|Add0~15  = CARRY((!\UART_TX|Add0~13 ) # (!\UART_TX|data_tx_count [7]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~13 ),
	.combout(\UART_TX|Add0~14_combout ),
	.cout(\UART_TX|Add0~15 ));
// synopsys translate_off
defparam \UART_TX|Add0~14 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
fiftyfivenm_lcell_comb \UART_TX|Add0~94 (
// Equation(s):
// \UART_TX|Add0~94_combout  = (\UART_TX|Add0~14_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(\UART_TX|Add0~14_combout ),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~94 .lut_mask = 16'hA0A0;
defparam \UART_TX|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N27
dffeas \UART_TX|data_tx_count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[7] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
fiftyfivenm_lcell_comb \UART_TX|Add0~16 (
// Equation(s):
// \UART_TX|Add0~16_combout  = (\UART_TX|data_tx_count [8] & (\UART_TX|Add0~15  $ (GND))) # (!\UART_TX|data_tx_count [8] & (!\UART_TX|Add0~15  & VCC))
// \UART_TX|Add0~17  = CARRY((\UART_TX|data_tx_count [8] & !\UART_TX|Add0~15 ))

	.dataa(\UART_TX|data_tx_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~15 ),
	.combout(\UART_TX|Add0~16_combout ),
	.cout(\UART_TX|Add0~17 ));
// synopsys translate_off
defparam \UART_TX|Add0~16 .lut_mask = 16'hA50A;
defparam \UART_TX|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
fiftyfivenm_lcell_comb \UART_TX|Add0~93 (
// Equation(s):
// \UART_TX|Add0~93_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~16_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~93 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N1
dffeas \UART_TX|data_tx_count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[8] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N10
fiftyfivenm_lcell_comb \UART_TX|LessThan0~7 (
// Equation(s):
// \UART_TX|LessThan0~7_combout  = (!\UART_TX|data_tx_count [2] & (!\UART_TX|data_tx_count [1] & (!\UART_TX|data_tx_count [0] & !\UART_TX|data_tx_count [3])))

	.dataa(\UART_TX|data_tx_count [2]),
	.datab(\UART_TX|data_tx_count [1]),
	.datac(\UART_TX|data_tx_count [0]),
	.datad(\UART_TX|data_tx_count [3]),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~7 .lut_mask = 16'h0001;
defparam \UART_TX|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N30
fiftyfivenm_lcell_comb \UART_TX|LessThan0~8 (
// Equation(s):
// \UART_TX|LessThan0~8_combout  = (!\UART_TX|data_tx_count [6] & (((\UART_TX|LessThan0~7_combout ) # (!\UART_TX|data_tx_count [5])) # (!\UART_TX|data_tx_count [4])))

	.dataa(\UART_TX|data_tx_count [4]),
	.datab(\UART_TX|data_tx_count [6]),
	.datac(\UART_TX|data_tx_count [5]),
	.datad(\UART_TX|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~8 .lut_mask = 16'h3313;
defparam \UART_TX|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
fiftyfivenm_lcell_comb \UART_TX|Add0~18 (
// Equation(s):
// \UART_TX|Add0~18_combout  = (\UART_TX|data_tx_count [9] & (!\UART_TX|Add0~17 )) # (!\UART_TX|data_tx_count [9] & ((\UART_TX|Add0~17 ) # (GND)))
// \UART_TX|Add0~19  = CARRY((!\UART_TX|Add0~17 ) # (!\UART_TX|data_tx_count [9]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~17 ),
	.combout(\UART_TX|Add0~18_combout ),
	.cout(\UART_TX|Add0~19 ));
// synopsys translate_off
defparam \UART_TX|Add0~18 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N8
fiftyfivenm_lcell_comb \UART_TX|Add0~85 (
// Equation(s):
// \UART_TX|Add0~85_combout  = (\UART_TX|Add0~18_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(\UART_TX|Add0~18_combout ),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~85 .lut_mask = 16'hCC00;
defparam \UART_TX|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N9
dffeas \UART_TX|data_tx_count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[9] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
fiftyfivenm_lcell_comb \UART_TX|Add0~20 (
// Equation(s):
// \UART_TX|Add0~20_combout  = (\UART_TX|data_tx_count [10] & (\UART_TX|Add0~19  $ (GND))) # (!\UART_TX|data_tx_count [10] & (!\UART_TX|Add0~19  & VCC))
// \UART_TX|Add0~21  = CARRY((\UART_TX|data_tx_count [10] & !\UART_TX|Add0~19 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~19 ),
	.combout(\UART_TX|Add0~20_combout ),
	.cout(\UART_TX|Add0~21 ));
// synopsys translate_off
defparam \UART_TX|Add0~20 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N18
fiftyfivenm_lcell_comb \UART_TX|Add0~84 (
// Equation(s):
// \UART_TX|Add0~84_combout  = (\UART_TX|Add0~20_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(\UART_TX|Add0~20_combout ),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~84 .lut_mask = 16'hCC00;
defparam \UART_TX|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N19
dffeas \UART_TX|data_tx_count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[10] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
fiftyfivenm_lcell_comb \UART_TX|Add0~22 (
// Equation(s):
// \UART_TX|Add0~22_combout  = (\UART_TX|data_tx_count [11] & (!\UART_TX|Add0~21 )) # (!\UART_TX|data_tx_count [11] & ((\UART_TX|Add0~21 ) # (GND)))
// \UART_TX|Add0~23  = CARRY((!\UART_TX|Add0~21 ) # (!\UART_TX|data_tx_count [11]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~21 ),
	.combout(\UART_TX|Add0~22_combout ),
	.cout(\UART_TX|Add0~23 ));
// synopsys translate_off
defparam \UART_TX|Add0~22 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N14
fiftyfivenm_lcell_comb \UART_TX|Add0~83 (
// Equation(s):
// \UART_TX|Add0~83_combout  = (\UART_TX|Add0~22_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(\UART_TX|Add0~22_combout ),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~83 .lut_mask = 16'hCC00;
defparam \UART_TX|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N15
dffeas \UART_TX|data_tx_count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[11] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
fiftyfivenm_lcell_comb \UART_TX|Add0~24 (
// Equation(s):
// \UART_TX|Add0~24_combout  = (\UART_TX|data_tx_count [12] & (\UART_TX|Add0~23  $ (GND))) # (!\UART_TX|data_tx_count [12] & (!\UART_TX|Add0~23  & VCC))
// \UART_TX|Add0~25  = CARRY((\UART_TX|data_tx_count [12] & !\UART_TX|Add0~23 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~23 ),
	.combout(\UART_TX|Add0~24_combout ),
	.cout(\UART_TX|Add0~25 ));
// synopsys translate_off
defparam \UART_TX|Add0~24 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N0
fiftyfivenm_lcell_comb \UART_TX|Add0~82 (
// Equation(s):
// \UART_TX|Add0~82_combout  = (\UART_TX|Add0~24_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(\UART_TX|Add0~24_combout ),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~82 .lut_mask = 16'hCC00;
defparam \UART_TX|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N1
dffeas \UART_TX|data_tx_count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[12] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
fiftyfivenm_lcell_comb \UART_TX|Add0~26 (
// Equation(s):
// \UART_TX|Add0~26_combout  = (\UART_TX|data_tx_count [13] & (!\UART_TX|Add0~25 )) # (!\UART_TX|data_tx_count [13] & ((\UART_TX|Add0~25 ) # (GND)))
// \UART_TX|Add0~27  = CARRY((!\UART_TX|Add0~25 ) # (!\UART_TX|data_tx_count [13]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~25 ),
	.combout(\UART_TX|Add0~26_combout ),
	.cout(\UART_TX|Add0~27 ));
// synopsys translate_off
defparam \UART_TX|Add0~26 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N26
fiftyfivenm_lcell_comb \UART_TX|Add0~81 (
// Equation(s):
// \UART_TX|Add0~81_combout  = (\UART_TX|Add0~26_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|Add0~26_combout ),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~81 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N27
dffeas \UART_TX|data_tx_count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[13] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
fiftyfivenm_lcell_comb \UART_TX|Add0~28 (
// Equation(s):
// \UART_TX|Add0~28_combout  = (\UART_TX|data_tx_count [14] & (\UART_TX|Add0~27  $ (GND))) # (!\UART_TX|data_tx_count [14] & (!\UART_TX|Add0~27  & VCC))
// \UART_TX|Add0~29  = CARRY((\UART_TX|data_tx_count [14] & !\UART_TX|Add0~27 ))

	.dataa(\UART_TX|data_tx_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~27 ),
	.combout(\UART_TX|Add0~28_combout ),
	.cout(\UART_TX|Add0~29 ));
// synopsys translate_off
defparam \UART_TX|Add0~28 .lut_mask = 16'hA50A;
defparam \UART_TX|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N24
fiftyfivenm_lcell_comb \UART_TX|Add0~80 (
// Equation(s):
// \UART_TX|Add0~80_combout  = (\UART_TX|Add0~28_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(\UART_TX|Add0~28_combout ),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~80 .lut_mask = 16'hCC00;
defparam \UART_TX|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N25
dffeas \UART_TX|data_tx_count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[14] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
fiftyfivenm_lcell_comb \UART_TX|Add0~30 (
// Equation(s):
// \UART_TX|Add0~30_combout  = (\UART_TX|data_tx_count [15] & (!\UART_TX|Add0~29 )) # (!\UART_TX|data_tx_count [15] & ((\UART_TX|Add0~29 ) # (GND)))
// \UART_TX|Add0~31  = CARRY((!\UART_TX|Add0~29 ) # (!\UART_TX|data_tx_count [15]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~29 ),
	.combout(\UART_TX|Add0~30_combout ),
	.cout(\UART_TX|Add0~31 ));
// synopsys translate_off
defparam \UART_TX|Add0~30 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
fiftyfivenm_lcell_comb \UART_TX|Add0~79 (
// Equation(s):
// \UART_TX|Add0~79_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~30_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~79 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N27
dffeas \UART_TX|data_tx_count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[15] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
fiftyfivenm_lcell_comb \UART_TX|Add0~32 (
// Equation(s):
// \UART_TX|Add0~32_combout  = (\UART_TX|data_tx_count [16] & (\UART_TX|Add0~31  $ (GND))) # (!\UART_TX|data_tx_count [16] & (!\UART_TX|Add0~31  & VCC))
// \UART_TX|Add0~33  = CARRY((\UART_TX|data_tx_count [16] & !\UART_TX|Add0~31 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~31 ),
	.combout(\UART_TX|Add0~32_combout ),
	.cout(\UART_TX|Add0~33 ));
// synopsys translate_off
defparam \UART_TX|Add0~32 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
fiftyfivenm_lcell_comb \UART_TX|Add0~78 (
// Equation(s):
// \UART_TX|Add0~78_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~32_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~78 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N25
dffeas \UART_TX|data_tx_count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[16] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
fiftyfivenm_lcell_comb \UART_TX|Add0~34 (
// Equation(s):
// \UART_TX|Add0~34_combout  = (\UART_TX|data_tx_count [17] & (!\UART_TX|Add0~33 )) # (!\UART_TX|data_tx_count [17] & ((\UART_TX|Add0~33 ) # (GND)))
// \UART_TX|Add0~35  = CARRY((!\UART_TX|Add0~33 ) # (!\UART_TX|data_tx_count [17]))

	.dataa(\UART_TX|data_tx_count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~33 ),
	.combout(\UART_TX|Add0~34_combout ),
	.cout(\UART_TX|Add0~35 ));
// synopsys translate_off
defparam \UART_TX|Add0~34 .lut_mask = 16'h5A5F;
defparam \UART_TX|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
fiftyfivenm_lcell_comb \UART_TX|Add0~77 (
// Equation(s):
// \UART_TX|Add0~77_combout  = (\UART_TX|Add0~34_combout  & \UART_TX|data_tx_count[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|Add0~34_combout ),
	.datad(\UART_TX|data_tx_count[26]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~77 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N11
dffeas \UART_TX|data_tx_count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[17] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
fiftyfivenm_lcell_comb \UART_TX|Add0~36 (
// Equation(s):
// \UART_TX|Add0~36_combout  = (\UART_TX|data_tx_count [18] & (\UART_TX|Add0~35  $ (GND))) # (!\UART_TX|data_tx_count [18] & (!\UART_TX|Add0~35  & VCC))
// \UART_TX|Add0~37  = CARRY((\UART_TX|data_tx_count [18] & !\UART_TX|Add0~35 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~35 ),
	.combout(\UART_TX|Add0~36_combout ),
	.cout(\UART_TX|Add0~37 ));
// synopsys translate_off
defparam \UART_TX|Add0~36 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
fiftyfivenm_lcell_comb \UART_TX|Add0~76 (
// Equation(s):
// \UART_TX|Add0~76_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~36_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~76 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N9
dffeas \UART_TX|data_tx_count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[18] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
fiftyfivenm_lcell_comb \UART_TX|Add0~38 (
// Equation(s):
// \UART_TX|Add0~38_combout  = (\UART_TX|data_tx_count [19] & (!\UART_TX|Add0~37 )) # (!\UART_TX|data_tx_count [19] & ((\UART_TX|Add0~37 ) # (GND)))
// \UART_TX|Add0~39  = CARRY((!\UART_TX|Add0~37 ) # (!\UART_TX|data_tx_count [19]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~37 ),
	.combout(\UART_TX|Add0~38_combout ),
	.cout(\UART_TX|Add0~39 ));
// synopsys translate_off
defparam \UART_TX|Add0~38 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N28
fiftyfivenm_lcell_comb \UART_TX|Add0~75 (
// Equation(s):
// \UART_TX|Add0~75_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~38_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~75 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N29
dffeas \UART_TX|data_tx_count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[19] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
fiftyfivenm_lcell_comb \UART_TX|Add0~40 (
// Equation(s):
// \UART_TX|Add0~40_combout  = (\UART_TX|data_tx_count [20] & (\UART_TX|Add0~39  $ (GND))) # (!\UART_TX|data_tx_count [20] & (!\UART_TX|Add0~39  & VCC))
// \UART_TX|Add0~41  = CARRY((\UART_TX|data_tx_count [20] & !\UART_TX|Add0~39 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~39 ),
	.combout(\UART_TX|Add0~40_combout ),
	.cout(\UART_TX|Add0~41 ));
// synopsys translate_off
defparam \UART_TX|Add0~40 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N30
fiftyfivenm_lcell_comb \UART_TX|Add0~74 (
// Equation(s):
// \UART_TX|Add0~74_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~40_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~74 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N31
dffeas \UART_TX|data_tx_count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[20] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
fiftyfivenm_lcell_comb \UART_TX|Add0~42 (
// Equation(s):
// \UART_TX|Add0~42_combout  = (\UART_TX|data_tx_count [21] & (!\UART_TX|Add0~41 )) # (!\UART_TX|data_tx_count [21] & ((\UART_TX|Add0~41 ) # (GND)))
// \UART_TX|Add0~43  = CARRY((!\UART_TX|Add0~41 ) # (!\UART_TX|data_tx_count [21]))

	.dataa(\UART_TX|data_tx_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~41 ),
	.combout(\UART_TX|Add0~42_combout ),
	.cout(\UART_TX|Add0~43 ));
// synopsys translate_off
defparam \UART_TX|Add0~42 .lut_mask = 16'h5A5F;
defparam \UART_TX|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N20
fiftyfivenm_lcell_comb \UART_TX|Add0~73 (
// Equation(s):
// \UART_TX|Add0~73_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~42_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~73 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N21
dffeas \UART_TX|data_tx_count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[21] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
fiftyfivenm_lcell_comb \UART_TX|Add0~44 (
// Equation(s):
// \UART_TX|Add0~44_combout  = (\UART_TX|data_tx_count [22] & (\UART_TX|Add0~43  $ (GND))) # (!\UART_TX|data_tx_count [22] & (!\UART_TX|Add0~43  & VCC))
// \UART_TX|Add0~45  = CARRY((\UART_TX|data_tx_count [22] & !\UART_TX|Add0~43 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~43 ),
	.combout(\UART_TX|Add0~44_combout ),
	.cout(\UART_TX|Add0~45 ));
// synopsys translate_off
defparam \UART_TX|Add0~44 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
fiftyfivenm_lcell_comb \UART_TX|Add0~72 (
// Equation(s):
// \UART_TX|Add0~72_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~44_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~72 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N15
dffeas \UART_TX|data_tx_count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[22] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
fiftyfivenm_lcell_comb \UART_TX|Add0~46 (
// Equation(s):
// \UART_TX|Add0~46_combout  = (\UART_TX|data_tx_count [23] & (!\UART_TX|Add0~45 )) # (!\UART_TX|data_tx_count [23] & ((\UART_TX|Add0~45 ) # (GND)))
// \UART_TX|Add0~47  = CARRY((!\UART_TX|Add0~45 ) # (!\UART_TX|data_tx_count [23]))

	.dataa(\UART_TX|data_tx_count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~45 ),
	.combout(\UART_TX|Add0~46_combout ),
	.cout(\UART_TX|Add0~47 ));
// synopsys translate_off
defparam \UART_TX|Add0~46 .lut_mask = 16'h5A5F;
defparam \UART_TX|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
fiftyfivenm_lcell_comb \UART_TX|Add0~71 (
// Equation(s):
// \UART_TX|Add0~71_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~46_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~71 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \UART_TX|data_tx_count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[23] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
fiftyfivenm_lcell_comb \UART_TX|Add0~48 (
// Equation(s):
// \UART_TX|Add0~48_combout  = (\UART_TX|data_tx_count [24] & (\UART_TX|Add0~47  $ (GND))) # (!\UART_TX|data_tx_count [24] & (!\UART_TX|Add0~47  & VCC))
// \UART_TX|Add0~49  = CARRY((\UART_TX|data_tx_count [24] & !\UART_TX|Add0~47 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~47 ),
	.combout(\UART_TX|Add0~48_combout ),
	.cout(\UART_TX|Add0~49 ));
// synopsys translate_off
defparam \UART_TX|Add0~48 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
fiftyfivenm_lcell_comb \UART_TX|Add0~70 (
// Equation(s):
// \UART_TX|Add0~70_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~48_combout )

	.dataa(\UART_TX|data_tx_count[26]~0_combout ),
	.datab(gnd),
	.datac(\UART_TX|Add0~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~70 .lut_mask = 16'hA0A0;
defparam \UART_TX|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N23
dffeas \UART_TX|data_tx_count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[24] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
fiftyfivenm_lcell_comb \UART_TX|Add0~50 (
// Equation(s):
// \UART_TX|Add0~50_combout  = (\UART_TX|data_tx_count [25] & (!\UART_TX|Add0~49 )) # (!\UART_TX|data_tx_count [25] & ((\UART_TX|Add0~49 ) # (GND)))
// \UART_TX|Add0~51  = CARRY((!\UART_TX|Add0~49 ) # (!\UART_TX|data_tx_count [25]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~49 ),
	.combout(\UART_TX|Add0~50_combout ),
	.cout(\UART_TX|Add0~51 ));
// synopsys translate_off
defparam \UART_TX|Add0~50 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
fiftyfivenm_lcell_comb \UART_TX|Add0~69 (
// Equation(s):
// \UART_TX|Add0~69_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~50_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~69 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N17
dffeas \UART_TX|data_tx_count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[25] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
fiftyfivenm_lcell_comb \UART_TX|Add0~52 (
// Equation(s):
// \UART_TX|Add0~52_combout  = (\UART_TX|data_tx_count [26] & (\UART_TX|Add0~51  $ (GND))) # (!\UART_TX|data_tx_count [26] & (!\UART_TX|Add0~51  & VCC))
// \UART_TX|Add0~53  = CARRY((\UART_TX|data_tx_count [26] & !\UART_TX|Add0~51 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~51 ),
	.combout(\UART_TX|Add0~52_combout ),
	.cout(\UART_TX|Add0~53 ));
// synopsys translate_off
defparam \UART_TX|Add0~52 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
fiftyfivenm_lcell_comb \UART_TX|Add0~68 (
// Equation(s):
// \UART_TX|Add0~68_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~52_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~68 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N15
dffeas \UART_TX|data_tx_count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[26] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
fiftyfivenm_lcell_comb \UART_TX|LessThan0~1 (
// Equation(s):
// \UART_TX|LessThan0~1_combout  = (!\UART_TX|data_tx_count [24] & (!\UART_TX|data_tx_count [23] & (!\UART_TX|data_tx_count [26] & !\UART_TX|data_tx_count [25])))

	.dataa(\UART_TX|data_tx_count [24]),
	.datab(\UART_TX|data_tx_count [23]),
	.datac(\UART_TX|data_tx_count [26]),
	.datad(\UART_TX|data_tx_count [25]),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~1 .lut_mask = 16'h0001;
defparam \UART_TX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
fiftyfivenm_lcell_comb \UART_TX|Add0~54 (
// Equation(s):
// \UART_TX|Add0~54_combout  = (\UART_TX|data_tx_count [27] & (!\UART_TX|Add0~53 )) # (!\UART_TX|data_tx_count [27] & ((\UART_TX|Add0~53 ) # (GND)))
// \UART_TX|Add0~55  = CARRY((!\UART_TX|Add0~53 ) # (!\UART_TX|data_tx_count [27]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~53 ),
	.combout(\UART_TX|Add0~54_combout ),
	.cout(\UART_TX|Add0~55 ));
// synopsys translate_off
defparam \UART_TX|Add0~54 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
fiftyfivenm_lcell_comb \UART_TX|Add0~67 (
// Equation(s):
// \UART_TX|Add0~67_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~54_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~67 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N11
dffeas \UART_TX|data_tx_count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[27] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
fiftyfivenm_lcell_comb \UART_TX|Add0~56 (
// Equation(s):
// \UART_TX|Add0~56_combout  = (\UART_TX|data_tx_count [28] & (\UART_TX|Add0~55  $ (GND))) # (!\UART_TX|data_tx_count [28] & (!\UART_TX|Add0~55  & VCC))
// \UART_TX|Add0~57  = CARRY((\UART_TX|data_tx_count [28] & !\UART_TX|Add0~55 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~55 ),
	.combout(\UART_TX|Add0~56_combout ),
	.cout(\UART_TX|Add0~57 ));
// synopsys translate_off
defparam \UART_TX|Add0~56 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
fiftyfivenm_lcell_comb \UART_TX|Add0~66 (
// Equation(s):
// \UART_TX|Add0~66_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~56_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~66 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N13
dffeas \UART_TX|data_tx_count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[28] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
fiftyfivenm_lcell_comb \UART_TX|Add0~58 (
// Equation(s):
// \UART_TX|Add0~58_combout  = (\UART_TX|data_tx_count [29] & (!\UART_TX|Add0~57 )) # (!\UART_TX|data_tx_count [29] & ((\UART_TX|Add0~57 ) # (GND)))
// \UART_TX|Add0~59  = CARRY((!\UART_TX|Add0~57 ) # (!\UART_TX|data_tx_count [29]))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~57 ),
	.combout(\UART_TX|Add0~58_combout ),
	.cout(\UART_TX|Add0~59 ));
// synopsys translate_off
defparam \UART_TX|Add0~58 .lut_mask = 16'h3C3F;
defparam \UART_TX|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
fiftyfivenm_lcell_comb \UART_TX|Add0~65 (
// Equation(s):
// \UART_TX|Add0~65_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~58_combout )

	.dataa(\UART_TX|data_tx_count[26]~0_combout ),
	.datab(gnd),
	.datac(\UART_TX|Add0~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~65 .lut_mask = 16'hA0A0;
defparam \UART_TX|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N19
dffeas \UART_TX|data_tx_count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[29] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
fiftyfivenm_lcell_comb \UART_TX|Add0~60 (
// Equation(s):
// \UART_TX|Add0~60_combout  = (\UART_TX|data_tx_count [30] & (\UART_TX|Add0~59  $ (GND))) # (!\UART_TX|data_tx_count [30] & (!\UART_TX|Add0~59  & VCC))
// \UART_TX|Add0~61  = CARRY((\UART_TX|data_tx_count [30] & !\UART_TX|Add0~59 ))

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX|Add0~59 ),
	.combout(\UART_TX|Add0~60_combout ),
	.cout(\UART_TX|Add0~61 ));
// synopsys translate_off
defparam \UART_TX|Add0~60 .lut_mask = 16'hC30C;
defparam \UART_TX|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
fiftyfivenm_lcell_comb \UART_TX|Add0~64 (
// Equation(s):
// \UART_TX|Add0~64_combout  = (\UART_TX|data_tx_count[26]~0_combout  & \UART_TX|Add0~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX|data_tx_count[26]~0_combout ),
	.datad(\UART_TX|Add0~60_combout ),
	.cin(gnd),
	.combout(\UART_TX|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~64 .lut_mask = 16'hF000;
defparam \UART_TX|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N9
dffeas \UART_TX|data_tx_count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Add0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|data_tx_count[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[30] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
fiftyfivenm_lcell_comb \UART_TX|LessThan0~0 (
// Equation(s):
// \UART_TX|LessThan0~0_combout  = (!\UART_TX|data_tx_count [28] & (!\UART_TX|data_tx_count [29] & (!\UART_TX|data_tx_count [30] & !\UART_TX|data_tx_count [27])))

	.dataa(\UART_TX|data_tx_count [28]),
	.datab(\UART_TX|data_tx_count [29]),
	.datac(\UART_TX|data_tx_count [30]),
	.datad(\UART_TX|data_tx_count [27]),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~0 .lut_mask = 16'h0001;
defparam \UART_TX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N12
fiftyfivenm_lcell_comb \UART_TX|LessThan0~3 (
// Equation(s):
// \UART_TX|LessThan0~3_combout  = (!\UART_TX|data_tx_count [15] & (!\UART_TX|data_tx_count [16] & (!\UART_TX|data_tx_count [18] & !\UART_TX|data_tx_count [17])))

	.dataa(\UART_TX|data_tx_count [15]),
	.datab(\UART_TX|data_tx_count [16]),
	.datac(\UART_TX|data_tx_count [18]),
	.datad(\UART_TX|data_tx_count [17]),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~3 .lut_mask = 16'h0001;
defparam \UART_TX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
fiftyfivenm_lcell_comb \UART_TX|LessThan0~2 (
// Equation(s):
// \UART_TX|LessThan0~2_combout  = (!\UART_TX|data_tx_count [20] & (!\UART_TX|data_tx_count [21] & (!\UART_TX|data_tx_count [22] & !\UART_TX|data_tx_count [19])))

	.dataa(\UART_TX|data_tx_count [20]),
	.datab(\UART_TX|data_tx_count [21]),
	.datac(\UART_TX|data_tx_count [22]),
	.datad(\UART_TX|data_tx_count [19]),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~2 .lut_mask = 16'h0001;
defparam \UART_TX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
fiftyfivenm_lcell_comb \UART_TX|LessThan0~4 (
// Equation(s):
// \UART_TX|LessThan0~4_combout  = (\UART_TX|LessThan0~1_combout  & (\UART_TX|LessThan0~0_combout  & (\UART_TX|LessThan0~3_combout  & \UART_TX|LessThan0~2_combout )))

	.dataa(\UART_TX|LessThan0~1_combout ),
	.datab(\UART_TX|LessThan0~0_combout ),
	.datac(\UART_TX|LessThan0~3_combout ),
	.datad(\UART_TX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~4 .lut_mask = 16'h8000;
defparam \UART_TX|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N12
fiftyfivenm_lcell_comb \UART_TX|LessThan0~5 (
// Equation(s):
// \UART_TX|LessThan0~5_combout  = (!\UART_TX|data_tx_count [13] & (!\UART_TX|data_tx_count [14] & (!\UART_TX|data_tx_count [11] & !\UART_TX|data_tx_count [12])))

	.dataa(\UART_TX|data_tx_count [13]),
	.datab(\UART_TX|data_tx_count [14]),
	.datac(\UART_TX|data_tx_count [11]),
	.datad(\UART_TX|data_tx_count [12]),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~5 .lut_mask = 16'h0001;
defparam \UART_TX|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
fiftyfivenm_lcell_comb \UART_TX|LessThan0~6 (
// Equation(s):
// \UART_TX|LessThan0~6_combout  = (!\UART_TX|data_tx_count [10] & (!\UART_TX|data_tx_count [9] & (\UART_TX|LessThan0~4_combout  & \UART_TX|LessThan0~5_combout )))

	.dataa(\UART_TX|data_tx_count [10]),
	.datab(\UART_TX|data_tx_count [9]),
	.datac(\UART_TX|LessThan0~4_combout ),
	.datad(\UART_TX|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~6 .lut_mask = 16'h1000;
defparam \UART_TX|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
fiftyfivenm_lcell_comb \UART_TX|LessThan0~9 (
// Equation(s):
// \UART_TX|LessThan0~9_combout  = (\UART_TX|LessThan0~6_combout  & (((\UART_TX|LessThan0~8_combout ) # (!\UART_TX|data_tx_count [8])) # (!\UART_TX|data_tx_count [7])))

	.dataa(\UART_TX|data_tx_count [7]),
	.datab(\UART_TX|data_tx_count [8]),
	.datac(\UART_TX|LessThan0~8_combout ),
	.datad(\UART_TX|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~9 .lut_mask = 16'hF700;
defparam \UART_TX|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
fiftyfivenm_lcell_comb \UART_TX|data_tx_count[26]~0 (
// Equation(s):
// \UART_TX|data_tx_count[26]~0_combout  = (\UART_TX|active_state.TX_IDLE_STATE~q  & ((\UART_TX|active_state.TX_STOP_BIT_STATE~q ) # ((!\UART_TX|data_tx_count [31] & \UART_TX|LessThan0~9_combout ))))

	.dataa(\UART_TX|active_state.TX_STOP_BIT_STATE~q ),
	.datab(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.datac(\UART_TX|data_tx_count [31]),
	.datad(\UART_TX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\UART_TX|data_tx_count[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|data_tx_count[26]~0 .lut_mask = 16'h8C88;
defparam \UART_TX|data_tx_count[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
fiftyfivenm_lcell_comb \UART_TX|Add0~62 (
// Equation(s):
// \UART_TX|Add0~62_combout  = \UART_TX|Add0~61  $ (\UART_TX|data_tx_count [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX|data_tx_count [31]),
	.cin(\UART_TX|Add0~61 ),
	.combout(\UART_TX|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Add0~62 .lut_mask = 16'h0FF0;
defparam \UART_TX|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
fiftyfivenm_lcell_comb \UART_TX|data_tx_count[31]~2 (
// Equation(s):
// \UART_TX|data_tx_count[31]~2_combout  = (\UART_TX|data_tx_count[31]~1_combout  & (\UART_TX|data_tx_count[26]~0_combout  & ((\UART_TX|Add0~62_combout )))) # (!\UART_TX|data_tx_count[31]~1_combout  & (((\UART_TX|data_tx_count [31]))))

	.dataa(\UART_TX|data_tx_count[26]~0_combout ),
	.datab(\UART_TX|data_tx_count[31]~1_combout ),
	.datac(\UART_TX|data_tx_count [31]),
	.datad(\UART_TX|Add0~62_combout ),
	.cin(gnd),
	.combout(\UART_TX|data_tx_count[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|data_tx_count[31]~2 .lut_mask = 16'hB830;
defparam \UART_TX|data_tx_count[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N17
dffeas \UART_TX|data_tx_count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|data_tx_count[31]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|data_tx_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|data_tx_count[31] .is_wysiwyg = "true";
defparam \UART_TX|data_tx_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
fiftyfivenm_lcell_comb \UART_TX|LessThan0~10 (
// Equation(s):
// \UART_TX|LessThan0~10_combout  = (\UART_TX|data_tx_count [31]) # (!\UART_TX|LessThan0~9_combout )

	.dataa(gnd),
	.datab(\UART_TX|data_tx_count [31]),
	.datac(gnd),
	.datad(\UART_TX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\UART_TX|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|LessThan0~10 .lut_mask = 16'hCCFF;
defparam \UART_TX|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
fiftyfivenm_lcell_comb \UART_TX|Selector37~0 (
// Equation(s):
// \UART_TX|Selector37~0_combout  = (\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q  & (((\UART_TX|active_state.TX_START_BIT_STATE~q  & !\UART_TX|LessThan0~10_combout )) # (!\UART_TX|active_state.TX_IDLE_STATE~q ))) # 
// (!\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q  & (((\UART_TX|active_state.TX_START_BIT_STATE~q  & !\UART_TX|LessThan0~10_combout ))))

	.dataa(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q ),
	.datab(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.datac(\UART_TX|active_state.TX_START_BIT_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector37~0 .lut_mask = 16'h22F2;
defparam \UART_TX|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \UART_TX|active_state.TX_START_BIT_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|active_state.TX_START_BIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|active_state.TX_START_BIT_STATE .is_wysiwyg = "true";
defparam \UART_TX|active_state.TX_START_BIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
fiftyfivenm_lcell_comb \UART_TX|Selector38~0 (
// Equation(s):
// \UART_TX|Selector38~0_combout  = (\UART_TX|LessThan0~10_combout  & ((\UART_TX|active_state.TX_START_BIT_STATE~q ) # ((!\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout  & \UART_TX|active_state.TX_DATA_TX_STATE~q )))) # (!\UART_TX|LessThan0~10_combout  & 
// (((\UART_TX|active_state.TX_DATA_TX_STATE~q ))))

	.dataa(\UART_TX|active_state.TX_START_BIT_STATE~q ),
	.datab(\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout ),
	.datac(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector38~0 .lut_mask = 16'hBAF0;
defparam \UART_TX|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N15
dffeas \UART_TX|active_state.TX_DATA_TX_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|active_state.TX_DATA_TX_STATE .is_wysiwyg = "true";
defparam \UART_TX|active_state.TX_DATA_TX_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
fiftyfivenm_lcell_comb \UART_TX|Selector3~0 (
// Equation(s):
// \UART_TX|Selector3~0_combout  = (\UART_TX|active_state.TX_DATA_TX_STATE~q  & (\UART_TX|tx_bit_idx [0] $ (((\UART_TX|data_tx_count [31]) # (!\UART_TX|LessThan0~9_combout )))))

	.dataa(\UART_TX|data_tx_count [31]),
	.datab(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datac(\UART_TX|tx_bit_idx [0]),
	.datad(\UART_TX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector3~0 .lut_mask = 16'h480C;
defparam \UART_TX|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
fiftyfivenm_lcell_comb \UART_TX|Selector3~1 (
// Equation(s):
// \UART_TX|Selector3~1_combout  = (\UART_TX|Selector3~0_combout ) # ((!\UART_TX|active_state.TX_DATA_TX_STATE~q  & (\UART_TX|tx_bit_idx [0] & \UART_TX|active_state.TX_IDLE_STATE~q )))

	.dataa(\UART_TX|Selector3~0_combout ),
	.datab(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datac(\UART_TX|tx_bit_idx [0]),
	.datad(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.cin(gnd),
	.combout(\UART_TX|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector3~1 .lut_mask = 16'hBAAA;
defparam \UART_TX|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \UART_TX|tx_bit_idx[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|tx_bit_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|tx_bit_idx[0] .is_wysiwyg = "true";
defparam \UART_TX|tx_bit_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
fiftyfivenm_lcell_comb \UART_TX|Selector2~1 (
// Equation(s):
// \UART_TX|Selector2~1_combout  = (\UART_TX|active_state.TX_DATA_TX_STATE~q  & ((\UART_TX|data_tx_count [31]) # (!\UART_TX|LessThan0~9_combout )))

	.dataa(\UART_TX|data_tx_count [31]),
	.datab(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datac(gnd),
	.datad(\UART_TX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector2~1 .lut_mask = 16'h88CC;
defparam \UART_TX|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
fiftyfivenm_lcell_comb \UART_TX|Selector2~0 (
// Equation(s):
// \UART_TX|Selector2~0_combout  = (\UART_TX|tx_bit_idx [1] & ((\UART_TX|active_state.TX_DATA_TX_STATE~q  & ((!\UART_TX|LessThan0~10_combout ))) # (!\UART_TX|active_state.TX_DATA_TX_STATE~q  & (\UART_TX|active_state.TX_IDLE_STATE~q ))))

	.dataa(\UART_TX|tx_bit_idx [1]),
	.datab(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.datac(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector2~0 .lut_mask = 16'h08A8;
defparam \UART_TX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
fiftyfivenm_lcell_comb \UART_TX|Selector2~2 (
// Equation(s):
// \UART_TX|Selector2~2_combout  = (\UART_TX|Selector2~0_combout ) # ((\UART_TX|Selector2~1_combout  & (\UART_TX|tx_bit_idx [0] $ (\UART_TX|tx_bit_idx [1]))))

	.dataa(\UART_TX|tx_bit_idx [0]),
	.datab(\UART_TX|Selector2~1_combout ),
	.datac(\UART_TX|tx_bit_idx [1]),
	.datad(\UART_TX|Selector2~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector2~2 .lut_mask = 16'hFF48;
defparam \UART_TX|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \UART_TX|tx_bit_idx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|tx_bit_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|tx_bit_idx[1] .is_wysiwyg = "true";
defparam \UART_TX|tx_bit_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
fiftyfivenm_lcell_comb \UART_TX|Selector1~0 (
// Equation(s):
// \UART_TX|Selector1~0_combout  = (\UART_TX|tx_bit_idx [1] & (\UART_TX|tx_bit_idx [2] $ (\UART_TX|tx_bit_idx [0])))

	.dataa(\UART_TX|tx_bit_idx [2]),
	.datab(\UART_TX|tx_bit_idx [0]),
	.datac(gnd),
	.datad(\UART_TX|tx_bit_idx [1]),
	.cin(gnd),
	.combout(\UART_TX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector1~0 .lut_mask = 16'h6600;
defparam \UART_TX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
fiftyfivenm_lcell_comb \UART_TX|Selector1~1 (
// Equation(s):
// \UART_TX|Selector1~1_combout  = (\UART_TX|active_state.TX_DATA_TX_STATE~q  & (((!\UART_TX|LessThan0~10_combout )) # (!\UART_TX|tx_bit_idx [1]))) # (!\UART_TX|active_state.TX_DATA_TX_STATE~q  & (((\UART_TX|active_state.TX_IDLE_STATE~q ))))

	.dataa(\UART_TX|tx_bit_idx [1]),
	.datab(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.datac(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector1~1 .lut_mask = 16'h5CFC;
defparam \UART_TX|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
fiftyfivenm_lcell_comb \UART_TX|Selector1~2 (
// Equation(s):
// \UART_TX|Selector1~2_combout  = (\UART_TX|Selector1~0_combout  & ((\UART_TX|Selector2~1_combout ) # ((\UART_TX|tx_bit_idx [2] & \UART_TX|Selector1~1_combout )))) # (!\UART_TX|Selector1~0_combout  & (((\UART_TX|tx_bit_idx [2] & \UART_TX|Selector1~1_combout 
// ))))

	.dataa(\UART_TX|Selector1~0_combout ),
	.datab(\UART_TX|Selector2~1_combout ),
	.datac(\UART_TX|tx_bit_idx [2]),
	.datad(\UART_TX|Selector1~1_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector1~2 .lut_mask = 16'hF888;
defparam \UART_TX|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N9
dffeas \UART_TX|tx_bit_idx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|tx_bit_idx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|tx_bit_idx[2] .is_wysiwyg = "true";
defparam \UART_TX|tx_bit_idx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
fiftyfivenm_lcell_comb \UART_TX|active_state.TX_PARITY_TX_STATE~0 (
// Equation(s):
// \UART_TX|active_state.TX_PARITY_TX_STATE~0_combout  = (\UART_TX|tx_bit_idx [2] & (\UART_TX|tx_bit_idx [0] & \UART_TX|tx_bit_idx [1]))

	.dataa(\UART_TX|tx_bit_idx [2]),
	.datab(gnd),
	.datac(\UART_TX|tx_bit_idx [0]),
	.datad(\UART_TX|tx_bit_idx [1]),
	.cin(gnd),
	.combout(\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|active_state.TX_PARITY_TX_STATE~0 .lut_mask = 16'hA000;
defparam \UART_TX|active_state.TX_PARITY_TX_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
fiftyfivenm_lcell_comb \UART_RX|parity_type_reg~1 (
// Equation(s):
// \UART_RX|parity_type_reg~1_combout  = (\parity_type_sw[0]~input_o  & !\parity_type_sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\parity_type_sw[0]~input_o ),
	.datad(\parity_type_sw[1]~input_o ),
	.cin(gnd),
	.combout(\UART_RX|parity_type_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|parity_type_reg~1 .lut_mask = 16'h00F0;
defparam \UART_RX|parity_type_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
fiftyfivenm_lcell_comb \UART_TX|parity_type_reg[0]~feeder (
// Equation(s):
// \UART_TX|parity_type_reg[0]~feeder_combout  = \UART_RX|parity_type_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX|parity_type_reg~1_combout ),
	.cin(gnd),
	.combout(\UART_TX|parity_type_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|parity_type_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX|parity_type_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N15
dffeas \UART_TX|parity_type_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|parity_type_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX|parity_type_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|parity_type_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|parity_type_reg[0] .is_wysiwyg = "true";
defparam \UART_TX|parity_type_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
fiftyfivenm_lcell_comb \UART_TX|Selector40~0 (
// Equation(s):
// \UART_TX|Selector40~0_combout  = (!\UART_TX|parity_type_reg [1] & (\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout  & (!\UART_TX|parity_type_reg [0] & \UART_TX|active_state.TX_DATA_TX_STATE~q )))

	.dataa(\UART_TX|parity_type_reg [1]),
	.datab(\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout ),
	.datac(\UART_TX|parity_type_reg [0]),
	.datad(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.cin(gnd),
	.combout(\UART_TX|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector40~0 .lut_mask = 16'h0400;
defparam \UART_TX|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
fiftyfivenm_lcell_comb \UART_TX|active_state.TX_PARITY_TX_STATE~1 (
// Equation(s):
// \UART_TX|active_state.TX_PARITY_TX_STATE~1_combout  = (\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout  & ((\UART_TX|parity_type_reg [1]) # (\UART_TX|parity_type_reg [0])))

	.dataa(\UART_TX|parity_type_reg [1]),
	.datab(gnd),
	.datac(\UART_TX|parity_type_reg [0]),
	.datad(\UART_TX|active_state.TX_PARITY_TX_STATE~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|active_state.TX_PARITY_TX_STATE~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|active_state.TX_PARITY_TX_STATE~1 .lut_mask = 16'hFA00;
defparam \UART_TX|active_state.TX_PARITY_TX_STATE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
fiftyfivenm_lcell_comb \UART_TX|active_state.TX_PARITY_TX_STATE~2 (
// Equation(s):
// \UART_TX|active_state.TX_PARITY_TX_STATE~2_combout  = (\UART_TX|LessThan0~10_combout  & (\UART_TX|active_state.TX_PARITY_TX_STATE~1_combout  & (\UART_TX|active_state.TX_DATA_TX_STATE~q ))) # (!\UART_TX|LessThan0~10_combout  & 
// (((\UART_TX|active_state.TX_PARITY_TX_STATE~q ))))

	.dataa(\UART_TX|active_state.TX_PARITY_TX_STATE~1_combout ),
	.datab(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datac(\UART_TX|active_state.TX_PARITY_TX_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|active_state.TX_PARITY_TX_STATE~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|active_state.TX_PARITY_TX_STATE~2 .lut_mask = 16'h88F0;
defparam \UART_TX|active_state.TX_PARITY_TX_STATE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \UART_TX|active_state.TX_PARITY_TX_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|active_state.TX_PARITY_TX_STATE~2_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|active_state.TX_PARITY_TX_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|active_state.TX_PARITY_TX_STATE .is_wysiwyg = "true";
defparam \UART_TX|active_state.TX_PARITY_TX_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
fiftyfivenm_lcell_comb \UART_TX|Selector40~1 (
// Equation(s):
// \UART_TX|Selector40~1_combout  = (\UART_TX|LessThan0~10_combout  & ((\UART_TX|Selector40~0_combout ) # ((\UART_TX|active_state.TX_PARITY_TX_STATE~q )))) # (!\UART_TX|LessThan0~10_combout  & (((\UART_TX|active_state.TX_STOP_BIT_STATE~q ))))

	.dataa(\UART_TX|Selector40~0_combout ),
	.datab(\UART_TX|active_state.TX_PARITY_TX_STATE~q ),
	.datac(\UART_TX|active_state.TX_STOP_BIT_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector40~1 .lut_mask = 16'hEEF0;
defparam \UART_TX|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \UART_TX|active_state.TX_STOP_BIT_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|active_state.TX_STOP_BIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|active_state.TX_STOP_BIT_STATE .is_wysiwyg = "true";
defparam \UART_TX|active_state.TX_STOP_BIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
fiftyfivenm_lcell_comb \UART_TX|Selector36~0 (
// Equation(s):
// \UART_TX|Selector36~0_combout  = (\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q  & (((!\UART_TX|LessThan0~10_combout )) # (!\UART_TX|active_state.TX_STOP_BIT_STATE~q ))) # (!\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q  & 
// (\UART_TX|active_state.TX_IDLE_STATE~q  & ((!\UART_TX|LessThan0~10_combout ) # (!\UART_TX|active_state.TX_STOP_BIT_STATE~q ))))

	.dataa(\DEB_ONE_SHOT_SEND_DATA|ONE_SHOT|signal_one_shot~q ),
	.datab(\UART_TX|active_state.TX_STOP_BIT_STATE~q ),
	.datac(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.datad(\UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector36~0 .lut_mask = 16'h32FA;
defparam \UART_TX|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N17
dffeas \UART_TX|active_state.TX_IDLE_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|active_state.TX_IDLE_STATE .is_wysiwyg = "true";
defparam \UART_TX|active_state.TX_IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
fiftyfivenm_lcell_comb \UART_TX|Selector0~1 (
// Equation(s):
// \UART_TX|Selector0~1_combout  = (\UART_TX|active_state.TX_STOP_BIT_STATE~q ) # (!\UART_TX|active_state.TX_IDLE_STATE~q )

	.dataa(gnd),
	.datab(\UART_TX|active_state.TX_IDLE_STATE~q ),
	.datac(\UART_TX|active_state.TX_STOP_BIT_STATE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector0~1 .lut_mask = 16'hF3F3;
defparam \UART_TX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \inp_data[1]~input (
	.i(inp_data[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[1]~input_o ));
// synopsys translate_off
defparam \inp_data[1]~input .bus_hold = "false";
defparam \inp_data[1]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \inp_data[0]~input (
	.i(inp_data[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[0]~input_o ));
// synopsys translate_off
defparam \inp_data[0]~input .bus_hold = "false";
defparam \inp_data[0]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
fiftyfivenm_lcell_comb \UART_TX|output_data_serial~1 (
// Equation(s):
// \UART_TX|output_data_serial~1_combout  = \inp_data[1]~input_o  $ (\inp_data[0]~input_o  $ (((!\UART_TX|parity_type_reg [1] & \UART_TX|parity_type_reg [0]))))

	.dataa(\UART_TX|parity_type_reg [1]),
	.datab(\inp_data[1]~input_o ),
	.datac(\UART_TX|parity_type_reg [0]),
	.datad(\inp_data[0]~input_o ),
	.cin(gnd),
	.combout(\UART_TX|output_data_serial~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|output_data_serial~1 .lut_mask = 16'h639C;
defparam \UART_TX|output_data_serial~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \inp_data[5]~input (
	.i(inp_data[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[5]~input_o ));
// synopsys translate_off
defparam \inp_data[5]~input .bus_hold = "false";
defparam \inp_data[5]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \inp_data[2]~input (
	.i(inp_data[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[2]~input_o ));
// synopsys translate_off
defparam \inp_data[2]~input .bus_hold = "false";
defparam \inp_data[2]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \inp_data[3]~input (
	.i(inp_data[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[3]~input_o ));
// synopsys translate_off
defparam \inp_data[3]~input .bus_hold = "false";
defparam \inp_data[3]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \inp_data[4]~input (
	.i(inp_data[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[4]~input_o ));
// synopsys translate_off
defparam \inp_data[4]~input .bus_hold = "false";
defparam \inp_data[4]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
fiftyfivenm_lcell_comb \UART_TX|output_data_serial~2 (
// Equation(s):
// \UART_TX|output_data_serial~2_combout  = \inp_data[5]~input_o  $ (\inp_data[2]~input_o  $ (\inp_data[3]~input_o  $ (\inp_data[4]~input_o )))

	.dataa(\inp_data[5]~input_o ),
	.datab(\inp_data[2]~input_o ),
	.datac(\inp_data[3]~input_o ),
	.datad(\inp_data[4]~input_o ),
	.cin(gnd),
	.combout(\UART_TX|output_data_serial~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|output_data_serial~2 .lut_mask = 16'h6996;
defparam \UART_TX|output_data_serial~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \inp_data[6]~input (
	.i(inp_data[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[6]~input_o ));
// synopsys translate_off
defparam \inp_data[6]~input .bus_hold = "false";
defparam \inp_data[6]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \inp_data[7]~input (
	.i(inp_data[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inp_data[7]~input_o ));
// synopsys translate_off
defparam \inp_data[7]~input .bus_hold = "false";
defparam \inp_data[7]~input .listen_to_nsleep_signal = "false";
defparam \inp_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
fiftyfivenm_lcell_comb \UART_TX|output_data_serial~3 (
// Equation(s):
// \UART_TX|output_data_serial~3_combout  = \UART_TX|output_data_serial~1_combout  $ (\UART_TX|output_data_serial~2_combout  $ (\inp_data[6]~input_o  $ (\inp_data[7]~input_o )))

	.dataa(\UART_TX|output_data_serial~1_combout ),
	.datab(\UART_TX|output_data_serial~2_combout ),
	.datac(\inp_data[6]~input_o ),
	.datad(\inp_data[7]~input_o ),
	.cin(gnd),
	.combout(\UART_TX|output_data_serial~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|output_data_serial~3 .lut_mask = 16'h6996;
defparam \UART_TX|output_data_serial~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
fiftyfivenm_lcell_comb \UART_TX|Mux0~2 (
// Equation(s):
// \UART_TX|Mux0~2_combout  = (\UART_TX|tx_bit_idx [0] & (((\inp_data[1]~input_o ) # (\UART_TX|tx_bit_idx [1])))) # (!\UART_TX|tx_bit_idx [0] & (\inp_data[0]~input_o  & ((!\UART_TX|tx_bit_idx [1]))))

	.dataa(\inp_data[0]~input_o ),
	.datab(\inp_data[1]~input_o ),
	.datac(\UART_TX|tx_bit_idx [0]),
	.datad(\UART_TX|tx_bit_idx [1]),
	.cin(gnd),
	.combout(\UART_TX|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Mux0~2 .lut_mask = 16'hF0CA;
defparam \UART_TX|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
fiftyfivenm_lcell_comb \UART_TX|Mux0~3 (
// Equation(s):
// \UART_TX|Mux0~3_combout  = (\UART_TX|tx_bit_idx [1] & ((\UART_TX|Mux0~2_combout  & (\inp_data[3]~input_o )) # (!\UART_TX|Mux0~2_combout  & ((\inp_data[2]~input_o ))))) # (!\UART_TX|tx_bit_idx [1] & (((\UART_TX|Mux0~2_combout ))))

	.dataa(\inp_data[3]~input_o ),
	.datab(\UART_TX|tx_bit_idx [1]),
	.datac(\inp_data[2]~input_o ),
	.datad(\UART_TX|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART_TX|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Mux0~3 .lut_mask = 16'hBBC0;
defparam \UART_TX|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
fiftyfivenm_lcell_comb \UART_TX|Mux0~0 (
// Equation(s):
// \UART_TX|Mux0~0_combout  = (\UART_TX|tx_bit_idx [1] & (((\UART_TX|tx_bit_idx [0])))) # (!\UART_TX|tx_bit_idx [1] & ((\UART_TX|tx_bit_idx [0] & (\inp_data[5]~input_o )) # (!\UART_TX|tx_bit_idx [0] & ((\inp_data[4]~input_o )))))

	.dataa(\inp_data[5]~input_o ),
	.datab(\UART_TX|tx_bit_idx [1]),
	.datac(\UART_TX|tx_bit_idx [0]),
	.datad(\inp_data[4]~input_o ),
	.cin(gnd),
	.combout(\UART_TX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Mux0~0 .lut_mask = 16'hE3E0;
defparam \UART_TX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
fiftyfivenm_lcell_comb \UART_TX|Mux0~1 (
// Equation(s):
// \UART_TX|Mux0~1_combout  = (\UART_TX|tx_bit_idx [1] & ((\UART_TX|Mux0~0_combout  & (\inp_data[7]~input_o )) # (!\UART_TX|Mux0~0_combout  & ((\inp_data[6]~input_o ))))) # (!\UART_TX|tx_bit_idx [1] & (((\UART_TX|Mux0~0_combout ))))

	.dataa(\inp_data[7]~input_o ),
	.datab(\UART_TX|tx_bit_idx [1]),
	.datac(\UART_TX|Mux0~0_combout ),
	.datad(\inp_data[6]~input_o ),
	.cin(gnd),
	.combout(\UART_TX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Mux0~1 .lut_mask = 16'hBCB0;
defparam \UART_TX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
fiftyfivenm_lcell_comb \UART_TX|Selector0~0 (
// Equation(s):
// \UART_TX|Selector0~0_combout  = (\UART_TX|active_state.TX_DATA_TX_STATE~q  & ((\UART_TX|tx_bit_idx [2] & ((\UART_TX|Mux0~1_combout ))) # (!\UART_TX|tx_bit_idx [2] & (\UART_TX|Mux0~3_combout ))))

	.dataa(\UART_TX|active_state.TX_DATA_TX_STATE~q ),
	.datab(\UART_TX|Mux0~3_combout ),
	.datac(\UART_TX|Mux0~1_combout ),
	.datad(\UART_TX|tx_bit_idx [2]),
	.cin(gnd),
	.combout(\UART_TX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector0~0 .lut_mask = 16'hA088;
defparam \UART_TX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
fiftyfivenm_lcell_comb \UART_TX|Selector0~2 (
// Equation(s):
// \UART_TX|Selector0~2_combout  = (\UART_TX|Selector0~1_combout ) # ((\UART_TX|Selector0~0_combout ) # ((\UART_TX|output_data_serial~3_combout  & \UART_TX|active_state.TX_PARITY_TX_STATE~q )))

	.dataa(\UART_TX|Selector0~1_combout ),
	.datab(\UART_TX|output_data_serial~3_combout ),
	.datac(\UART_TX|active_state.TX_PARITY_TX_STATE~q ),
	.datad(\UART_TX|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_TX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX|Selector0~2 .lut_mask = 16'hFFEA;
defparam \UART_TX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \UART_TX|output_data_serial (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX|output_data_serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX|output_data_serial .is_wysiwyg = "true";
defparam \UART_TX|output_data_serial .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \serial_data_in~input (
	.i(serial_data_in),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\serial_data_in~input_o ));
// synopsys translate_off
defparam \serial_data_in~input .bus_hold = "false";
defparam \serial_data_in~input .listen_to_nsleep_signal = "false";
defparam \serial_data_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[0]~32 (
// Equation(s):
// \UART_RX|data_rx_count[0]~32_combout  = \UART_RX|data_rx_count [0] $ (VCC)
// \UART_RX|data_rx_count[0]~33  = CARRY(\UART_RX|data_rx_count [0])

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_RX|data_rx_count[0]~32_combout ),
	.cout(\UART_RX|data_rx_count[0]~33 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[0]~32 .lut_mask = 16'h33CC;
defparam \UART_RX|data_rx_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
fiftyfivenm_lcell_comb \UART_RX|LessThan0~0 (
// Equation(s):
// \UART_RX|LessThan0~0_combout  = (!\UART_RX|data_rx_count [0] & (!\UART_RX|data_rx_count [3] & (!\UART_RX|data_rx_count [2] & !\UART_RX|data_rx_count [1])))

	.dataa(\UART_RX|data_rx_count [0]),
	.datab(\UART_RX|data_rx_count [3]),
	.datac(\UART_RX|data_rx_count [2]),
	.datad(\UART_RX|data_rx_count [1]),
	.cin(gnd),
	.combout(\UART_RX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|LessThan0~0 .lut_mask = 16'h0001;
defparam \UART_RX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
fiftyfivenm_lcell_comb \UART_RX|LessThan0~1 (
// Equation(s):
// \UART_RX|LessThan0~1_combout  = (!\UART_RX|data_rx_count [6] & (((\UART_RX|LessThan0~0_combout ) # (!\UART_RX|data_rx_count [4])) # (!\UART_RX|data_rx_count [5])))

	.dataa(\UART_RX|data_rx_count [5]),
	.datab(\UART_RX|data_rx_count [4]),
	.datac(\UART_RX|LessThan0~0_combout ),
	.datad(\UART_RX|data_rx_count [6]),
	.cin(gnd),
	.combout(\UART_RX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|LessThan0~1 .lut_mask = 16'h00F7;
defparam \UART_RX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N14
fiftyfivenm_lcell_comb \UART_RX|Equal2~5 (
// Equation(s):
// \UART_RX|Equal2~5_combout  = (!\UART_RX|data_rx_count [28] & (!\UART_RX|data_rx_count [26] & (!\UART_RX|data_rx_count [25] & !\UART_RX|data_rx_count [27])))

	.dataa(\UART_RX|data_rx_count [28]),
	.datab(\UART_RX|data_rx_count [26]),
	.datac(\UART_RX|data_rx_count [25]),
	.datad(\UART_RX|data_rx_count [27]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~5 .lut_mask = 16'h0001;
defparam \UART_RX|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
fiftyfivenm_lcell_comb \UART_RX|Equal2~2 (
// Equation(s):
// \UART_RX|Equal2~2_combout  = (!\UART_RX|data_rx_count [18] & (!\UART_RX|data_rx_count [19] & (!\UART_RX|data_rx_count [20] & !\UART_RX|data_rx_count [17])))

	.dataa(\UART_RX|data_rx_count [18]),
	.datab(\UART_RX|data_rx_count [19]),
	.datac(\UART_RX|data_rx_count [20]),
	.datad(\UART_RX|data_rx_count [17]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~2 .lut_mask = 16'h0001;
defparam \UART_RX|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N8
fiftyfivenm_lcell_comb \UART_RX|Equal2~3 (
// Equation(s):
// \UART_RX|Equal2~3_combout  = (!\UART_RX|data_rx_count [23] & (!\UART_RX|data_rx_count [21] & (!\UART_RX|data_rx_count [24] & !\UART_RX|data_rx_count [22])))

	.dataa(\UART_RX|data_rx_count [23]),
	.datab(\UART_RX|data_rx_count [21]),
	.datac(\UART_RX|data_rx_count [24]),
	.datad(\UART_RX|data_rx_count [22]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~3 .lut_mask = 16'h0001;
defparam \UART_RX|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
fiftyfivenm_lcell_comb \UART_RX|Equal2~0 (
// Equation(s):
// \UART_RX|Equal2~0_combout  = (!\UART_RX|data_rx_count [9] & (!\UART_RX|data_rx_count [11] & (!\UART_RX|data_rx_count [12] & !\UART_RX|data_rx_count [10])))

	.dataa(\UART_RX|data_rx_count [9]),
	.datab(\UART_RX|data_rx_count [11]),
	.datac(\UART_RX|data_rx_count [12]),
	.datad(\UART_RX|data_rx_count [10]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~0 .lut_mask = 16'h0001;
defparam \UART_RX|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N2
fiftyfivenm_lcell_comb \UART_RX|Equal2~1 (
// Equation(s):
// \UART_RX|Equal2~1_combout  = (!\UART_RX|data_rx_count [15] & (!\UART_RX|data_rx_count [13] & (!\UART_RX|data_rx_count [16] & !\UART_RX|data_rx_count [14])))

	.dataa(\UART_RX|data_rx_count [15]),
	.datab(\UART_RX|data_rx_count [13]),
	.datac(\UART_RX|data_rx_count [16]),
	.datad(\UART_RX|data_rx_count [14]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~1 .lut_mask = 16'h0001;
defparam \UART_RX|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
fiftyfivenm_lcell_comb \UART_RX|Equal2~4 (
// Equation(s):
// \UART_RX|Equal2~4_combout  = (\UART_RX|Equal2~2_combout  & (\UART_RX|Equal2~3_combout  & (\UART_RX|Equal2~0_combout  & \UART_RX|Equal2~1_combout )))

	.dataa(\UART_RX|Equal2~2_combout ),
	.datab(\UART_RX|Equal2~3_combout ),
	.datac(\UART_RX|Equal2~0_combout ),
	.datad(\UART_RX|Equal2~1_combout ),
	.cin(gnd),
	.combout(\UART_RX|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~4 .lut_mask = 16'h8000;
defparam \UART_RX|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
fiftyfivenm_lcell_comb \UART_RX|Equal2~6 (
// Equation(s):
// \UART_RX|Equal2~6_combout  = (!\UART_RX|data_rx_count [30] & (!\UART_RX|data_rx_count [29] & (\UART_RX|Equal2~5_combout  & \UART_RX|Equal2~4_combout )))

	.dataa(\UART_RX|data_rx_count [30]),
	.datab(\UART_RX|data_rx_count [29]),
	.datac(\UART_RX|Equal2~5_combout ),
	.datad(\UART_RX|Equal2~4_combout ),
	.cin(gnd),
	.combout(\UART_RX|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~6 .lut_mask = 16'h1000;
defparam \UART_RX|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
fiftyfivenm_lcell_comb \UART_RX|LessThan0~2 (
// Equation(s):
// \UART_RX|LessThan0~2_combout  = (\UART_RX|Equal2~6_combout  & (((\UART_RX|LessThan0~1_combout ) # (!\UART_RX|data_rx_count [7])) # (!\UART_RX|data_rx_count [8])))

	.dataa(\UART_RX|data_rx_count [8]),
	.datab(\UART_RX|data_rx_count [7]),
	.datac(\UART_RX|LessThan0~1_combout ),
	.datad(\UART_RX|Equal2~6_combout ),
	.cin(gnd),
	.combout(\UART_RX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|LessThan0~2 .lut_mask = 16'hF700;
defparam \UART_RX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N6
fiftyfivenm_lcell_comb \UART_RX|LessThan0~3 (
// Equation(s):
// \UART_RX|LessThan0~3_combout  = (\UART_RX|data_rx_count [31]) # (!\UART_RX|LessThan0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|data_rx_count [31]),
	.datad(\UART_RX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|LessThan0~3 .lut_mask = 16'hF0FF;
defparam \UART_RX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
fiftyfivenm_lcell_comb \UART_RX|Selector1~0 (
// Equation(s):
// \UART_RX|Selector1~0_combout  = (\UART_RX|active_state.RX_DATA_RX_STATE~q  & (!\UART_RX|data_rx_count [31] & ((\UART_RX|LessThan0~2_combout )))) # (!\UART_RX|active_state.RX_DATA_RX_STATE~q  & (((\UART_RX|active_state.RX_IDLE_STATE~q ))))

	.dataa(\UART_RX|data_rx_count [31]),
	.datab(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datac(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datad(\UART_RX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector1~0 .lut_mask = 16'h5C0C;
defparam \UART_RX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
fiftyfivenm_lcell_comb \UART_RX|Decoder0~0 (
// Equation(s):
// \UART_RX|Decoder0~0_combout  = (\UART_RX|active_state.RX_DATA_RX_STATE~q  & ((\UART_RX|data_rx_count [31]) # (!\UART_RX|LessThan0~2_combout )))

	.dataa(\UART_RX|data_rx_count [31]),
	.datab(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datac(gnd),
	.datad(\UART_RX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~0 .lut_mask = 16'h88CC;
defparam \UART_RX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
fiftyfivenm_lcell_comb \UART_RX|Selector1~1 (
// Equation(s):
// \UART_RX|Selector1~1_combout  = (\UART_RX|rx_bit_idx [1] & ((\UART_RX|Selector1~0_combout ) # ((!\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))) # (!\UART_RX|rx_bit_idx [1] & (((\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout ))))

	.dataa(\UART_RX|Selector1~0_combout ),
	.datab(\UART_RX|rx_bit_idx [0]),
	.datac(\UART_RX|rx_bit_idx [1]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector1~1 .lut_mask = 16'hBCA0;
defparam \UART_RX|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N31
dffeas \UART_RX|rx_bit_idx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|rx_bit_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|rx_bit_idx[1] .is_wysiwyg = "true";
defparam \UART_RX|rx_bit_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
fiftyfivenm_lcell_comb \UART_RX|active_state.RX_PARITY_TX_STATE~0 (
// Equation(s):
// \UART_RX|active_state.RX_PARITY_TX_STATE~0_combout  = (\UART_RX|rx_bit_idx [0] & (\UART_RX|rx_bit_idx [1] & \UART_RX|rx_bit_idx [2]))

	.dataa(gnd),
	.datab(\UART_RX|rx_bit_idx [0]),
	.datac(\UART_RX|rx_bit_idx [1]),
	.datad(\UART_RX|rx_bit_idx [2]),
	.cin(gnd),
	.combout(\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|active_state.RX_PARITY_TX_STATE~0 .lut_mask = 16'hC000;
defparam \UART_RX|active_state.RX_PARITY_TX_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
fiftyfivenm_lcell_comb \UART_RX|Equal2~7 (
// Equation(s):
// \UART_RX|Equal2~7_combout  = (!\UART_RX|data_rx_count [0] & (\UART_RX|data_rx_count [3] & (!\UART_RX|data_rx_count [2] & !\UART_RX|data_rx_count [1])))

	.dataa(\UART_RX|data_rx_count [0]),
	.datab(\UART_RX|data_rx_count [3]),
	.datac(\UART_RX|data_rx_count [2]),
	.datad(\UART_RX|data_rx_count [1]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~7 .lut_mask = 16'h0004;
defparam \UART_RX|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
fiftyfivenm_lcell_comb \UART_RX|Equal2~8 (
// Equation(s):
// \UART_RX|Equal2~8_combout  = (\UART_RX|data_rx_count [7] & (\UART_RX|data_rx_count [4] & (\UART_RX|data_rx_count [6] & !\UART_RX|data_rx_count [5])))

	.dataa(\UART_RX|data_rx_count [7]),
	.datab(\UART_RX|data_rx_count [4]),
	.datac(\UART_RX|data_rx_count [6]),
	.datad(\UART_RX|data_rx_count [5]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~8 .lut_mask = 16'h0080;
defparam \UART_RX|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
fiftyfivenm_lcell_comb \UART_RX|Equal2~9 (
// Equation(s):
// \UART_RX|Equal2~9_combout  = (!\UART_RX|data_rx_count [8] & !\UART_RX|data_rx_count [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|data_rx_count [8]),
	.datad(\UART_RX|data_rx_count [31]),
	.cin(gnd),
	.combout(\UART_RX|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~9 .lut_mask = 16'h000F;
defparam \UART_RX|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N24
fiftyfivenm_lcell_comb \UART_RX|Equal2~10 (
// Equation(s):
// \UART_RX|Equal2~10_combout  = (\UART_RX|Equal2~7_combout  & (\UART_RX|Equal2~8_combout  & (\UART_RX|Equal2~9_combout  & \UART_RX|Equal2~6_combout )))

	.dataa(\UART_RX|Equal2~7_combout ),
	.datab(\UART_RX|Equal2~8_combout ),
	.datac(\UART_RX|Equal2~9_combout ),
	.datad(\UART_RX|Equal2~6_combout ),
	.cin(gnd),
	.combout(\UART_RX|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Equal2~10 .lut_mask = 16'h8000;
defparam \UART_RX|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
fiftyfivenm_lcell_comb \UART_RX|Selector36~0 (
// Equation(s):
// \UART_RX|Selector36~0_combout  = (\serial_data_in~input_o  & (((\UART_RX|active_state.RX_START_BIT_STATE~q  & !\UART_RX|Equal2~10_combout )))) # (!\serial_data_in~input_o  & (((\UART_RX|active_state.RX_START_BIT_STATE~q  & !\UART_RX|Equal2~10_combout )) # 
// (!\UART_RX|active_state.RX_IDLE_STATE~q )))

	.dataa(\serial_data_in~input_o ),
	.datab(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datac(\UART_RX|active_state.RX_START_BIT_STATE~q ),
	.datad(\UART_RX|Equal2~10_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector36~0 .lut_mask = 16'h11F1;
defparam \UART_RX|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \UART_RX|active_state.RX_START_BIT_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|active_state.RX_START_BIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|active_state.RX_START_BIT_STATE .is_wysiwyg = "true";
defparam \UART_RX|active_state.RX_START_BIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
fiftyfivenm_lcell_comb \UART_RX|Selector37~0 (
// Equation(s):
// \UART_RX|Selector37~0_combout  = (\UART_RX|active_state.RX_START_BIT_STATE~q  & (!\serial_data_in~input_o  & \UART_RX|Equal2~10_combout ))

	.dataa(\UART_RX|active_state.RX_START_BIT_STATE~q ),
	.datab(\serial_data_in~input_o ),
	.datac(gnd),
	.datad(\UART_RX|Equal2~10_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector37~0 .lut_mask = 16'h2200;
defparam \UART_RX|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N20
fiftyfivenm_lcell_comb \UART_RX|Selector37~1 (
// Equation(s):
// \UART_RX|Selector37~1_combout  = (\UART_RX|Selector37~0_combout ) # ((\UART_RX|active_state.RX_DATA_RX_STATE~q  & ((!\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout ) # (!\UART_RX|LessThan0~3_combout ))))

	.dataa(\UART_RX|LessThan0~3_combout ),
	.datab(\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout ),
	.datac(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datad(\UART_RX|Selector37~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector37~1 .lut_mask = 16'hFF70;
defparam \UART_RX|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N21
dffeas \UART_RX|active_state.RX_DATA_RX_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|active_state.RX_DATA_RX_STATE .is_wysiwyg = "true";
defparam \UART_RX|active_state.RX_DATA_RX_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
fiftyfivenm_lcell_comb \UART_RX|parity_type_reg[1]~3 (
// Equation(s):
// \UART_RX|parity_type_reg[1]~3_combout  = (!\UART_RX|active_state.RX_IDLE_STATE~q  & !\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datad(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.cin(gnd),
	.combout(\UART_RX|parity_type_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|parity_type_reg[1]~3 .lut_mask = 16'h000F;
defparam \UART_RX|parity_type_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \UART_RX|parity_type_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|parity_type_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX|parity_type_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|parity_type_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|parity_type_reg[0] .is_wysiwyg = "true";
defparam \UART_RX|parity_type_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \UART_RX|parity_type_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|parity_type_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX|parity_type_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|parity_type_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|parity_type_reg[1] .is_wysiwyg = "true";
defparam \UART_RX|parity_type_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
fiftyfivenm_lcell_comb \UART_RX|active_state.RX_PARITY_TX_STATE~1 (
// Equation(s):
// \UART_RX|active_state.RX_PARITY_TX_STATE~1_combout  = (\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout  & ((\UART_RX|parity_type_reg [0]) # (\UART_RX|parity_type_reg [1])))

	.dataa(\UART_RX|parity_type_reg [0]),
	.datab(gnd),
	.datac(\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout ),
	.datad(\UART_RX|parity_type_reg [1]),
	.cin(gnd),
	.combout(\UART_RX|active_state.RX_PARITY_TX_STATE~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|active_state.RX_PARITY_TX_STATE~1 .lut_mask = 16'hF0A0;
defparam \UART_RX|active_state.RX_PARITY_TX_STATE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
fiftyfivenm_lcell_comb \UART_RX|active_state.RX_PARITY_TX_STATE~2 (
// Equation(s):
// \UART_RX|active_state.RX_PARITY_TX_STATE~2_combout  = (\UART_RX|LessThan0~3_combout  & (\UART_RX|active_state.RX_DATA_RX_STATE~q  & (\UART_RX|active_state.RX_PARITY_TX_STATE~1_combout ))) # (!\UART_RX|LessThan0~3_combout  & 
// (((\UART_RX|active_state.RX_PARITY_TX_STATE~q ))))

	.dataa(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datab(\UART_RX|active_state.RX_PARITY_TX_STATE~1_combout ),
	.datac(\UART_RX|active_state.RX_PARITY_TX_STATE~q ),
	.datad(\UART_RX|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX|active_state.RX_PARITY_TX_STATE~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|active_state.RX_PARITY_TX_STATE~2 .lut_mask = 16'h88F0;
defparam \UART_RX|active_state.RX_PARITY_TX_STATE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \UART_RX|active_state.RX_PARITY_TX_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|active_state.RX_PARITY_TX_STATE~2_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|active_state.RX_PARITY_TX_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|active_state.RX_PARITY_TX_STATE .is_wysiwyg = "true";
defparam \UART_RX|active_state.RX_PARITY_TX_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[28]~96 (
// Equation(s):
// \UART_RX|data_rx_count[28]~96_combout  = (\UART_RX|active_state.RX_DATA_RX_STATE~q ) # (\UART_RX|active_state.RX_PARITY_TX_STATE~q )

	.dataa(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datab(gnd),
	.datac(\UART_RX|active_state.RX_PARITY_TX_STATE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX|data_rx_count[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|data_rx_count[28]~96 .lut_mask = 16'hFAFA;
defparam \UART_RX|data_rx_count[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N26
fiftyfivenm_lcell_comb \UART_RX|Selector37~2 (
// Equation(s):
// \UART_RX|Selector37~2_combout  = (\UART_RX|active_state.RX_START_BIT_STATE~q  & \UART_RX|Equal2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|active_state.RX_START_BIT_STATE~q ),
	.datad(\UART_RX|Equal2~10_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector37~2 .lut_mask = 16'hF000;
defparam \UART_RX|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N4
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[28]~97 (
// Equation(s):
// \UART_RX|data_rx_count[28]~97_combout  = \UART_RX|active_state.RX_IDLE_STATE~q  $ (\UART_RX|Selector37~2_combout  $ (((!\UART_RX|LessThan0~3_combout ) # (!\UART_RX|data_rx_count[28]~96_combout ))))

	.dataa(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datab(\UART_RX|data_rx_count[28]~96_combout ),
	.datac(\UART_RX|Selector37~2_combout ),
	.datad(\UART_RX|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX|data_rx_count[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|data_rx_count[28]~97 .lut_mask = 16'h69A5;
defparam \UART_RX|data_rx_count[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N30
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[31]~99 (
// Equation(s):
// \UART_RX|data_rx_count[31]~99_combout  = (!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q  & (!\UART_RX|data_rx_count[28]~98_combout  & ((!\UART_RX|Selector37~2_combout ) # (!\serial_data_in~input_o ))))

	.dataa(\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|Selector37~2_combout ),
	.datad(\UART_RX|data_rx_count[28]~98_combout ),
	.cin(gnd),
	.combout(\UART_RX|data_rx_count[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|data_rx_count[31]~99 .lut_mask = 16'h0015;
defparam \UART_RX|data_rx_count[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \UART_RX|data_rx_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[0] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[1]~34 (
// Equation(s):
// \UART_RX|data_rx_count[1]~34_combout  = (\UART_RX|data_rx_count [1] & (!\UART_RX|data_rx_count[0]~33 )) # (!\UART_RX|data_rx_count [1] & ((\UART_RX|data_rx_count[0]~33 ) # (GND)))
// \UART_RX|data_rx_count[1]~35  = CARRY((!\UART_RX|data_rx_count[0]~33 ) # (!\UART_RX|data_rx_count [1]))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[0]~33 ),
	.combout(\UART_RX|data_rx_count[1]~34_combout ),
	.cout(\UART_RX|data_rx_count[1]~35 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[1]~34 .lut_mask = 16'h3C3F;
defparam \UART_RX|data_rx_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N3
dffeas \UART_RX|data_rx_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[1] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[2]~36 (
// Equation(s):
// \UART_RX|data_rx_count[2]~36_combout  = (\UART_RX|data_rx_count [2] & (\UART_RX|data_rx_count[1]~35  $ (GND))) # (!\UART_RX|data_rx_count [2] & (!\UART_RX|data_rx_count[1]~35  & VCC))
// \UART_RX|data_rx_count[2]~37  = CARRY((\UART_RX|data_rx_count [2] & !\UART_RX|data_rx_count[1]~35 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[1]~35 ),
	.combout(\UART_RX|data_rx_count[2]~36_combout ),
	.cout(\UART_RX|data_rx_count[2]~37 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[2]~36 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \UART_RX|data_rx_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[2] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[3]~38 (
// Equation(s):
// \UART_RX|data_rx_count[3]~38_combout  = (\UART_RX|data_rx_count [3] & (!\UART_RX|data_rx_count[2]~37 )) # (!\UART_RX|data_rx_count [3] & ((\UART_RX|data_rx_count[2]~37 ) # (GND)))
// \UART_RX|data_rx_count[3]~39  = CARRY((!\UART_RX|data_rx_count[2]~37 ) # (!\UART_RX|data_rx_count [3]))

	.dataa(\UART_RX|data_rx_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[2]~37 ),
	.combout(\UART_RX|data_rx_count[3]~38_combout ),
	.cout(\UART_RX|data_rx_count[3]~39 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[3]~38 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \UART_RX|data_rx_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[3] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[4]~40 (
// Equation(s):
// \UART_RX|data_rx_count[4]~40_combout  = (\UART_RX|data_rx_count [4] & (\UART_RX|data_rx_count[3]~39  $ (GND))) # (!\UART_RX|data_rx_count [4] & (!\UART_RX|data_rx_count[3]~39  & VCC))
// \UART_RX|data_rx_count[4]~41  = CARRY((\UART_RX|data_rx_count [4] & !\UART_RX|data_rx_count[3]~39 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[3]~39 ),
	.combout(\UART_RX|data_rx_count[4]~40_combout ),
	.cout(\UART_RX|data_rx_count[4]~41 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[4]~40 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \UART_RX|data_rx_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[4] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[5]~42 (
// Equation(s):
// \UART_RX|data_rx_count[5]~42_combout  = (\UART_RX|data_rx_count [5] & (!\UART_RX|data_rx_count[4]~41 )) # (!\UART_RX|data_rx_count [5] & ((\UART_RX|data_rx_count[4]~41 ) # (GND)))
// \UART_RX|data_rx_count[5]~43  = CARRY((!\UART_RX|data_rx_count[4]~41 ) # (!\UART_RX|data_rx_count [5]))

	.dataa(\UART_RX|data_rx_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[4]~41 ),
	.combout(\UART_RX|data_rx_count[5]~42_combout ),
	.cout(\UART_RX|data_rx_count[5]~43 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[5]~42 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \UART_RX|data_rx_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[5] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[6]~44 (
// Equation(s):
// \UART_RX|data_rx_count[6]~44_combout  = (\UART_RX|data_rx_count [6] & (\UART_RX|data_rx_count[5]~43  $ (GND))) # (!\UART_RX|data_rx_count [6] & (!\UART_RX|data_rx_count[5]~43  & VCC))
// \UART_RX|data_rx_count[6]~45  = CARRY((\UART_RX|data_rx_count [6] & !\UART_RX|data_rx_count[5]~43 ))

	.dataa(\UART_RX|data_rx_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[5]~43 ),
	.combout(\UART_RX|data_rx_count[6]~44_combout ),
	.cout(\UART_RX|data_rx_count[6]~45 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[6]~44 .lut_mask = 16'hA50A;
defparam \UART_RX|data_rx_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N13
dffeas \UART_RX|data_rx_count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[6] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[7]~46 (
// Equation(s):
// \UART_RX|data_rx_count[7]~46_combout  = (\UART_RX|data_rx_count [7] & (!\UART_RX|data_rx_count[6]~45 )) # (!\UART_RX|data_rx_count [7] & ((\UART_RX|data_rx_count[6]~45 ) # (GND)))
// \UART_RX|data_rx_count[7]~47  = CARRY((!\UART_RX|data_rx_count[6]~45 ) # (!\UART_RX|data_rx_count [7]))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[6]~45 ),
	.combout(\UART_RX|data_rx_count[7]~46_combout ),
	.cout(\UART_RX|data_rx_count[7]~47 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[7]~46 .lut_mask = 16'h3C3F;
defparam \UART_RX|data_rx_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N15
dffeas \UART_RX|data_rx_count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[7] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[8]~48 (
// Equation(s):
// \UART_RX|data_rx_count[8]~48_combout  = (\UART_RX|data_rx_count [8] & (\UART_RX|data_rx_count[7]~47  $ (GND))) # (!\UART_RX|data_rx_count [8] & (!\UART_RX|data_rx_count[7]~47  & VCC))
// \UART_RX|data_rx_count[8]~49  = CARRY((\UART_RX|data_rx_count [8] & !\UART_RX|data_rx_count[7]~47 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[7]~47 ),
	.combout(\UART_RX|data_rx_count[8]~48_combout ),
	.cout(\UART_RX|data_rx_count[8]~49 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[8]~48 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \UART_RX|data_rx_count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[8] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[9]~50 (
// Equation(s):
// \UART_RX|data_rx_count[9]~50_combout  = (\UART_RX|data_rx_count [9] & (!\UART_RX|data_rx_count[8]~49 )) # (!\UART_RX|data_rx_count [9] & ((\UART_RX|data_rx_count[8]~49 ) # (GND)))
// \UART_RX|data_rx_count[9]~51  = CARRY((!\UART_RX|data_rx_count[8]~49 ) # (!\UART_RX|data_rx_count [9]))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[8]~49 ),
	.combout(\UART_RX|data_rx_count[9]~50_combout ),
	.cout(\UART_RX|data_rx_count[9]~51 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[9]~50 .lut_mask = 16'h3C3F;
defparam \UART_RX|data_rx_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \UART_RX|data_rx_count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[9] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[10]~52 (
// Equation(s):
// \UART_RX|data_rx_count[10]~52_combout  = (\UART_RX|data_rx_count [10] & (\UART_RX|data_rx_count[9]~51  $ (GND))) # (!\UART_RX|data_rx_count [10] & (!\UART_RX|data_rx_count[9]~51  & VCC))
// \UART_RX|data_rx_count[10]~53  = CARRY((\UART_RX|data_rx_count [10] & !\UART_RX|data_rx_count[9]~51 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[9]~51 ),
	.combout(\UART_RX|data_rx_count[10]~52_combout ),
	.cout(\UART_RX|data_rx_count[10]~53 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[10]~52 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \UART_RX|data_rx_count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[10] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[11]~54 (
// Equation(s):
// \UART_RX|data_rx_count[11]~54_combout  = (\UART_RX|data_rx_count [11] & (!\UART_RX|data_rx_count[10]~53 )) # (!\UART_RX|data_rx_count [11] & ((\UART_RX|data_rx_count[10]~53 ) # (GND)))
// \UART_RX|data_rx_count[11]~55  = CARRY((!\UART_RX|data_rx_count[10]~53 ) # (!\UART_RX|data_rx_count [11]))

	.dataa(\UART_RX|data_rx_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[10]~53 ),
	.combout(\UART_RX|data_rx_count[11]~54_combout ),
	.cout(\UART_RX|data_rx_count[11]~55 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[11]~54 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \UART_RX|data_rx_count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[11] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[12]~56 (
// Equation(s):
// \UART_RX|data_rx_count[12]~56_combout  = (\UART_RX|data_rx_count [12] & (\UART_RX|data_rx_count[11]~55  $ (GND))) # (!\UART_RX|data_rx_count [12] & (!\UART_RX|data_rx_count[11]~55  & VCC))
// \UART_RX|data_rx_count[12]~57  = CARRY((\UART_RX|data_rx_count [12] & !\UART_RX|data_rx_count[11]~55 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[11]~55 ),
	.combout(\UART_RX|data_rx_count[12]~56_combout ),
	.cout(\UART_RX|data_rx_count[12]~57 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[12]~56 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \UART_RX|data_rx_count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[12] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[13]~58 (
// Equation(s):
// \UART_RX|data_rx_count[13]~58_combout  = (\UART_RX|data_rx_count [13] & (!\UART_RX|data_rx_count[12]~57 )) # (!\UART_RX|data_rx_count [13] & ((\UART_RX|data_rx_count[12]~57 ) # (GND)))
// \UART_RX|data_rx_count[13]~59  = CARRY((!\UART_RX|data_rx_count[12]~57 ) # (!\UART_RX|data_rx_count [13]))

	.dataa(\UART_RX|data_rx_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[12]~57 ),
	.combout(\UART_RX|data_rx_count[13]~58_combout ),
	.cout(\UART_RX|data_rx_count[13]~59 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[13]~58 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \UART_RX|data_rx_count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[13] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[14]~60 (
// Equation(s):
// \UART_RX|data_rx_count[14]~60_combout  = (\UART_RX|data_rx_count [14] & (\UART_RX|data_rx_count[13]~59  $ (GND))) # (!\UART_RX|data_rx_count [14] & (!\UART_RX|data_rx_count[13]~59  & VCC))
// \UART_RX|data_rx_count[14]~61  = CARRY((\UART_RX|data_rx_count [14] & !\UART_RX|data_rx_count[13]~59 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[13]~59 ),
	.combout(\UART_RX|data_rx_count[14]~60_combout ),
	.cout(\UART_RX|data_rx_count[14]~61 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[14]~60 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N29
dffeas \UART_RX|data_rx_count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[14] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[15]~62 (
// Equation(s):
// \UART_RX|data_rx_count[15]~62_combout  = (\UART_RX|data_rx_count [15] & (!\UART_RX|data_rx_count[14]~61 )) # (!\UART_RX|data_rx_count [15] & ((\UART_RX|data_rx_count[14]~61 ) # (GND)))
// \UART_RX|data_rx_count[15]~63  = CARRY((!\UART_RX|data_rx_count[14]~61 ) # (!\UART_RX|data_rx_count [15]))

	.dataa(\UART_RX|data_rx_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[14]~61 ),
	.combout(\UART_RX|data_rx_count[15]~62_combout ),
	.cout(\UART_RX|data_rx_count[15]~63 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[15]~62 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \UART_RX|data_rx_count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[15] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[16]~64 (
// Equation(s):
// \UART_RX|data_rx_count[16]~64_combout  = (\UART_RX|data_rx_count [16] & (\UART_RX|data_rx_count[15]~63  $ (GND))) # (!\UART_RX|data_rx_count [16] & (!\UART_RX|data_rx_count[15]~63  & VCC))
// \UART_RX|data_rx_count[16]~65  = CARRY((\UART_RX|data_rx_count [16] & !\UART_RX|data_rx_count[15]~63 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[15]~63 ),
	.combout(\UART_RX|data_rx_count[16]~64_combout ),
	.cout(\UART_RX|data_rx_count[16]~65 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[16]~64 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \UART_RX|data_rx_count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[16] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[17]~66 (
// Equation(s):
// \UART_RX|data_rx_count[17]~66_combout  = (\UART_RX|data_rx_count [17] & (!\UART_RX|data_rx_count[16]~65 )) # (!\UART_RX|data_rx_count [17] & ((\UART_RX|data_rx_count[16]~65 ) # (GND)))
// \UART_RX|data_rx_count[17]~67  = CARRY((!\UART_RX|data_rx_count[16]~65 ) # (!\UART_RX|data_rx_count [17]))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[16]~65 ),
	.combout(\UART_RX|data_rx_count[17]~66_combout ),
	.cout(\UART_RX|data_rx_count[17]~67 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[17]~66 .lut_mask = 16'h3C3F;
defparam \UART_RX|data_rx_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y27_N3
dffeas \UART_RX|data_rx_count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[17] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[18]~68 (
// Equation(s):
// \UART_RX|data_rx_count[18]~68_combout  = (\UART_RX|data_rx_count [18] & (\UART_RX|data_rx_count[17]~67  $ (GND))) # (!\UART_RX|data_rx_count [18] & (!\UART_RX|data_rx_count[17]~67  & VCC))
// \UART_RX|data_rx_count[18]~69  = CARRY((\UART_RX|data_rx_count [18] & !\UART_RX|data_rx_count[17]~67 ))

	.dataa(\UART_RX|data_rx_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[17]~67 ),
	.combout(\UART_RX|data_rx_count[18]~68_combout ),
	.cout(\UART_RX|data_rx_count[18]~69 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[18]~68 .lut_mask = 16'hA50A;
defparam \UART_RX|data_rx_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \UART_RX|data_rx_count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[18]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[18] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[19]~70 (
// Equation(s):
// \UART_RX|data_rx_count[19]~70_combout  = (\UART_RX|data_rx_count [19] & (!\UART_RX|data_rx_count[18]~69 )) # (!\UART_RX|data_rx_count [19] & ((\UART_RX|data_rx_count[18]~69 ) # (GND)))
// \UART_RX|data_rx_count[19]~71  = CARRY((!\UART_RX|data_rx_count[18]~69 ) # (!\UART_RX|data_rx_count [19]))

	.dataa(\UART_RX|data_rx_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[18]~69 ),
	.combout(\UART_RX|data_rx_count[19]~70_combout ),
	.cout(\UART_RX|data_rx_count[19]~71 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[19]~70 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y27_N7
dffeas \UART_RX|data_rx_count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[19] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[20]~72 (
// Equation(s):
// \UART_RX|data_rx_count[20]~72_combout  = (\UART_RX|data_rx_count [20] & (\UART_RX|data_rx_count[19]~71  $ (GND))) # (!\UART_RX|data_rx_count [20] & (!\UART_RX|data_rx_count[19]~71  & VCC))
// \UART_RX|data_rx_count[20]~73  = CARRY((\UART_RX|data_rx_count [20] & !\UART_RX|data_rx_count[19]~71 ))

	.dataa(\UART_RX|data_rx_count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[19]~71 ),
	.combout(\UART_RX|data_rx_count[20]~72_combout ),
	.cout(\UART_RX|data_rx_count[20]~73 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[20]~72 .lut_mask = 16'hA50A;
defparam \UART_RX|data_rx_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N1
dffeas \UART_RX|data_rx_count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[20]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[20] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[21]~74 (
// Equation(s):
// \UART_RX|data_rx_count[21]~74_combout  = (\UART_RX|data_rx_count [21] & (!\UART_RX|data_rx_count[20]~73 )) # (!\UART_RX|data_rx_count [21] & ((\UART_RX|data_rx_count[20]~73 ) # (GND)))
// \UART_RX|data_rx_count[21]~75  = CARRY((!\UART_RX|data_rx_count[20]~73 ) # (!\UART_RX|data_rx_count [21]))

	.dataa(\UART_RX|data_rx_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[20]~73 ),
	.combout(\UART_RX|data_rx_count[21]~74_combout ),
	.cout(\UART_RX|data_rx_count[21]~75 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[21]~74 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \UART_RX|data_rx_count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[21]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[21] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[22]~76 (
// Equation(s):
// \UART_RX|data_rx_count[22]~76_combout  = (\UART_RX|data_rx_count [22] & (\UART_RX|data_rx_count[21]~75  $ (GND))) # (!\UART_RX|data_rx_count [22] & (!\UART_RX|data_rx_count[21]~75  & VCC))
// \UART_RX|data_rx_count[22]~77  = CARRY((\UART_RX|data_rx_count [22] & !\UART_RX|data_rx_count[21]~75 ))

	.dataa(\UART_RX|data_rx_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[21]~75 ),
	.combout(\UART_RX|data_rx_count[22]~76_combout ),
	.cout(\UART_RX|data_rx_count[22]~77 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[22]~76 .lut_mask = 16'hA50A;
defparam \UART_RX|data_rx_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \UART_RX|data_rx_count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[22]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[22] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[23]~78 (
// Equation(s):
// \UART_RX|data_rx_count[23]~78_combout  = (\UART_RX|data_rx_count [23] & (!\UART_RX|data_rx_count[22]~77 )) # (!\UART_RX|data_rx_count [23] & ((\UART_RX|data_rx_count[22]~77 ) # (GND)))
// \UART_RX|data_rx_count[23]~79  = CARRY((!\UART_RX|data_rx_count[22]~77 ) # (!\UART_RX|data_rx_count [23]))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[22]~77 ),
	.combout(\UART_RX|data_rx_count[23]~78_combout ),
	.cout(\UART_RX|data_rx_count[23]~79 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[23]~78 .lut_mask = 16'h3C3F;
defparam \UART_RX|data_rx_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N23
dffeas \UART_RX|data_rx_count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[23]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[23] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[24]~80 (
// Equation(s):
// \UART_RX|data_rx_count[24]~80_combout  = (\UART_RX|data_rx_count [24] & (\UART_RX|data_rx_count[23]~79  $ (GND))) # (!\UART_RX|data_rx_count [24] & (!\UART_RX|data_rx_count[23]~79  & VCC))
// \UART_RX|data_rx_count[24]~81  = CARRY((\UART_RX|data_rx_count [24] & !\UART_RX|data_rx_count[23]~79 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[23]~79 ),
	.combout(\UART_RX|data_rx_count[24]~80_combout ),
	.cout(\UART_RX|data_rx_count[24]~81 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[24]~80 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N9
dffeas \UART_RX|data_rx_count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[24]~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[24] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[25]~82 (
// Equation(s):
// \UART_RX|data_rx_count[25]~82_combout  = (\UART_RX|data_rx_count [25] & (!\UART_RX|data_rx_count[24]~81 )) # (!\UART_RX|data_rx_count [25] & ((\UART_RX|data_rx_count[24]~81 ) # (GND)))
// \UART_RX|data_rx_count[25]~83  = CARRY((!\UART_RX|data_rx_count[24]~81 ) # (!\UART_RX|data_rx_count [25]))

	.dataa(\UART_RX|data_rx_count [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[24]~81 ),
	.combout(\UART_RX|data_rx_count[25]~82_combout ),
	.cout(\UART_RX|data_rx_count[25]~83 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[25]~82 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N15
dffeas \UART_RX|data_rx_count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[25]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[25] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[26]~84 (
// Equation(s):
// \UART_RX|data_rx_count[26]~84_combout  = (\UART_RX|data_rx_count [26] & (\UART_RX|data_rx_count[25]~83  $ (GND))) # (!\UART_RX|data_rx_count [26] & (!\UART_RX|data_rx_count[25]~83  & VCC))
// \UART_RX|data_rx_count[26]~85  = CARRY((\UART_RX|data_rx_count [26] & !\UART_RX|data_rx_count[25]~83 ))

	.dataa(\UART_RX|data_rx_count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[25]~83 ),
	.combout(\UART_RX|data_rx_count[26]~84_combout ),
	.cout(\UART_RX|data_rx_count[26]~85 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[26]~84 .lut_mask = 16'hA50A;
defparam \UART_RX|data_rx_count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \UART_RX|data_rx_count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[26]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[26] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[27]~86 (
// Equation(s):
// \UART_RX|data_rx_count[27]~86_combout  = (\UART_RX|data_rx_count [27] & (!\UART_RX|data_rx_count[26]~85 )) # (!\UART_RX|data_rx_count [27] & ((\UART_RX|data_rx_count[26]~85 ) # (GND)))
// \UART_RX|data_rx_count[27]~87  = CARRY((!\UART_RX|data_rx_count[26]~85 ) # (!\UART_RX|data_rx_count [27]))

	.dataa(\UART_RX|data_rx_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[26]~85 ),
	.combout(\UART_RX|data_rx_count[27]~86_combout ),
	.cout(\UART_RX|data_rx_count[27]~87 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[27]~86 .lut_mask = 16'h5A5F;
defparam \UART_RX|data_rx_count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y27_N23
dffeas \UART_RX|data_rx_count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[27] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[28]~88 (
// Equation(s):
// \UART_RX|data_rx_count[28]~88_combout  = (\UART_RX|data_rx_count [28] & (\UART_RX|data_rx_count[27]~87  $ (GND))) # (!\UART_RX|data_rx_count [28] & (!\UART_RX|data_rx_count[27]~87  & VCC))
// \UART_RX|data_rx_count[28]~89  = CARRY((\UART_RX|data_rx_count [28] & !\UART_RX|data_rx_count[27]~87 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[27]~87 ),
	.combout(\UART_RX|data_rx_count[28]~88_combout ),
	.cout(\UART_RX|data_rx_count[28]~89 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[28]~88 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N13
dffeas \UART_RX|data_rx_count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[28]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[28] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[29]~90 (
// Equation(s):
// \UART_RX|data_rx_count[29]~90_combout  = (\UART_RX|data_rx_count [29] & (!\UART_RX|data_rx_count[28]~89 )) # (!\UART_RX|data_rx_count [29] & ((\UART_RX|data_rx_count[28]~89 ) # (GND)))
// \UART_RX|data_rx_count[29]~91  = CARRY((!\UART_RX|data_rx_count[28]~89 ) # (!\UART_RX|data_rx_count [29]))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[28]~89 ),
	.combout(\UART_RX|data_rx_count[29]~90_combout ),
	.cout(\UART_RX|data_rx_count[29]~91 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[29]~90 .lut_mask = 16'h3C3F;
defparam \UART_RX|data_rx_count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N11
dffeas \UART_RX|data_rx_count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX|data_rx_count[29]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(vcc),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[29] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[30]~92 (
// Equation(s):
// \UART_RX|data_rx_count[30]~92_combout  = (\UART_RX|data_rx_count [30] & (\UART_RX|data_rx_count[29]~91  $ (GND))) # (!\UART_RX|data_rx_count [30] & (!\UART_RX|data_rx_count[29]~91  & VCC))
// \UART_RX|data_rx_count[30]~93  = CARRY((\UART_RX|data_rx_count [30] & !\UART_RX|data_rx_count[29]~91 ))

	.dataa(gnd),
	.datab(\UART_RX|data_rx_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX|data_rx_count[29]~91 ),
	.combout(\UART_RX|data_rx_count[30]~92_combout ),
	.cout(\UART_RX|data_rx_count[30]~93 ));
// synopsys translate_off
defparam \UART_RX|data_rx_count[30]~92 .lut_mask = 16'hC30C;
defparam \UART_RX|data_rx_count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y27_N29
dffeas \UART_RX|data_rx_count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[30] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[31]~94 (
// Equation(s):
// \UART_RX|data_rx_count[31]~94_combout  = \UART_RX|data_rx_count [31] $ (\UART_RX|data_rx_count[30]~93 )

	.dataa(\UART_RX|data_rx_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_RX|data_rx_count[30]~93 ),
	.combout(\UART_RX|data_rx_count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|data_rx_count[31]~94 .lut_mask = 16'h5A5A;
defparam \UART_RX|data_rx_count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y27_N31
dffeas \UART_RX|data_rx_count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|data_rx_count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX|data_rx_count[28]~97_combout ),
	.sload(gnd),
	.ena(\UART_RX|data_rx_count[31]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|data_rx_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|data_rx_count[31] .is_wysiwyg = "true";
defparam \UART_RX|data_rx_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
fiftyfivenm_lcell_comb \UART_RX|Selector39~0 (
// Equation(s):
// \UART_RX|Selector39~0_combout  = (!\UART_RX|parity_type_reg [0] & (\UART_RX|active_state.RX_DATA_RX_STATE~q  & (\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout  & !\UART_RX|parity_type_reg [1])))

	.dataa(\UART_RX|parity_type_reg [0]),
	.datab(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datac(\UART_RX|active_state.RX_PARITY_TX_STATE~0_combout ),
	.datad(\UART_RX|parity_type_reg [1]),
	.cin(gnd),
	.combout(\UART_RX|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector39~0 .lut_mask = 16'h0040;
defparam \UART_RX|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
fiftyfivenm_lcell_comb \UART_RX|Selector39~1 (
// Equation(s):
// \UART_RX|Selector39~1_combout  = (\UART_RX|LessThan0~3_combout  & ((\UART_RX|active_state.RX_PARITY_TX_STATE~q ) # ((\UART_RX|Selector39~0_combout )))) # (!\UART_RX|LessThan0~3_combout  & (((\UART_RX|active_state.RX_STOP_BIT_STATE~q ))))

	.dataa(\UART_RX|active_state.RX_PARITY_TX_STATE~q ),
	.datab(\UART_RX|Selector39~0_combout ),
	.datac(\UART_RX|active_state.RX_STOP_BIT_STATE~q ),
	.datad(\UART_RX|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector39~1 .lut_mask = 16'hEEF0;
defparam \UART_RX|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N15
dffeas \UART_RX|active_state.RX_STOP_BIT_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector39~1_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|active_state.RX_STOP_BIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|active_state.RX_STOP_BIT_STATE .is_wysiwyg = "true";
defparam \UART_RX|active_state.RX_STOP_BIT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N10
fiftyfivenm_lcell_comb \UART_RX|data_rx_count[28]~98 (
// Equation(s):
// \UART_RX|data_rx_count[28]~98_combout  = (\UART_RX|active_state.RX_STOP_BIT_STATE~q  & ((\UART_RX|data_rx_count [31]) # (!\UART_RX|LessThan0~2_combout )))

	.dataa(\UART_RX|data_rx_count [31]),
	.datab(\UART_RX|active_state.RX_STOP_BIT_STATE~q ),
	.datac(gnd),
	.datad(\UART_RX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|data_rx_count[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|data_rx_count[28]~98 .lut_mask = 16'h88CC;
defparam \UART_RX|data_rx_count[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
fiftyfivenm_lcell_comb \UART_RX|Selector35~0 (
// Equation(s):
// \UART_RX|Selector35~0_combout  = (!\UART_RX|data_rx_count[28]~98_combout  & (((\UART_RX|active_state.RX_IDLE_STATE~q  & !\UART_RX|Selector37~2_combout )) # (!\serial_data_in~input_o )))

	.dataa(\serial_data_in~input_o ),
	.datab(\UART_RX|data_rx_count[28]~98_combout ),
	.datac(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datad(\UART_RX|Selector37~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector35~0 .lut_mask = 16'h1131;
defparam \UART_RX|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N29
dffeas \UART_RX|active_state.RX_IDLE_STATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|active_state.RX_IDLE_STATE .is_wysiwyg = "true";
defparam \UART_RX|active_state.RX_IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
fiftyfivenm_lcell_comb \UART_RX|Selector2~0 (
// Equation(s):
// \UART_RX|Selector2~0_combout  = (\UART_RX|active_state.RX_DATA_RX_STATE~q  & (\UART_RX|rx_bit_idx [0] $ (((\UART_RX|data_rx_count [31]) # (!\UART_RX|LessThan0~2_combout )))))

	.dataa(\UART_RX|data_rx_count [31]),
	.datab(\UART_RX|rx_bit_idx [0]),
	.datac(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datad(\UART_RX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector2~0 .lut_mask = 16'h6030;
defparam \UART_RX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
fiftyfivenm_lcell_comb \UART_RX|Selector2~1 (
// Equation(s):
// \UART_RX|Selector2~1_combout  = (\UART_RX|Selector2~0_combout ) # ((\UART_RX|active_state.RX_IDLE_STATE~q  & (!\UART_RX|active_state.RX_DATA_RX_STATE~q  & \UART_RX|rx_bit_idx [0])))

	.dataa(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datab(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Selector2~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector2~1 .lut_mask = 16'hFF20;
defparam \UART_RX|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N25
dffeas \UART_RX|rx_bit_idx[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|rx_bit_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|rx_bit_idx[0] .is_wysiwyg = "true";
defparam \UART_RX|rx_bit_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
fiftyfivenm_lcell_comb \UART_RX|Selector0~0 (
// Equation(s):
// \UART_RX|Selector0~0_combout  = (\UART_RX|rx_bit_idx [1] & (\UART_RX|rx_bit_idx [0] $ (\UART_RX|rx_bit_idx [2])))

	.dataa(gnd),
	.datab(\UART_RX|rx_bit_idx [0]),
	.datac(\UART_RX|rx_bit_idx [1]),
	.datad(\UART_RX|rx_bit_idx [2]),
	.cin(gnd),
	.combout(\UART_RX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector0~0 .lut_mask = 16'h30C0;
defparam \UART_RX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
fiftyfivenm_lcell_comb \UART_RX|Selector0~1 (
// Equation(s):
// \UART_RX|Selector0~1_combout  = (\UART_RX|active_state.RX_DATA_RX_STATE~q  & (((!\UART_RX|LessThan0~3_combout )) # (!\UART_RX|rx_bit_idx [1]))) # (!\UART_RX|active_state.RX_DATA_RX_STATE~q  & (((\UART_RX|active_state.RX_IDLE_STATE~q ))))

	.dataa(\UART_RX|rx_bit_idx [1]),
	.datab(\UART_RX|active_state.RX_IDLE_STATE~q ),
	.datac(\UART_RX|active_state.RX_DATA_RX_STATE~q ),
	.datad(\UART_RX|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector0~1 .lut_mask = 16'h5CFC;
defparam \UART_RX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
fiftyfivenm_lcell_comb \UART_RX|Selector0~2 (
// Equation(s):
// \UART_RX|Selector0~2_combout  = (\UART_RX|Selector0~0_combout  & ((\UART_RX|Decoder0~0_combout ) # ((\UART_RX|rx_bit_idx [2] & \UART_RX|Selector0~1_combout )))) # (!\UART_RX|Selector0~0_combout  & (((\UART_RX|rx_bit_idx [2] & \UART_RX|Selector0~1_combout 
// ))))

	.dataa(\UART_RX|Selector0~0_combout ),
	.datab(\UART_RX|Decoder0~0_combout ),
	.datac(\UART_RX|rx_bit_idx [2]),
	.datad(\UART_RX|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Selector0~2 .lut_mask = 16'hF888;
defparam \UART_RX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N17
dffeas \UART_RX|rx_bit_idx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|rx_bit_idx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|rx_bit_idx[2] .is_wysiwyg = "true";
defparam \UART_RX|rx_bit_idx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
fiftyfivenm_lcell_comb \UART_RX|Decoder0~2 (
// Equation(s):
// \UART_RX|Decoder0~2_combout  = (\UART_RX|rx_bit_idx [2] & (\UART_RX|rx_bit_idx [1] & (!\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~2 .lut_mask = 16'h0800;
defparam \UART_RX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[6]~1 (
// Equation(s):
// \UART_RX|reg_rx_data[6]~1_combout  = (\UART_RX|Decoder0~2_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~2_combout  & ((\UART_RX|reg_rx_data [6])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [6]),
	.datad(\UART_RX|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[6]~1 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \UART_RX|reg_rx_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[6] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
fiftyfivenm_lcell_comb \UART_RX|Decoder0~3 (
// Equation(s):
// \UART_RX|Decoder0~3_combout  = (\UART_RX|rx_bit_idx [2] & (!\UART_RX|rx_bit_idx [1] & (\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~3 .lut_mask = 16'h2000;
defparam \UART_RX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[5]~2 (
// Equation(s):
// \UART_RX|reg_rx_data[5]~2_combout  = (\UART_RX|Decoder0~3_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~3_combout  & ((\UART_RX|reg_rx_data [5])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [5]),
	.datad(\UART_RX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[5]~2 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \UART_RX|reg_rx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[5] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
fiftyfivenm_lcell_comb \UART_RX|Decoder0~4 (
// Equation(s):
// \UART_RX|Decoder0~4_combout  = (\UART_RX|rx_bit_idx [2] & (!\UART_RX|rx_bit_idx [1] & (!\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~4 .lut_mask = 16'h0200;
defparam \UART_RX|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[4]~3 (
// Equation(s):
// \UART_RX|reg_rx_data[4]~3_combout  = (\UART_RX|Decoder0~4_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~4_combout  & ((\UART_RX|reg_rx_data [4])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [4]),
	.datad(\UART_RX|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[4]~3 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N31
dffeas \UART_RX|reg_rx_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[4] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
fiftyfivenm_lcell_comb \UART_RX|Decoder0~5 (
// Equation(s):
// \UART_RX|Decoder0~5_combout  = (!\UART_RX|rx_bit_idx [2] & (\UART_RX|rx_bit_idx [1] & (\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~5 .lut_mask = 16'h4000;
defparam \UART_RX|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[3]~4 (
// Equation(s):
// \UART_RX|reg_rx_data[3]~4_combout  = (\UART_RX|Decoder0~5_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~5_combout  & ((\UART_RX|reg_rx_data [3])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [3]),
	.datad(\UART_RX|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[3]~4 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \UART_RX|reg_rx_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[3] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \UART_RX|reg_rx_data [3] $ (VCC)
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\UART_RX|reg_rx_data [3])

	.dataa(\UART_RX|reg_rx_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\UART_RX|reg_rx_data [4] & (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\UART_RX|reg_rx_data [4] & 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\UART_RX|reg_rx_data [4] & !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\UART_RX|reg_rx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\UART_RX|reg_rx_data [5] & ((GND) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\UART_RX|reg_rx_data [5] & 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\UART_RX|reg_rx_data [5]) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\UART_RX|reg_rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\UART_RX|reg_rx_data [6] & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\UART_RX|reg_rx_data [6] & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\UART_RX|reg_rx_data [6]))

	.dataa(\UART_RX|reg_rx_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
fiftyfivenm_lcell_comb \UART_RX|Decoder0~1 (
// Equation(s):
// \UART_RX|Decoder0~1_combout  = (\UART_RX|rx_bit_idx [2] & (\UART_RX|rx_bit_idx [1] & (\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~1 .lut_mask = 16'h8000;
defparam \UART_RX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[7]~0 (
// Equation(s):
// \UART_RX|reg_rx_data[7]~0_combout  = (\UART_RX|Decoder0~1_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~1_combout  & ((\UART_RX|reg_rx_data [7])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [7]),
	.datad(\UART_RX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[7]~0 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \UART_RX|reg_rx_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[7] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\UART_RX|reg_rx_data [7] & (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\UART_RX|reg_rx_data [7] & 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\UART_RX|reg_rx_data [7] & !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\UART_RX|reg_rx_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32_combout  = (\UART_RX|reg_rx_data [7] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [7]),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout  = (\UART_RX|reg_rx_data [6] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [6]),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = 16'h00CC;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout  = (\UART_RX|reg_rx_data [5] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\UART_RX|reg_rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39 .lut_mask = 16'h00CC;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout  = (\UART_RX|reg_rx_data [4] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [4]),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout  = (\UART_RX|reg_rx_data [3] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [3]),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
fiftyfivenm_lcell_comb \UART_RX|Decoder0~6 (
// Equation(s):
// \UART_RX|Decoder0~6_combout  = (!\UART_RX|rx_bit_idx [2] & (\UART_RX|rx_bit_idx [1] & (!\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~6 .lut_mask = 16'h0400;
defparam \UART_RX|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[2]~5 (
// Equation(s):
// \UART_RX|reg_rx_data[2]~5_combout  = (\UART_RX|Decoder0~6_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~6_combout  & ((\UART_RX|reg_rx_data [2])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [2]),
	.datad(\UART_RX|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[2]~5 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N23
dffeas \UART_RX|reg_rx_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[2] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \UART_RX|reg_rx_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\UART_RX|reg_rx_data [2]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout  = (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \UART_RX|reg_rx_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\UART_RX|reg_rx_data [2]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout )))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout )))) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout  & 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout )))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout  & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ))))) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ) # (GND))))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ) # ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  & (((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) 
// # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout  & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  & !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout )) # 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout )))) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout )))))
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32_combout  & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\UART_RX|reg_rx_data [6])) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )))))

	.dataa(\UART_RX|reg_rx_data [6]),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54 .lut_mask = 16'hA0C0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44 .lut_mask = 16'h00CC;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\UART_RX|reg_rx_data [5]))) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\UART_RX|reg_rx_data [5]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55 .lut_mask = 16'hE020;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\UART_RX|reg_rx_data [4])) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )))))

	.dataa(\UART_RX|reg_rx_data [4]),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56 .lut_mask = 16'hA0C0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46_combout )))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout  & 
// (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout )))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout  & (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & (((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout )))))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ) # 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ) # 
// ((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[62]~54_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48 .lut_mask = 16'hB0A0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'h0C0C;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37 .lut_mask = 16'h0C0C;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout ) # 
// ((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[61]~55_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49 .lut_mask = 16'hBA00;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout  = (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ) # 
// ((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50 .lut_mask = 16'hBA00;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47_combout  = (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout )

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47 .lut_mask = 16'h5500;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\UART_RX|reg_rx_data [3]))) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\UART_RX|reg_rx_data [3]),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57 .lut_mask = 16'hE200;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~47_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .lut_mask = 16'hFFF0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
// )

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39 .lut_mask = 16'h0A0A;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout ) # 
// ((!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[59]~57_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51 .lut_mask = 16'hB0A0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39_combout ) # (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout )))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39_combout ) # (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout  & 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout )))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout )))))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~48_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40_combout  = (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout ) # 
// ((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[17]~49_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52 .lut_mask = 16'hAA20;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout  = (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41 .lut_mask = 16'h3030;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout ) # 
// ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[16]~50_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53 .lut_mask = 16'hF020;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout  = (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ) # 
// ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54 .lut_mask = 16'hF020;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49 .lut_mask = 16'h0C0C;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48_combout  = (\UART_RX|reg_rx_data [2] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\UART_RX|reg_rx_data [2]),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48 .lut_mask = 16'hC0C0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~49_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[58]~48_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .lut_mask = 16'hFFCC;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43_combout  = (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout )

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43 .lut_mask = 16'h5500;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\UART_RX|reg_rx_data [2]))) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datad(\UART_RX|reg_rx_data [2]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58 .lut_mask = 16'hA820;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43_combout ) # (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout )))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43_combout ) # (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout ))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout  & 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout )))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout )))))
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[23]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44 .lut_mask = 16'h00CC;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ) # 
// ((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55 .lut_mask = 16'hAA20;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ) # 
// ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56 .lut_mask = 16'hCC08;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout ) # 
// ((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[20]~58_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57 .lut_mask = 16'hC4C0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46 .lut_mask = 16'h00CC;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
fiftyfivenm_lcell_comb \UART_RX|Decoder0~7 (
// Equation(s):
// \UART_RX|Decoder0~7_combout  = (!\UART_RX|rx_bit_idx [2] & (!\UART_RX|rx_bit_idx [1] & (\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~7 .lut_mask = 16'h1000;
defparam \UART_RX|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[1]~6 (
// Equation(s):
// \UART_RX|reg_rx_data[1]~6_combout  = (\UART_RX|Decoder0~7_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~7_combout  & ((\UART_RX|reg_rx_data [1])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [1]),
	.datad(\UART_RX|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[1]~6 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \UART_RX|reg_rx_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[1] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52_combout  = (\UART_RX|reg_rx_data [1] & !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\UART_RX|reg_rx_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51_combout  = (\UART_RX|reg_rx_data [1] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\UART_RX|reg_rx_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[48]~51_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\UART_RX|reg_rx_data [1])) # (!\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\UART_RX|reg_rx_data [1]),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59 .lut_mask = 16'h88C0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  & 
// !\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50 (
// Equation(s):
// \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50_combout  = (\UART_RX|reg_rx_data [1] & \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\UART_RX|reg_rx_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout  = (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53_combout ) # (\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~53_combout ),
	.datad(\DISPLAY_MODULE|Mod1|auto_generated|divider|divider|StageOut[57]~50_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .lut_mask = 16'hFFF0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47_combout  = (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47 .lut_mask = 16'h3300;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout  = CARRY((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59_combout ) # (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47_combout ))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  & 
// ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56_combout ) # (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~56_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 16'h000E;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55_combout  & 
// !\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|StageOut[28]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr6~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr6~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  $ 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr6~0 .lut_mask = 16'h77BD;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr5~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr5~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  $ (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr5~0 .lut_mask = 16'h2A06;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr4~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr4~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr4~0 .lut_mask = 16'h0E8A;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr3~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr3~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  $ (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr3~0 .lut_mask = 16'h1883;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr2~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr2~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr2~0 .lut_mask = 16'h2051;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr1~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr1~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )))) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr1~0 .lut_mask = 16'h0179;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_D|WideOr0~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_D|WideOr0~0_combout  = (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  $ (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))) # 
// (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_D|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr0~0 .lut_mask = 16'h0984;
defparam \DISPLAY_MODULE|DISPLAY_D|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \UART_RX|reg_rx_data [5] $ (VCC)
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\UART_RX|reg_rx_data [5])

	.dataa(\UART_RX|reg_rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\UART_RX|reg_rx_data [6] & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\UART_RX|reg_rx_data [6] & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\UART_RX|reg_rx_data [6] & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\UART_RX|reg_rx_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\UART_RX|reg_rx_data [7] & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\UART_RX|reg_rx_data [7] & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\UART_RX|reg_rx_data [7] & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\UART_RX|reg_rx_data [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\UART_RX|reg_rx_data [5] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [5]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h3300;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\UART_RX|reg_rx_data [4] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\UART_RX|reg_rx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\UART_RX|reg_rx_data [4] & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\UART_RX|reg_rx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\UART_RX|reg_rx_data [7] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [7]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h3300;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\UART_RX|reg_rx_data [6] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [6]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\UART_RX|reg_rx_data [5]))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\UART_RX|reg_rx_data [5]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hA088;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\UART_RX|reg_rx_data [6]))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\UART_RX|reg_rx_data [6]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hA088;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
// )

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
// )

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\UART_RX|reg_rx_data [4] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\UART_RX|reg_rx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\UART_RX|reg_rx_data [3] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\UART_RX|reg_rx_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\UART_RX|reg_rx_data [3] & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\UART_RX|reg_rx_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hC0E0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
// )

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0A0A;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\UART_RX|reg_rx_data [4]))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\UART_RX|reg_rx_data [4]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hE020;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \UART_RX|reg_rx_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\UART_RX|reg_rx_data [3]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \UART_RX|reg_rx_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\UART_RX|reg_rx_data [2]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0F00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \UART_RX|reg_rx_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\UART_RX|reg_rx_data [2]),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout 
// )

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h5500;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hF200;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout 
// )

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h5500;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\UART_RX|reg_rx_data [3]))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\UART_RX|reg_rx_data [3]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hE200;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout 
// )

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h5500;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\UART_RX|reg_rx_data [2] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\UART_RX|reg_rx_data [2]),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hCC00;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\UART_RX|reg_rx_data [1] & !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [1]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\UART_RX|reg_rx_data [1] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [1]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hFCB8;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hFCAC;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
fiftyfivenm_lcell_comb \UART_RX|Decoder0~8 (
// Equation(s):
// \UART_RX|Decoder0~8_combout  = (!\UART_RX|rx_bit_idx [2] & (!\UART_RX|rx_bit_idx [1] & (!\UART_RX|rx_bit_idx [0] & \UART_RX|Decoder0~0_combout )))

	.dataa(\UART_RX|rx_bit_idx [2]),
	.datab(\UART_RX|rx_bit_idx [1]),
	.datac(\UART_RX|rx_bit_idx [0]),
	.datad(\UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|Decoder0~8 .lut_mask = 16'h0100;
defparam \UART_RX|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
fiftyfivenm_lcell_comb \UART_RX|reg_rx_data[0]~7 (
// Equation(s):
// \UART_RX|reg_rx_data[0]~7_combout  = (\UART_RX|Decoder0~8_combout  & (\serial_data_in~input_o )) # (!\UART_RX|Decoder0~8_combout  & ((\UART_RX|reg_rx_data [0])))

	.dataa(gnd),
	.datab(\serial_data_in~input_o ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\UART_RX|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\UART_RX|reg_rx_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX|reg_rx_data[0]~7 .lut_mask = 16'hCCF0;
defparam \UART_RX|reg_rx_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N15
dffeas \UART_RX|reg_rx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_RX|reg_rx_data[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\DEB_ONE_SHOT_RST|ONE_SHOT|signal_one_shot~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX|reg_rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX|reg_rx_data[0] .is_wysiwyg = "true";
defparam \UART_RX|reg_rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\UART_RX|reg_rx_data [1]))) # 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\UART_RX|reg_rx_data [1]),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hCCAA;
defparam \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr6~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr6~0_combout  = (\UART_RX|reg_rx_data [0] & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\UART_RX|reg_rx_data [0] & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr6~0 .lut_mask = 16'hDFE6;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr5~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr5~0_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\UART_RX|reg_rx_data [0] & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// ((\UART_RX|reg_rx_data [0]) # (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr5~0 .lut_mask = 16'h3190;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr4~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr4~0_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (((!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & \UART_RX|reg_rx_data [0])))) # 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )) # 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\UART_RX|reg_rx_data [0])))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr4~0 .lut_mask = 16'h3072;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr3~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr3~0_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\UART_RX|reg_rx_data [0]))) # 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & !\UART_RX|reg_rx_data [0])))) # 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ 
// (\UART_RX|reg_rx_data [0]))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr3~0 .lut_mask = 16'hA412;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr2~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr2~0_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # (!\UART_RX|reg_rx_data [0])))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (!\UART_RX|reg_rx_data [0] & \DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr2~0 .lut_mask = 16'h8908;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr1~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr1~0_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((\UART_RX|reg_rx_data [0] & ((\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))) # 
// (!\UART_RX|reg_rx_data [0] & (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout )))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\UART_RX|reg_rx_data [0] $ (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr1~0 .lut_mask = 16'hCA28;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_U|WideOr0~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_U|WideOr0~0_combout  = (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ (!\UART_RX|reg_rx_data [0])))) # (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\UART_RX|reg_rx_data [0] & 
// (\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ (!\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\UART_RX|reg_rx_data [0]),
	.datad(\DISPLAY_MODULE|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_U|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr0~0 .lut_mask = 16'h4092;
defparam \DISPLAY_MODULE|DISPLAY_U|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = \UART_RX|reg_rx_data [3] $ (VCC)
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY(\UART_RX|reg_rx_data [3])

	.dataa(gnd),
	.datab(\UART_RX|reg_rx_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\UART_RX|reg_rx_data [4] & (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & VCC)) # (!\UART_RX|reg_rx_data [4] & 
// (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ))
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\UART_RX|reg_rx_data [4] & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\UART_RX|reg_rx_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hC303;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\UART_RX|reg_rx_data [5] & ((GND) # (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ))) # (!\UART_RX|reg_rx_data [5] & 
// (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  $ (GND)))
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\UART_RX|reg_rx_data [5]) # (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ))

	.dataa(\UART_RX|reg_rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\UART_RX|reg_rx_data [6] & (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # (!\UART_RX|reg_rx_data [6] & 
// ((\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY((!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (!\UART_RX|reg_rx_data [6]))

	.dataa(\UART_RX|reg_rx_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\UART_RX|reg_rx_data [7] & (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  $ (GND))) # (!\UART_RX|reg_rx_data [7] & 
// (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & VCC))
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((\UART_RX|reg_rx_data [7] & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ))

	.dataa(\UART_RX|reg_rx_data [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY(!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h000F;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0_combout  = (\UART_RX|reg_rx_data [7] & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\UART_RX|reg_rx_data [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2_combout  = (\UART_RX|reg_rx_data [6] & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [6]),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N22
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4_combout  = (\UART_RX|reg_rx_data [5] & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\UART_RX|reg_rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4 .lut_mask = 16'hAA00;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N28
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6_combout  = (\UART_RX|reg_rx_data [4] & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\UART_RX|reg_rx_data [4]),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6 .lut_mask = 16'hCC00;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N26
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8_combout  = (\UART_RX|reg_rx_data [3] & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [3]),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9 .lut_mask = 16'h00F0;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = \UART_RX|reg_rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  & 
// !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11 .lut_mask = 16'h00AA;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N24
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10_combout  = (\UART_RX|reg_rx_data [2] & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX|reg_rx_data [2]),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10 .lut_mask = 16'hF000;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout  = CARRY((\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11_combout ) # (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10_combout ))

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~11_combout ),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[65]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  = CARRY((!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8_combout  & (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9_combout  & 
// !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout )))

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~8_combout ),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[66]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout  = CARRY((\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7_combout ) # ((\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6_combout ) # 
// (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout )))

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~7_combout ),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[67]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  = CARRY(((!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4_combout )) # 
// (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ))

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~5_combout ),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[68]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .lut_mask = 16'h001F;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout  = CARRY((!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  & 
// ((\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2_combout ) # (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3_combout ))))

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~2_combout ),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[69]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .lut_mask = 16'h000E;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1_combout  & (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0_combout  & 
// !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout )))

	.dataa(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~1_combout ),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|StageOut[70]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ),
	.combout(),
	.cout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
fiftyfivenm_lcell_comb \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_C|WideOr5~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_C|WideOr5~0_combout  = (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ) # (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_C|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_C|WideOr5~0 .lut_mask = 16'h0FFF;
defparam \DISPLAY_MODULE|DISPLAY_C|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N0
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_C|WideOr3~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_C|WideOr3~0_combout  = (\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & !\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_C|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_C|WideOr3~0 .lut_mask = 16'h00CC;
defparam \DISPLAY_MODULE|DISPLAY_C|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N2
fiftyfivenm_lcell_comb \DISPLAY_MODULE|DISPLAY_C|WideOr2~0 (
// Equation(s):
// \DISPLAY_MODULE|DISPLAY_C|WideOr2~0_combout  = (!\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\DISPLAY_MODULE|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\DISPLAY_MODULE|DISPLAY_C|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISPLAY_MODULE|DISPLAY_C|WideOr2~0 .lut_mask = 16'h3300;
defparam \DISPLAY_MODULE|DISPLAY_C|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign output_data_serial = \output_data_serial~output_o ;

assign leds[0] = \leds[0]~output_o ;

assign leds[1] = \leds[1]~output_o ;

assign leds[2] = \leds[2]~output_o ;

assign leds[3] = \leds[3]~output_o ;

assign leds[4] = \leds[4]~output_o ;

assign leds[5] = \leds[5]~output_o ;

assign leds[6] = \leds[6]~output_o ;

assign leds[7] = \leds[7]~output_o ;

assign D_decenas[6] = \D_decenas[6]~output_o ;

assign D_decenas[5] = \D_decenas[5]~output_o ;

assign D_decenas[4] = \D_decenas[4]~output_o ;

assign D_decenas[3] = \D_decenas[3]~output_o ;

assign D_decenas[2] = \D_decenas[2]~output_o ;

assign D_decenas[1] = \D_decenas[1]~output_o ;

assign D_decenas[0] = \D_decenas[0]~output_o ;

assign D_unidades[6] = \D_unidades[6]~output_o ;

assign D_unidades[5] = \D_unidades[5]~output_o ;

assign D_unidades[4] = \D_unidades[4]~output_o ;

assign D_unidades[3] = \D_unidades[3]~output_o ;

assign D_unidades[2] = \D_unidades[2]~output_o ;

assign D_unidades[1] = \D_unidades[1]~output_o ;

assign D_unidades[0] = \D_unidades[0]~output_o ;

assign D_centenas[6] = \D_centenas[6]~output_o ;

assign D_centenas[5] = \D_centenas[5]~output_o ;

assign D_centenas[4] = \D_centenas[4]~output_o ;

assign D_centenas[3] = \D_centenas[3]~output_o ;

assign D_centenas[2] = \D_centenas[2]~output_o ;

assign D_centenas[1] = \D_centenas[1]~output_o ;

assign D_centenas[0] = \D_centenas[0]~output_o ;

assign D_millares[6] = \D_millares[6]~output_o ;

assign D_millares[5] = \D_millares[5]~output_o ;

assign D_millares[4] = \D_millares[4]~output_o ;

assign D_millares[3] = \D_millares[3]~output_o ;

assign D_millares[2] = \D_millares[2]~output_o ;

assign D_millares[1] = \D_millares[1]~output_o ;

assign D_millares[0] = \D_millares[0]~output_o ;

assign D_decenas_millares[6] = \D_decenas_millares[6]~output_o ;

assign D_decenas_millares[5] = \D_decenas_millares[5]~output_o ;

assign D_decenas_millares[4] = \D_decenas_millares[4]~output_o ;

assign D_decenas_millares[3] = \D_decenas_millares[3]~output_o ;

assign D_decenas_millares[2] = \D_decenas_millares[2]~output_o ;

assign D_decenas_millares[1] = \D_decenas_millares[1]~output_o ;

assign D_decenas_millares[0] = \D_decenas_millares[0]~output_o ;

assign D_centenas_millares[6] = \D_centenas_millares[6]~output_o ;

assign D_centenas_millares[5] = \D_centenas_millares[5]~output_o ;

assign D_centenas_millares[4] = \D_centenas_millares[4]~output_o ;

assign D_centenas_millares[3] = \D_centenas_millares[3]~output_o ;

assign D_centenas_millares[2] = \D_centenas_millares[2]~output_o ;

assign D_centenas_millares[1] = \D_centenas_millares[1]~output_o ;

assign D_centenas_millares[0] = \D_centenas_millares[0]~output_o ;

assign parity_leds[0] = \parity_leds[0]~output_o ;

assign parity_leds[1] = \parity_leds[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
