// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/07/2025 02:28:13"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Connect4 (
	clk,
	rst,
	sck,
	ss,
	mosi,
	pin_recibido,
	jugada1,
	fpga_btn,
	player,
	segs1,
	segs0,
	vga_hs,
	vga_vs,
	vga_blk,
	vga_sync,
	red,
	green,
	blue,
	clk_25);
input 	clk;
input 	rst;
input 	sck;
input 	ss;
input 	mosi;
input 	pin_recibido;
input 	[2:0] jugada1;
input 	fpga_btn;
input 	player;
output 	[6:0] segs1;
output 	[6:0] segs0;
output 	vga_hs;
output 	vga_vs;
output 	vga_blk;
output 	vga_sync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	clk_25;

// Design Ports Information
// sck	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mosi	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_recibido	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs1[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segs0[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_hs	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vs	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blk	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_25	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jugada1[2]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jugada1[0]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jugada1[1]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// player	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fpga_btn	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga|drw|Mult0~142 ;
wire \vga|drw|Mult0~143 ;
wire \vga|drw|Mult0~144 ;
wire \vga|drw|Mult0~145 ;
wire \vga|drw|Mult0~146 ;
wire \vga|drw|Mult0~147 ;
wire \vga|drw|Mult0~148 ;
wire \vga|drw|Mult0~149 ;
wire \vga|drw|Mult0~150 ;
wire \vga|drw|Mult0~151 ;
wire \vga|drw|Mult0~152 ;
wire \vga|drw|Mult0~153 ;
wire \vga|drw|Mult0~154 ;
wire \vga|drw|Mult0~155 ;
wire \vga|drw|Mult0~156 ;
wire \vga|drw|Mult0~157 ;
wire \vga|drw|Mult0~158 ;
wire \vga|drw|Mult0~159 ;
wire \vga|drw|Mult0~160 ;
wire \vga|drw|Mult0~161 ;
wire \vga|drw|Mult0~162 ;
wire \vga|drw|Mult0~163 ;
wire \vga|drw|Mult0~164 ;
wire \vga|drw|Mult0~165 ;
wire \vga|drw|Mult0~166 ;
wire \vga|drw|Mult0~167 ;
wire \vga|drw|Mult0~168 ;
wire \vga|drw|Mult0~169 ;
wire \vga|drw|Mult0~170 ;
wire \vga|drw|Mult0~171 ;
wire \vga|drw|Mult0~172 ;
wire \vga|drw|Mult0~173 ;
wire \vga|drw|Mult0~174 ;
wire \vga|drw|Mult0~175 ;
wire \vga|drw|Mult0~176 ;
wire \vga|drw|Mult0~177 ;
wire \vga|drw|Mult0~178 ;
wire \vga|drw|Mult0~179 ;
wire \vga|drw|Mult0~180 ;
wire \vga|drw|Mult0~181 ;
wire \vga|drw|Mult0~182 ;
wire \vga|drw|Mult0~183 ;
wire \vga|drw|Mult0~184 ;
wire \vga|drw|Mult0~185 ;
wire \vga|drw|Mult0~186 ;
wire \vga|drw|Mult0~187 ;
wire \vga|drw|Mult0~188 ;
wire \vga|drw|Mult0~189 ;
wire \vga|drw|Mult0~190 ;
wire \vga|drw|Mult0~191 ;
wire \vga|drw|Mult0~501 ;
wire \vga|drw|Mult0~502 ;
wire \vga|drw|Mult0~503 ;
wire \vga|drw|Mult0~504 ;
wire \vga|drw|Mult0~505 ;
wire \vga|drw|Mult0~506 ;
wire \vga|drw|Mult0~507 ;
wire \vga|drw|Mult0~508 ;
wire \vga|drw|Mult0~509 ;
wire \vga|drw|Mult0~510 ;
wire \vga|drw|Mult0~511 ;
wire \vga|drw|Mult0~512 ;
wire \vga|drw|Mult0~513 ;
wire \vga|drw|Mult0~514 ;
wire \vga|drw|Mult0~515 ;
wire \vga|drw|Mult0~516 ;
wire \vga|drw|Mult0~517 ;
wire \vga|drw|Mult0~518 ;
wire \vga|drw|Mult0~519 ;
wire \vga|drw|Mult0~520 ;
wire \vga|drw|Mult0~521 ;
wire \vga|drw|Mult0~522 ;
wire \vga|drw|Mult0~523 ;
wire \vga|drw|Mult0~524 ;
wire \vga|drw|Mult0~525 ;
wire \vga|drw|Mult0~526 ;
wire \vga|drw|Mult0~527 ;
wire \vga|drw|Mult0~528 ;
wire \vga|drw|Mult0~529 ;
wire \vga|drw|Mult0~530 ;
wire \vga|drw|Mult0~531 ;
wire \vga|drw|Mult0~532 ;
wire \vga|drw|Mult1~64 ;
wire \vga|drw|Mult1~65 ;
wire \vga|drw|Mult1~66 ;
wire \vga|drw|Mult1~67 ;
wire \vga|drw|Mult1~68 ;
wire \vga|drw|Mult1~69 ;
wire \vga|drw|Mult1~70 ;
wire \vga|drw|Mult1~71 ;
wire \vga|drw|Mult1~72 ;
wire \vga|drw|Mult1~73 ;
wire \vga|drw|Mult1~74 ;
wire \vga|drw|Mult1~75 ;
wire \vga|drw|Mult1~76 ;
wire \vga|drw|Mult1~77 ;
wire \vga|drw|Mult1~78 ;
wire \vga|drw|Mult1~79 ;
wire \vga|drw|Mult1~80 ;
wire \vga|drw|Mult1~81 ;
wire \vga|drw|Mult1~82 ;
wire \vga|drw|Mult1~83 ;
wire \vga|drw|Mult1~84 ;
wire \vga|drw|Mult1~85 ;
wire \vga|drw|Mult1~86 ;
wire \vga|drw|Mult1~87 ;
wire \vga|drw|Mult1~88 ;
wire \vga|drw|Mult1~89 ;
wire \vga|drw|Mult1~90 ;
wire \vga|drw|Mult1~91 ;
wire \vga|drw|Mult1~92 ;
wire \vga|drw|Mult1~93 ;
wire \vga|drw|Mult1~94 ;
wire \vga|drw|Mult1~95 ;
wire \vga|drw|Mult1~419 ;
wire \vga|drw|Mult1~420 ;
wire \vga|drw|Mult1~421 ;
wire \vga|drw|Mult1~422 ;
wire \vga|drw|Mult1~423 ;
wire \vga|drw|Mult1~424 ;
wire \vga|drw|Mult1~425 ;
wire \vga|drw|Mult1~426 ;
wire \vga|drw|Mult1~427 ;
wire \vga|drw|Mult1~428 ;
wire \vga|drw|Mult1~429 ;
wire \vga|drw|Mult1~430 ;
wire \vga|drw|Mult1~431 ;
wire \vga|drw|Mult1~432 ;
wire \vga|drw|Mult1~433 ;
wire \vga|drw|Mult1~434 ;
wire \vga|drw|Mult1~435 ;
wire \vga|drw|Mult1~436 ;
wire \vga|drw|Mult1~437 ;
wire \vga|drw|Mult1~438 ;
wire \vga|drw|Mult1~439 ;
wire \vga|drw|Mult1~440 ;
wire \vga|drw|Mult1~441 ;
wire \vga|drw|Mult1~442 ;
wire \vga|drw|Mult1~443 ;
wire \vga|drw|Mult1~444 ;
wire \vga|drw|Mult1~445 ;
wire \vga|drw|Mult1~446 ;
wire \vga|drw|Mult1~447 ;
wire \vga|drw|Mult1~448 ;
wire \vga|drw|Mult1~449 ;
wire \vga|drw|Mult1~450 ;
wire \vga|drw|Mult1~451 ;
wire \vga|drw|Mult1~452 ;
wire \vga|drw|Mult1~453 ;
wire \vga|drw|Mult1~454 ;
wire \vga|drw|Mult1~455 ;
wire \vga|drw|Mult1~456 ;
wire \vga|drw|Mult1~457 ;
wire \vga|drw|Mult1~458 ;
wire \vga|drw|Mult1~459 ;
wire \vga|drw|Mult1~460 ;
wire \vga|drw|Mult1~461 ;
wire \vga|drw|Mult1~462 ;
wire \vga|drw|Mult1~463 ;
wire \vga|drw|Mult1~464 ;
wire \vga|drw|Mult1~465 ;
wire \vga|drw|Mult1~466 ;
wire \vga|drw|Mult1~467 ;
wire \vga|drw|Mult1~468 ;
wire \sck~input_o ;
wire \ss~input_o ;
wire \mosi~input_o ;
wire \pin_recibido~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \sval|cycles|count[0]~0_combout ;
wire \sval|ten_seconds|Equal0~0_combout ;
wire \sval|ten_seconds|Equal0~1_combout ;
wire \fpga_btn~input_o ;
wire \sval|cycles|count[26]~DUPLICATE_q ;
wire \sval|ten_seconds|Equal0~3_combout ;
wire \sval|cycles|count[22]~DUPLICATE_q ;
wire \sval|ten_seconds|Equal0~4_combout ;
wire \sval|cycles|count[12]~DUPLICATE_q ;
wire \sval|ten_seconds|Equal0~2_combout ;
wire \sval|ten_seconds|Equal0~5_combout ;
wire \controller|Selector0~0_combout ;
wire \rst~input_o ;
wire \controller|state.0000~q ;
wire \controller|next_state.0010~0_combout ;
wire \controller|state.0010~q ;
wire \controller|next_state.0011~0_combout ;
wire \controller|state.0011~q ;
wire \controller|next_state.0001~0_combout ;
wire \controller|state.0001~q ;
wire \filled_spots|count[0]~1_combout ;
wire \filled_spots|count[1]~0_combout ;
wire \filled_spots|count[1]~DUPLICATE_q ;
wire \filled_spots|count[2]~6_combout ;
wire \filled_spots|count[3]~5_combout ;
wire \filled_spots|count[3]~DUPLICATE_q ;
wire \controller|en_loading~combout ;
wire \filled_spots|count[4]~4_combout ;
wire \filled_spots|count[2]~2_combout ;
wire \filled_spots|count[5]~3_combout ;
wire \controller|Selector1~0_combout ;
wire \player~input_o ;
wire \current|Q~1_combout ;
wire \current|Q~5_combout ;
wire \current|Q~3_combout ;
wire \current|Q~_emulated_q ;
wire \current|Q~2_combout ;
wire \loader|column2|pos3|Q[1]~feeder_combout ;
wire \jugada1[2]~input_o ;
wire \loader|lfsr~0_combout ;
wire \loader|lfsr[0]~DUPLICATE_q ;
wire \loader|lfsr[1]~1_combout ;
wire \loader|lfsr[1]~DUPLICATE_q ;
wire \loader|column3|and0|Y~0_combout ;
wire \jugada1[0]~input_o ;
wire \loader|column[0]~0_combout ;
wire \jugada1[1]~input_o ;
wire \loader|column[1]~1_combout ;
wire \loader|column2|and0|Y~0_combout ;
wire \loader|column2|pos3|Q[0]~0_combout ;
wire \loader|column2|pos5|Q[1]~feeder_combout ;
wire \loader|column2|pos5|Q[0]~0_combout ;
wire \loader|column2|and5|Y~combout ;
wire \loader|column2|pos4|Q[0]~0_combout ;
wire \loader|column2|and4|Y~combout ;
wire \loader|column2|and3|Y~combout ;
wire \loader|column3|pos3|Q[0]~0_combout ;
wire \loader|column3|pos5|Q[0]~0_combout ;
wire \loader|column3|and5|Y~combout ;
wire \loader|column3|and0|Y~1_combout ;
wire \loader|column3|pos4|Q[0]~0_combout ;
wire \loader|column3|and4|Y~combout ;
wire \loader|column3|and3|Y~combout ;
wire \loader|column4|pos3|Q[0]~0_combout ;
wire \loader|column4|pos4|Q[0]~0_combout ;
wire \loader|column[2]~2_combout ;
wire \loader|column4|and0|Y~0_combout ;
wire \loader|column4|pos5|Q[0]~0_combout ;
wire \loader|column4|and5|Y~0_combout ;
wire \loader|column4|and4|Y~0_combout ;
wire \loader|column4|and3|Y~0_combout ;
wire \loader|column5|pos3|Q[0]~0_combout ;
wire \loader|column5|pos4|Q[0]~0_combout ;
wire \loader|column5|pos5|Q[0]~0_combout ;
wire \loader|column5|and5|Y~0_combout ;
wire \loader|column5|and0|Y~0_combout ;
wire \loader|column5|and4|Y~0_combout ;
wire \loader|column5|and3|Y~0_combout ;
wire \victory|row3|op3|and1|Y~0_combout ;
wire \victory|row3|op3|and1|Y~combout ;
wire \loader|column6|pos5|Q[0]~0_combout ;
wire \loader|column6|and5|Y~0_combout ;
wire \victory|row5|op4|and1|Y~0_combout ;
wire \loader|column1|pos5|Q[0]~0_combout ;
wire \loader|column1|and5|Y~combout ;
wire \victory|row5|op1|and1|Y~0_combout ;
wire \victory|row5|op3|and1|Y~1_combout ;
wire \victory|row5|op3|and1|Y~0_combout ;
wire \victory|row5|op2|empty1|Equal0~0_combout ;
wire \victory|row5|op2|and1|Y~0_combout ;
wire \controller|next_state.0110~4_combout ;
wire \loader|column0|pos3|Q[0]~0_combout ;
wire \loader|column0|pos4|Q[0]~0_combout ;
wire \loader|column0|pos5|Q[0]~0_combout ;
wire \loader|column0|and0|Y~0_combout ;
wire \loader|column0|and5|Y~combout ;
wire \loader|column0|and4|Y~combout ;
wire \loader|column0|and3|Y~combout ;
wire \victory|col0|op2|and1|Y~0_combout ;
wire \loader|column0|pos2|Q[0]~0_combout ;
wire \loader|column0|and2|Y~combout ;
wire \victory|col0|op3|and1|Y~1_combout ;
wire \loader|column0|pos1|Q[0]~0_combout ;
wire \loader|column0|and1|Y~combout ;
wire \victory|col0|op1|and1|Y~0_combout ;
wire \loader|column0|pos0|Q[0]~0_combout ;
wire \loader|column0|and0|Y~combout ;
wire \victory|col0|op1|and1|Y~1_combout ;
wire \victory|col0|op3|and1|Y~0_combout ;
wire \victory|col0|op2|empty1|Equal0~0_combout ;
wire \controller|next_state.0110~1_combout ;
wire \loader|column2|pos2|Q[0]~0_combout ;
wire \loader|column2|and2|Y~combout ;
wire \loader|column2|pos1|Q[0]~0_combout ;
wire \loader|column2|and1|Y~combout ;
wire \victory|col2|op1|and1|Y~0_combout ;
wire \victory|col2|op3|and1|Y~1_combout ;
wire \victory|col2|op2|empty1|Equal0~0_combout ;
wire \victory|col2|op2|and1|Y~0_combout ;
wire \victory|col2|op3|and1|Y~0_combout ;
wire \loader|column2|pos0|Q[0]~0_combout ;
wire \loader|column2|and0|Y~combout ;
wire \victory|col2|op1|and1|Y~1_combout ;
wire \controller|next_state.0110~3_combout ;
wire \loader|column3|pos1|Q[0]~0_combout ;
wire \loader|column3|pos2|Q[0]~0_combout ;
wire \loader|column3|and2|Y~combout ;
wire \loader|column3|and1|Y~combout ;
wire \loader|column4|pos0|Q[0]~0_combout ;
wire \loader|column4|pos1|Q[0]~0_combout ;
wire \loader|column4|pos2|Q[0]~0_combout ;
wire \loader|column4|and2|Y~0_combout ;
wire \loader|column4|and1|Y~combout ;
wire \loader|column4|and0|Y~combout ;
wire \victory|diag15|and1|Y~1_combout ;
wire \loader|column1|pos4|Q[1]~feeder_combout ;
wire \loader|column1|pos4|Q[0]~0_combout ;
wire \loader|column1|and0|Y~0_combout ;
wire \loader|column1|and4|Y~combout ;
wire \loader|column1|pos3|Q[0]~0_combout ;
wire \loader|column1|and3|Y~combout ;
wire \victory|diag20|and1|Y~0_combout ;
wire \victory|diag15|and1|Y~0_combout ;
wire \loader|column5|pos2|Q[0]~0_combout ;
wire \loader|column5|pos2|Q[1]~feeder_combout ;
wire \loader|column5|and2|Y~0_combout ;
wire \victory|diag17|and1|Y~0_combout ;
wire \victory|diag22|and1|Y~0_combout ;
wire \loader|column6|pos1|Q[0]~0_combout ;
wire \loader|column6|pos2|Q[0]~0_combout ;
wire \loader|column6|pos3|Q[0]~0_combout ;
wire \loader|column6|pos4|Q[0]~0_combout ;
wire \loader|column6|and0|Y~0_combout ;
wire \loader|column6|and4|Y~0_combout ;
wire \loader|column6|and3|Y~0_combout ;
wire \loader|column6|and2|Y~0_combout ;
wire \loader|column6|and1|Y~combout ;
wire \victory|diag17|and1|Y~1_combout ;
wire \controller|next_state.0110~6_combout ;
wire \victory|diag3|and1|Y~0_combout ;
wire \victory|diag8|and1|Y~0_combout ;
wire \loader|column1|pos2|Q[0]~0_combout ;
wire \loader|column1|and2|Y~combout ;
wire \victory|diag5|and1|Y~1_combout ;
wire \victory|diag3|and1|Y~1_combout ;
wire \victory|diag5|and1|Y~0_combout ;
wire \victory|diag10|and1|Y~0_combout ;
wire \controller|next_state.0110~5_combout ;
wire \loader|column1|pos1|Q[0]~0_combout ;
wire \loader|column1|and1|Y~combout ;
wire \victory|col1|op1|and1|Y~0_combout ;
wire \victory|col1|op3|and1|Y~0_combout ;
wire \victory|col1|op2|empty1|Equal0~0_combout ;
wire \victory|col1|op3|and1|Y~1_combout ;
wire \loader|column1|pos0|Q[0]~0_combout ;
wire \loader|column1|and0|Y~combout ;
wire \victory|col1|op1|and1|Y~1_combout ;
wire \victory|col1|op2|and1|Y~0_combout ;
wire \controller|next_state.0110~2_combout ;
wire \controller|next_state.0110~7_combout ;
wire \victory|row2|op4|and1|Y~0_combout ;
wire \victory|row2|op3|and1|Y~1_combout ;
wire \victory|col1|op3|empty1|Equal0~0_combout ;
wire \victory|row2|op1|and1|Y~0_combout ;
wire \victory|row2|op3|and1|Y~0_combout ;
wire \victory|row2|op2|and1|Y~0_combout ;
wire \controller|next_state.0110~21_combout ;
wire \victory|diag9|and1|Y~1_combout ;
wire \victory|diag24|and1|Y~0_combout ;
wire \victory|diag24|and1|Y~1_combout ;
wire \loader|column5|pos0|Q[0]~0_combout ;
wire \loader|column5|pos1|Q[0]~0_combout ;
wire \loader|column5|and1|Y~combout ;
wire \loader|column5|and0|Y~combout ;
wire \victory|diag14|and1|Y~1_combout ;
wire \victory|diag14|and1|Y~0_combout ;
wire \victory|diag9|and1|Y~0_combout ;
wire \controller|next_state.0110~23_combout ;
wire \victory|diag18|and1|Y~1_combout ;
wire \loader|column3|pos0|Q[0]~0_combout ;
wire \loader|column3|and0|Y~combout ;
wire \victory|diag16|and1|Y~0_combout ;
wire \victory|diag16|and1|Y~1_combout ;
wire \victory|diag18|and1|Y~0_combout ;
wire \victory|diag21|and1|Y~1_combout ;
wire \victory|diag21|and1|Y~0_combout ;
wire \controller|next_state.0110~24_combout ;
wire \victory|col4|op2|empty1|Equal0~0_combout ;
wire \victory|diag19|and1|Y~combout ;
wire \victory|diag13|and1|Y~0_combout ;
wire \victory|diag4|and1|Y~1_combout ;
wire \loader|column6|pos0|Q[0]~0_combout ;
wire \loader|column6|and0|Y~combout ;
wire \victory|diag13|and1|Y~1_combout ;
wire \victory|diag23|and1|Y~0_combout ;
wire \victory|diag4|and1|Y~0_combout ;
wire \victory|diag23|and1|Y~1_combout ;
wire \controller|next_state.0110~22_combout ;
wire \controller|next_state.0110~25_combout ;
wire \victory|diag11|and1|Y~1_combout ;
wire \victory|diag11|and1|Y~0_combout ;
wire \victory|diag1|and1|Y~1_combout ;
wire \victory|diag6|and1|Y~0_combout ;
wire \victory|diag1|and1|Y~0_combout ;
wire \controller|next_state.0110~18_combout ;
wire \victory|row2|op1|and1|Y~1_combout ;
wire \victory|row1|op3|and1|Y~0_combout ;
wire \victory|row1|op2|and1|Y~0_combout ;
wire \victory|row1|op2|and1|Y~1_combout ;
wire \victory|row1|op4|and1|Y~0_combout ;
wire \controller|next_state.0110~15_combout ;
wire \victory|diag12|and1|Y~1_combout ;
wire \victory|diag2|and1|Y~0_combout ;
wire \victory|diag12|and1|Y~0_combout ;
wire \victory|diag7|and1|Y~0_combout ;
wire \victory|diag2|and1|Y~1_combout ;
wire \controller|next_state.0110~19_combout ;
wire \victory|row0|op3|and1|Y~0_combout ;
wire \victory|row1|op1|and1|Y~0_combout ;
wire \victory|row1|op3|and1|Y~1_combout ;
wire \victory|row1|op1|and1|Y~1_combout ;
wire \victory|row0|op4|and1|Y~0_combout ;
wire \controller|next_state.0110~14_combout ;
wire \victory|row5|op1|and1|Y~1_combout ;
wire \victory|row4|op4|and1|Y~0_combout ;
wire \victory|row4|op2|and1|Y~1_combout ;
wire \victory|row4|op2|and1|Y~0_combout ;
wire \victory|row4|op3|and1|Y~0_combout ;
wire \controller|next_state.0110~17_combout ;
wire \victory|row3|op4|and1|Y~0_combout ;
wire \victory|row4|op1|and1|Y~0_combout ;
wire \victory|row4|op1|and1|Y~1_combout ;
wire \victory|row4|op3|and1|Y~1_combout ;
wire \controller|next_state.0110~16_combout ;
wire \controller|next_state.0110~20_combout ;
wire \victory|row3|op2|and1|Y~0_combout ;
wire \victory|row3|op1|and1|Y~0_combout ;
wire \controller|next_state.0110~0_combout ;
wire \victory|row0|op3|and1|Y~combout ;
wire \victory|col6|op3|and1|Y~0_combout ;
wire \victory|col6|op3|and1|Y~1_combout ;
wire \victory|col6|op2|empty1|Equal0~0_combout ;
wire \victory|col6|op1|and1|Y~0_combout ;
wire \victory|col6|op1|and1|Y~1_combout ;
wire \victory|col6|op2|and1|Y~0_combout ;
wire \controller|next_state.0110~11_combout ;
wire \victory|col4|op1|and1|Y~0_combout ;
wire \victory|col4|op1|and1|Y~1_combout ;
wire \victory|col4|op2|and1|Y~0_combout ;
wire \victory|col4|op3|and1|Y~0_combout ;
wire \victory|col4|op3|and1|Y~1_combout ;
wire \controller|next_state.0110~9_combout ;
wire \victory|col3|op3|and1|Y~0_combout ;
wire \victory|col3|op3|and1|Y~1_combout ;
wire \victory|col3|op1|and1|Y~1_combout ;
wire \victory|col3|op1|and1|Y~0_combout ;
wire \victory|col3|op2|empty1|Equal0~0_combout ;
wire \victory|col3|op2|and1|Y~0_combout ;
wire \controller|next_state.0110~8_combout ;
wire \victory|row0|op2|and1|Y~0_combout ;
wire \victory|row0|op1|and1|Y~0_combout ;
wire \controller|next_state.0110~12_combout ;
wire \victory|col5|op2|empty1|Equal0~0_combout ;
wire \victory|col5|op3|and1|Y~1_combout ;
wire \victory|col5|op1|and1|Y~0_combout ;
wire \victory|col5|op1|and1|Y~1_combout ;
wire \victory|col5|op2|and1|Y~0_combout ;
wire \victory|col5|op3|and1|Y~0_combout ;
wire \controller|next_state.0110~10_combout ;
wire \controller|next_state.0110~13_combout ;
wire \controller|next_state.0110~26_combout ;
wire \controller|state.0110~q ;
wire \controller|Selector1~1_combout ;
wire \controller|state.0100~q ;
wire \comb~0_combout ;
wire \sval|cycles|Add0~33_sumout ;
wire \sval|cycles|count[1]~DUPLICATE_q ;
wire \sval|cycles|Add0~34 ;
wire \sval|cycles|Add0~29_sumout ;
wire \sval|cycles|Add0~30 ;
wire \sval|cycles|Add0~25_sumout ;
wire \sval|cycles|count[3]~DUPLICATE_q ;
wire \sval|cycles|Add0~26 ;
wire \sval|cycles|Add0~21_sumout ;
wire \sval|cycles|Add0~22 ;
wire \sval|cycles|Add0~17_sumout ;
wire \sval|cycles|count[5]~DUPLICATE_q ;
wire \sval|cycles|Add0~18 ;
wire \sval|cycles|Add0~57_sumout ;
wire \sval|cycles|Add0~58 ;
wire \sval|cycles|Add0~53_sumout ;
wire \sval|cycles|Add0~54 ;
wire \sval|cycles|Add0~49_sumout ;
wire \sval|cycles|count[8]~DUPLICATE_q ;
wire \sval|cycles|Add0~50 ;
wire \sval|cycles|Add0~45_sumout ;
wire \sval|cycles|Add0~46 ;
wire \sval|cycles|Add0~41_sumout ;
wire \sval|cycles|Add0~42 ;
wire \sval|cycles|Add0~37_sumout ;
wire \sval|cycles|Add0~38 ;
wire \sval|cycles|Add0~81_sumout ;
wire \sval|cycles|Add0~82 ;
wire \sval|cycles|Add0~77_sumout ;
wire \sval|cycles|Add0~78 ;
wire \sval|cycles|Add0~73_sumout ;
wire \sval|cycles|Add0~74 ;
wire \sval|cycles|Add0~69_sumout ;
wire \sval|cycles|Add0~70 ;
wire \sval|cycles|Add0~65_sumout ;
wire \sval|cycles|Add0~66 ;
wire \sval|cycles|Add0~61_sumout ;
wire \sval|cycles|Add0~62 ;
wire \sval|cycles|Add0~113_sumout ;
wire \sval|cycles|Add0~114 ;
wire \sval|cycles|Add0~109_sumout ;
wire \sval|cycles|Add0~110 ;
wire \sval|cycles|Add0~105_sumout ;
wire \sval|cycles|Add0~106 ;
wire \sval|cycles|Add0~101_sumout ;
wire \sval|cycles|Add0~102 ;
wire \sval|cycles|Add0~97_sumout ;
wire \sval|cycles|Add0~98 ;
wire \sval|cycles|Add0~93_sumout ;
wire \sval|cycles|Add0~94 ;
wire \sval|cycles|Add0~89_sumout ;
wire \sval|cycles|count[24]~DUPLICATE_q ;
wire \sval|cycles|Add0~90 ;
wire \sval|cycles|Add0~85_sumout ;
wire \sval|cycles|Add0~86 ;
wire \sval|cycles|Add0~13_sumout ;
wire \sval|cycles|Add0~14 ;
wire \sval|cycles|Add0~9_sumout ;
wire \sval|cycles|Add0~10 ;
wire \sval|cycles|Add0~5_sumout ;
wire \sval|cycles|Add0~6 ;
wire \sval|cycles|Add0~1_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~106 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~107 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~102 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~103 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~98 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~99 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~94 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~95 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~90 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~91 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~86 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~87 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~82 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~83 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~78 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~79 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~74 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~75 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~70 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~71 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~66 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~67 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~62 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~63 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~58 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~59 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~54 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~55 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~50 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~51 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~46 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~47 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~42 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~43 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~38 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~39 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~34 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~35 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~30 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~31 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~26 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~27 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~22 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~23 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~18 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~19 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~14 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~15 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~10 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~11 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~2 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~3 ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[688]~62_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[688]~63_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[686]~74_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[686]~73_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[684]~84_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[684]~85_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[682]~96_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[682]~95_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[680]~106_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[680]~107_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[678]~118_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[678]~117_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[676]~128_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[676]~129_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~114_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~110 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~106 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~102 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~98 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~94 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~90 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~86 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~82 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~78 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~74 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~70 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~66 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~62 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~58 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~54 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~50 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~46 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~42 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~38 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~34 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~30 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~26 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~22 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~18 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~13_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[700]~1_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[700]~0_combout ;
wire \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~14 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~10 ;
wire \sval|Div0|auto_generated|divider|divider|op_20~6_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~1_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[726]~4_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~9_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[699]~2_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[699]~3_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~17_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~21_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~25_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~29_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~33_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~37_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~41_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~45_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~49_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~53_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~57_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~61_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~65_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~69_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~73_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~77_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~81_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~85_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~89_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~93_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~97_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~101_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~105_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_20~109_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~114_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~110 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~106 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~102 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~98 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~94 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~90 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~86 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~82 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~78 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~74 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~70 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~66 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~62 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~58 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~54 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~50 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~46 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~42 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~38 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~34 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~30 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~26 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~22 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~18 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~14 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~10 ;
wire \sval|Div0|auto_generated|divider|divider|op_21~6_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~1_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~9_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[726]~8_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~13_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~17_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~21_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~25_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~29_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~33_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~37_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~41_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~45_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~49_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~53_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~57_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~61_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~65_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~69_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~73_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~77_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~81_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~85_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~89_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~93_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~97_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~101_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~105_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_21~109_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~114_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~110 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~106 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~102 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~98 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~94 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~90 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~86 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~82 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~78 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~74 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~70 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~66 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~62 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~58 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~54 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~50 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~46 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~42 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~38 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~34 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~30 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~26 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~22 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~18 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~14 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~10 ;
wire \sval|Div0|auto_generated|divider|divider|op_22~6_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~1_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[753]~9_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~9_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[753]~13_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[752]~19_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~13_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~17_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[751]~20_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[751]~24_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[750]~30_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~21_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[749]~31_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~25_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[749]~35_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[748]~41_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~29_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[747]~42_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~33_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[747]~46_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[746]~52_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~37_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~41_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[745]~53_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[745]~57_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[744]~61_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~45_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~49_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[743]~64_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[743]~68_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[742]~72_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~53_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[741]~75_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~57_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[741]~79_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[740]~83_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~61_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[739]~86_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~65_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[739]~90_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[738]~94_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~69_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[737]~97_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~73_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[737]~101_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[736]~105_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~77_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~81_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[735]~108_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[735]~112_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[734]~116_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~85_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[733]~119_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~89_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[733]~123_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[732]~127_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~93_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[731]~130_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~97_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[731]~133_combout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[730]~135_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~101_sumout ;
wire \sval|Div0|auto_generated|divider|divider|StageOut[729]~136_combout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~105_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_22~109_sumout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~114_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~110_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~106_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~102_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~98_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~94_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~90_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~86_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~82_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~78_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~74_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~70_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~66_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~62_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~58_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~54_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~50_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~46_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~42_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~38_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~34_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~30_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~26_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~22_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~18_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~14_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~10_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~6_cout ;
wire \sval|Div0|auto_generated|divider|divider|op_23~1_sumout ;
wire \sg|Equal0~0_combout ;
wire \sg|WideOr6~0_combout ;
wire \sg|WideOr5~0_combout ;
wire \sg|WideOr4~0_combout ;
wire \sg|WideOr3~0_combout ;
wire \sg|WideOr2~0_combout ;
wire \sg|WideOr1~0_combout ;
wire \sg|WideOr0~0_combout ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga|gdriver|Add1~37_sumout ;
wire \vga|gdriver|Equal2~1_combout ;
wire \vga|gdriver|Add1~6 ;
wire \vga|gdriver|Add1~1_sumout ;
wire \vga|gdriver|Equal2~0_combout ;
wire \vga|gdriver|Equal2~2_combout ;
wire \vga|gdriver|Add1~38 ;
wire \vga|gdriver|Add1~33_sumout ;
wire \vga|gdriver|Add1~34 ;
wire \vga|gdriver|Add1~29_sumout ;
wire \vga|gdriver|Add1~30 ;
wire \vga|gdriver|Add1~25_sumout ;
wire \vga|gdriver|Add1~26 ;
wire \vga|gdriver|Add1~13_sumout ;
wire \vga|gdriver|Add1~14 ;
wire \vga|gdriver|Add1~21_sumout ;
wire \vga|gdriver|Add1~22 ;
wire \vga|gdriver|Add1~17_sumout ;
wire \vga|gdriver|Add1~18 ;
wire \vga|gdriver|Add1~9_sumout ;
wire \vga|gdriver|Add1~10 ;
wire \vga|gdriver|Add1~5_sumout ;
wire \vga|gdriver|vga_hsync~0_combout ;
wire \vga|gdriver|Add0~37_sumout ;
wire \vga|gdriver|Add0~6 ;
wire \vga|gdriver|Add0~1_sumout ;
wire \vga|gdriver|Add0~2 ;
wire \vga|gdriver|Add0~21_sumout ;
wire \vga|gdriver|Add0~22 ;
wire \vga|gdriver|Add0~17_sumout ;
wire \vga|gdriver|Add0~18 ;
wire \vga|gdriver|Add0~13_sumout ;
wire \vga|gdriver|Add0~14 ;
wire \vga|gdriver|Add0~9_sumout ;
wire \vga|gdriver|Add0~10 ;
wire \vga|gdriver|Add0~25_sumout ;
wire \vga|gdriver|Equal3~1_combout ;
wire \vga|gdriver|Equal3~2_combout ;
wire \vga|gdriver|Add0~38 ;
wire \vga|gdriver|Add0~33_sumout ;
wire \vga|gdriver|Add0~34 ;
wire \vga|gdriver|Add0~29_sumout ;
wire \vga|gdriver|Add0~30 ;
wire \vga|gdriver|Add0~5_sumout ;
wire \vga|gdriver|Equal3~0_combout ;
wire \vga|gdriver|vga_vsync~1_combout ;
wire \vga|gdriver|vga_vsync~0_combout ;
wire \vga|gdriver|vga_vsync~2_combout ;
wire \vga|gdriver|vga_blk~0_combout ;
wire \vga|gdriver|vga_sync~combout ;
wire \vga|drw|pixel_count[0]~0_combout ;
wire \vga|drw|Add0~33_sumout ;
wire \vga|drw|Add0~34 ;
wire \vga|drw|Add0~29_sumout ;
wire \vga|drw|Add0~30 ;
wire \vga|drw|Add0~25_sumout ;
wire \vga|drw|Add0~26 ;
wire \vga|drw|Add0~21_sumout ;
wire \vga|drw|Add0~22 ;
wire \vga|drw|Add0~17_sumout ;
wire \vga|drw|Add0~18 ;
wire \vga|drw|Add0~13_sumout ;
wire \vga|drw|Add0~14 ;
wire \vga|drw|Add0~9_sumout ;
wire \vga|drw|Add0~10 ;
wire \vga|drw|Add0~5_sumout ;
wire \vga|drw|Add0~6 ;
wire \vga|drw|Add0~1_sumout ;
wire \vga|drw|Add0~2 ;
wire \vga|drw|Add0~69_sumout ;
wire \vga|drw|Add0~70 ;
wire \vga|drw|Add0~37_sumout ;
wire \vga|drw|Add0~38 ;
wire \vga|drw|Add0~41_sumout ;
wire \vga|drw|Add0~42 ;
wire \vga|drw|Add0~45_sumout ;
wire \vga|drw|Add0~46 ;
wire \vga|drw|Add0~49_sumout ;
wire \vga|drw|Add0~50 ;
wire \vga|drw|Add0~53_sumout ;
wire \vga|drw|Add0~54 ;
wire \vga|drw|Add0~57_sumout ;
wire \vga|drw|Add0~58 ;
wire \vga|drw|Add0~61_sumout ;
wire \vga|drw|Add0~62 ;
wire \vga|drw|Add0~65_sumout ;
wire \vga|drw|pixel_count[13]~DUPLICATE_q ;
wire \vga|drw|pixel_count[12]~DUPLICATE_q ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~43 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~31 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~39 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~18_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~50 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~34 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~14_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~50 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~34 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~18_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~26_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~50 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~34 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_4~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~30_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~50 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~34 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~26_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~34_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~50 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_6~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~30_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~38_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~50 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~34_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~50_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~34_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~50_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~6 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_9~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~34_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~50_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~42 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~46 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~38 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~30 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~26 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~22 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~18 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~14 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~10 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~2 ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~34_cout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~13_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~17_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~1_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout ;
wire \vga|drw|LessThan0~0_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~29_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~43 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~27 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~31 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~35 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~39 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~6 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~7 ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \vga|drw|always1~0_combout ;
wire \vga|drw|always1~1_combout ;
wire \vga|drw|LessThan1~0_combout ;
wire \vga|drw|always1~2_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~26 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~27 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~30 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~31 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~22 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~23 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~30_cout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~6 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~10 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~14 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~18 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~22 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~34 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~38 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~26_cout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~46 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~42 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~38 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~34 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~30 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~26 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~22 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~18 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~14 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~10 ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~34_cout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~6 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~10 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~14 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~18 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~22 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~37_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~26 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~38 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~30_cout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~9_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~13_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~17_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~21_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~25_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~29_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~33_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~37_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113_combout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~41_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_10~45_sumout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~50_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~46_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~42_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~38_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~34_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~30_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~26_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~22_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~18_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~14_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~10_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~6_cout ;
wire \vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~38_cout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~6 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~10 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~14 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~18 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~22 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~26 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_9~37_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~30 ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~34_cout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~25_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~17_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout ;
wire \vga|drw|Add3~1_combout ;
wire \vga|drw|Add3~3_combout ;
wire \vga|drw|Add3~5_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~5_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~9_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|op_10~13_sumout ;
wire \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout ;
wire \vga|drw|Add3~0_combout ;
wire \vga|drw|Add3~2_combout ;
wire \vga|drw|Add3~4_combout ;
wire \vga|drw|Mult1~415 ;
wire \vga|drw|Mult1~60 ;
wire \vga|drw|Add1~14 ;
wire \vga|drw|Add1~18 ;
wire \vga|drw|Add1~22 ;
wire \vga|drw|Add1~26 ;
wire \vga|drw|Add1~2 ;
wire \vga|drw|Add1~6 ;
wire \vga|drw|Add1~10 ;
wire \vga|drw|Add1~29_sumout ;
wire \vga|drw|Add1~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~7 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~11 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~15 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~19 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~23 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~31 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~27 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ;
wire \vga|drw|Add1~5_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~34_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~30_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout ;
wire \vga|drw|Add1~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~38_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~34_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout ;
wire \vga|drw|Add1~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~14_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~34 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~10_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout ;
wire \vga|drw|Add1~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~18_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~34 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~14_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ;
wire \vga|drw|Add1~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~22_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~34 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~18_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout ;
wire \vga|drw|Add1~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~26_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~34 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~22_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~30_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~34 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~26_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~34_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_23~37_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~38 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~30_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout ;
wire \vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~38_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~22 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~26 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~30 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~6 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~10 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~14 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~18 ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~34_cout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~21_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~29_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout ;
wire \vga|drw|Add2~1_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~13_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout ;
wire \vga|drw|Add2~2_combout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout ;
wire \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout ;
wire \vga|drw|Add2~3_combout ;
wire \vga|drw|Add2~0_combout ;
wire \vga|drw|Mult0~497 ;
wire \vga|drw|Mult1~414 ;
wire \vga|drw|Mult0~496 ;
wire \vga|drw|Mult1~59 ;
wire \vga|drw|Mult1~413 ;
wire \vga|drw|Mult0~495 ;
wire \vga|drw|Mult1~58 ;
wire \vga|drw|Mult1~57 ;
wire \vga|drw|Mult1~412 ;
wire \vga|drw|Mult0~494 ;
wire \vga|drw|Mult1~56 ;
wire \vga|drw|Mult0~493 ;
wire \vga|drw|Mult1~411 ;
wire \vga|drw|Mult0~492 ;
wire \vga|drw|Mult1~410 ;
wire \vga|drw|Mult1~55 ;
wire \vga|drw|Mult1~54 ;
wire \vga|drw|Mult0~491 ;
wire \vga|drw|Mult1~409 ;
wire \vga|drw|Mult0~490 ;
wire \vga|drw|Mult1~53 ;
wire \vga|drw|Mult1~408 ;
wire \vga|drw|Mult1~407 ;
wire \vga|drw|Mult1~52 ;
wire \vga|drw|Mult0~489 ;
wire \vga|drw|Mult1~51 ;
wire \vga|drw|Mult0~488 ;
wire \vga|drw|Mult1~406 ;
wire \vga|drw|Mult0~487 ;
wire \vga|drw|Mult1~50 ;
wire \vga|drw|Mult1~405_resulta ;
wire \vga|drw|Mult1~383 ;
wire \vga|drw|Mult1~384 ;
wire \vga|drw|Mult1~10 ;
wire \vga|drw|Mult1~11 ;
wire \vga|drw|Mult1~367 ;
wire \vga|drw|Mult1~368 ;
wire \vga|drw|Mult1~371 ;
wire \vga|drw|Mult1~372 ;
wire \vga|drw|Mult1~375 ;
wire \vga|drw|Mult1~376 ;
wire \vga|drw|Mult1~387 ;
wire \vga|drw|Mult1~388 ;
wire \vga|drw|Mult1~14 ;
wire \vga|drw|Mult1~15 ;
wire \vga|drw|Mult1~391 ;
wire \vga|drw|Mult1~392 ;
wire \vga|drw|Mult1~379 ;
wire \vga|drw|Mult1~380 ;
wire \vga|drw|Mult1~18 ;
wire \vga|drw|Mult1~19 ;
wire \vga|drw|Mult1~394_sumout ;
wire \vga|drw|Mult0~138 ;
wire \vga|drw|Mult1~17_sumout ;
wire \vga|drw|Mult0~137 ;
wire \vga|drw|Mult1~378_sumout ;
wire \vga|drw|Mult0~136 ;
wire \vga|drw|Mult0~135 ;
wire \vga|drw|Mult1~390_sumout ;
wire \vga|drw|Mult0~134 ;
wire \vga|drw|Mult1~13_sumout ;
wire \vga|drw|Mult0~133 ;
wire \vga|drw|Mult1~386_sumout ;
wire \vga|drw|Mult1~374_sumout ;
wire \vga|drw|Mult0~132 ;
wire \vga|drw|Mult0~131 ;
wire \vga|drw|Mult1~370_sumout ;
wire \vga|drw|Mult0~130 ;
wire \vga|drw|Mult1~366_sumout ;
wire \vga|drw|Mult0~129 ;
wire \vga|drw|Mult1~9_sumout ;
wire \vga|drw|Mult0~128_resulta ;
wire \vga|drw|Mult1~382_sumout ;
wire \vga|drw|Mult0~486 ;
wire \vga|drw|Mult1~49 ;
wire \vga|drw|Mult0~485 ;
wire \vga|drw|Mult1~48 ;
wire \vga|drw|Mult0~484 ;
wire \vga|drw|Mult1~47 ;
wire \vga|drw|Mult0~483 ;
wire \vga|drw|Mult1~46 ;
wire \vga|drw|Mult0~482 ;
wire \vga|drw|Mult1~45 ;
wire \vga|drw|Mult0~481 ;
wire \vga|drw|Mult1~44 ;
wire \vga|drw|Mult1~43 ;
wire \vga|drw|Mult0~480 ;
wire \vga|drw|Mult0~479 ;
wire \vga|drw|Mult1~42 ;
wire \vga|drw|Mult1~41 ;
wire \vga|drw|Mult0~478 ;
wire \vga|drw|Mult0~477 ;
wire \vga|drw|Mult1~40 ;
wire \vga|drw|Mult0~476 ;
wire \vga|drw|Mult1~39 ;
wire \vga|drw|Mult0~475 ;
wire \vga|drw|Mult1~38 ;
wire \vga|drw|Mult1~37 ;
wire \vga|drw|Mult0~474 ;
wire \vga|drw|Mult0~473 ;
wire \vga|drw|Mult1~36 ;
wire \vga|drw|Mult0~472 ;
wire \vga|drw|Mult1~35 ;
wire \vga|drw|Mult1~34 ;
wire \vga|drw|Mult0~471 ;
wire \vga|drw|Mult0~470 ;
wire \vga|drw|Mult1~33 ;
wire \vga|drw|Mult0~469_resulta ;
wire \vga|drw|Mult1~32_resulta ;
wire \vga|drw|Mult0~808_cout ;
wire \vga|drw|Mult0~804_cout ;
wire \vga|drw|Mult0~54 ;
wire \vga|drw|Mult0~58 ;
wire \vga|drw|Mult0~62 ;
wire \vga|drw|Mult0~66 ;
wire \vga|drw|Mult0~50 ;
wire \vga|drw|Mult0~38 ;
wire \vga|drw|Mult0~42 ;
wire \vga|drw|Mult0~46 ;
wire \vga|drw|Mult0~102 ;
wire \vga|drw|Mult0~106 ;
wire \vga|drw|Mult0~110 ;
wire \vga|drw|Mult0~114 ;
wire \vga|drw|Mult0~118 ;
wire \vga|drw|Mult0~26 ;
wire \vga|drw|Mult0~30 ;
wire \vga|drw|Mult0~34 ;
wire \vga|drw|Mult0~86 ;
wire \vga|drw|Mult0~10 ;
wire \vga|drw|Mult0~70 ;
wire \vga|drw|Mult0~74 ;
wire \vga|drw|Mult0~78 ;
wire \vga|drw|Mult0~90 ;
wire \vga|drw|Mult0~14 ;
wire \vga|drw|Mult0~94 ;
wire \vga|drw|Mult0~82 ;
wire \vga|drw|Mult0~18 ;
wire \vga|drw|Mult0~97_sumout ;
wire \vga|drw|Mult0~89_sumout ;
wire \vga|drw|Mult0~105_sumout ;
wire \vga|drw|Mult0~109_sumout ;
wire \vga|drw|Mult0~113_sumout ;
wire \vga|drw|Mult0~117_sumout ;
wire \vga|drw|Mult0~101_sumout ;
wire \vga|drw|LessThan4~5_combout ;
wire \vga|drw|Mult0~93_sumout ;
wire \vga|drw|Mult0~85_sumout ;
wire \vga|drw|LessThan4~6_combout ;
wire \vga|drw|Mult1~62 ;
wire \vga|drw|Mult0~499 ;
wire \vga|drw|Mult1~417 ;
wire \vga|drw|Mult1~61 ;
wire \vga|drw|Mult0~498 ;
wire \vga|drw|Mult1~416 ;
wire \vga|drw|Mult1~395 ;
wire \vga|drw|Mult1~396 ;
wire \vga|drw|Mult1~22 ;
wire \vga|drw|Mult1~23 ;
wire \vga|drw|Mult1~1_sumout ;
wire \vga|drw|Mult0~140 ;
wire \vga|drw|Mult0~139 ;
wire \vga|drw|Mult1~21_sumout ;
wire \vga|drw|Mult0~98 ;
wire \vga|drw|Mult0~22 ;
wire \vga|drw|Mult0~1_sumout ;
wire \vga|drw|Mult0~81_sumout ;
wire \vga|drw|Mult0~69_sumout ;
wire \vga|drw|Mult0~73_sumout ;
wire \vga|drw|Mult0~77_sumout ;
wire \vga|drw|LessThan4~4_combout ;
wire \vga|drw|Mult0~21_sumout ;
wire \vga|drw|Mult0~33_sumout ;
wire \vga|drw|Mult0~29_sumout ;
wire \vga|drw|Mult0~57_sumout ;
wire \vga|drw|Mult0~65_sumout ;
wire \vga|drw|Mult0~53_sumout ;
wire \vga|drw|Mult0~61_sumout ;
wire \vga|drw|LessThan4~0_combout ;
wire \vga|drw|Mult0~41_sumout ;
wire \vga|drw|Mult0~37_sumout ;
wire \vga|drw|Mult0~45_sumout ;
wire \vga|drw|Mult0~49_sumout ;
wire \vga|drw|LessThan4~1_combout ;
wire \vga|drw|Mult0~25_sumout ;
wire \vga|drw|LessThan4~2_combout ;
wire \vga|drw|Mult0~17_sumout ;
wire \vga|drw|Mult0~13_sumout ;
wire \vga|drw|Mult0~9_sumout ;
wire \vga|drw|LessThan4~3_combout ;
wire \vga|drw|Mult0~141 ;
wire \vga|drw|Mult1~63 ;
wire \vga|drw|Mult0~500 ;
wire \vga|drw|Mult1~418 ;
wire \vga|drw|Mult1~2 ;
wire \vga|drw|Mult1~3 ;
wire \vga|drw|Mult1~5_sumout ;
wire \vga|drw|Mult0~2 ;
wire \vga|drw|Mult0~5_sumout ;
wire \vga|drw|LessThan4~7_combout ;
wire \vga|drw|green[0]~0_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~38_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~34 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~30 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~26 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~22 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~18 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~14 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~10 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~6_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~9_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~38_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~34 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~30 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~26 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~22 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~18 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~14 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~10 ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~6_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~9_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~13_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~17_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~21_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~25_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21_combout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~29_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_9~33_sumout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~38_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~34_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~30_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~26_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~22_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~18_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~14_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~10_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~6_cout ;
wire \vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~7 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~15 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~18 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~19 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~23 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~27 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~31 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~11 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~38 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~14_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~22_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~37_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_17~37_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~38 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_19~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~6 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~18 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_22~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~6_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~34 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~30 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~26 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~22 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~18 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~14 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~10 ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~6_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~9_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~13_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~17_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~21_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~25_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70_combout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~29_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_25~33_sumout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~38_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~34_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~30_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~26_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~22_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~18_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~14_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~10_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~6_cout ;
wire \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ;
wire \vga|drw|Mux13~8_combout ;
wire \vga|drw|Mux13~6_combout ;
wire \vga|drw|Mux13~7_combout ;
wire \vga|drw|Mux13~5_combout ;
wire \vga|drw|Mux13~9_combout ;
wire \vga|drw|Mux13~3_combout ;
wire \vga|drw|Mux13~0_combout ;
wire \vga|drw|Mux13~1_combout ;
wire \vga|drw|Mux13~2_combout ;
wire \vga|drw|Mux13~4_combout ;
wire \vga|drw|Mux13~13_combout ;
wire \vga|drw|Mux13~10_combout ;
wire \vga|drw|Mux13~12_combout ;
wire \vga|drw|Mux13~11_combout ;
wire \vga|drw|Mux13~14_combout ;
wire \vga|drw|Mux13~15_combout ;
wire \vga|drw|Mux12~3_combout ;
wire \vga|drw|Mux12~2_combout ;
wire \vga|drw|Mux12~1_combout ;
wire \vga|drw|Mux12~0_combout ;
wire \vga|drw|Mux12~4_combout ;
wire \vga|drw|Mux12~6_combout ;
wire \vga|drw|Mux12~8_combout ;
wire \vga|drw|Mux12~7_combout ;
wire \vga|drw|Mux12~5_combout ;
wire \vga|drw|Mux12~9_combout ;
wire \vga|drw|Mux12~10_combout ;
wire \vga|drw|Mux12~13_combout ;
wire \vga|drw|Mux12~11_combout ;
wire \vga|drw|Mux12~12_combout ;
wire \vga|drw|Mux12~14_combout ;
wire \vga|drw|Mux12~15_combout ;
wire \vga|drw|red[0]~0_combout ;
wire \vga|drw|green[0]~1_combout ;
wire \vga|drw|blue[0]~0_combout ;
wire [1:0] \loader|column1|pos2|Q ;
wire [9:0] \vga|gdriver|h_count ;
wire [9:0] \vga|gdriver|v_count ;
wire [1:0] \loader|column4|pos4|Q ;
wire [1:0] \loader|column5|pos4|Q ;
wire [29:0] \sval|cycles|count ;
wire [1:0] \loader|column6|pos4|Q ;
wire [1:0] \loader|column3|pos4|Q ;
wire [1:0] \loader|column2|pos4|Q ;
wire [5:0] \filled_spots|count ;
wire [1:0] \loader|column1|pos4|Q ;
wire [1:0] \loader|column0|pos4|Q ;
wire [1:0] \loader|column0|pos5|Q ;
wire [1:0] \loader|column1|pos5|Q ;
wire [1:0] \loader|column2|pos5|Q ;
wire [1:0] \loader|column3|pos5|Q ;
wire [1:0] \loader|column6|pos5|Q ;
wire [1:0] \loader|column5|pos5|Q ;
wire [1:0] \loader|column4|pos5|Q ;
wire [1:0] \loader|column2|pos0|Q ;
wire [1:0] \loader|column0|pos0|Q ;
wire [1:0] \loader|column1|pos0|Q ;
wire [1:0] \loader|column3|pos0|Q ;
wire [1:0] \loader|column6|pos0|Q ;
wire [1:0] \loader|column5|pos0|Q ;
wire [1:0] \loader|column4|pos0|Q ;
wire [1:0] \loader|column0|pos1|Q ;
wire [1:0] \loader|column1|pos1|Q ;
wire [1:0] \loader|column2|pos1|Q ;
wire [1:0] \loader|column3|pos1|Q ;
wire [1:0] \loader|column6|pos1|Q ;
wire [1:0] \loader|column5|pos1|Q ;
wire [1:0] \loader|column4|pos1|Q ;
wire [1:0] \loader|column0|pos2|Q ;
wire [1:0] \loader|column2|pos2|Q ;
wire [1:0] \loader|column3|pos2|Q ;
wire [1:0] \loader|column6|pos2|Q ;
wire [0:0] \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire ;
wire [1:0] \loader|column5|pos2|Q ;
wire [1:0] \loader|column4|pos2|Q ;
wire [1:0] \loader|column0|pos3|Q ;
wire [1:0] \loader|column1|pos3|Q ;
wire [1:0] \loader|column2|pos3|Q ;
wire [1:0] \loader|column3|pos3|Q ;
wire [1:0] \loader|column6|pos3|Q ;
wire [1:0] \loader|column5|pos3|Q ;
wire [1:0] \loader|column4|pos3|Q ;
wire [18:0] \vga|drw|pixel_count ;
wire [2:0] \loader|lfsr ;
wire [0:0] \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|fboutclk_wire ;

wire [63:0] \vga|drw|Mult0~128_RESULTA_bus ;
wire [63:0] \vga|drw|Mult0~469_RESULTA_bus ;
wire [63:0] \vga|drw|Mult1~32_RESULTA_bus ;
wire [63:0] \vga|drw|Mult1~405_RESULTA_bus ;
wire [7:0] \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \vga|drw|Mult0~128_resulta  = \vga|drw|Mult0~128_RESULTA_bus [0];
assign \vga|drw|Mult0~129  = \vga|drw|Mult0~128_RESULTA_bus [1];
assign \vga|drw|Mult0~130  = \vga|drw|Mult0~128_RESULTA_bus [2];
assign \vga|drw|Mult0~131  = \vga|drw|Mult0~128_RESULTA_bus [3];
assign \vga|drw|Mult0~132  = \vga|drw|Mult0~128_RESULTA_bus [4];
assign \vga|drw|Mult0~133  = \vga|drw|Mult0~128_RESULTA_bus [5];
assign \vga|drw|Mult0~134  = \vga|drw|Mult0~128_RESULTA_bus [6];
assign \vga|drw|Mult0~135  = \vga|drw|Mult0~128_RESULTA_bus [7];
assign \vga|drw|Mult0~136  = \vga|drw|Mult0~128_RESULTA_bus [8];
assign \vga|drw|Mult0~137  = \vga|drw|Mult0~128_RESULTA_bus [9];
assign \vga|drw|Mult0~138  = \vga|drw|Mult0~128_RESULTA_bus [10];
assign \vga|drw|Mult0~139  = \vga|drw|Mult0~128_RESULTA_bus [11];
assign \vga|drw|Mult0~140  = \vga|drw|Mult0~128_RESULTA_bus [12];
assign \vga|drw|Mult0~141  = \vga|drw|Mult0~128_RESULTA_bus [13];
assign \vga|drw|Mult0~142  = \vga|drw|Mult0~128_RESULTA_bus [14];
assign \vga|drw|Mult0~143  = \vga|drw|Mult0~128_RESULTA_bus [15];
assign \vga|drw|Mult0~144  = \vga|drw|Mult0~128_RESULTA_bus [16];
assign \vga|drw|Mult0~145  = \vga|drw|Mult0~128_RESULTA_bus [17];
assign \vga|drw|Mult0~146  = \vga|drw|Mult0~128_RESULTA_bus [18];
assign \vga|drw|Mult0~147  = \vga|drw|Mult0~128_RESULTA_bus [19];
assign \vga|drw|Mult0~148  = \vga|drw|Mult0~128_RESULTA_bus [20];
assign \vga|drw|Mult0~149  = \vga|drw|Mult0~128_RESULTA_bus [21];
assign \vga|drw|Mult0~150  = \vga|drw|Mult0~128_RESULTA_bus [22];
assign \vga|drw|Mult0~151  = \vga|drw|Mult0~128_RESULTA_bus [23];
assign \vga|drw|Mult0~152  = \vga|drw|Mult0~128_RESULTA_bus [24];
assign \vga|drw|Mult0~153  = \vga|drw|Mult0~128_RESULTA_bus [25];
assign \vga|drw|Mult0~154  = \vga|drw|Mult0~128_RESULTA_bus [26];
assign \vga|drw|Mult0~155  = \vga|drw|Mult0~128_RESULTA_bus [27];
assign \vga|drw|Mult0~156  = \vga|drw|Mult0~128_RESULTA_bus [28];
assign \vga|drw|Mult0~157  = \vga|drw|Mult0~128_RESULTA_bus [29];
assign \vga|drw|Mult0~158  = \vga|drw|Mult0~128_RESULTA_bus [30];
assign \vga|drw|Mult0~159  = \vga|drw|Mult0~128_RESULTA_bus [31];
assign \vga|drw|Mult0~160  = \vga|drw|Mult0~128_RESULTA_bus [32];
assign \vga|drw|Mult0~161  = \vga|drw|Mult0~128_RESULTA_bus [33];
assign \vga|drw|Mult0~162  = \vga|drw|Mult0~128_RESULTA_bus [34];
assign \vga|drw|Mult0~163  = \vga|drw|Mult0~128_RESULTA_bus [35];
assign \vga|drw|Mult0~164  = \vga|drw|Mult0~128_RESULTA_bus [36];
assign \vga|drw|Mult0~165  = \vga|drw|Mult0~128_RESULTA_bus [37];
assign \vga|drw|Mult0~166  = \vga|drw|Mult0~128_RESULTA_bus [38];
assign \vga|drw|Mult0~167  = \vga|drw|Mult0~128_RESULTA_bus [39];
assign \vga|drw|Mult0~168  = \vga|drw|Mult0~128_RESULTA_bus [40];
assign \vga|drw|Mult0~169  = \vga|drw|Mult0~128_RESULTA_bus [41];
assign \vga|drw|Mult0~170  = \vga|drw|Mult0~128_RESULTA_bus [42];
assign \vga|drw|Mult0~171  = \vga|drw|Mult0~128_RESULTA_bus [43];
assign \vga|drw|Mult0~172  = \vga|drw|Mult0~128_RESULTA_bus [44];
assign \vga|drw|Mult0~173  = \vga|drw|Mult0~128_RESULTA_bus [45];
assign \vga|drw|Mult0~174  = \vga|drw|Mult0~128_RESULTA_bus [46];
assign \vga|drw|Mult0~175  = \vga|drw|Mult0~128_RESULTA_bus [47];
assign \vga|drw|Mult0~176  = \vga|drw|Mult0~128_RESULTA_bus [48];
assign \vga|drw|Mult0~177  = \vga|drw|Mult0~128_RESULTA_bus [49];
assign \vga|drw|Mult0~178  = \vga|drw|Mult0~128_RESULTA_bus [50];
assign \vga|drw|Mult0~179  = \vga|drw|Mult0~128_RESULTA_bus [51];
assign \vga|drw|Mult0~180  = \vga|drw|Mult0~128_RESULTA_bus [52];
assign \vga|drw|Mult0~181  = \vga|drw|Mult0~128_RESULTA_bus [53];
assign \vga|drw|Mult0~182  = \vga|drw|Mult0~128_RESULTA_bus [54];
assign \vga|drw|Mult0~183  = \vga|drw|Mult0~128_RESULTA_bus [55];
assign \vga|drw|Mult0~184  = \vga|drw|Mult0~128_RESULTA_bus [56];
assign \vga|drw|Mult0~185  = \vga|drw|Mult0~128_RESULTA_bus [57];
assign \vga|drw|Mult0~186  = \vga|drw|Mult0~128_RESULTA_bus [58];
assign \vga|drw|Mult0~187  = \vga|drw|Mult0~128_RESULTA_bus [59];
assign \vga|drw|Mult0~188  = \vga|drw|Mult0~128_RESULTA_bus [60];
assign \vga|drw|Mult0~189  = \vga|drw|Mult0~128_RESULTA_bus [61];
assign \vga|drw|Mult0~190  = \vga|drw|Mult0~128_RESULTA_bus [62];
assign \vga|drw|Mult0~191  = \vga|drw|Mult0~128_RESULTA_bus [63];

assign \vga|drw|Mult0~469_resulta  = \vga|drw|Mult0~469_RESULTA_bus [0];
assign \vga|drw|Mult0~470  = \vga|drw|Mult0~469_RESULTA_bus [1];
assign \vga|drw|Mult0~471  = \vga|drw|Mult0~469_RESULTA_bus [2];
assign \vga|drw|Mult0~472  = \vga|drw|Mult0~469_RESULTA_bus [3];
assign \vga|drw|Mult0~473  = \vga|drw|Mult0~469_RESULTA_bus [4];
assign \vga|drw|Mult0~474  = \vga|drw|Mult0~469_RESULTA_bus [5];
assign \vga|drw|Mult0~475  = \vga|drw|Mult0~469_RESULTA_bus [6];
assign \vga|drw|Mult0~476  = \vga|drw|Mult0~469_RESULTA_bus [7];
assign \vga|drw|Mult0~477  = \vga|drw|Mult0~469_RESULTA_bus [8];
assign \vga|drw|Mult0~478  = \vga|drw|Mult0~469_RESULTA_bus [9];
assign \vga|drw|Mult0~479  = \vga|drw|Mult0~469_RESULTA_bus [10];
assign \vga|drw|Mult0~480  = \vga|drw|Mult0~469_RESULTA_bus [11];
assign \vga|drw|Mult0~481  = \vga|drw|Mult0~469_RESULTA_bus [12];
assign \vga|drw|Mult0~482  = \vga|drw|Mult0~469_RESULTA_bus [13];
assign \vga|drw|Mult0~483  = \vga|drw|Mult0~469_RESULTA_bus [14];
assign \vga|drw|Mult0~484  = \vga|drw|Mult0~469_RESULTA_bus [15];
assign \vga|drw|Mult0~485  = \vga|drw|Mult0~469_RESULTA_bus [16];
assign \vga|drw|Mult0~486  = \vga|drw|Mult0~469_RESULTA_bus [17];
assign \vga|drw|Mult0~487  = \vga|drw|Mult0~469_RESULTA_bus [18];
assign \vga|drw|Mult0~488  = \vga|drw|Mult0~469_RESULTA_bus [19];
assign \vga|drw|Mult0~489  = \vga|drw|Mult0~469_RESULTA_bus [20];
assign \vga|drw|Mult0~490  = \vga|drw|Mult0~469_RESULTA_bus [21];
assign \vga|drw|Mult0~491  = \vga|drw|Mult0~469_RESULTA_bus [22];
assign \vga|drw|Mult0~492  = \vga|drw|Mult0~469_RESULTA_bus [23];
assign \vga|drw|Mult0~493  = \vga|drw|Mult0~469_RESULTA_bus [24];
assign \vga|drw|Mult0~494  = \vga|drw|Mult0~469_RESULTA_bus [25];
assign \vga|drw|Mult0~495  = \vga|drw|Mult0~469_RESULTA_bus [26];
assign \vga|drw|Mult0~496  = \vga|drw|Mult0~469_RESULTA_bus [27];
assign \vga|drw|Mult0~497  = \vga|drw|Mult0~469_RESULTA_bus [28];
assign \vga|drw|Mult0~498  = \vga|drw|Mult0~469_RESULTA_bus [29];
assign \vga|drw|Mult0~499  = \vga|drw|Mult0~469_RESULTA_bus [30];
assign \vga|drw|Mult0~500  = \vga|drw|Mult0~469_RESULTA_bus [31];
assign \vga|drw|Mult0~501  = \vga|drw|Mult0~469_RESULTA_bus [32];
assign \vga|drw|Mult0~502  = \vga|drw|Mult0~469_RESULTA_bus [33];
assign \vga|drw|Mult0~503  = \vga|drw|Mult0~469_RESULTA_bus [34];
assign \vga|drw|Mult0~504  = \vga|drw|Mult0~469_RESULTA_bus [35];
assign \vga|drw|Mult0~505  = \vga|drw|Mult0~469_RESULTA_bus [36];
assign \vga|drw|Mult0~506  = \vga|drw|Mult0~469_RESULTA_bus [37];
assign \vga|drw|Mult0~507  = \vga|drw|Mult0~469_RESULTA_bus [38];
assign \vga|drw|Mult0~508  = \vga|drw|Mult0~469_RESULTA_bus [39];
assign \vga|drw|Mult0~509  = \vga|drw|Mult0~469_RESULTA_bus [40];
assign \vga|drw|Mult0~510  = \vga|drw|Mult0~469_RESULTA_bus [41];
assign \vga|drw|Mult0~511  = \vga|drw|Mult0~469_RESULTA_bus [42];
assign \vga|drw|Mult0~512  = \vga|drw|Mult0~469_RESULTA_bus [43];
assign \vga|drw|Mult0~513  = \vga|drw|Mult0~469_RESULTA_bus [44];
assign \vga|drw|Mult0~514  = \vga|drw|Mult0~469_RESULTA_bus [45];
assign \vga|drw|Mult0~515  = \vga|drw|Mult0~469_RESULTA_bus [46];
assign \vga|drw|Mult0~516  = \vga|drw|Mult0~469_RESULTA_bus [47];
assign \vga|drw|Mult0~517  = \vga|drw|Mult0~469_RESULTA_bus [48];
assign \vga|drw|Mult0~518  = \vga|drw|Mult0~469_RESULTA_bus [49];
assign \vga|drw|Mult0~519  = \vga|drw|Mult0~469_RESULTA_bus [50];
assign \vga|drw|Mult0~520  = \vga|drw|Mult0~469_RESULTA_bus [51];
assign \vga|drw|Mult0~521  = \vga|drw|Mult0~469_RESULTA_bus [52];
assign \vga|drw|Mult0~522  = \vga|drw|Mult0~469_RESULTA_bus [53];
assign \vga|drw|Mult0~523  = \vga|drw|Mult0~469_RESULTA_bus [54];
assign \vga|drw|Mult0~524  = \vga|drw|Mult0~469_RESULTA_bus [55];
assign \vga|drw|Mult0~525  = \vga|drw|Mult0~469_RESULTA_bus [56];
assign \vga|drw|Mult0~526  = \vga|drw|Mult0~469_RESULTA_bus [57];
assign \vga|drw|Mult0~527  = \vga|drw|Mult0~469_RESULTA_bus [58];
assign \vga|drw|Mult0~528  = \vga|drw|Mult0~469_RESULTA_bus [59];
assign \vga|drw|Mult0~529  = \vga|drw|Mult0~469_RESULTA_bus [60];
assign \vga|drw|Mult0~530  = \vga|drw|Mult0~469_RESULTA_bus [61];
assign \vga|drw|Mult0~531  = \vga|drw|Mult0~469_RESULTA_bus [62];
assign \vga|drw|Mult0~532  = \vga|drw|Mult0~469_RESULTA_bus [63];

assign \vga|drw|Mult1~32_resulta  = \vga|drw|Mult1~32_RESULTA_bus [0];
assign \vga|drw|Mult1~33  = \vga|drw|Mult1~32_RESULTA_bus [1];
assign \vga|drw|Mult1~34  = \vga|drw|Mult1~32_RESULTA_bus [2];
assign \vga|drw|Mult1~35  = \vga|drw|Mult1~32_RESULTA_bus [3];
assign \vga|drw|Mult1~36  = \vga|drw|Mult1~32_RESULTA_bus [4];
assign \vga|drw|Mult1~37  = \vga|drw|Mult1~32_RESULTA_bus [5];
assign \vga|drw|Mult1~38  = \vga|drw|Mult1~32_RESULTA_bus [6];
assign \vga|drw|Mult1~39  = \vga|drw|Mult1~32_RESULTA_bus [7];
assign \vga|drw|Mult1~40  = \vga|drw|Mult1~32_RESULTA_bus [8];
assign \vga|drw|Mult1~41  = \vga|drw|Mult1~32_RESULTA_bus [9];
assign \vga|drw|Mult1~42  = \vga|drw|Mult1~32_RESULTA_bus [10];
assign \vga|drw|Mult1~43  = \vga|drw|Mult1~32_RESULTA_bus [11];
assign \vga|drw|Mult1~44  = \vga|drw|Mult1~32_RESULTA_bus [12];
assign \vga|drw|Mult1~45  = \vga|drw|Mult1~32_RESULTA_bus [13];
assign \vga|drw|Mult1~46  = \vga|drw|Mult1~32_RESULTA_bus [14];
assign \vga|drw|Mult1~47  = \vga|drw|Mult1~32_RESULTA_bus [15];
assign \vga|drw|Mult1~48  = \vga|drw|Mult1~32_RESULTA_bus [16];
assign \vga|drw|Mult1~49  = \vga|drw|Mult1~32_RESULTA_bus [17];
assign \vga|drw|Mult1~50  = \vga|drw|Mult1~32_RESULTA_bus [18];
assign \vga|drw|Mult1~51  = \vga|drw|Mult1~32_RESULTA_bus [19];
assign \vga|drw|Mult1~52  = \vga|drw|Mult1~32_RESULTA_bus [20];
assign \vga|drw|Mult1~53  = \vga|drw|Mult1~32_RESULTA_bus [21];
assign \vga|drw|Mult1~54  = \vga|drw|Mult1~32_RESULTA_bus [22];
assign \vga|drw|Mult1~55  = \vga|drw|Mult1~32_RESULTA_bus [23];
assign \vga|drw|Mult1~56  = \vga|drw|Mult1~32_RESULTA_bus [24];
assign \vga|drw|Mult1~57  = \vga|drw|Mult1~32_RESULTA_bus [25];
assign \vga|drw|Mult1~58  = \vga|drw|Mult1~32_RESULTA_bus [26];
assign \vga|drw|Mult1~59  = \vga|drw|Mult1~32_RESULTA_bus [27];
assign \vga|drw|Mult1~60  = \vga|drw|Mult1~32_RESULTA_bus [28];
assign \vga|drw|Mult1~61  = \vga|drw|Mult1~32_RESULTA_bus [29];
assign \vga|drw|Mult1~62  = \vga|drw|Mult1~32_RESULTA_bus [30];
assign \vga|drw|Mult1~63  = \vga|drw|Mult1~32_RESULTA_bus [31];
assign \vga|drw|Mult1~64  = \vga|drw|Mult1~32_RESULTA_bus [32];
assign \vga|drw|Mult1~65  = \vga|drw|Mult1~32_RESULTA_bus [33];
assign \vga|drw|Mult1~66  = \vga|drw|Mult1~32_RESULTA_bus [34];
assign \vga|drw|Mult1~67  = \vga|drw|Mult1~32_RESULTA_bus [35];
assign \vga|drw|Mult1~68  = \vga|drw|Mult1~32_RESULTA_bus [36];
assign \vga|drw|Mult1~69  = \vga|drw|Mult1~32_RESULTA_bus [37];
assign \vga|drw|Mult1~70  = \vga|drw|Mult1~32_RESULTA_bus [38];
assign \vga|drw|Mult1~71  = \vga|drw|Mult1~32_RESULTA_bus [39];
assign \vga|drw|Mult1~72  = \vga|drw|Mult1~32_RESULTA_bus [40];
assign \vga|drw|Mult1~73  = \vga|drw|Mult1~32_RESULTA_bus [41];
assign \vga|drw|Mult1~74  = \vga|drw|Mult1~32_RESULTA_bus [42];
assign \vga|drw|Mult1~75  = \vga|drw|Mult1~32_RESULTA_bus [43];
assign \vga|drw|Mult1~76  = \vga|drw|Mult1~32_RESULTA_bus [44];
assign \vga|drw|Mult1~77  = \vga|drw|Mult1~32_RESULTA_bus [45];
assign \vga|drw|Mult1~78  = \vga|drw|Mult1~32_RESULTA_bus [46];
assign \vga|drw|Mult1~79  = \vga|drw|Mult1~32_RESULTA_bus [47];
assign \vga|drw|Mult1~80  = \vga|drw|Mult1~32_RESULTA_bus [48];
assign \vga|drw|Mult1~81  = \vga|drw|Mult1~32_RESULTA_bus [49];
assign \vga|drw|Mult1~82  = \vga|drw|Mult1~32_RESULTA_bus [50];
assign \vga|drw|Mult1~83  = \vga|drw|Mult1~32_RESULTA_bus [51];
assign \vga|drw|Mult1~84  = \vga|drw|Mult1~32_RESULTA_bus [52];
assign \vga|drw|Mult1~85  = \vga|drw|Mult1~32_RESULTA_bus [53];
assign \vga|drw|Mult1~86  = \vga|drw|Mult1~32_RESULTA_bus [54];
assign \vga|drw|Mult1~87  = \vga|drw|Mult1~32_RESULTA_bus [55];
assign \vga|drw|Mult1~88  = \vga|drw|Mult1~32_RESULTA_bus [56];
assign \vga|drw|Mult1~89  = \vga|drw|Mult1~32_RESULTA_bus [57];
assign \vga|drw|Mult1~90  = \vga|drw|Mult1~32_RESULTA_bus [58];
assign \vga|drw|Mult1~91  = \vga|drw|Mult1~32_RESULTA_bus [59];
assign \vga|drw|Mult1~92  = \vga|drw|Mult1~32_RESULTA_bus [60];
assign \vga|drw|Mult1~93  = \vga|drw|Mult1~32_RESULTA_bus [61];
assign \vga|drw|Mult1~94  = \vga|drw|Mult1~32_RESULTA_bus [62];
assign \vga|drw|Mult1~95  = \vga|drw|Mult1~32_RESULTA_bus [63];

assign \vga|drw|Mult1~405_resulta  = \vga|drw|Mult1~405_RESULTA_bus [0];
assign \vga|drw|Mult1~406  = \vga|drw|Mult1~405_RESULTA_bus [1];
assign \vga|drw|Mult1~407  = \vga|drw|Mult1~405_RESULTA_bus [2];
assign \vga|drw|Mult1~408  = \vga|drw|Mult1~405_RESULTA_bus [3];
assign \vga|drw|Mult1~409  = \vga|drw|Mult1~405_RESULTA_bus [4];
assign \vga|drw|Mult1~410  = \vga|drw|Mult1~405_RESULTA_bus [5];
assign \vga|drw|Mult1~411  = \vga|drw|Mult1~405_RESULTA_bus [6];
assign \vga|drw|Mult1~412  = \vga|drw|Mult1~405_RESULTA_bus [7];
assign \vga|drw|Mult1~413  = \vga|drw|Mult1~405_RESULTA_bus [8];
assign \vga|drw|Mult1~414  = \vga|drw|Mult1~405_RESULTA_bus [9];
assign \vga|drw|Mult1~415  = \vga|drw|Mult1~405_RESULTA_bus [10];
assign \vga|drw|Mult1~416  = \vga|drw|Mult1~405_RESULTA_bus [11];
assign \vga|drw|Mult1~417  = \vga|drw|Mult1~405_RESULTA_bus [12];
assign \vga|drw|Mult1~418  = \vga|drw|Mult1~405_RESULTA_bus [13];
assign \vga|drw|Mult1~419  = \vga|drw|Mult1~405_RESULTA_bus [14];
assign \vga|drw|Mult1~420  = \vga|drw|Mult1~405_RESULTA_bus [15];
assign \vga|drw|Mult1~421  = \vga|drw|Mult1~405_RESULTA_bus [16];
assign \vga|drw|Mult1~422  = \vga|drw|Mult1~405_RESULTA_bus [17];
assign \vga|drw|Mult1~423  = \vga|drw|Mult1~405_RESULTA_bus [18];
assign \vga|drw|Mult1~424  = \vga|drw|Mult1~405_RESULTA_bus [19];
assign \vga|drw|Mult1~425  = \vga|drw|Mult1~405_RESULTA_bus [20];
assign \vga|drw|Mult1~426  = \vga|drw|Mult1~405_RESULTA_bus [21];
assign \vga|drw|Mult1~427  = \vga|drw|Mult1~405_RESULTA_bus [22];
assign \vga|drw|Mult1~428  = \vga|drw|Mult1~405_RESULTA_bus [23];
assign \vga|drw|Mult1~429  = \vga|drw|Mult1~405_RESULTA_bus [24];
assign \vga|drw|Mult1~430  = \vga|drw|Mult1~405_RESULTA_bus [25];
assign \vga|drw|Mult1~431  = \vga|drw|Mult1~405_RESULTA_bus [26];
assign \vga|drw|Mult1~432  = \vga|drw|Mult1~405_RESULTA_bus [27];
assign \vga|drw|Mult1~433  = \vga|drw|Mult1~405_RESULTA_bus [28];
assign \vga|drw|Mult1~434  = \vga|drw|Mult1~405_RESULTA_bus [29];
assign \vga|drw|Mult1~435  = \vga|drw|Mult1~405_RESULTA_bus [30];
assign \vga|drw|Mult1~436  = \vga|drw|Mult1~405_RESULTA_bus [31];
assign \vga|drw|Mult1~437  = \vga|drw|Mult1~405_RESULTA_bus [32];
assign \vga|drw|Mult1~438  = \vga|drw|Mult1~405_RESULTA_bus [33];
assign \vga|drw|Mult1~439  = \vga|drw|Mult1~405_RESULTA_bus [34];
assign \vga|drw|Mult1~440  = \vga|drw|Mult1~405_RESULTA_bus [35];
assign \vga|drw|Mult1~441  = \vga|drw|Mult1~405_RESULTA_bus [36];
assign \vga|drw|Mult1~442  = \vga|drw|Mult1~405_RESULTA_bus [37];
assign \vga|drw|Mult1~443  = \vga|drw|Mult1~405_RESULTA_bus [38];
assign \vga|drw|Mult1~444  = \vga|drw|Mult1~405_RESULTA_bus [39];
assign \vga|drw|Mult1~445  = \vga|drw|Mult1~405_RESULTA_bus [40];
assign \vga|drw|Mult1~446  = \vga|drw|Mult1~405_RESULTA_bus [41];
assign \vga|drw|Mult1~447  = \vga|drw|Mult1~405_RESULTA_bus [42];
assign \vga|drw|Mult1~448  = \vga|drw|Mult1~405_RESULTA_bus [43];
assign \vga|drw|Mult1~449  = \vga|drw|Mult1~405_RESULTA_bus [44];
assign \vga|drw|Mult1~450  = \vga|drw|Mult1~405_RESULTA_bus [45];
assign \vga|drw|Mult1~451  = \vga|drw|Mult1~405_RESULTA_bus [46];
assign \vga|drw|Mult1~452  = \vga|drw|Mult1~405_RESULTA_bus [47];
assign \vga|drw|Mult1~453  = \vga|drw|Mult1~405_RESULTA_bus [48];
assign \vga|drw|Mult1~454  = \vga|drw|Mult1~405_RESULTA_bus [49];
assign \vga|drw|Mult1~455  = \vga|drw|Mult1~405_RESULTA_bus [50];
assign \vga|drw|Mult1~456  = \vga|drw|Mult1~405_RESULTA_bus [51];
assign \vga|drw|Mult1~457  = \vga|drw|Mult1~405_RESULTA_bus [52];
assign \vga|drw|Mult1~458  = \vga|drw|Mult1~405_RESULTA_bus [53];
assign \vga|drw|Mult1~459  = \vga|drw|Mult1~405_RESULTA_bus [54];
assign \vga|drw|Mult1~460  = \vga|drw|Mult1~405_RESULTA_bus [55];
assign \vga|drw|Mult1~461  = \vga|drw|Mult1~405_RESULTA_bus [56];
assign \vga|drw|Mult1~462  = \vga|drw|Mult1~405_RESULTA_bus [57];
assign \vga|drw|Mult1~463  = \vga|drw|Mult1~405_RESULTA_bus [58];
assign \vga|drw|Mult1~464  = \vga|drw|Mult1~405_RESULTA_bus [59];
assign \vga|drw|Mult1~465  = \vga|drw|Mult1~405_RESULTA_bus [60];
assign \vga|drw|Mult1~466  = \vga|drw|Mult1~405_RESULTA_bus [61];
assign \vga|drw|Mult1~467  = \vga|drw|Mult1~405_RESULTA_bus [62];
assign \vga|drw|Mult1~468  = \vga|drw|Mult1~405_RESULTA_bus [63];

assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \segs1[0]~output (
	.i(\sg|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[0]),
	.obar());
// synopsys translate_off
defparam \segs1[0]~output .bus_hold = "false";
defparam \segs1[0]~output .open_drain_output = "false";
defparam \segs1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \segs1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[1]),
	.obar());
// synopsys translate_off
defparam \segs1[1]~output .bus_hold = "false";
defparam \segs1[1]~output .open_drain_output = "false";
defparam \segs1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \segs1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[2]),
	.obar());
// synopsys translate_off
defparam \segs1[2]~output .bus_hold = "false";
defparam \segs1[2]~output .open_drain_output = "false";
defparam \segs1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \segs1[3]~output (
	.i(\sg|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[3]),
	.obar());
// synopsys translate_off
defparam \segs1[3]~output .bus_hold = "false";
defparam \segs1[3]~output .open_drain_output = "false";
defparam \segs1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \segs1[4]~output (
	.i(\sg|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[4]),
	.obar());
// synopsys translate_off
defparam \segs1[4]~output .bus_hold = "false";
defparam \segs1[4]~output .open_drain_output = "false";
defparam \segs1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \segs1[5]~output (
	.i(\sg|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[5]),
	.obar());
// synopsys translate_off
defparam \segs1[5]~output .bus_hold = "false";
defparam \segs1[5]~output .open_drain_output = "false";
defparam \segs1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \segs1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs1[6]),
	.obar());
// synopsys translate_off
defparam \segs1[6]~output .bus_hold = "false";
defparam \segs1[6]~output .open_drain_output = "false";
defparam \segs1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \segs0[0]~output (
	.i(\sg|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[0]),
	.obar());
// synopsys translate_off
defparam \segs0[0]~output .bus_hold = "false";
defparam \segs0[0]~output .open_drain_output = "false";
defparam \segs0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \segs0[1]~output (
	.i(\sg|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[1]),
	.obar());
// synopsys translate_off
defparam \segs0[1]~output .bus_hold = "false";
defparam \segs0[1]~output .open_drain_output = "false";
defparam \segs0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \segs0[2]~output (
	.i(\sg|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[2]),
	.obar());
// synopsys translate_off
defparam \segs0[2]~output .bus_hold = "false";
defparam \segs0[2]~output .open_drain_output = "false";
defparam \segs0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \segs0[3]~output (
	.i(\sg|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[3]),
	.obar());
// synopsys translate_off
defparam \segs0[3]~output .bus_hold = "false";
defparam \segs0[3]~output .open_drain_output = "false";
defparam \segs0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \segs0[4]~output (
	.i(\sg|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[4]),
	.obar());
// synopsys translate_off
defparam \segs0[4]~output .bus_hold = "false";
defparam \segs0[4]~output .open_drain_output = "false";
defparam \segs0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \segs0[5]~output (
	.i(\sg|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[5]),
	.obar());
// synopsys translate_off
defparam \segs0[5]~output .bus_hold = "false";
defparam \segs0[5]~output .open_drain_output = "false";
defparam \segs0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \segs0[6]~output (
	.i(!\sg|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segs0[6]),
	.obar());
// synopsys translate_off
defparam \segs0[6]~output .bus_hold = "false";
defparam \segs0[6]~output .open_drain_output = "false";
defparam \segs0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \vga_hs~output (
	.i(\vga|gdriver|vga_hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hs),
	.obar());
// synopsys translate_off
defparam \vga_hs~output .bus_hold = "false";
defparam \vga_hs~output .open_drain_output = "false";
defparam \vga_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vga_vs~output (
	.i(\vga|gdriver|vga_vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vs),
	.obar());
// synopsys translate_off
defparam \vga_vs~output .bus_hold = "false";
defparam \vga_vs~output .open_drain_output = "false";
defparam \vga_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \vga_blk~output (
	.i(\vga|gdriver|vga_blk~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blk),
	.obar());
// synopsys translate_off
defparam \vga_blk~output .bus_hold = "false";
defparam \vga_blk~output .open_drain_output = "false";
defparam \vga_blk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \vga_sync~output (
	.i(!\vga|gdriver|vga_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(!\vga|drw|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(!\vga|drw|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(!\vga|drw|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(\vga|drw|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(\vga|drw|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(\vga|drw|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(\vga|drw|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(\vga|drw|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(\vga|drw|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \clk_25~output (
	.i(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25),
	.obar());
// synopsys translate_off
defparam \clk_25~output .bus_hold = "false";
defparam \clk_25~output .open_drain_output = "false";
defparam \clk_25~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N15
cyclonev_lcell_comb \sval|cycles|count[0]~0 (
// Equation(s):
// \sval|cycles|count[0]~0_combout  = !\sval|cycles|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|cycles|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|cycles|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|count[0]~0 .extended_lut = "off";
defparam \sval|cycles|count[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \sval|cycles|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N24
cyclonev_lcell_comb \sval|ten_seconds|Equal0~0 (
// Equation(s):
// \sval|ten_seconds|Equal0~0_combout  = ( !\sval|cycles|count[3]~DUPLICATE_q  & ( !\sval|cycles|count[5]~DUPLICATE_q  & ( (!\sval|cycles|count [2] & (!\sval|cycles|count[1]~DUPLICATE_q  & (!\sval|cycles|count [0] & !\sval|cycles|count [4]))) ) ) )

	.dataa(!\sval|cycles|count [2]),
	.datab(!\sval|cycles|count[1]~DUPLICATE_q ),
	.datac(!\sval|cycles|count [0]),
	.datad(!\sval|cycles|count [4]),
	.datae(!\sval|cycles|count[3]~DUPLICATE_q ),
	.dataf(!\sval|cycles|count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|ten_seconds|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|ten_seconds|Equal0~0 .extended_lut = "off";
defparam \sval|ten_seconds|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \sval|ten_seconds|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N6
cyclonev_lcell_comb \sval|ten_seconds|Equal0~1 (
// Equation(s):
// \sval|ten_seconds|Equal0~1_combout  = ( !\sval|cycles|count [6] & ( !\sval|cycles|count [11] & ( (\sval|cycles|count[8]~DUPLICATE_q  & (\sval|cycles|count [10] & (!\sval|cycles|count [9] & !\sval|cycles|count [7]))) ) ) )

	.dataa(!\sval|cycles|count[8]~DUPLICATE_q ),
	.datab(!\sval|cycles|count [10]),
	.datac(!\sval|cycles|count [9]),
	.datad(!\sval|cycles|count [7]),
	.datae(!\sval|cycles|count [6]),
	.dataf(!\sval|cycles|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|ten_seconds|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|ten_seconds|Equal0~1 .extended_lut = "off";
defparam \sval|ten_seconds|Equal0~1 .lut_mask = 64'h1000000000000000;
defparam \sval|ten_seconds|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \fpga_btn~input (
	.i(fpga_btn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_btn~input_o ));
// synopsys translate_off
defparam \fpga_btn~input .bus_hold = "false";
defparam \fpga_btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y19_N46
dffeas \sval|cycles|count[26]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[26]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N18
cyclonev_lcell_comb \sval|ten_seconds|Equal0~3 (
// Equation(s):
// \sval|ten_seconds|Equal0~3_combout  = ( \sval|cycles|count [28] & ( \sval|cycles|count[24]~DUPLICATE_q  & ( (!\sval|cycles|count [25] & (\sval|cycles|count[26]~DUPLICATE_q  & (\sval|cycles|count [27] & !\sval|cycles|count [29]))) ) ) )

	.dataa(!\sval|cycles|count [25]),
	.datab(!\sval|cycles|count[26]~DUPLICATE_q ),
	.datac(!\sval|cycles|count [27]),
	.datad(!\sval|cycles|count [29]),
	.datae(!\sval|cycles|count [28]),
	.dataf(!\sval|cycles|count[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|ten_seconds|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|ten_seconds|Equal0~3 .extended_lut = "off";
defparam \sval|ten_seconds|Equal0~3 .lut_mask = 64'h0000000000000200;
defparam \sval|ten_seconds|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N34
dffeas \sval|cycles|count[22]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[22]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N18
cyclonev_lcell_comb \sval|ten_seconds|Equal0~4 (
// Equation(s):
// \sval|ten_seconds|Equal0~4_combout  = ( \sval|cycles|count [23] & ( \sval|cycles|count [18] & ( (!\sval|cycles|count [21] & (\sval|cycles|count[22]~DUPLICATE_q  & (!\sval|cycles|count [20] & \sval|cycles|count [19]))) ) ) )

	.dataa(!\sval|cycles|count [21]),
	.datab(!\sval|cycles|count[22]~DUPLICATE_q ),
	.datac(!\sval|cycles|count [20]),
	.datad(!\sval|cycles|count [19]),
	.datae(!\sval|cycles|count [23]),
	.dataf(!\sval|cycles|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|ten_seconds|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|ten_seconds|Equal0~4 .extended_lut = "off";
defparam \sval|ten_seconds|Equal0~4 .lut_mask = 64'h0000000000000020;
defparam \sval|ten_seconds|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N4
dffeas \sval|cycles|count[12]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N48
cyclonev_lcell_comb \sval|ten_seconds|Equal0~2 (
// Equation(s):
// \sval|ten_seconds|Equal0~2_combout  = ( \sval|cycles|count [13] & ( !\sval|cycles|count [17] & ( (!\sval|cycles|count[12]~DUPLICATE_q  & (\sval|cycles|count [14] & (\sval|cycles|count [16] & !\sval|cycles|count [15]))) ) ) )

	.dataa(!\sval|cycles|count[12]~DUPLICATE_q ),
	.datab(!\sval|cycles|count [14]),
	.datac(!\sval|cycles|count [16]),
	.datad(!\sval|cycles|count [15]),
	.datae(!\sval|cycles|count [13]),
	.dataf(!\sval|cycles|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|ten_seconds|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|ten_seconds|Equal0~2 .extended_lut = "off";
defparam \sval|ten_seconds|Equal0~2 .lut_mask = 64'h0000020000000000;
defparam \sval|ten_seconds|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N0
cyclonev_lcell_comb \sval|ten_seconds|Equal0~5 (
// Equation(s):
// \sval|ten_seconds|Equal0~5_combout  = ( \sval|ten_seconds|Equal0~2_combout  & ( (\sval|ten_seconds|Equal0~3_combout  & (\sval|ten_seconds|Equal0~1_combout  & \sval|ten_seconds|Equal0~4_combout )) ) )

	.dataa(gnd),
	.datab(!\sval|ten_seconds|Equal0~3_combout ),
	.datac(!\sval|ten_seconds|Equal0~1_combout ),
	.datad(!\sval|ten_seconds|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\sval|ten_seconds|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|ten_seconds|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|ten_seconds|Equal0~5 .extended_lut = "off";
defparam \sval|ten_seconds|Equal0~5 .lut_mask = 64'h0000000000030003;
defparam \sval|ten_seconds|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N3
cyclonev_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = ( \sval|ten_seconds|Equal0~0_combout  & ( (!\controller|state.0100~q  & ((!\controller|state.0010~q ) # (\sval|ten_seconds|Equal0~5_combout ))) ) ) # ( !\sval|ten_seconds|Equal0~0_combout  & ( (!\controller|state.0010~q  
// & !\controller|state.0100~q ) ) )

	.dataa(!\controller|state.0010~q ),
	.datab(gnd),
	.datac(!\sval|ten_seconds|Equal0~5_combout ),
	.datad(!\controller|state.0100~q ),
	.datae(gnd),
	.dataf(!\sval|ten_seconds|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector0~0 .extended_lut = "off";
defparam \controller|Selector0~0 .lut_mask = 64'hAA00AA00AF00AF00;
defparam \controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y20_N4
dffeas \controller|state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.0000 .is_wysiwyg = "true";
defparam \controller|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N9
cyclonev_lcell_comb \controller|next_state.0010~0 (
// Equation(s):
// \controller|next_state.0010~0_combout  = (\fpga_btn~input_o  & !\controller|state.0000~q )

	.dataa(!\fpga_btn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|state.0000~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0010~0 .extended_lut = "off";
defparam \controller|next_state.0010~0 .lut_mask = 64'h5500550055005500;
defparam \controller|next_state.0010~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N11
dffeas \controller|state.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|next_state.0010~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.0010 .is_wysiwyg = "true";
defparam \controller|state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N18
cyclonev_lcell_comb \controller|next_state.0011~0 (
// Equation(s):
// \controller|next_state.0011~0_combout  = ( \sval|ten_seconds|Equal0~4_combout  & ( \sval|ten_seconds|Equal0~3_combout  & ( (\sval|ten_seconds|Equal0~0_combout  & (\sval|ten_seconds|Equal0~1_combout  & (\controller|state.0010~q  & 
// \sval|ten_seconds|Equal0~2_combout ))) ) ) )

	.dataa(!\sval|ten_seconds|Equal0~0_combout ),
	.datab(!\sval|ten_seconds|Equal0~1_combout ),
	.datac(!\controller|state.0010~q ),
	.datad(!\sval|ten_seconds|Equal0~2_combout ),
	.datae(!\sval|ten_seconds|Equal0~4_combout ),
	.dataf(!\sval|ten_seconds|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0011~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0011~0 .extended_lut = "off";
defparam \controller|next_state.0011~0 .lut_mask = 64'h0000000000000001;
defparam \controller|next_state.0011~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N20
dffeas \controller|state.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|next_state.0011~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.0011 .is_wysiwyg = "true";
defparam \controller|state.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N6
cyclonev_lcell_comb \controller|next_state.0001~0 (
// Equation(s):
// \controller|next_state.0001~0_combout  = (!\fpga_btn~input_o  & !\controller|state.0000~q )

	.dataa(!\fpga_btn~input_o ),
	.datab(gnd),
	.datac(!\controller|state.0000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0001~0 .extended_lut = "off";
defparam \controller|next_state.0001~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \controller|next_state.0001~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N8
dffeas \controller|state.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|next_state.0001~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.0001 .is_wysiwyg = "true";
defparam \controller|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N12
cyclonev_lcell_comb \filled_spots|count[0]~1 (
// Equation(s):
// \filled_spots|count[0]~1_combout  = ( \controller|state.0001~q  & ( !\filled_spots|count [0] ) ) # ( !\controller|state.0001~q  & ( !\controller|state.0011~q  $ (!\filled_spots|count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.0011~q ),
	.datad(!\filled_spots|count [0]),
	.datae(gnd),
	.dataf(!\controller|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[0]~1 .extended_lut = "off";
defparam \filled_spots|count[0]~1 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \filled_spots|count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N14
dffeas \filled_spots|count[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[0] .is_wysiwyg = "true";
defparam \filled_spots|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N19
dffeas \filled_spots|count[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[1] .is_wysiwyg = "true";
defparam \filled_spots|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N18
cyclonev_lcell_comb \filled_spots|count[1]~0 (
// Equation(s):
// \filled_spots|count[1]~0_combout  = ( \controller|state.0001~q  & ( !\filled_spots|count [0] $ (!\filled_spots|count [1]) ) ) # ( !\controller|state.0001~q  & ( !\filled_spots|count [1] $ (((!\controller|state.0011~q ) # (!\filled_spots|count [0]))) ) )

	.dataa(!\controller|state.0011~q ),
	.datab(!\filled_spots|count [0]),
	.datac(gnd),
	.datad(!\filled_spots|count [1]),
	.datae(gnd),
	.dataf(!\controller|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[1]~0 .extended_lut = "off";
defparam \filled_spots|count[1]~0 .lut_mask = 64'h11EE11EE33CC33CC;
defparam \filled_spots|count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N20
dffeas \filled_spots|count[1]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \filled_spots|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N21
cyclonev_lcell_comb \filled_spots|count[2]~6 (
// Equation(s):
// \filled_spots|count[2]~6_combout  = ( \controller|state.0001~q  & ( !\filled_spots|count [2] $ (((!\filled_spots|count [0]) # (!\filled_spots|count [1]))) ) ) # ( !\controller|state.0001~q  & ( !\filled_spots|count [2] $ (((!\controller|state.0011~q ) # 
// ((!\filled_spots|count [0]) # (!\filled_spots|count [1])))) ) )

	.dataa(!\controller|state.0011~q ),
	.datab(!\filled_spots|count [0]),
	.datac(!\filled_spots|count [1]),
	.datad(!\filled_spots|count [2]),
	.datae(gnd),
	.dataf(!\controller|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[2]~6 .extended_lut = "off";
defparam \filled_spots|count[2]~6 .lut_mask = 64'h01FE01FE03FC03FC;
defparam \filled_spots|count[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N23
dffeas \filled_spots|count[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[2] .is_wysiwyg = "true";
defparam \filled_spots|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N43
dffeas \filled_spots|count[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[3] .is_wysiwyg = "true";
defparam \filled_spots|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N42
cyclonev_lcell_comb \filled_spots|count[3]~5 (
// Equation(s):
// \filled_spots|count[3]~5_combout  = ( \filled_spots|count [3] & ( \controller|state.0001~q  & ( (!\filled_spots|count[1]~DUPLICATE_q ) # ((!\filled_spots|count [0]) # (!\filled_spots|count [2])) ) ) ) # ( !\filled_spots|count [3] & ( 
// \controller|state.0001~q  & ( (\filled_spots|count[1]~DUPLICATE_q  & (\filled_spots|count [0] & \filled_spots|count [2])) ) ) ) # ( \filled_spots|count [3] & ( !\controller|state.0001~q  & ( (!\filled_spots|count[1]~DUPLICATE_q ) # ((!\filled_spots|count 
// [0]) # ((!\filled_spots|count [2]) # (!\controller|state.0011~q ))) ) ) ) # ( !\filled_spots|count [3] & ( !\controller|state.0001~q  & ( (\filled_spots|count[1]~DUPLICATE_q  & (\filled_spots|count [0] & (\filled_spots|count [2] & \controller|state.0011~q 
// ))) ) ) )

	.dataa(!\filled_spots|count[1]~DUPLICATE_q ),
	.datab(!\filled_spots|count [0]),
	.datac(!\filled_spots|count [2]),
	.datad(!\controller|state.0011~q ),
	.datae(!\filled_spots|count [3]),
	.dataf(!\controller|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[3]~5 .extended_lut = "off";
defparam \filled_spots|count[3]~5 .lut_mask = 64'h0001FFFE0101FEFE;
defparam \filled_spots|count[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N44
dffeas \filled_spots|count[3]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \filled_spots|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N9
cyclonev_lcell_comb \controller|en_loading (
// Equation(s):
// \controller|en_loading~combout  = ( !\controller|state.0001~q  & ( !\controller|state.0011~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.0011~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|en_loading~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|en_loading .extended_lut = "off";
defparam \controller|en_loading .lut_mask = 64'hF0F0F0F000000000;
defparam \controller|en_loading .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N36
cyclonev_lcell_comb \filled_spots|count[4]~4 (
// Equation(s):
// \filled_spots|count[4]~4_combout  = ( \filled_spots|count [4] & ( \filled_spots|count [3] & ( ((!\filled_spots|count [0]) # ((!\filled_spots|count [2]) # (!\filled_spots|count [1]))) # (\controller|en_loading~combout ) ) ) ) # ( !\filled_spots|count [4] & 
// ( \filled_spots|count [3] & ( (!\controller|en_loading~combout  & (\filled_spots|count [0] & (\filled_spots|count [2] & \filled_spots|count [1]))) ) ) ) # ( \filled_spots|count [4] & ( !\filled_spots|count [3] ) )

	.dataa(!\controller|en_loading~combout ),
	.datab(!\filled_spots|count [0]),
	.datac(!\filled_spots|count [2]),
	.datad(!\filled_spots|count [1]),
	.datae(!\filled_spots|count [4]),
	.dataf(!\filled_spots|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[4]~4 .extended_lut = "off";
defparam \filled_spots|count[4]~4 .lut_mask = 64'h0000FFFF0002FFFD;
defparam \filled_spots|count[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N38
dffeas \filled_spots|count[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[4] .is_wysiwyg = "true";
defparam \filled_spots|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N51
cyclonev_lcell_comb \filled_spots|count[2]~2 (
// Equation(s):
// \filled_spots|count[2]~2_combout  = ( \filled_spots|count [1] & ( (\filled_spots|count [0] & ((\controller|state.0011~q ) # (\controller|state.0001~q ))) ) )

	.dataa(gnd),
	.datab(!\filled_spots|count [0]),
	.datac(!\controller|state.0001~q ),
	.datad(!\controller|state.0011~q ),
	.datae(gnd),
	.dataf(!\filled_spots|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[2]~2 .extended_lut = "off";
defparam \filled_spots|count[2]~2 .lut_mask = 64'h0000000003330333;
defparam \filled_spots|count[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N57
cyclonev_lcell_comb \filled_spots|count[5]~3 (
// Equation(s):
// \filled_spots|count[5]~3_combout  = ( \filled_spots|count [4] & ( !\filled_spots|count [5] $ (((!\filled_spots|count [2]) # ((!\filled_spots|count[3]~DUPLICATE_q ) # (!\filled_spots|count[2]~2_combout )))) ) ) # ( !\filled_spots|count [4] & ( 
// \filled_spots|count [5] ) )

	.dataa(!\filled_spots|count [2]),
	.datab(!\filled_spots|count[3]~DUPLICATE_q ),
	.datac(!\filled_spots|count[2]~2_combout ),
	.datad(!\filled_spots|count [5]),
	.datae(gnd),
	.dataf(!\filled_spots|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\filled_spots|count[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \filled_spots|count[5]~3 .extended_lut = "off";
defparam \filled_spots|count[5]~3 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \filled_spots|count[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N58
dffeas \filled_spots|count[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\filled_spots|count[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filled_spots|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \filled_spots|count[5] .is_wysiwyg = "true";
defparam \filled_spots|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N54
cyclonev_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = ( \filled_spots|count [5] & ( (!\filled_spots|count [2] & (\filled_spots|count[3]~DUPLICATE_q  & !\filled_spots|count [4])) ) )

	.dataa(!\filled_spots|count [2]),
	.datab(!\filled_spots|count[3]~DUPLICATE_q ),
	.datac(!\filled_spots|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\filled_spots|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector1~0 .extended_lut = "off";
defparam \controller|Selector1~0 .lut_mask = 64'h0000000020202020;
defparam \controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \player~input (
	.i(player),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\player~input_o ));
// synopsys translate_off
defparam \player~input .bus_hold = "false";
defparam \player~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N15
cyclonev_lcell_comb \current|Q~1 (
// Equation(s):
// \current|Q~1_combout  = ( \current|Q~1_combout  & ( (!\rst~input_o ) # (\player~input_o ) ) ) # ( !\current|Q~1_combout  & ( (\player~input_o  & \rst~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\player~input_o ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\current|Q~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current|Q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current|Q~1 .extended_lut = "off";
defparam \current|Q~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \current|Q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N27
cyclonev_lcell_comb \current|Q~5 (
// Equation(s):
// \current|Q~5_combout  = ( \current|Q~2_combout  & ( !\controller|state.0100~q  ) ) # ( !\current|Q~2_combout  & ( \controller|state.0100~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.0100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current|Q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current|Q~5 .extended_lut = "off";
defparam \current|Q~5 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \current|Q~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N24
cyclonev_lcell_comb \current|Q~3 (
// Equation(s):
// \current|Q~3_combout  = ( \current|Q~5_combout  & ( !\current|Q~1_combout  ) ) # ( !\current|Q~5_combout  & ( \current|Q~1_combout  ) )

	.dataa(gnd),
	.datab(!\current|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current|Q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current|Q~3 .extended_lut = "off";
defparam \current|Q~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \current|Q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y21_N25
dffeas \current|Q~_emulated (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\current|Q~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current|Q~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \current|Q~_emulated .is_wysiwyg = "true";
defparam \current|Q~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N57
cyclonev_lcell_comb \current|Q~2 (
// Equation(s):
// \current|Q~2_combout  = ( \current|Q~1_combout  & ( (!\rst~input_o  & ((!\current|Q~_emulated_q ))) # (\rst~input_o  & (\player~input_o )) ) ) # ( !\current|Q~1_combout  & ( (!\rst~input_o  & ((\current|Q~_emulated_q ))) # (\rst~input_o  & 
// (\player~input_o )) ) )

	.dataa(!\rst~input_o ),
	.datab(!\player~input_o ),
	.datac(!\current|Q~_emulated_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current|Q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current|Q~2 .extended_lut = "off";
defparam \current|Q~2 .lut_mask = 64'h1B1B1B1BB1B1B1B1;
defparam \current|Q~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N18
cyclonev_lcell_comb \loader|column2|pos3|Q[1]~feeder (
// Equation(s):
// \loader|column2|pos3|Q[1]~feeder_combout  = ( \current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos3|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos3|Q[1]~feeder .extended_lut = "off";
defparam \loader|column2|pos3|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \loader|column2|pos3|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \jugada1[2]~input (
	.i(jugada1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\jugada1[2]~input_o ));
// synopsys translate_off
defparam \jugada1[2]~input .bus_hold = "false";
defparam \jugada1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y19_N25
dffeas \loader|lfsr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\loader|lfsr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|lfsr[1] .is_wysiwyg = "true";
defparam \loader|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N21
cyclonev_lcell_comb \loader|lfsr~0 (
// Equation(s):
// \loader|lfsr~0_combout  = ( \loader|lfsr [1] & ( \loader|lfsr [2] ) ) # ( !\loader|lfsr [1] & ( !\loader|lfsr [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\loader|lfsr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|lfsr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|lfsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|lfsr~0 .extended_lut = "off";
defparam \loader|lfsr~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \loader|lfsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N23
dffeas \loader|lfsr[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\loader|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|lfsr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \loader|lfsr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \loader|lfsr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N24
cyclonev_lcell_comb \loader|lfsr[1]~1 (
// Equation(s):
// \loader|lfsr[1]~1_combout  = !\loader|lfsr[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\loader|lfsr[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|lfsr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|lfsr[1]~1 .extended_lut = "off";
defparam \loader|lfsr[1]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \loader|lfsr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N26
dffeas \loader|lfsr[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\loader|lfsr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|lfsr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \loader|lfsr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \loader|lfsr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N17
dffeas \loader|lfsr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\loader|lfsr[1]~DUPLICATE_q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|lfsr[2] .is_wysiwyg = "true";
defparam \loader|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N12
cyclonev_lcell_comb \loader|column3|and0|Y~0 (
// Equation(s):
// \loader|column3|and0|Y~0_combout  = ( \controller|state.0001~q  & ( \loader|lfsr[1]~DUPLICATE_q  & ( (!\controller|state.0011~q  & (!\jugada1[2]~input_o )) # (\controller|state.0011~q  & (((!\loader|lfsr [2]) # (!\loader|lfsr[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\controller|state.0001~q  & ( \loader|lfsr[1]~DUPLICATE_q  & ( (\controller|state.0011~q  & ((!\loader|lfsr [2]) # (!\loader|lfsr[0]~DUPLICATE_q ))) ) ) ) # ( \controller|state.0001~q  & ( !\loader|lfsr[1]~DUPLICATE_q  & ( (!\controller|state.0011~q  & 
// (!\jugada1[2]~input_o )) # (\controller|state.0011~q  & ((!\loader|lfsr [2]))) ) ) ) # ( !\controller|state.0001~q  & ( !\loader|lfsr[1]~DUPLICATE_q  & ( (!\loader|lfsr [2] & \controller|state.0011~q ) ) ) )

	.dataa(!\jugada1[2]~input_o ),
	.datab(!\loader|lfsr [2]),
	.datac(!\loader|lfsr[0]~DUPLICATE_q ),
	.datad(!\controller|state.0011~q ),
	.datae(!\controller|state.0001~q ),
	.dataf(!\loader|lfsr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and0|Y~0 .extended_lut = "off";
defparam \loader|column3|and0|Y~0 .lut_mask = 64'h00CCAACC00FCAAFC;
defparam \loader|column3|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \jugada1[0]~input (
	.i(jugada1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\jugada1[0]~input_o ));
// synopsys translate_off
defparam \jugada1[0]~input .bus_hold = "false";
defparam \jugada1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y19_N22
dffeas \loader|lfsr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\loader|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|lfsr[0] .is_wysiwyg = "true";
defparam \loader|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N18
cyclonev_lcell_comb \loader|column[0]~0 (
// Equation(s):
// \loader|column[0]~0_combout  = ( \loader|lfsr [0] & ( (\jugada1[0]~input_o  & !\controller|state.0011~q ) ) ) # ( !\loader|lfsr [0] & ( (!\controller|state.0011~q  & (((\jugada1[0]~input_o )))) # (\controller|state.0011~q  & ((!\loader|lfsr[1]~DUPLICATE_q 
// ) # ((!\loader|lfsr [2])))) ) )

	.dataa(!\loader|lfsr[1]~DUPLICATE_q ),
	.datab(!\loader|lfsr [2]),
	.datac(!\jugada1[0]~input_o ),
	.datad(!\controller|state.0011~q ),
	.datae(gnd),
	.dataf(!\loader|lfsr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column[0]~0 .extended_lut = "off";
defparam \loader|column[0]~0 .lut_mask = 64'h0FEE0FEE0F000F00;
defparam \loader|column[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \jugada1[1]~input (
	.i(jugada1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\jugada1[1]~input_o ));
// synopsys translate_off
defparam \jugada1[1]~input .bus_hold = "false";
defparam \jugada1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N39
cyclonev_lcell_comb \loader|column[1]~1 (
// Equation(s):
// \loader|column[1]~1_combout  = ( \jugada1[1]~input_o  & ( (!\controller|state.0011~q ) # ((\loader|lfsr[1]~DUPLICATE_q  & ((!\loader|lfsr [2]) # (\loader|lfsr[0]~DUPLICATE_q )))) ) ) # ( !\jugada1[1]~input_o  & ( (\loader|lfsr[1]~DUPLICATE_q  & 
// (\controller|state.0011~q  & ((!\loader|lfsr [2]) # (\loader|lfsr[0]~DUPLICATE_q )))) ) )

	.dataa(!\loader|lfsr[1]~DUPLICATE_q ),
	.datab(!\controller|state.0011~q ),
	.datac(!\loader|lfsr [2]),
	.datad(!\loader|lfsr[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\jugada1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column[1]~1 .extended_lut = "off";
defparam \loader|column[1]~1 .lut_mask = 64'h10111011DCDDDCDD;
defparam \loader|column[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N3
cyclonev_lcell_comb \loader|column2|and0|Y~0 (
// Equation(s):
// \loader|column2|and0|Y~0_combout  = ( !\loader|column[0]~0_combout  & ( \loader|column[1]~1_combout  & ( \loader|column3|and0|Y~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\loader|column3|and0|Y~0_combout ),
	.datad(gnd),
	.datae(!\loader|column[0]~0_combout ),
	.dataf(!\loader|column[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and0|Y~0 .extended_lut = "off";
defparam \loader|column2|and0|Y~0 .lut_mask = 64'h000000000F0F0000;
defparam \loader|column2|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N6
cyclonev_lcell_comb \loader|column2|pos3|Q[0]~0 (
// Equation(s):
// \loader|column2|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column2|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column2|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N8
dffeas \loader|column2|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column2|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N24
cyclonev_lcell_comb \loader|column2|pos5|Q[1]~feeder (
// Equation(s):
// \loader|column2|pos5|Q[1]~feeder_combout  = ( \current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos5|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos5|Q[1]~feeder .extended_lut = "off";
defparam \loader|column2|pos5|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \loader|column2|pos5|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N0
cyclonev_lcell_comb \loader|column2|pos5|Q[0]~0 (
// Equation(s):
// \loader|column2|pos5|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column2|pos5|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column2|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N2
dffeas \loader|column2|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column2|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N3
cyclonev_lcell_comb \loader|column2|and5|Y (
// Equation(s):
// \loader|column2|and5|Y~combout  = ( !\loader|column2|pos5|Q [1] & ( (!\loader|column[0]~0_combout  & (\loader|column[1]~1_combout  & (\loader|column3|and0|Y~0_combout  & !\loader|column2|pos5|Q [0]))) ) )

	.dataa(!\loader|column[0]~0_combout ),
	.datab(!\loader|column[1]~1_combout ),
	.datac(!\loader|column3|and0|Y~0_combout ),
	.datad(!\loader|column2|pos5|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column2|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and5|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and5|Y .extended_lut = "off";
defparam \loader|column2|and5|Y .lut_mask = 64'h0200020000000000;
defparam \loader|column2|and5|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N26
dffeas \loader|column2|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column2|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N48
cyclonev_lcell_comb \loader|column2|pos4|Q[0]~0 (
// Equation(s):
// \loader|column2|pos4|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current|Q~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column2|pos4|Q[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \loader|column2|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N50
dffeas \loader|column2|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column2|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N51
cyclonev_lcell_comb \loader|column2|and4|Y (
// Equation(s):
// \loader|column2|and4|Y~combout  = ( !\loader|column2|pos4|Q [0] & ( (\loader|column2|and0|Y~0_combout  & (!\loader|column2|pos4|Q [1] & ((\loader|column2|pos5|Q [0]) # (\loader|column2|pos5|Q [1])))) ) )

	.dataa(!\loader|column2|pos5|Q [1]),
	.datab(!\loader|column2|pos5|Q [0]),
	.datac(!\loader|column2|and0|Y~0_combout ),
	.datad(!\loader|column2|pos4|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and4|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and4|Y .extended_lut = "off";
defparam \loader|column2|and4|Y .lut_mask = 64'h0700070000000000;
defparam \loader|column2|and4|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N53
dffeas \loader|column2|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column2|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column2|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N6
cyclonev_lcell_comb \loader|column2|and3|Y (
// Equation(s):
// \loader|column2|and3|Y~combout  = ( \loader|column2|pos4|Q [1] & ( \loader|column2|pos4|Q [0] & ( (\loader|column2|and0|Y~0_combout  & (!\loader|column2|pos3|Q [1] & !\loader|column2|pos3|Q [0])) ) ) ) # ( !\loader|column2|pos4|Q [1] & ( 
// \loader|column2|pos4|Q [0] & ( (\loader|column2|and0|Y~0_combout  & (!\loader|column2|pos3|Q [1] & !\loader|column2|pos3|Q [0])) ) ) ) # ( \loader|column2|pos4|Q [1] & ( !\loader|column2|pos4|Q [0] & ( (\loader|column2|and0|Y~0_combout  & 
// (!\loader|column2|pos3|Q [1] & !\loader|column2|pos3|Q [0])) ) ) )

	.dataa(!\loader|column2|and0|Y~0_combout ),
	.datab(!\loader|column2|pos3|Q [1]),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(gnd),
	.datae(!\loader|column2|pos4|Q [1]),
	.dataf(!\loader|column2|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and3|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and3|Y .extended_lut = "off";
defparam \loader|column2|and3|Y .lut_mask = 64'h0000404040404040;
defparam \loader|column2|and3|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N20
dffeas \loader|column2|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column2|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N24
cyclonev_lcell_comb \loader|column3|pos3|Q[0]~0 (
// Equation(s):
// \loader|column3|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column3|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column3|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N26
dffeas \loader|column3|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column3|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column3|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column3|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N0
cyclonev_lcell_comb \loader|column3|pos5|Q[0]~0 (
// Equation(s):
// \loader|column3|pos5|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column3|pos5|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column3|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N2
dffeas \loader|column3|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column3|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column3|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column3|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N6
cyclonev_lcell_comb \loader|column3|and5|Y (
// Equation(s):
// \loader|column3|and5|Y~combout  = ( \loader|column3|and0|Y~0_combout  & ( (!\loader|column3|pos5|Q [0] & (\loader|column[1]~1_combout  & (\loader|column[0]~0_combout  & !\loader|column3|pos5|Q [1]))) ) )

	.dataa(!\loader|column3|pos5|Q [0]),
	.datab(!\loader|column[1]~1_combout ),
	.datac(!\loader|column[0]~0_combout ),
	.datad(!\loader|column3|pos5|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and5|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and5|Y .extended_lut = "off";
defparam \loader|column3|and5|Y .lut_mask = 64'h0000000002000200;
defparam \loader|column3|and5|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N44
dffeas \loader|column3|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column3|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column3|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N27
cyclonev_lcell_comb \loader|column3|and0|Y~1 (
// Equation(s):
// \loader|column3|and0|Y~1_combout  = ( \loader|column3|and0|Y~0_combout  & ( (\loader|column[0]~0_combout  & \loader|column[1]~1_combout ) ) )

	.dataa(!\loader|column[0]~0_combout ),
	.datab(gnd),
	.datac(!\loader|column[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column3|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and0|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and0|Y~1 .extended_lut = "off";
defparam \loader|column3|and0|Y~1 .lut_mask = 64'h0000000005050505;
defparam \loader|column3|and0|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N51
cyclonev_lcell_comb \loader|column3|pos4|Q[0]~0 (
// Equation(s):
// \loader|column3|pos4|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column3|pos4|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column3|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N53
dffeas \loader|column3|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column3|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column3|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column3|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N48
cyclonev_lcell_comb \loader|column3|and4|Y (
// Equation(s):
// \loader|column3|and4|Y~combout  = ( !\loader|column3|pos4|Q [0] & ( (!\loader|column3|pos4|Q [1] & (\loader|column3|and0|Y~1_combout  & ((\loader|column3|pos5|Q [0]) # (\loader|column3|pos5|Q [1])))) ) )

	.dataa(!\loader|column3|pos5|Q [1]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column3|pos5|Q [0]),
	.datad(!\loader|column3|and0|Y~1_combout ),
	.datae(gnd),
	.dataf(!\loader|column3|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and4|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and4|Y .extended_lut = "off";
defparam \loader|column3|and4|Y .lut_mask = 64'h004C004C00000000;
defparam \loader|column3|and4|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N44
dffeas \loader|column3|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column3|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column3|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N27
cyclonev_lcell_comb \loader|column3|and3|Y (
// Equation(s):
// \loader|column3|and3|Y~combout  = ( \loader|column3|pos4|Q [0] & ( (!\loader|column3|pos3|Q [0] & (!\loader|column3|pos3|Q [1] & \loader|column3|and0|Y~1_combout )) ) ) # ( !\loader|column3|pos4|Q [0] & ( (!\loader|column3|pos3|Q [0] & 
// (\loader|column3|pos4|Q [1] & (!\loader|column3|pos3|Q [1] & \loader|column3|and0|Y~1_combout ))) ) )

	.dataa(!\loader|column3|pos3|Q [0]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column3|pos3|Q [1]),
	.datad(!\loader|column3|and0|Y~1_combout ),
	.datae(gnd),
	.dataf(!\loader|column3|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and3|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and3|Y .extended_lut = "off";
defparam \loader|column3|and3|Y .lut_mask = 64'h0020002000A000A0;
defparam \loader|column3|and3|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N59
dffeas \loader|column3|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column3|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column3|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N42
cyclonev_lcell_comb \loader|column4|pos3|Q[0]~0 (
// Equation(s):
// \loader|column4|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column4|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column4|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N42
cyclonev_lcell_comb \loader|column4|pos4|Q[0]~0 (
// Equation(s):
// \loader|column4|pos4|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column4|pos4|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column4|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N44
dffeas \loader|column4|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column4|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column4|and4|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column4|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N36
cyclonev_lcell_comb \loader|column[2]~2 (
// Equation(s):
// \loader|column[2]~2_combout  = ( \loader|lfsr [2] & ( (!\controller|state.0011~q  & (((\jugada1[2]~input_o )))) # (\controller|state.0011~q  & ((!\loader|lfsr[1]~DUPLICATE_q ) # ((\loader|lfsr[0]~DUPLICATE_q )))) ) ) # ( !\loader|lfsr [2] & ( 
// (!\controller|state.0011~q  & \jugada1[2]~input_o ) ) )

	.dataa(!\loader|lfsr[1]~DUPLICATE_q ),
	.datab(!\controller|state.0011~q ),
	.datac(!\jugada1[2]~input_o ),
	.datad(!\loader|lfsr[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\loader|lfsr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column[2]~2 .extended_lut = "off";
defparam \loader|column[2]~2 .lut_mask = 64'h0C0C0C0C2E3F2E3F;
defparam \loader|column[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N27
cyclonev_lcell_comb \loader|column4|and0|Y~0 (
// Equation(s):
// \loader|column4|and0|Y~0_combout  = ( !\loader|column[0]~0_combout  & ( (!\loader|column[1]~1_combout  & (\loader|column[2]~2_combout  & !\controller|en_loading~combout )) ) )

	.dataa(!\loader|column[1]~1_combout ),
	.datab(!\loader|column[2]~2_combout ),
	.datac(gnd),
	.datad(!\controller|en_loading~combout ),
	.datae(gnd),
	.dataf(!\loader|column[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and0|Y~0 .extended_lut = "off";
defparam \loader|column4|and0|Y~0 .lut_mask = 64'h2200220000000000;
defparam \loader|column4|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N54
cyclonev_lcell_comb \loader|column4|pos5|Q[0]~0 (
// Equation(s):
// \loader|column4|pos5|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current|Q~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column4|pos5|Q[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \loader|column4|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N56
dffeas \loader|column4|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column4|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column4|and5|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column4|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N39
cyclonev_lcell_comb \loader|column4|and5|Y~0 (
// Equation(s):
// \loader|column4|and5|Y~0_combout  = ( !\loader|column4|pos5|Q [1] & ( !\loader|column[1]~1_combout  & ( (!\loader|column4|pos5|Q [0] & (\loader|column[2]~2_combout  & (!\controller|en_loading~combout  & !\loader|column[0]~0_combout ))) ) ) )

	.dataa(!\loader|column4|pos5|Q [0]),
	.datab(!\loader|column[2]~2_combout ),
	.datac(!\controller|en_loading~combout ),
	.datad(!\loader|column[0]~0_combout ),
	.datae(!\loader|column4|pos5|Q [1]),
	.dataf(!\loader|column[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and5|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and5|Y~0 .extended_lut = "off";
defparam \loader|column4|and5|Y~0 .lut_mask = 64'h2000000000000000;
defparam \loader|column4|and5|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N41
dffeas \loader|column4|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column4|and5|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column4|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N57
cyclonev_lcell_comb \loader|column4|and4|Y~0 (
// Equation(s):
// \loader|column4|and4|Y~0_combout  = ( \loader|column4|pos5|Q [1] & ( \loader|column4|pos5|Q [0] & ( (!\loader|column4|pos4|Q [0] & (!\loader|column4|pos4|Q [1] & \loader|column4|and0|Y~0_combout )) ) ) ) # ( !\loader|column4|pos5|Q [1] & ( 
// \loader|column4|pos5|Q [0] & ( (!\loader|column4|pos4|Q [0] & (!\loader|column4|pos4|Q [1] & \loader|column4|and0|Y~0_combout )) ) ) ) # ( \loader|column4|pos5|Q [1] & ( !\loader|column4|pos5|Q [0] & ( (!\loader|column4|pos4|Q [0] & 
// (!\loader|column4|pos4|Q [1] & \loader|column4|and0|Y~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\loader|column4|pos4|Q [0]),
	.datac(!\loader|column4|pos4|Q [1]),
	.datad(!\loader|column4|and0|Y~0_combout ),
	.datae(!\loader|column4|pos5|Q [1]),
	.dataf(!\loader|column4|pos5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and4|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and4|Y~0 .extended_lut = "off";
defparam \loader|column4|and4|Y~0 .lut_mask = 64'h000000C000C000C0;
defparam \loader|column4|and4|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y21_N8
dffeas \loader|column4|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column4|and4|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column4|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N47
dffeas \loader|column4|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column4|and3|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column4|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N45
cyclonev_lcell_comb \loader|column4|and3|Y~0 (
// Equation(s):
// \loader|column4|and3|Y~0_combout  = ( \loader|column4|and0|Y~0_combout  & ( (!\loader|column4|pos3|Q [0] & (!\loader|column4|pos3|Q [1] & ((\loader|column4|pos4|Q [0]) # (\loader|column4|pos4|Q [1])))) ) )

	.dataa(!\loader|column4|pos4|Q [1]),
	.datab(!\loader|column4|pos3|Q [0]),
	.datac(!\loader|column4|pos4|Q [0]),
	.datad(!\loader|column4|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column4|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and3|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and3|Y~0 .extended_lut = "off";
defparam \loader|column4|and3|Y~0 .lut_mask = 64'h000000004C004C00;
defparam \loader|column4|and3|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y21_N44
dffeas \loader|column4|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column4|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column4|and3|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column4|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N36
cyclonev_lcell_comb \loader|column5|pos3|Q[0]~0 (
// Equation(s):
// \loader|column5|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column5|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column5|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N12
cyclonev_lcell_comb \loader|column5|pos4|Q[0]~0 (
// Equation(s):
// \loader|column5|pos4|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column5|pos4|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column5|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N18
cyclonev_lcell_comb \loader|column5|pos5|Q[0]~0 (
// Equation(s):
// \loader|column5|pos5|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column5|pos5|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column5|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N41
dffeas \loader|column5|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column5|and5|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column5|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N39
cyclonev_lcell_comb \loader|column5|and5|Y~0 (
// Equation(s):
// \loader|column5|and5|Y~0_combout  = ( !\loader|column5|pos5|Q [1] & ( !\loader|column[1]~1_combout  & ( (!\loader|column5|pos5|Q [0] & (\loader|column[2]~2_combout  & (\loader|column[0]~0_combout  & !\controller|en_loading~combout ))) ) ) )

	.dataa(!\loader|column5|pos5|Q [0]),
	.datab(!\loader|column[2]~2_combout ),
	.datac(!\loader|column[0]~0_combout ),
	.datad(!\controller|en_loading~combout ),
	.datae(!\loader|column5|pos5|Q [1]),
	.dataf(!\loader|column[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and5|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and5|Y~0 .extended_lut = "off";
defparam \loader|column5|and5|Y~0 .lut_mask = 64'h0200000000000000;
defparam \loader|column5|and5|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N20
dffeas \loader|column5|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and5|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column5|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y21_N29
dffeas \loader|column5|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column5|and4|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column5|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N24
cyclonev_lcell_comb \loader|column5|and0|Y~0 (
// Equation(s):
// \loader|column5|and0|Y~0_combout  = ( \loader|column[2]~2_combout  & ( (!\loader|column[1]~1_combout  & (!\controller|en_loading~combout  & \loader|column[0]~0_combout )) ) )

	.dataa(!\loader|column[1]~1_combout ),
	.datab(gnd),
	.datac(!\controller|en_loading~combout ),
	.datad(!\loader|column[0]~0_combout ),
	.datae(gnd),
	.dataf(!\loader|column[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and0|Y~0 .extended_lut = "off";
defparam \loader|column5|and0|Y~0 .lut_mask = 64'h0000000000A000A0;
defparam \loader|column5|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N21
cyclonev_lcell_comb \loader|column5|and4|Y~0 (
// Equation(s):
// \loader|column5|and4|Y~0_combout  = ( \loader|column5|and0|Y~0_combout  & ( (!\loader|column5|pos4|Q [1] & (!\loader|column5|pos4|Q [0] & ((\loader|column5|pos5|Q [1]) # (\loader|column5|pos5|Q [0])))) ) )

	.dataa(!\loader|column5|pos5|Q [0]),
	.datab(!\loader|column5|pos5|Q [1]),
	.datac(!\loader|column5|pos4|Q [1]),
	.datad(!\loader|column5|pos4|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column5|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and4|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and4|Y~0 .extended_lut = "off";
defparam \loader|column5|and4|Y~0 .lut_mask = 64'h0000000070007000;
defparam \loader|column5|and4|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N14
dffeas \loader|column5|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and4|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column5|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y23_N14
dffeas \loader|column5|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column5|and3|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column5|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N51
cyclonev_lcell_comb \loader|column5|and3|Y~0 (
// Equation(s):
// \loader|column5|and3|Y~0_combout  = ( !\loader|column5|pos3|Q [0] & ( (!\loader|column5|pos3|Q [1] & (\loader|column5|and0|Y~0_combout  & ((\loader|column5|pos4|Q [1]) # (\loader|column5|pos4|Q [0])))) ) )

	.dataa(!\loader|column5|pos4|Q [0]),
	.datab(!\loader|column5|pos4|Q [1]),
	.datac(!\loader|column5|pos3|Q [1]),
	.datad(!\loader|column5|and0|Y~0_combout ),
	.datae(gnd),
	.dataf(!\loader|column5|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and3|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and3|Y~0 .extended_lut = "off";
defparam \loader|column5|and3|Y~0 .lut_mask = 64'h0070007000000000;
defparam \loader|column5|and3|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N38
dffeas \loader|column5|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and3|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column5|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N6
cyclonev_lcell_comb \victory|row3|op3|and1|Y~0 (
// Equation(s):
// \victory|row3|op3|and1|Y~0_combout  = ( \loader|column3|pos3|Q [0] & ( \loader|column5|pos3|Q [1] & ( (\loader|column4|pos3|Q [0] & (\loader|column5|pos3|Q [0] & (\loader|column4|pos3|Q [1] & \loader|column3|pos3|Q [1]))) ) ) ) # ( !\loader|column3|pos3|Q 
// [0] & ( \loader|column5|pos3|Q [1] & ( (!\loader|column4|pos3|Q [0] & (!\loader|column5|pos3|Q [0] & (\loader|column4|pos3|Q [1] & \loader|column3|pos3|Q [1]))) ) ) ) # ( \loader|column3|pos3|Q [0] & ( !\loader|column5|pos3|Q [1] & ( 
// (\loader|column4|pos3|Q [0] & (\loader|column5|pos3|Q [0] & (!\loader|column4|pos3|Q [1] & !\loader|column3|pos3|Q [1]))) ) ) ) # ( !\loader|column3|pos3|Q [0] & ( !\loader|column5|pos3|Q [1] & ( (!\loader|column4|pos3|Q [0] & (!\loader|column5|pos3|Q [0] 
// & (!\loader|column4|pos3|Q [1] & !\loader|column3|pos3|Q [1]))) ) ) )

	.dataa(!\loader|column4|pos3|Q [0]),
	.datab(!\loader|column5|pos3|Q [0]),
	.datac(!\loader|column4|pos3|Q [1]),
	.datad(!\loader|column3|pos3|Q [1]),
	.datae(!\loader|column3|pos3|Q [0]),
	.dataf(!\loader|column5|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row3|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row3|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|row3|op3|and1|Y~0 .lut_mask = 64'h8000100000080001;
defparam \victory|row3|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N48
cyclonev_lcell_comb \victory|row3|op3|and1|Y (
// Equation(s):
// \victory|row3|op3|and1|Y~combout  = ( \victory|row3|op3|and1|Y~0_combout  & ( (!\loader|column2|pos3|Q [1] & (!\loader|column3|pos3|Q [1] & (\loader|column2|pos3|Q [0] & \loader|column3|pos3|Q [0]))) # (\loader|column2|pos3|Q [1] & (\loader|column3|pos3|Q 
// [1] & (!\loader|column2|pos3|Q [0] $ (\loader|column3|pos3|Q [0])))) ) )

	.dataa(!\loader|column2|pos3|Q [1]),
	.datab(!\loader|column3|pos3|Q [1]),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(!\loader|column3|pos3|Q [0]),
	.datae(gnd),
	.dataf(!\victory|row3|op3|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row3|op3|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row3|op3|and1|Y .extended_lut = "off";
defparam \victory|row3|op3|and1|Y .lut_mask = 64'h0000000010091009;
defparam \victory|row3|op3|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N12
cyclonev_lcell_comb \loader|column6|pos5|Q[0]~0 (
// Equation(s):
// \loader|column6|pos5|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(!\current|Q~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column6|pos5|Q[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \loader|column6|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N14
dffeas \loader|column6|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column6|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column6|and5|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column6|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N54
cyclonev_lcell_comb \loader|column6|and5|Y~0 (
// Equation(s):
// \loader|column6|and5|Y~0_combout  = ( !\loader|column6|pos5|Q [1] & ( !\loader|column[0]~0_combout  & ( (\loader|column[1]~1_combout  & (!\loader|column6|pos5|Q [0] & (!\controller|en_loading~combout  & \loader|column[2]~2_combout ))) ) ) )

	.dataa(!\loader|column[1]~1_combout ),
	.datab(!\loader|column6|pos5|Q [0]),
	.datac(!\controller|en_loading~combout ),
	.datad(!\loader|column[2]~2_combout ),
	.datae(!\loader|column6|pos5|Q [1]),
	.dataf(!\loader|column[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and5|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and5|Y~0 .extended_lut = "off";
defparam \loader|column6|and5|Y~0 .lut_mask = 64'h0040000000000000;
defparam \loader|column6|and5|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N56
dffeas \loader|column6|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column6|and5|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column6|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N51
cyclonev_lcell_comb \victory|row5|op4|and1|Y~0 (
// Equation(s):
// \victory|row5|op4|and1|Y~0_combout  = ( \loader|column3|pos5|Q [0] & ( \loader|column3|pos5|Q [1] & ( (!\loader|column5|pos5|Q [1] & (!\loader|column6|pos5|Q [1] & (!\loader|column6|pos5|Q [0] $ (\loader|column5|pos5|Q [0])))) # (\loader|column5|pos5|Q 
// [1] & (\loader|column6|pos5|Q [1] & (!\loader|column6|pos5|Q [0] $ (\loader|column5|pos5|Q [0])))) ) ) ) # ( !\loader|column3|pos5|Q [0] & ( \loader|column3|pos5|Q [1] & ( (!\loader|column5|pos5|Q [1] & (!\loader|column6|pos5|Q [1] & 
// (!\loader|column6|pos5|Q [0] $ (\loader|column5|pos5|Q [0])))) # (\loader|column5|pos5|Q [1] & (\loader|column6|pos5|Q [1] & (!\loader|column6|pos5|Q [0] $ (\loader|column5|pos5|Q [0])))) ) ) ) # ( \loader|column3|pos5|Q [0] & ( !\loader|column3|pos5|Q 
// [1] & ( (!\loader|column5|pos5|Q [1] & (!\loader|column6|pos5|Q [1] & (!\loader|column6|pos5|Q [0] $ (\loader|column5|pos5|Q [0])))) # (\loader|column5|pos5|Q [1] & (\loader|column6|pos5|Q [1] & (!\loader|column6|pos5|Q [0] $ (\loader|column5|pos5|Q 
// [0])))) ) ) )

	.dataa(!\loader|column5|pos5|Q [1]),
	.datab(!\loader|column6|pos5|Q [1]),
	.datac(!\loader|column6|pos5|Q [0]),
	.datad(!\loader|column5|pos5|Q [0]),
	.datae(!\loader|column3|pos5|Q [0]),
	.dataf(!\loader|column3|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op4|and1|Y~0 .extended_lut = "off";
defparam \victory|row5|op4|and1|Y~0 .lut_mask = 64'h0000900990099009;
defparam \victory|row5|op4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N42
cyclonev_lcell_comb \loader|column1|pos5|Q[0]~0 (
// Equation(s):
// \loader|column1|pos5|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column1|pos5|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column1|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N44
dffeas \loader|column1|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column1|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N48
cyclonev_lcell_comb \loader|column1|and5|Y (
// Equation(s):
// \loader|column1|and5|Y~combout  = ( !\loader|column[2]~2_combout  & ( !\loader|column[1]~1_combout  & ( (\loader|column[0]~0_combout  & (!\loader|column1|pos5|Q [0] & (!\loader|column1|pos5|Q [1] & !\controller|en_loading~combout ))) ) ) )

	.dataa(!\loader|column[0]~0_combout ),
	.datab(!\loader|column1|pos5|Q [0]),
	.datac(!\loader|column1|pos5|Q [1]),
	.datad(!\controller|en_loading~combout ),
	.datae(!\loader|column[2]~2_combout ),
	.dataf(!\loader|column[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and5|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and5|Y .extended_lut = "off";
defparam \loader|column1|and5|Y .lut_mask = 64'h4000000000000000;
defparam \loader|column1|and5|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N56
dffeas \loader|column1|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column1|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column1|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N45
cyclonev_lcell_comb \victory|row5|op1|and1|Y~0 (
// Equation(s):
// \victory|row5|op1|and1|Y~0_combout  = ( \loader|column1|pos5|Q [0] & ( \loader|column2|pos5|Q [0] & ( (\loader|column3|pos5|Q [0] & ((!\loader|column2|pos5|Q [1] & (!\loader|column3|pos5|Q [1] & !\loader|column1|pos5|Q [1])) # (\loader|column2|pos5|Q [1] 
// & (\loader|column3|pos5|Q [1] & \loader|column1|pos5|Q [1])))) ) ) ) # ( !\loader|column1|pos5|Q [0] & ( !\loader|column2|pos5|Q [0] & ( (!\loader|column3|pos5|Q [0] & ((!\loader|column2|pos5|Q [1] & (!\loader|column3|pos5|Q [1] & !\loader|column1|pos5|Q 
// [1])) # (\loader|column2|pos5|Q [1] & (\loader|column3|pos5|Q [1] & \loader|column1|pos5|Q [1])))) ) ) )

	.dataa(!\loader|column3|pos5|Q [0]),
	.datab(!\loader|column2|pos5|Q [1]),
	.datac(!\loader|column3|pos5|Q [1]),
	.datad(!\loader|column1|pos5|Q [1]),
	.datae(!\loader|column1|pos5|Q [0]),
	.dataf(!\loader|column2|pos5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|row5|op1|and1|Y~0 .lut_mask = 64'h8002000000004001;
defparam \victory|row5|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N54
cyclonev_lcell_comb \victory|row5|op3|and1|Y~1 (
// Equation(s):
// \victory|row5|op3|and1|Y~1_combout  = ( \loader|column3|pos5|Q [1] & ( (\loader|column2|pos5|Q [1] & (!\loader|column2|pos5|Q [0] $ (\loader|column3|pos5|Q [0]))) ) ) # ( !\loader|column3|pos5|Q [1] & ( (!\loader|column2|pos5|Q [1] & 
// (\loader|column2|pos5|Q [0] & \loader|column3|pos5|Q [0])) ) )

	.dataa(gnd),
	.datab(!\loader|column2|pos5|Q [1]),
	.datac(!\loader|column2|pos5|Q [0]),
	.datad(!\loader|column3|pos5|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column3|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|row5|op3|and1|Y~1 .lut_mask = 64'h000C000C30033003;
defparam \victory|row5|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \victory|row5|op3|and1|Y~0 (
// Equation(s):
// \victory|row5|op3|and1|Y~0_combout  = ( \loader|column5|pos5|Q [1] & ( (\loader|column4|pos5|Q [1] & (!\loader|column4|pos5|Q [0] $ (\loader|column5|pos5|Q [0]))) ) ) # ( !\loader|column5|pos5|Q [1] & ( (!\loader|column4|pos5|Q [1] & 
// (!\loader|column4|pos5|Q [0] $ (\loader|column5|pos5|Q [0]))) ) )

	.dataa(!\loader|column4|pos5|Q [1]),
	.datab(!\loader|column4|pos5|Q [0]),
	.datac(!\loader|column5|pos5|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column5|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|row5|op3|and1|Y~0 .lut_mask = 64'h8282828241414141;
defparam \victory|row5|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N57
cyclonev_lcell_comb \victory|row5|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|row5|op2|empty1|Equal0~0_combout  = (!\loader|column1|pos5|Q [1] & !\loader|column1|pos5|Q [0])

	.dataa(!\loader|column1|pos5|Q [1]),
	.datab(gnd),
	.datac(!\loader|column1|pos5|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|row5|op2|empty1|Equal0~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \victory|row5|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N9
cyclonev_lcell_comb \victory|row5|op2|and1|Y~0 (
// Equation(s):
// \victory|row5|op2|and1|Y~0_combout  = ( \loader|column3|pos5|Q [1] & ( (\loader|column4|pos5|Q [1] & (!\loader|column4|pos5|Q [0] $ (\loader|column3|pos5|Q [0]))) ) ) # ( !\loader|column3|pos5|Q [1] & ( (!\loader|column4|pos5|Q [1] & 
// (!\loader|column4|pos5|Q [0] $ (\loader|column3|pos5|Q [0]))) ) )

	.dataa(!\loader|column4|pos5|Q [1]),
	.datab(!\loader|column4|pos5|Q [0]),
	.datac(!\loader|column3|pos5|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column3|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|row5|op2|and1|Y~0 .lut_mask = 64'h8282828241414141;
defparam \victory|row5|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N42
cyclonev_lcell_comb \controller|next_state.0110~4 (
// Equation(s):
// \controller|next_state.0110~4_combout  = ( \victory|row5|op2|empty1|Equal0~0_combout  & ( \victory|row5|op2|and1|Y~0_combout  & ( (\victory|row5|op3|and1|Y~0_combout  & ((\victory|row5|op3|and1|Y~1_combout ) # (\victory|row5|op4|and1|Y~0_combout ))) ) ) ) 
// # ( !\victory|row5|op2|empty1|Equal0~0_combout  & ( \victory|row5|op2|and1|Y~0_combout  & ( ((\victory|row5|op3|and1|Y~0_combout  & ((\victory|row5|op3|and1|Y~1_combout ) # (\victory|row5|op4|and1|Y~0_combout )))) # (\victory|row5|op1|and1|Y~0_combout ) ) 
// ) )

	.dataa(!\victory|row5|op4|and1|Y~0_combout ),
	.datab(!\victory|row5|op1|and1|Y~0_combout ),
	.datac(!\victory|row5|op3|and1|Y~1_combout ),
	.datad(!\victory|row5|op3|and1|Y~0_combout ),
	.datae(!\victory|row5|op2|empty1|Equal0~0_combout ),
	.dataf(!\victory|row5|op2|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~4 .extended_lut = "off";
defparam \controller|next_state.0110~4 .lut_mask = 64'h00000000337F005F;
defparam \controller|next_state.0110~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N0
cyclonev_lcell_comb \loader|column0|pos3|Q[0]~0 (
// Equation(s):
// \loader|column0|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column0|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column0|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N24
cyclonev_lcell_comb \loader|column0|pos4|Q[0]~0 (
// Equation(s):
// \loader|column0|pos4|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(!\current|Q~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column0|pos4|Q[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \loader|column0|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N3
cyclonev_lcell_comb \loader|column0|pos5|Q[0]~0 (
// Equation(s):
// \loader|column0|pos5|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|pos5|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|pos5|Q[0]~0 .extended_lut = "off";
defparam \loader|column0|pos5|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column0|pos5|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N30
cyclonev_lcell_comb \loader|column0|and0|Y~0 (
// Equation(s):
// \loader|column0|and0|Y~0_combout  = ( \jugada1[0]~input_o  & ( \loader|lfsr [0] & ( (!\loader|lfsr[1]~DUPLICATE_q  & \controller|state.0011~q ) ) ) ) # ( !\jugada1[0]~input_o  & ( \loader|lfsr [0] & ( (!\controller|state.0011~q  & (!\jugada1[1]~input_o )) 
// # (\controller|state.0011~q  & ((!\loader|lfsr[1]~DUPLICATE_q ))) ) ) ) # ( \jugada1[0]~input_o  & ( !\loader|lfsr [0] & ( (\loader|lfsr [2] & (\loader|lfsr[1]~DUPLICATE_q  & \controller|state.0011~q )) ) ) ) # ( !\jugada1[0]~input_o  & ( !\loader|lfsr 
// [0] & ( (!\controller|state.0011~q  & (!\jugada1[1]~input_o )) # (\controller|state.0011~q  & (((\loader|lfsr [2] & \loader|lfsr[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\jugada1[1]~input_o ),
	.datab(!\loader|lfsr [2]),
	.datac(!\loader|lfsr[1]~DUPLICATE_q ),
	.datad(!\controller|state.0011~q ),
	.datae(!\jugada1[0]~input_o ),
	.dataf(!\loader|lfsr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and0|Y~0 .extended_lut = "off";
defparam \loader|column0|and0|Y~0 .lut_mask = 64'hAA030003AAF000F0;
defparam \loader|column0|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N2
dffeas \loader|column0|pos5|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column0|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos5|Q[1] .is_wysiwyg = "true";
defparam \loader|column0|pos5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N0
cyclonev_lcell_comb \loader|column0|and5|Y (
// Equation(s):
// \loader|column0|and5|Y~combout  = ( \loader|column3|and0|Y~0_combout  & ( (\loader|column0|and0|Y~0_combout  & (!\loader|column0|pos5|Q [0] & !\loader|column0|pos5|Q [1])) ) )

	.dataa(!\loader|column0|and0|Y~0_combout ),
	.datab(gnd),
	.datac(!\loader|column0|pos5|Q [0]),
	.datad(!\loader|column0|pos5|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and5|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and5|Y .extended_lut = "off";
defparam \loader|column0|and5|Y .lut_mask = 64'h0000000050005000;
defparam \loader|column0|and5|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N5
dffeas \loader|column0|pos5|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column0|pos5|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column0|and5|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos5|Q[0] .is_wysiwyg = "true";
defparam \loader|column0|pos5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N50
dffeas \loader|column0|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column0|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column0|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N48
cyclonev_lcell_comb \loader|column0|and4|Y (
// Equation(s):
// \loader|column0|and4|Y~combout  = ( !\loader|column0|pos4|Q [1] & ( !\loader|column0|pos4|Q [0] & ( (\loader|column3|and0|Y~0_combout  & (\loader|column0|and0|Y~0_combout  & ((\loader|column0|pos5|Q [1]) # (\loader|column0|pos5|Q [0])))) ) ) )

	.dataa(!\loader|column3|and0|Y~0_combout ),
	.datab(!\loader|column0|pos5|Q [0]),
	.datac(!\loader|column0|and0|Y~0_combout ),
	.datad(!\loader|column0|pos5|Q [1]),
	.datae(!\loader|column0|pos4|Q [1]),
	.dataf(!\loader|column0|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and4|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and4|Y .extended_lut = "off";
defparam \loader|column0|and4|Y .lut_mask = 64'h0105000000000000;
defparam \loader|column0|and4|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N26
dffeas \loader|column0|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column0|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column0|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column0|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N53
dffeas \loader|column0|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column0|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column0|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N0
cyclonev_lcell_comb \loader|column0|and3|Y (
// Equation(s):
// \loader|column0|and3|Y~combout  = ( !\loader|column0|pos3|Q [0] & ( \loader|column0|pos4|Q [1] & ( (\loader|column0|and0|Y~0_combout  & (\loader|column3|and0|Y~0_combout  & !\loader|column0|pos3|Q [1])) ) ) ) # ( !\loader|column0|pos3|Q [0] & ( 
// !\loader|column0|pos4|Q [1] & ( (\loader|column0|pos4|Q [0] & (\loader|column0|and0|Y~0_combout  & (\loader|column3|and0|Y~0_combout  & !\loader|column0|pos3|Q [1]))) ) ) )

	.dataa(!\loader|column0|pos4|Q [0]),
	.datab(!\loader|column0|and0|Y~0_combout ),
	.datac(!\loader|column3|and0|Y~0_combout ),
	.datad(!\loader|column0|pos3|Q [1]),
	.datae(!\loader|column0|pos3|Q [0]),
	.dataf(!\loader|column0|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and3|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and3|Y .extended_lut = "off";
defparam \loader|column0|and3|Y .lut_mask = 64'h0100000003000000;
defparam \loader|column0|and3|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N2
dffeas \loader|column0|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column0|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column0|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column0|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N3
cyclonev_lcell_comb \victory|col0|op2|and1|Y~0 (
// Equation(s):
// \victory|col0|op2|and1|Y~0_combout  = ( \loader|column0|pos4|Q [0] & ( (\loader|column0|pos3|Q [0] & (!\loader|column0|pos4|Q [1] $ (\loader|column0|pos3|Q [1]))) ) ) # ( !\loader|column0|pos4|Q [0] & ( (!\loader|column0|pos3|Q [0] & 
// (!\loader|column0|pos4|Q [1] $ (\loader|column0|pos3|Q [1]))) ) )

	.dataa(!\loader|column0|pos3|Q [0]),
	.datab(!\loader|column0|pos4|Q [1]),
	.datac(!\loader|column0|pos3|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column0|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col0|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col0|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col0|op2|and1|Y~0 .lut_mask = 64'h8282828241414141;
defparam \victory|col0|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N42
cyclonev_lcell_comb \loader|column0|pos2|Q[0]~0 (
// Equation(s):
// \loader|column0|pos2|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(!\current|Q~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column0|pos2|Q[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \loader|column0|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N11
dffeas \loader|column0|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column0|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column0|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N18
cyclonev_lcell_comb \loader|column0|and2|Y (
// Equation(s):
// \loader|column0|and2|Y~combout  = ( \loader|column0|pos3|Q [0] & ( \loader|column0|and0|Y~0_combout  & ( (!\loader|column0|pos2|Q [0] & (\loader|column3|and0|Y~0_combout  & !\loader|column0|pos2|Q [1])) ) ) ) # ( !\loader|column0|pos3|Q [0] & ( 
// \loader|column0|and0|Y~0_combout  & ( (\loader|column0|pos3|Q [1] & (!\loader|column0|pos2|Q [0] & (\loader|column3|and0|Y~0_combout  & !\loader|column0|pos2|Q [1]))) ) ) )

	.dataa(!\loader|column0|pos3|Q [1]),
	.datab(!\loader|column0|pos2|Q [0]),
	.datac(!\loader|column3|and0|Y~0_combout ),
	.datad(!\loader|column0|pos2|Q [1]),
	.datae(!\loader|column0|pos3|Q [0]),
	.dataf(!\loader|column0|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and2|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and2|Y .extended_lut = "off";
defparam \loader|column0|and2|Y .lut_mask = 64'h0000000004000C00;
defparam \loader|column0|and2|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N44
dffeas \loader|column0|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column0|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column0|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column0|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N15
cyclonev_lcell_comb \victory|col0|op3|and1|Y~1 (
// Equation(s):
// \victory|col0|op3|and1|Y~1_combout  = ( \loader|column0|pos2|Q [1] & ( (\loader|column0|pos3|Q [1] & (!\loader|column0|pos3|Q [0] $ (\loader|column0|pos2|Q [0]))) ) ) # ( !\loader|column0|pos2|Q [1] & ( (\loader|column0|pos3|Q [0] & 
// (!\loader|column0|pos3|Q [1] & \loader|column0|pos2|Q [0])) ) )

	.dataa(!\loader|column0|pos3|Q [0]),
	.datab(!\loader|column0|pos3|Q [1]),
	.datac(!\loader|column0|pos2|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column0|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col0|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col0|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col0|op3|and1|Y~1 .lut_mask = 64'h0404040421212121;
defparam \victory|col0|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N45
cyclonev_lcell_comb \loader|column0|pos1|Q[0]~0 (
// Equation(s):
// \loader|column0|pos1|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column0|pos1|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column0|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N56
dffeas \loader|column0|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column0|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column0|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N54
cyclonev_lcell_comb \loader|column0|and1|Y (
// Equation(s):
// \loader|column0|and1|Y~combout  = ( !\loader|column0|pos1|Q [1] & ( \loader|column3|and0|Y~0_combout  & ( (\loader|column0|and0|Y~0_combout  & (!\loader|column0|pos1|Q [0] & ((\loader|column0|pos2|Q [1]) # (\loader|column0|pos2|Q [0])))) ) ) )

	.dataa(!\loader|column0|and0|Y~0_combout ),
	.datab(!\loader|column0|pos1|Q [0]),
	.datac(!\loader|column0|pos2|Q [0]),
	.datad(!\loader|column0|pos2|Q [1]),
	.datae(!\loader|column0|pos1|Q [1]),
	.dataf(!\loader|column3|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and1|Y .extended_lut = "off";
defparam \loader|column0|and1|Y .lut_mask = 64'h0000000004440000;
defparam \loader|column0|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N47
dffeas \loader|column0|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column0|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column0|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column0|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N27
cyclonev_lcell_comb \victory|col0|op1|and1|Y~0 (
// Equation(s):
// \victory|col0|op1|and1|Y~0_combout  = ( \loader|column0|pos2|Q [0] & ( \loader|column0|pos1|Q [1] & ( (\loader|column0|pos3|Q [0] & (\loader|column0|pos2|Q [1] & (\loader|column0|pos3|Q [1] & \loader|column0|pos1|Q [0]))) ) ) ) # ( !\loader|column0|pos2|Q 
// [0] & ( \loader|column0|pos1|Q [1] & ( (!\loader|column0|pos3|Q [0] & (\loader|column0|pos2|Q [1] & (\loader|column0|pos3|Q [1] & !\loader|column0|pos1|Q [0]))) ) ) ) # ( \loader|column0|pos2|Q [0] & ( !\loader|column0|pos1|Q [1] & ( 
// (\loader|column0|pos3|Q [0] & (!\loader|column0|pos2|Q [1] & (!\loader|column0|pos3|Q [1] & \loader|column0|pos1|Q [0]))) ) ) ) # ( !\loader|column0|pos2|Q [0] & ( !\loader|column0|pos1|Q [1] & ( (!\loader|column0|pos3|Q [0] & (!\loader|column0|pos2|Q [1] 
// & (!\loader|column0|pos3|Q [1] & !\loader|column0|pos1|Q [0]))) ) ) )

	.dataa(!\loader|column0|pos3|Q [0]),
	.datab(!\loader|column0|pos2|Q [1]),
	.datac(!\loader|column0|pos3|Q [1]),
	.datad(!\loader|column0|pos1|Q [0]),
	.datae(!\loader|column0|pos2|Q [0]),
	.dataf(!\loader|column0|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col0|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col0|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col0|op1|and1|Y~0 .lut_mask = 64'h8000004002000001;
defparam \victory|col0|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N24
cyclonev_lcell_comb \loader|column0|pos0|Q[0]~0 (
// Equation(s):
// \loader|column0|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column0|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column0|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N26
dffeas \loader|column0|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column0|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column0|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column0|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N12
cyclonev_lcell_comb \loader|column0|and0|Y (
// Equation(s):
// \loader|column0|and0|Y~combout  = ( !\loader|column0|pos0|Q [1] & ( \loader|column0|and0|Y~0_combout  & ( (!\loader|column0|pos0|Q [0] & (\loader|column3|and0|Y~0_combout  & ((\loader|column0|pos1|Q [1]) # (\loader|column0|pos1|Q [0])))) ) ) )

	.dataa(!\loader|column0|pos0|Q [0]),
	.datab(!\loader|column0|pos1|Q [0]),
	.datac(!\loader|column0|pos1|Q [1]),
	.datad(!\loader|column3|and0|Y~0_combout ),
	.datae(!\loader|column0|pos0|Q [1]),
	.dataf(!\loader|column0|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column0|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column0|and0|Y .extended_lut = "off";
defparam \loader|column0|and0|Y .lut_mask = 64'h00000000002A0000;
defparam \loader|column0|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y24_N14
dffeas \loader|column0|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column0|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column0|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column0|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column0|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N33
cyclonev_lcell_comb \victory|col0|op1|and1|Y~1 (
// Equation(s):
// \victory|col0|op1|and1|Y~1_combout  = ( \loader|column0|pos1|Q [0] & ( \loader|column0|pos0|Q [0] & ( !\loader|column0|pos1|Q [1] $ (\loader|column0|pos0|Q [1]) ) ) ) # ( !\loader|column0|pos1|Q [0] & ( !\loader|column0|pos0|Q [0] & ( 
// (\loader|column0|pos1|Q [1] & \loader|column0|pos0|Q [1]) ) ) )

	.dataa(!\loader|column0|pos1|Q [1]),
	.datab(gnd),
	.datac(!\loader|column0|pos0|Q [1]),
	.datad(gnd),
	.datae(!\loader|column0|pos1|Q [0]),
	.dataf(!\loader|column0|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col0|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col0|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col0|op1|and1|Y~1 .lut_mask = 64'h050500000000A5A5;
defparam \victory|col0|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N33
cyclonev_lcell_comb \victory|col0|op3|and1|Y~0 (
// Equation(s):
// \victory|col0|op3|and1|Y~0_combout  = ( \loader|column0|pos5|Q [1] & ( \loader|column0|pos4|Q [0] & ( (\loader|column0|pos4|Q [1] & \loader|column0|pos5|Q [0]) ) ) ) # ( !\loader|column0|pos5|Q [1] & ( \loader|column0|pos4|Q [0] & ( 
// (!\loader|column0|pos4|Q [1] & \loader|column0|pos5|Q [0]) ) ) ) # ( \loader|column0|pos5|Q [1] & ( !\loader|column0|pos4|Q [0] & ( (\loader|column0|pos4|Q [1] & !\loader|column0|pos5|Q [0]) ) ) ) # ( !\loader|column0|pos5|Q [1] & ( 
// !\loader|column0|pos4|Q [0] & ( (!\loader|column0|pos4|Q [1] & !\loader|column0|pos5|Q [0]) ) ) )

	.dataa(!\loader|column0|pos4|Q [1]),
	.datab(gnd),
	.datac(!\loader|column0|pos5|Q [0]),
	.datad(gnd),
	.datae(!\loader|column0|pos5|Q [1]),
	.dataf(!\loader|column0|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col0|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col0|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col0|op3|and1|Y~0 .lut_mask = 64'hA0A050500A0A0505;
defparam \victory|col0|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N48
cyclonev_lcell_comb \victory|col0|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col0|op2|empty1|Equal0~0_combout  = ( !\loader|column0|pos1|Q [0] & ( !\loader|column0|pos1|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\loader|column0|pos1|Q [1]),
	.datad(gnd),
	.datae(!\loader|column0|pos1|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col0|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col0|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col0|op2|empty1|Equal0~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \victory|col0|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N30
cyclonev_lcell_comb \controller|next_state.0110~1 (
// Equation(s):
// \controller|next_state.0110~1_combout  = ( \victory|col0|op3|and1|Y~0_combout  & ( \victory|col0|op2|empty1|Equal0~0_combout  & ( (!\victory|col0|op2|and1|Y~0_combout  & (((\victory|col0|op1|and1|Y~0_combout  & \victory|col0|op1|and1|Y~1_combout )))) # 
// (\victory|col0|op2|and1|Y~0_combout  & (((\victory|col0|op1|and1|Y~0_combout  & \victory|col0|op1|and1|Y~1_combout )) # (\victory|col0|op3|and1|Y~1_combout ))) ) ) ) # ( !\victory|col0|op3|and1|Y~0_combout  & ( \victory|col0|op2|empty1|Equal0~0_combout  & 
// ( (\victory|col0|op1|and1|Y~0_combout  & \victory|col0|op1|and1|Y~1_combout ) ) ) ) # ( \victory|col0|op3|and1|Y~0_combout  & ( !\victory|col0|op2|empty1|Equal0~0_combout  & ( (!\victory|col0|op2|and1|Y~0_combout  & (((\victory|col0|op1|and1|Y~0_combout  
// & \victory|col0|op1|and1|Y~1_combout )))) # (\victory|col0|op2|and1|Y~0_combout  & (((\victory|col0|op1|and1|Y~0_combout )) # (\victory|col0|op3|and1|Y~1_combout ))) ) ) ) # ( !\victory|col0|op3|and1|Y~0_combout  & ( 
// !\victory|col0|op2|empty1|Equal0~0_combout  & ( (\victory|col0|op1|and1|Y~0_combout  & ((\victory|col0|op1|and1|Y~1_combout ) # (\victory|col0|op2|and1|Y~0_combout ))) ) ) )

	.dataa(!\victory|col0|op2|and1|Y~0_combout ),
	.datab(!\victory|col0|op3|and1|Y~1_combout ),
	.datac(!\victory|col0|op1|and1|Y~0_combout ),
	.datad(!\victory|col0|op1|and1|Y~1_combout ),
	.datae(!\victory|col0|op3|and1|Y~0_combout ),
	.dataf(!\victory|col0|op2|empty1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~1 .extended_lut = "off";
defparam \controller|next_state.0110~1 .lut_mask = 64'h050F151F000F111F;
defparam \controller|next_state.0110~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N30
cyclonev_lcell_comb \loader|column2|pos2|Q[0]~0 (
// Equation(s):
// \loader|column2|pos2|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(!\current|Q~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column2|pos2|Q[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \loader|column2|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N32
dffeas \loader|column2|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column2|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N24
cyclonev_lcell_comb \loader|column2|and2|Y (
// Equation(s):
// \loader|column2|and2|Y~combout  = ( \loader|column2|pos3|Q [1] & ( \loader|column2|and0|Y~0_combout  & ( (!\loader|column2|pos2|Q [1] & !\loader|column2|pos2|Q [0]) ) ) ) # ( !\loader|column2|pos3|Q [1] & ( \loader|column2|and0|Y~0_combout  & ( 
// (!\loader|column2|pos2|Q [1] & (\loader|column2|pos3|Q [0] & !\loader|column2|pos2|Q [0])) ) ) )

	.dataa(!\loader|column2|pos2|Q [1]),
	.datab(!\loader|column2|pos3|Q [0]),
	.datac(!\loader|column2|pos2|Q [0]),
	.datad(gnd),
	.datae(!\loader|column2|pos3|Q [1]),
	.dataf(!\loader|column2|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and2|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and2|Y .extended_lut = "off";
defparam \loader|column2|and2|Y .lut_mask = 64'h000000002020A0A0;
defparam \loader|column2|and2|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N38
dffeas \loader|column2|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column2|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column2|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N24
cyclonev_lcell_comb \loader|column2|pos1|Q[0]~0 (
// Equation(s):
// \loader|column2|pos1|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current|Q~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column2|pos1|Q[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \loader|column2|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N26
dffeas \loader|column2|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column2|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N27
cyclonev_lcell_comb \loader|column2|and1|Y (
// Equation(s):
// \loader|column2|and1|Y~combout  = ( !\loader|column2|pos1|Q [0] & ( (\loader|column2|and0|Y~0_combout  & (!\loader|column2|pos1|Q [1] & ((\loader|column2|pos2|Q [0]) # (\loader|column2|pos2|Q [1])))) ) )

	.dataa(!\loader|column2|pos2|Q [1]),
	.datab(!\loader|column2|pos2|Q [0]),
	.datac(!\loader|column2|and0|Y~0_combout ),
	.datad(!\loader|column2|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and1|Y .extended_lut = "off";
defparam \loader|column2|and1|Y .lut_mask = 64'h0700070000000000;
defparam \loader|column2|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N29
dffeas \loader|column2|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column2|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column2|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N39
cyclonev_lcell_comb \victory|col2|op1|and1|Y~0 (
// Equation(s):
// \victory|col2|op1|and1|Y~0_combout  = ( \loader|column2|pos2|Q [1] & ( \loader|column2|pos1|Q [0] & ( (\loader|column2|pos1|Q [1] & (\loader|column2|pos3|Q [1] & (\loader|column2|pos2|Q [0] & \loader|column2|pos3|Q [0]))) ) ) ) # ( !\loader|column2|pos2|Q 
// [1] & ( \loader|column2|pos1|Q [0] & ( (!\loader|column2|pos1|Q [1] & (!\loader|column2|pos3|Q [1] & (\loader|column2|pos2|Q [0] & \loader|column2|pos3|Q [0]))) ) ) ) # ( \loader|column2|pos2|Q [1] & ( !\loader|column2|pos1|Q [0] & ( 
// (\loader|column2|pos1|Q [1] & (\loader|column2|pos3|Q [1] & (!\loader|column2|pos2|Q [0] & !\loader|column2|pos3|Q [0]))) ) ) ) # ( !\loader|column2|pos2|Q [1] & ( !\loader|column2|pos1|Q [0] & ( (!\loader|column2|pos1|Q [1] & (!\loader|column2|pos3|Q [1] 
// & (!\loader|column2|pos2|Q [0] & !\loader|column2|pos3|Q [0]))) ) ) )

	.dataa(!\loader|column2|pos1|Q [1]),
	.datab(!\loader|column2|pos3|Q [1]),
	.datac(!\loader|column2|pos2|Q [0]),
	.datad(!\loader|column2|pos3|Q [0]),
	.datae(!\loader|column2|pos2|Q [1]),
	.dataf(!\loader|column2|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col2|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col2|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col2|op1|and1|Y~0 .lut_mask = 64'h8000100000080001;
defparam \victory|col2|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N33
cyclonev_lcell_comb \victory|col2|op3|and1|Y~1 (
// Equation(s):
// \victory|col2|op3|and1|Y~1_combout  = ( \loader|column2|pos2|Q [0] & ( (\loader|column2|pos3|Q [0] & (!\loader|column2|pos3|Q [1] $ (\loader|column2|pos2|Q [1]))) ) ) # ( !\loader|column2|pos2|Q [0] & ( (\loader|column2|pos3|Q [1] & 
// (!\loader|column2|pos3|Q [0] & \loader|column2|pos2|Q [1])) ) )

	.dataa(!\loader|column2|pos3|Q [1]),
	.datab(gnd),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(!\loader|column2|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col2|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col2|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col2|op3|and1|Y~1 .lut_mask = 64'h005000500A050A05;
defparam \victory|col2|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N15
cyclonev_lcell_comb \victory|col2|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col2|op2|empty1|Equal0~0_combout  = ( !\loader|column2|pos1|Q [1] & ( !\loader|column2|pos1|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\loader|column2|pos1|Q [1]),
	.dataf(!\loader|column2|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col2|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col2|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col2|op2|empty1|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \victory|col2|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N27
cyclonev_lcell_comb \victory|col2|op2|and1|Y~0 (
// Equation(s):
// \victory|col2|op2|and1|Y~0_combout  = ( \loader|column2|pos4|Q [0] & ( (\loader|column2|pos3|Q [0] & (!\loader|column2|pos3|Q [1] $ (\loader|column2|pos4|Q [1]))) ) ) # ( !\loader|column2|pos4|Q [0] & ( (!\loader|column2|pos3|Q [0] & 
// (!\loader|column2|pos3|Q [1] $ (\loader|column2|pos4|Q [1]))) ) )

	.dataa(!\loader|column2|pos3|Q [0]),
	.datab(gnd),
	.datac(!\loader|column2|pos3|Q [1]),
	.datad(!\loader|column2|pos4|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col2|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col2|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col2|op2|and1|Y~0 .lut_mask = 64'hA00AA00A50055005;
defparam \victory|col2|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N57
cyclonev_lcell_comb \victory|col2|op3|and1|Y~0 (
// Equation(s):
// \victory|col2|op3|and1|Y~0_combout  = ( \loader|column2|pos5|Q [1] & ( (\loader|column2|pos4|Q [1] & (!\loader|column2|pos4|Q [0] $ (\loader|column2|pos5|Q [0]))) ) ) # ( !\loader|column2|pos5|Q [1] & ( (!\loader|column2|pos4|Q [1] & 
// (!\loader|column2|pos4|Q [0] $ (\loader|column2|pos5|Q [0]))) ) )

	.dataa(!\loader|column2|pos4|Q [0]),
	.datab(!\loader|column2|pos4|Q [1]),
	.datac(!\loader|column2|pos5|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column2|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col2|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col2|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col2|op3|and1|Y~0 .lut_mask = 64'h8484848421212121;
defparam \victory|col2|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N24
cyclonev_lcell_comb \loader|column2|pos0|Q[0]~0 (
// Equation(s):
// \loader|column2|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column2|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column2|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N26
dffeas \loader|column2|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column2|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column2|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column2|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N21
cyclonev_lcell_comb \loader|column2|and0|Y (
// Equation(s):
// \loader|column2|and0|Y~combout  = ( !\loader|column2|pos0|Q [0] & ( (!\loader|column2|pos0|Q [1] & (\loader|column2|and0|Y~0_combout  & ((\loader|column2|pos1|Q [1]) # (\loader|column2|pos1|Q [0])))) ) )

	.dataa(!\loader|column2|pos0|Q [1]),
	.datab(!\loader|column2|pos1|Q [0]),
	.datac(!\loader|column2|pos1|Q [1]),
	.datad(!\loader|column2|and0|Y~0_combout ),
	.datae(gnd),
	.dataf(!\loader|column2|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column2|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column2|and0|Y .extended_lut = "off";
defparam \loader|column2|and0|Y .lut_mask = 64'h002A002A00000000;
defparam \loader|column2|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N29
dffeas \loader|column2|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column2|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column2|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column2|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column2|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N30
cyclonev_lcell_comb \victory|col2|op1|and1|Y~1 (
// Equation(s):
// \victory|col2|op1|and1|Y~1_combout  = ( \loader|column2|pos1|Q [0] & ( (\loader|column2|pos0|Q [0] & (!\loader|column2|pos0|Q [1] $ (\loader|column2|pos1|Q [1]))) ) ) # ( !\loader|column2|pos1|Q [0] & ( (\loader|column2|pos0|Q [1] & 
// (!\loader|column2|pos0|Q [0] & \loader|column2|pos1|Q [1])) ) )

	.dataa(gnd),
	.datab(!\loader|column2|pos0|Q [1]),
	.datac(!\loader|column2|pos0|Q [0]),
	.datad(!\loader|column2|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col2|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col2|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col2|op1|and1|Y~1 .lut_mask = 64'h003000300C030C03;
defparam \victory|col2|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N42
cyclonev_lcell_comb \controller|next_state.0110~3 (
// Equation(s):
// \controller|next_state.0110~3_combout  = ( \victory|col2|op3|and1|Y~0_combout  & ( \victory|col2|op1|and1|Y~1_combout  & ( ((\victory|col2|op3|and1|Y~1_combout  & \victory|col2|op2|and1|Y~0_combout )) # (\victory|col2|op1|and1|Y~0_combout ) ) ) ) # ( 
// !\victory|col2|op3|and1|Y~0_combout  & ( \victory|col2|op1|and1|Y~1_combout  & ( \victory|col2|op1|and1|Y~0_combout  ) ) ) # ( \victory|col2|op3|and1|Y~0_combout  & ( !\victory|col2|op1|and1|Y~1_combout  & ( (\victory|col2|op2|and1|Y~0_combout  & 
// (((\victory|col2|op1|and1|Y~0_combout  & !\victory|col2|op2|empty1|Equal0~0_combout )) # (\victory|col2|op3|and1|Y~1_combout ))) ) ) ) # ( !\victory|col2|op3|and1|Y~0_combout  & ( !\victory|col2|op1|and1|Y~1_combout  & ( 
// (\victory|col2|op1|and1|Y~0_combout  & (!\victory|col2|op2|empty1|Equal0~0_combout  & \victory|col2|op2|and1|Y~0_combout )) ) ) )

	.dataa(!\victory|col2|op1|and1|Y~0_combout ),
	.datab(!\victory|col2|op3|and1|Y~1_combout ),
	.datac(!\victory|col2|op2|empty1|Equal0~0_combout ),
	.datad(!\victory|col2|op2|and1|Y~0_combout ),
	.datae(!\victory|col2|op3|and1|Y~0_combout ),
	.dataf(!\victory|col2|op1|and1|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~3 .extended_lut = "off";
defparam \controller|next_state.0110~3 .lut_mask = 64'h0050007355555577;
defparam \controller|next_state.0110~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N18
cyclonev_lcell_comb \loader|column3|pos1|Q[0]~0 (
// Equation(s):
// \loader|column3|pos1|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column3|pos1|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column3|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N27
cyclonev_lcell_comb \loader|column3|pos2|Q[0]~0 (
// Equation(s):
// \loader|column3|pos2|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column3|pos2|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column3|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N56
dffeas \loader|column3|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column3|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column3|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N24
cyclonev_lcell_comb \loader|column3|and2|Y (
// Equation(s):
// \loader|column3|and2|Y~combout  = ( \loader|column3|and0|Y~1_combout  & ( (!\loader|column3|pos2|Q [0] & (!\loader|column3|pos2|Q [1] & ((\loader|column3|pos3|Q [0]) # (\loader|column3|pos3|Q [1])))) ) )

	.dataa(!\loader|column3|pos2|Q [0]),
	.datab(!\loader|column3|pos3|Q [1]),
	.datac(!\loader|column3|pos2|Q [1]),
	.datad(!\loader|column3|pos3|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column3|and0|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and2|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and2|Y .extended_lut = "off";
defparam \loader|column3|and2|Y .lut_mask = 64'h0000000020A020A0;
defparam \loader|column3|and2|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N29
dffeas \loader|column3|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column3|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column3|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column3|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N14
dffeas \loader|column3|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column3|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column3|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N6
cyclonev_lcell_comb \loader|column3|and1|Y (
// Equation(s):
// \loader|column3|and1|Y~combout  = ( !\loader|column3|pos1|Q [1] & ( \loader|column3|and0|Y~1_combout  & ( (!\loader|column3|pos1|Q [0] & ((\loader|column3|pos2|Q [1]) # (\loader|column3|pos2|Q [0]))) ) ) )

	.dataa(!\loader|column3|pos2|Q [0]),
	.datab(!\loader|column3|pos2|Q [1]),
	.datac(!\loader|column3|pos1|Q [0]),
	.datad(gnd),
	.datae(!\loader|column3|pos1|Q [1]),
	.dataf(!\loader|column3|and0|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and1|Y .extended_lut = "off";
defparam \loader|column3|and1|Y .lut_mask = 64'h0000000070700000;
defparam \loader|column3|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N20
dffeas \loader|column3|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column3|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column3|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column3|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N54
cyclonev_lcell_comb \loader|column4|pos0|Q[0]~0 (
// Equation(s):
// \loader|column4|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column4|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column4|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N0
cyclonev_lcell_comb \loader|column4|pos1|Q[0]~0 (
// Equation(s):
// \loader|column4|pos1|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column4|pos1|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column4|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N44
dffeas \loader|column4|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column4|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column4|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N42
cyclonev_lcell_comb \loader|column4|pos2|Q[0]~0 (
// Equation(s):
// \loader|column4|pos2|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column4|pos2|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column4|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y22_N44
dffeas \loader|column4|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column4|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column4|and2|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column4|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N12
cyclonev_lcell_comb \loader|column4|and2|Y~0 (
// Equation(s):
// \loader|column4|and2|Y~0_combout  = ( \loader|column4|and0|Y~0_combout  & ( (!\loader|column4|pos2|Q [1] & (!\loader|column4|pos2|Q [0] & ((\loader|column4|pos3|Q [0]) # (\loader|column4|pos3|Q [1])))) ) )

	.dataa(!\loader|column4|pos3|Q [1]),
	.datab(!\loader|column4|pos2|Q [1]),
	.datac(!\loader|column4|pos3|Q [0]),
	.datad(!\loader|column4|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and2|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and2|Y~0 .extended_lut = "off";
defparam \loader|column4|and2|Y~0 .lut_mask = 64'h000000004C004C00;
defparam \loader|column4|and2|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y22_N8
dffeas \loader|column4|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column4|and2|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column4|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N3
cyclonev_lcell_comb \loader|column4|and1|Y (
// Equation(s):
// \loader|column4|and1|Y~combout  = ( \loader|column4|and0|Y~0_combout  & ( (!\loader|column4|pos1|Q [0] & (!\loader|column4|pos1|Q [1] & ((\loader|column4|pos2|Q [0]) # (\loader|column4|pos2|Q [1])))) ) )

	.dataa(!\loader|column4|pos1|Q [0]),
	.datab(!\loader|column4|pos1|Q [1]),
	.datac(!\loader|column4|pos2|Q [1]),
	.datad(!\loader|column4|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and1|Y .extended_lut = "off";
defparam \loader|column4|and1|Y .lut_mask = 64'h0000000008880888;
defparam \loader|column4|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N2
dffeas \loader|column4|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column4|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column4|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column4|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N14
dffeas \loader|column4|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column4|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column4|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N12
cyclonev_lcell_comb \loader|column4|and0|Y (
// Equation(s):
// \loader|column4|and0|Y~combout  = ( \loader|column4|and0|Y~0_combout  & ( (!\loader|column4|pos0|Q [0] & (!\loader|column4|pos0|Q [1] & ((\loader|column4|pos1|Q [1]) # (\loader|column4|pos1|Q [0])))) ) )

	.dataa(!\loader|column4|pos0|Q [0]),
	.datab(!\loader|column4|pos1|Q [0]),
	.datac(!\loader|column4|pos1|Q [1]),
	.datad(!\loader|column4|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column4|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column4|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column4|and0|Y .extended_lut = "off";
defparam \loader|column4|and0|Y .lut_mask = 64'h000000002A002A00;
defparam \loader|column4|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y21_N56
dffeas \loader|column4|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column4|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column4|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column4|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column4|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column4|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N48
cyclonev_lcell_comb \victory|diag15|and1|Y~1 (
// Equation(s):
// \victory|diag15|and1|Y~1_combout  = ( \loader|column3|pos1|Q [1] & ( (\loader|column4|pos0|Q [1] & (!\loader|column3|pos1|Q [0] $ (\loader|column4|pos0|Q [0]))) ) ) # ( !\loader|column3|pos1|Q [1] & ( (\loader|column3|pos1|Q [0] & (\loader|column4|pos0|Q 
// [0] & !\loader|column4|pos0|Q [1])) ) )

	.dataa(gnd),
	.datab(!\loader|column3|pos1|Q [0]),
	.datac(!\loader|column4|pos0|Q [0]),
	.datad(!\loader|column4|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag15|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag15|and1|Y~1 .extended_lut = "off";
defparam \victory|diag15|and1|Y~1 .lut_mask = 64'h0300030000C300C3;
defparam \victory|diag15|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N36
cyclonev_lcell_comb \loader|column1|pos4|Q[1]~feeder (
// Equation(s):
// \loader|column1|pos4|Q[1]~feeder_combout  = ( \current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos4|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos4|Q[1]~feeder .extended_lut = "off";
defparam \loader|column1|pos4|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \loader|column1|pos4|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N48
cyclonev_lcell_comb \loader|column1|pos4|Q[0]~0 (
// Equation(s):
// \loader|column1|pos4|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column1|pos4|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column1|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N50
dffeas \loader|column1|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column1|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N30
cyclonev_lcell_comb \loader|column1|and0|Y~0 (
// Equation(s):
// \loader|column1|and0|Y~0_combout  = ( !\controller|en_loading~combout  & ( (!\loader|column[2]~2_combout  & (!\loader|column[1]~1_combout  & \loader|column[0]~0_combout )) ) )

	.dataa(!\loader|column[2]~2_combout ),
	.datab(gnd),
	.datac(!\loader|column[1]~1_combout ),
	.datad(!\loader|column[0]~0_combout ),
	.datae(gnd),
	.dataf(!\controller|en_loading~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and0|Y~0 .extended_lut = "off";
defparam \loader|column1|and0|Y~0 .lut_mask = 64'h00A000A000000000;
defparam \loader|column1|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N3
cyclonev_lcell_comb \loader|column1|and4|Y (
// Equation(s):
// \loader|column1|and4|Y~combout  = ( \loader|column1|and0|Y~0_combout  & ( (!\loader|column1|pos4|Q [0] & (!\loader|column1|pos4|Q [1] & ((\loader|column1|pos5|Q [0]) # (\loader|column1|pos5|Q [1])))) ) )

	.dataa(!\loader|column1|pos4|Q [0]),
	.datab(!\loader|column1|pos4|Q [1]),
	.datac(!\loader|column1|pos5|Q [1]),
	.datad(!\loader|column1|pos5|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column1|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and4|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and4|Y .extended_lut = "off";
defparam \loader|column1|and4|Y .lut_mask = 64'h0000000008880888;
defparam \loader|column1|and4|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N38
dffeas \loader|column1|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos4|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and4|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column1|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N42
cyclonev_lcell_comb \loader|column1|pos3|Q[0]~0 (
// Equation(s):
// \loader|column1|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column1|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column1|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N44
dffeas \loader|column1|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column1|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N45
cyclonev_lcell_comb \loader|column1|and3|Y (
// Equation(s):
// \loader|column1|and3|Y~combout  = ( \loader|column1|and0|Y~0_combout  & ( (!\loader|column1|pos3|Q [0] & (!\loader|column1|pos3|Q [1] & ((\loader|column1|pos4|Q [0]) # (\loader|column1|pos4|Q [1])))) ) )

	.dataa(!\loader|column1|pos4|Q [1]),
	.datab(!\loader|column1|pos4|Q [0]),
	.datac(!\loader|column1|pos3|Q [0]),
	.datad(!\loader|column1|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column1|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and3|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and3|Y .extended_lut = "off";
defparam \loader|column1|and3|Y .lut_mask = 64'h0000000070007000;
defparam \loader|column1|and3|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y22_N38
dffeas \loader|column1|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column1|and3|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column1|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N39
cyclonev_lcell_comb \victory|diag20|and1|Y~0 (
// Equation(s):
// \victory|diag20|and1|Y~0_combout  = ( \loader|column1|pos3|Q [0] & ( \loader|column0|pos4|Q [0] & ( (!\loader|column3|pos1|Q [1] & (\loader|column3|pos1|Q [0] & (!\loader|column0|pos4|Q [1] $ (\loader|column1|pos3|Q [1])))) # (\loader|column3|pos1|Q [1] & 
// (!\loader|column0|pos4|Q [1] $ (((\loader|column1|pos3|Q [1]))))) ) ) ) # ( !\loader|column1|pos3|Q [0] & ( !\loader|column0|pos4|Q [0] & ( (!\loader|column3|pos1|Q [1] & (\loader|column3|pos1|Q [0] & (!\loader|column0|pos4|Q [1] $ (\loader|column1|pos3|Q 
// [1])))) # (\loader|column3|pos1|Q [1] & (!\loader|column0|pos4|Q [1] $ (((\loader|column1|pos3|Q [1]))))) ) ) )

	.dataa(!\loader|column0|pos4|Q [1]),
	.datab(!\loader|column3|pos1|Q [1]),
	.datac(!\loader|column3|pos1|Q [0]),
	.datad(!\loader|column1|pos3|Q [1]),
	.datae(!\loader|column1|pos3|Q [0]),
	.dataf(!\loader|column0|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag20|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag20|and1|Y~0 .extended_lut = "off";
defparam \victory|diag20|and1|Y~0 .lut_mask = 64'h2A15000000002A15;
defparam \victory|diag20|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N39
cyclonev_lcell_comb \victory|diag15|and1|Y~0 (
// Equation(s):
// \victory|diag15|and1|Y~0_combout  = ( \loader|column3|pos1|Q [0] & ( \loader|column1|pos3|Q [0] & ( (\loader|column2|pos2|Q [0] & ((!\loader|column2|pos2|Q [1] & (!\loader|column3|pos1|Q [1] & !\loader|column1|pos3|Q [1])) # (\loader|column2|pos2|Q [1] & 
// (\loader|column3|pos1|Q [1] & \loader|column1|pos3|Q [1])))) ) ) ) # ( !\loader|column3|pos1|Q [0] & ( !\loader|column1|pos3|Q [0] & ( (!\loader|column2|pos2|Q [0] & ((!\loader|column2|pos2|Q [1] & (!\loader|column3|pos1|Q [1] & !\loader|column1|pos3|Q 
// [1])) # (\loader|column2|pos2|Q [1] & (\loader|column3|pos1|Q [1] & \loader|column1|pos3|Q [1])))) ) ) )

	.dataa(!\loader|column2|pos2|Q [1]),
	.datab(!\loader|column3|pos1|Q [1]),
	.datac(!\loader|column2|pos2|Q [0]),
	.datad(!\loader|column1|pos3|Q [1]),
	.datae(!\loader|column3|pos1|Q [0]),
	.dataf(!\loader|column1|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag15|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag15|and1|Y~0 .extended_lut = "off";
defparam \victory|diag15|and1|Y~0 .lut_mask = 64'h8010000000000801;
defparam \victory|diag15|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N30
cyclonev_lcell_comb \loader|column5|pos2|Q[0]~0 (
// Equation(s):
// \loader|column5|pos2|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column5|pos2|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column5|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N42
cyclonev_lcell_comb \loader|column5|pos2|Q[1]~feeder (
// Equation(s):
// \loader|column5|pos2|Q[1]~feeder_combout  = ( \current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos2|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos2|Q[1]~feeder .extended_lut = "off";
defparam \loader|column5|pos2|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \loader|column5|pos2|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N44
dffeas \loader|column5|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos2|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and2|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column5|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N54
cyclonev_lcell_comb \loader|column5|and2|Y~0 (
// Equation(s):
// \loader|column5|and2|Y~0_combout  = ( \loader|column5|pos3|Q [1] & ( (!\loader|column5|pos2|Q [1] & (\loader|column5|and0|Y~0_combout  & !\loader|column5|pos2|Q [0])) ) ) # ( !\loader|column5|pos3|Q [1] & ( (\loader|column5|pos3|Q [0] & 
// (!\loader|column5|pos2|Q [1] & (\loader|column5|and0|Y~0_combout  & !\loader|column5|pos2|Q [0]))) ) )

	.dataa(!\loader|column5|pos3|Q [0]),
	.datab(!\loader|column5|pos2|Q [1]),
	.datac(!\loader|column5|and0|Y~0_combout ),
	.datad(!\loader|column5|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column5|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and2|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and2|Y~0 .extended_lut = "off";
defparam \loader|column5|and2|Y~0 .lut_mask = 64'h040004000C000C00;
defparam \loader|column5|and2|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N32
dffeas \loader|column5|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and2|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column5|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N15
cyclonev_lcell_comb \victory|diag17|and1|Y~0 (
// Equation(s):
// \victory|diag17|and1|Y~0_combout  = ( \loader|column4|pos3|Q [1] & ( \loader|column5|pos2|Q [1] & ( (\loader|column3|pos4|Q [1] & ((!\loader|column4|pos3|Q [0] & (!\loader|column5|pos2|Q [0] & !\loader|column3|pos4|Q [0])) # (\loader|column4|pos3|Q [0] & 
// (\loader|column5|pos2|Q [0] & \loader|column3|pos4|Q [0])))) ) ) ) # ( !\loader|column4|pos3|Q [1] & ( !\loader|column5|pos2|Q [1] & ( (!\loader|column3|pos4|Q [1] & ((!\loader|column4|pos3|Q [0] & (!\loader|column5|pos2|Q [0] & !\loader|column3|pos4|Q 
// [0])) # (\loader|column4|pos3|Q [0] & (\loader|column5|pos2|Q [0] & \loader|column3|pos4|Q [0])))) ) ) )

	.dataa(!\loader|column4|pos3|Q [0]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column5|pos2|Q [0]),
	.datad(!\loader|column3|pos4|Q [0]),
	.datae(!\loader|column4|pos3|Q [1]),
	.dataf(!\loader|column5|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag17|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag17|and1|Y~0 .extended_lut = "off";
defparam \victory|diag17|and1|Y~0 .lut_mask = 64'h8004000000002001;
defparam \victory|diag17|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N9
cyclonev_lcell_comb \victory|diag22|and1|Y~0 (
// Equation(s):
// \victory|diag22|and1|Y~0_combout  = ( \loader|column2|pos5|Q [0] & ( \loader|column5|pos2|Q [0] & ( (\loader|column3|pos4|Q [0] & (!\loader|column2|pos5|Q [1] $ (\loader|column3|pos4|Q [1]))) ) ) ) # ( !\loader|column2|pos5|Q [0] & ( 
// \loader|column5|pos2|Q [0] & ( (!\loader|column3|pos4|Q [0] & (!\loader|column2|pos5|Q [1] $ (\loader|column3|pos4|Q [1]))) ) ) ) # ( \loader|column2|pos5|Q [0] & ( !\loader|column5|pos2|Q [0] & ( (\loader|column5|pos2|Q [1] & (\loader|column3|pos4|Q [0] 
// & (!\loader|column2|pos5|Q [1] $ (\loader|column3|pos4|Q [1])))) ) ) ) # ( !\loader|column2|pos5|Q [0] & ( !\loader|column5|pos2|Q [0] & ( (\loader|column5|pos2|Q [1] & (!\loader|column3|pos4|Q [0] & (!\loader|column2|pos5|Q [1] $ (\loader|column3|pos4|Q 
// [1])))) ) ) )

	.dataa(!\loader|column2|pos5|Q [1]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column5|pos2|Q [1]),
	.datad(!\loader|column3|pos4|Q [0]),
	.datae(!\loader|column2|pos5|Q [0]),
	.dataf(!\loader|column5|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag22|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag22|and1|Y~0 .extended_lut = "off";
defparam \victory|diag22|and1|Y~0 .lut_mask = 64'h0900000999000099;
defparam \victory|diag22|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N24
cyclonev_lcell_comb \loader|column6|pos1|Q[0]~0 (
// Equation(s):
// \loader|column6|pos1|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current|Q~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column6|pos1|Q[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \loader|column6|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N26
dffeas \loader|column6|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column6|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column6|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column6|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N42
cyclonev_lcell_comb \loader|column6|pos2|Q[0]~0 (
// Equation(s):
// \loader|column6|pos2|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(!\current|Q~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column6|pos2|Q[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \loader|column6|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N30
cyclonev_lcell_comb \loader|column6|pos3|Q[0]~0 (
// Equation(s):
// \loader|column6|pos3|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|pos3|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|pos3|Q[0]~0 .extended_lut = "off";
defparam \loader|column6|pos3|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column6|pos3|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N0
cyclonev_lcell_comb \loader|column6|pos4|Q[0]~0 (
// Equation(s):
// \loader|column6|pos4|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|pos4|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|pos4|Q[0]~0 .extended_lut = "off";
defparam \loader|column6|pos4|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column6|pos4|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y22_N26
dffeas \loader|column6|pos4|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column6|and4|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos4|Q[1] .is_wysiwyg = "true";
defparam \loader|column6|pos4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N48
cyclonev_lcell_comb \loader|column6|and0|Y~0 (
// Equation(s):
// \loader|column6|and0|Y~0_combout  = ( !\loader|column[0]~0_combout  & ( (\loader|column[1]~1_combout  & (!\controller|en_loading~combout  & \loader|column[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\loader|column[1]~1_combout ),
	.datac(!\controller|en_loading~combout ),
	.datad(!\loader|column[2]~2_combout ),
	.datae(gnd),
	.dataf(!\loader|column[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and0|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and0|Y~0 .extended_lut = "off";
defparam \loader|column6|and0|Y~0 .lut_mask = 64'h0030003000000000;
defparam \loader|column6|and0|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N9
cyclonev_lcell_comb \loader|column6|and4|Y~0 (
// Equation(s):
// \loader|column6|and4|Y~0_combout  = ( \loader|column6|and0|Y~0_combout  & ( (!\loader|column6|pos4|Q [0] & (!\loader|column6|pos4|Q [1] & ((\loader|column6|pos5|Q [1]) # (\loader|column6|pos5|Q [0])))) ) )

	.dataa(!\loader|column6|pos4|Q [0]),
	.datab(!\loader|column6|pos4|Q [1]),
	.datac(!\loader|column6|pos5|Q [0]),
	.datad(!\loader|column6|pos5|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and4|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and4|Y~0 .extended_lut = "off";
defparam \loader|column6|and4|Y~0 .lut_mask = 64'h0000000008880888;
defparam \loader|column6|and4|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y22_N2
dffeas \loader|column6|pos4|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column6|pos4|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column6|and4|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos4|Q[0] .is_wysiwyg = "true";
defparam \loader|column6|pos4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N2
dffeas \loader|column6|pos3|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column6|and3|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos3|Q[1] .is_wysiwyg = "true";
defparam \loader|column6|pos3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N6
cyclonev_lcell_comb \loader|column6|and3|Y~0 (
// Equation(s):
// \loader|column6|and3|Y~0_combout  = ( \loader|column6|and0|Y~0_combout  & ( (!\loader|column6|pos3|Q [0] & (!\loader|column6|pos3|Q [1] & ((\loader|column6|pos4|Q [1]) # (\loader|column6|pos4|Q [0])))) ) )

	.dataa(!\loader|column6|pos4|Q [0]),
	.datab(!\loader|column6|pos4|Q [1]),
	.datac(!\loader|column6|pos3|Q [0]),
	.datad(!\loader|column6|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and3|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and3|Y~0 .extended_lut = "off";
defparam \loader|column6|and3|Y~0 .lut_mask = 64'h0000000070007000;
defparam \loader|column6|and3|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y21_N32
dffeas \loader|column6|pos3|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column6|pos3|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column6|and3|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos3|Q[0] .is_wysiwyg = "true";
defparam \loader|column6|pos3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y21_N20
dffeas \loader|column6|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column6|and2|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column6|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N27
cyclonev_lcell_comb \loader|column6|and2|Y~0 (
// Equation(s):
// \loader|column6|and2|Y~0_combout  = ( \loader|column6|and0|Y~0_combout  & ( (!\loader|column6|pos2|Q [1] & (!\loader|column6|pos2|Q [0] & ((\loader|column6|pos3|Q [1]) # (\loader|column6|pos3|Q [0])))) ) )

	.dataa(!\loader|column6|pos3|Q [0]),
	.datab(!\loader|column6|pos2|Q [1]),
	.datac(!\loader|column6|pos2|Q [0]),
	.datad(!\loader|column6|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and2|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and2|Y~0 .extended_lut = "off";
defparam \loader|column6|and2|Y~0 .lut_mask = 64'h0000000040C040C0;
defparam \loader|column6|and2|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N44
dffeas \loader|column6|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column6|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column6|and2|Y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column6|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N0
cyclonev_lcell_comb \loader|column6|and1|Y (
// Equation(s):
// \loader|column6|and1|Y~combout  = ( \loader|column6|and0|Y~0_combout  & ( (!\loader|column6|pos1|Q [0] & (!\loader|column6|pos1|Q [1] & ((\loader|column6|pos2|Q [1]) # (\loader|column6|pos2|Q [0])))) ) )

	.dataa(!\loader|column6|pos1|Q [0]),
	.datab(!\loader|column6|pos2|Q [0]),
	.datac(!\loader|column6|pos2|Q [1]),
	.datad(!\loader|column6|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and1|Y .extended_lut = "off";
defparam \loader|column6|and1|Y .lut_mask = 64'h000000002A002A00;
defparam \loader|column6|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y21_N38
dffeas \loader|column6|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column6|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column6|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N45
cyclonev_lcell_comb \victory|diag17|and1|Y~1 (
// Equation(s):
// \victory|diag17|and1|Y~1_combout  = ( \loader|column6|pos1|Q [0] & ( (\loader|column5|pos2|Q [0] & (!\loader|column5|pos2|Q [1] $ (\loader|column6|pos1|Q [1]))) ) ) # ( !\loader|column6|pos1|Q [0] & ( (!\loader|column5|pos2|Q [0] & (\loader|column5|pos2|Q 
// [1] & \loader|column6|pos1|Q [1])) ) )

	.dataa(!\loader|column5|pos2|Q [0]),
	.datab(gnd),
	.datac(!\loader|column5|pos2|Q [1]),
	.datad(!\loader|column6|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag17|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag17|and1|Y~1 .extended_lut = "off";
defparam \victory|diag17|and1|Y~1 .lut_mask = 64'h000A000A50055005;
defparam \victory|diag17|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N12
cyclonev_lcell_comb \controller|next_state.0110~6 (
// Equation(s):
// \controller|next_state.0110~6_combout  = ( \victory|diag22|and1|Y~0_combout  & ( \victory|diag17|and1|Y~1_combout  & ( (!\victory|diag17|and1|Y~0_combout  & ((!\victory|diag15|and1|Y~0_combout ) # ((!\victory|diag15|and1|Y~1_combout  & 
// !\victory|diag20|and1|Y~0_combout )))) ) ) ) # ( !\victory|diag22|and1|Y~0_combout  & ( \victory|diag17|and1|Y~1_combout  & ( (!\victory|diag17|and1|Y~0_combout  & ((!\victory|diag15|and1|Y~0_combout ) # ((!\victory|diag15|and1|Y~1_combout  & 
// !\victory|diag20|and1|Y~0_combout )))) ) ) ) # ( \victory|diag22|and1|Y~0_combout  & ( !\victory|diag17|and1|Y~1_combout  & ( (!\victory|diag17|and1|Y~0_combout  & ((!\victory|diag15|and1|Y~0_combout ) # ((!\victory|diag15|and1|Y~1_combout  & 
// !\victory|diag20|and1|Y~0_combout )))) ) ) ) # ( !\victory|diag22|and1|Y~0_combout  & ( !\victory|diag17|and1|Y~1_combout  & ( (!\victory|diag15|and1|Y~0_combout ) # ((!\victory|diag15|and1|Y~1_combout  & !\victory|diag20|and1|Y~0_combout )) ) ) )

	.dataa(!\victory|diag15|and1|Y~1_combout ),
	.datab(!\victory|diag20|and1|Y~0_combout ),
	.datac(!\victory|diag15|and1|Y~0_combout ),
	.datad(!\victory|diag17|and1|Y~0_combout ),
	.datae(!\victory|diag22|and1|Y~0_combout ),
	.dataf(!\victory|diag17|and1|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~6 .extended_lut = "off";
defparam \controller|next_state.0110~6 .lut_mask = 64'hF8F8F800F800F800;
defparam \controller|next_state.0110~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N9
cyclonev_lcell_comb \victory|diag3|and1|Y~0 (
// Equation(s):
// \victory|diag3|and1|Y~0_combout  = ( \loader|column5|pos3|Q [0] & ( \loader|column3|pos1|Q [1] & ( (\loader|column5|pos3|Q [1] & (\loader|column4|pos2|Q [1] & (\loader|column4|pos2|Q [0] & \loader|column3|pos1|Q [0]))) ) ) ) # ( !\loader|column5|pos3|Q 
// [0] & ( \loader|column3|pos1|Q [1] & ( (\loader|column5|pos3|Q [1] & (\loader|column4|pos2|Q [1] & (!\loader|column4|pos2|Q [0] & !\loader|column3|pos1|Q [0]))) ) ) ) # ( \loader|column5|pos3|Q [0] & ( !\loader|column3|pos1|Q [1] & ( 
// (!\loader|column5|pos3|Q [1] & (!\loader|column4|pos2|Q [1] & (\loader|column4|pos2|Q [0] & \loader|column3|pos1|Q [0]))) ) ) ) # ( !\loader|column5|pos3|Q [0] & ( !\loader|column3|pos1|Q [1] & ( (!\loader|column5|pos3|Q [1] & (!\loader|column4|pos2|Q [1] 
// & (!\loader|column4|pos2|Q [0] & !\loader|column3|pos1|Q [0]))) ) ) )

	.dataa(!\loader|column5|pos3|Q [1]),
	.datab(!\loader|column4|pos2|Q [1]),
	.datac(!\loader|column4|pos2|Q [0]),
	.datad(!\loader|column3|pos1|Q [0]),
	.datae(!\loader|column5|pos3|Q [0]),
	.dataf(!\loader|column3|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag3|and1|Y~0 .extended_lut = "off";
defparam \victory|diag3|and1|Y~0 .lut_mask = 64'h8000000810000001;
defparam \victory|diag3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N27
cyclonev_lcell_comb \victory|diag8|and1|Y~0 (
// Equation(s):
// \victory|diag8|and1|Y~0_combout  = ( \loader|column6|pos4|Q [0] & ( \loader|column3|pos1|Q [1] & ( (\loader|column5|pos3|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos4|Q [1]))) ) ) ) # ( !\loader|column6|pos4|Q [0] & ( \loader|column3|pos1|Q 
// [1] & ( (!\loader|column5|pos3|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos4|Q [1]))) ) ) ) # ( \loader|column6|pos4|Q [0] & ( !\loader|column3|pos1|Q [1] & ( (\loader|column3|pos1|Q [0] & (\loader|column5|pos3|Q [0] & 
// (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos4|Q [1])))) ) ) ) # ( !\loader|column6|pos4|Q [0] & ( !\loader|column3|pos1|Q [1] & ( (\loader|column3|pos1|Q [0] & (!\loader|column5|pos3|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos4|Q 
// [1])))) ) ) )

	.dataa(!\loader|column5|pos3|Q [1]),
	.datab(!\loader|column3|pos1|Q [0]),
	.datac(!\loader|column5|pos3|Q [0]),
	.datad(!\loader|column6|pos4|Q [1]),
	.datae(!\loader|column6|pos4|Q [0]),
	.dataf(!\loader|column3|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag8|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag8|and1|Y~0 .extended_lut = "off";
defparam \victory|diag8|and1|Y~0 .lut_mask = 64'h20100201A0500A05;
defparam \victory|diag8|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N24
cyclonev_lcell_comb \loader|column1|pos2|Q[0]~0 (
// Equation(s):
// \loader|column1|pos2|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos2|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos2|Q[0]~0 .extended_lut = "off";
defparam \loader|column1|pos2|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column1|pos2|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N8
dffeas \loader|column1|pos2|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column1|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos2|Q[1] .is_wysiwyg = "true";
defparam \loader|column1|pos2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N33
cyclonev_lcell_comb \loader|column1|and2|Y (
// Equation(s):
// \loader|column1|and2|Y~combout  = ( \loader|column1|and0|Y~0_combout  & ( (!\loader|column1|pos2|Q [0] & (!\loader|column1|pos2|Q [1] & ((\loader|column1|pos3|Q [0]) # (\loader|column1|pos3|Q [1])))) ) )

	.dataa(!\loader|column1|pos3|Q [1]),
	.datab(!\loader|column1|pos3|Q [0]),
	.datac(!\loader|column1|pos2|Q [0]),
	.datad(!\loader|column1|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column1|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and2|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and2|Y .extended_lut = "off";
defparam \loader|column1|and2|Y .lut_mask = 64'h0000000070007000;
defparam \loader|column1|and2|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y21_N26
dffeas \loader|column1|pos2|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos2|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and2|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos2|Q[0] .is_wysiwyg = "true";
defparam \loader|column1|pos2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N39
cyclonev_lcell_comb \victory|diag5|and1|Y~1 (
// Equation(s):
// \victory|diag5|and1|Y~1_combout  = ( \loader|column0|pos1|Q [0] & ( (\loader|column1|pos2|Q [0] & (!\loader|column0|pos1|Q [1] $ (\loader|column1|pos2|Q [1]))) ) ) # ( !\loader|column0|pos1|Q [0] & ( (!\loader|column1|pos2|Q [0] & (\loader|column0|pos1|Q 
// [1] & \loader|column1|pos2|Q [1])) ) )

	.dataa(!\loader|column1|pos2|Q [0]),
	.datab(!\loader|column0|pos1|Q [1]),
	.datac(!\loader|column1|pos2|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column0|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag5|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag5|and1|Y~1 .extended_lut = "off";
defparam \victory|diag5|and1|Y~1 .lut_mask = 64'h0202020241414141;
defparam \victory|diag5|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N51
cyclonev_lcell_comb \victory|diag3|and1|Y~1 (
// Equation(s):
// \victory|diag3|and1|Y~1_combout  = ( \loader|column2|pos0|Q [0] & ( (\loader|column3|pos1|Q [0] & (!\loader|column3|pos1|Q [1] $ (\loader|column2|pos0|Q [1]))) ) ) # ( !\loader|column2|pos0|Q [0] & ( (!\loader|column3|pos1|Q [0] & (\loader|column3|pos1|Q 
// [1] & \loader|column2|pos0|Q [1])) ) )

	.dataa(gnd),
	.datab(!\loader|column3|pos1|Q [0]),
	.datac(!\loader|column3|pos1|Q [1]),
	.datad(!\loader|column2|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag3|and1|Y~1 .extended_lut = "off";
defparam \victory|diag3|and1|Y~1 .lut_mask = 64'h000C000C30033003;
defparam \victory|diag3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N9
cyclonev_lcell_comb \victory|diag5|and1|Y~0 (
// Equation(s):
// \victory|diag5|and1|Y~0_combout  = ( \loader|column2|pos3|Q [0] & ( \loader|column1|pos2|Q [1] & ( (\loader|column1|pos2|Q [0] & (\loader|column2|pos3|Q [1] & (\loader|column3|pos4|Q [0] & \loader|column3|pos4|Q [1]))) ) ) ) # ( !\loader|column2|pos3|Q 
// [0] & ( \loader|column1|pos2|Q [1] & ( (!\loader|column1|pos2|Q [0] & (\loader|column2|pos3|Q [1] & (!\loader|column3|pos4|Q [0] & \loader|column3|pos4|Q [1]))) ) ) ) # ( \loader|column2|pos3|Q [0] & ( !\loader|column1|pos2|Q [1] & ( 
// (\loader|column1|pos2|Q [0] & (!\loader|column2|pos3|Q [1] & (\loader|column3|pos4|Q [0] & !\loader|column3|pos4|Q [1]))) ) ) ) # ( !\loader|column2|pos3|Q [0] & ( !\loader|column1|pos2|Q [1] & ( (!\loader|column1|pos2|Q [0] & (!\loader|column2|pos3|Q [1] 
// & (!\loader|column3|pos4|Q [0] & !\loader|column3|pos4|Q [1]))) ) ) )

	.dataa(!\loader|column1|pos2|Q [0]),
	.datab(!\loader|column2|pos3|Q [1]),
	.datac(!\loader|column3|pos4|Q [0]),
	.datad(!\loader|column3|pos4|Q [1]),
	.datae(!\loader|column2|pos3|Q [0]),
	.dataf(!\loader|column1|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag5|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag5|and1|Y~0 .extended_lut = "off";
defparam \victory|diag5|and1|Y~0 .lut_mask = 64'h8000040000200001;
defparam \victory|diag5|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N15
cyclonev_lcell_comb \victory|diag10|and1|Y~0 (
// Equation(s):
// \victory|diag10|and1|Y~0_combout  = ( \loader|column1|pos2|Q [1] & ( \loader|column3|pos4|Q [0] & ( (\loader|column4|pos5|Q [0] & (!\loader|column3|pos4|Q [1] $ (\loader|column4|pos5|Q [1]))) ) ) ) # ( !\loader|column1|pos2|Q [1] & ( 
// \loader|column3|pos4|Q [0] & ( (\loader|column1|pos2|Q [0] & (\loader|column4|pos5|Q [0] & (!\loader|column3|pos4|Q [1] $ (\loader|column4|pos5|Q [1])))) ) ) ) # ( \loader|column1|pos2|Q [1] & ( !\loader|column3|pos4|Q [0] & ( (!\loader|column4|pos5|Q [0] 
// & (!\loader|column3|pos4|Q [1] $ (\loader|column4|pos5|Q [1]))) ) ) ) # ( !\loader|column1|pos2|Q [1] & ( !\loader|column3|pos4|Q [0] & ( (\loader|column1|pos2|Q [0] & (!\loader|column4|pos5|Q [0] & (!\loader|column3|pos4|Q [1] $ (\loader|column4|pos5|Q 
// [1])))) ) ) )

	.dataa(!\loader|column1|pos2|Q [0]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column4|pos5|Q [1]),
	.datad(!\loader|column4|pos5|Q [0]),
	.datae(!\loader|column1|pos2|Q [1]),
	.dataf(!\loader|column3|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag10|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag10|and1|Y~0 .extended_lut = "off";
defparam \victory|diag10|and1|Y~0 .lut_mask = 64'h4100C300004100C3;
defparam \victory|diag10|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N54
cyclonev_lcell_comb \controller|next_state.0110~5 (
// Equation(s):
// \controller|next_state.0110~5_combout  = ( !\victory|diag5|and1|Y~0_combout  & ( \victory|diag10|and1|Y~0_combout  & ( (!\victory|diag3|and1|Y~0_combout ) # ((!\victory|diag8|and1|Y~0_combout  & !\victory|diag3|and1|Y~1_combout )) ) ) ) # ( 
// \victory|diag5|and1|Y~0_combout  & ( !\victory|diag10|and1|Y~0_combout  & ( (!\victory|diag5|and1|Y~1_combout  & ((!\victory|diag3|and1|Y~0_combout ) # ((!\victory|diag8|and1|Y~0_combout  & !\victory|diag3|and1|Y~1_combout )))) ) ) ) # ( 
// !\victory|diag5|and1|Y~0_combout  & ( !\victory|diag10|and1|Y~0_combout  & ( (!\victory|diag3|and1|Y~0_combout ) # ((!\victory|diag8|and1|Y~0_combout  & !\victory|diag3|and1|Y~1_combout )) ) ) )

	.dataa(!\victory|diag3|and1|Y~0_combout ),
	.datab(!\victory|diag8|and1|Y~0_combout ),
	.datac(!\victory|diag5|and1|Y~1_combout ),
	.datad(!\victory|diag3|and1|Y~1_combout ),
	.datae(!\victory|diag5|and1|Y~0_combout ),
	.dataf(!\victory|diag10|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~5 .extended_lut = "off";
defparam \controller|next_state.0110~5 .lut_mask = 64'hEEAAE0A0EEAA0000;
defparam \controller|next_state.0110~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N12
cyclonev_lcell_comb \loader|column1|pos1|Q[0]~0 (
// Equation(s):
// \loader|column1|pos1|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column1|pos1|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column1|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N20
dffeas \loader|column1|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column1|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column1|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N48
cyclonev_lcell_comb \loader|column1|and1|Y (
// Equation(s):
// \loader|column1|and1|Y~combout  = ( \loader|column1|and0|Y~0_combout  & ( (!\loader|column1|pos1|Q [1] & (!\loader|column1|pos1|Q [0] & ((\loader|column1|pos2|Q [0]) # (\loader|column1|pos2|Q [1])))) ) )

	.dataa(!\loader|column1|pos2|Q [1]),
	.datab(!\loader|column1|pos2|Q [0]),
	.datac(!\loader|column1|pos1|Q [1]),
	.datad(!\loader|column1|pos1|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column1|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and1|Y .extended_lut = "off";
defparam \loader|column1|and1|Y .lut_mask = 64'h0000000070007000;
defparam \loader|column1|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y21_N14
dffeas \loader|column1|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column1|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N0
cyclonev_lcell_comb \victory|col1|op1|and1|Y~0 (
// Equation(s):
// \victory|col1|op1|and1|Y~0_combout  = ( \loader|column1|pos3|Q [1] & ( \loader|column1|pos2|Q [1] & ( (\loader|column1|pos1|Q [1] & ((!\loader|column1|pos1|Q [0] & (!\loader|column1|pos2|Q [0] & !\loader|column1|pos3|Q [0])) # (\loader|column1|pos1|Q [0] 
// & (\loader|column1|pos2|Q [0] & \loader|column1|pos3|Q [0])))) ) ) ) # ( !\loader|column1|pos3|Q [1] & ( !\loader|column1|pos2|Q [1] & ( (!\loader|column1|pos1|Q [1] & ((!\loader|column1|pos1|Q [0] & (!\loader|column1|pos2|Q [0] & !\loader|column1|pos3|Q 
// [0])) # (\loader|column1|pos1|Q [0] & (\loader|column1|pos2|Q [0] & \loader|column1|pos3|Q [0])))) ) ) )

	.dataa(!\loader|column1|pos1|Q [0]),
	.datab(!\loader|column1|pos2|Q [0]),
	.datac(!\loader|column1|pos1|Q [1]),
	.datad(!\loader|column1|pos3|Q [0]),
	.datae(!\loader|column1|pos3|Q [1]),
	.dataf(!\loader|column1|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col1|op1|and1|Y~0 .lut_mask = 64'h8010000000000801;
defparam \victory|col1|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N48
cyclonev_lcell_comb \victory|col1|op3|and1|Y~0 (
// Equation(s):
// \victory|col1|op3|and1|Y~0_combout  = ( \loader|column1|pos5|Q [1] & ( \loader|column1|pos4|Q [0] & ( (\loader|column1|pos5|Q [0] & \loader|column1|pos4|Q [1]) ) ) ) # ( !\loader|column1|pos5|Q [1] & ( \loader|column1|pos4|Q [0] & ( 
// (\loader|column1|pos5|Q [0] & !\loader|column1|pos4|Q [1]) ) ) ) # ( \loader|column1|pos5|Q [1] & ( !\loader|column1|pos4|Q [0] & ( (!\loader|column1|pos5|Q [0] & \loader|column1|pos4|Q [1]) ) ) ) # ( !\loader|column1|pos5|Q [1] & ( 
// !\loader|column1|pos4|Q [0] & ( (!\loader|column1|pos5|Q [0] & !\loader|column1|pos4|Q [1]) ) ) )

	.dataa(!\loader|column1|pos5|Q [0]),
	.datab(gnd),
	.datac(!\loader|column1|pos4|Q [1]),
	.datad(gnd),
	.datae(!\loader|column1|pos5|Q [1]),
	.dataf(!\loader|column1|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col1|op3|and1|Y~0 .lut_mask = 64'hA0A00A0A50500505;
defparam \victory|col1|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N3
cyclonev_lcell_comb \victory|col1|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col1|op2|empty1|Equal0~0_combout  = ( !\loader|column1|pos1|Q [1] & ( !\loader|column1|pos1|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\loader|column1|pos1|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column1|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col1|op2|empty1|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \victory|col1|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N51
cyclonev_lcell_comb \victory|col1|op3|and1|Y~1 (
// Equation(s):
// \victory|col1|op3|and1|Y~1_combout  = ( \loader|column1|pos2|Q [1] & ( (\loader|column1|pos3|Q [1] & (!\loader|column1|pos2|Q [0] $ (\loader|column1|pos3|Q [0]))) ) ) # ( !\loader|column1|pos2|Q [1] & ( (\loader|column1|pos2|Q [0] & 
// (\loader|column1|pos3|Q [0] & !\loader|column1|pos3|Q [1])) ) )

	.dataa(gnd),
	.datab(!\loader|column1|pos2|Q [0]),
	.datac(!\loader|column1|pos3|Q [0]),
	.datad(!\loader|column1|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column1|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col1|op3|and1|Y~1 .lut_mask = 64'h0300030000C300C3;
defparam \victory|col1|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N0
cyclonev_lcell_comb \loader|column1|pos0|Q[0]~0 (
// Equation(s):
// \loader|column1|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column1|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column1|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N2
dffeas \loader|column1|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column1|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column1|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column1|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N3
cyclonev_lcell_comb \loader|column1|and0|Y (
// Equation(s):
// \loader|column1|and0|Y~combout  = ( \loader|column1|and0|Y~0_combout  & ( (!\loader|column1|pos0|Q [0] & (!\loader|column1|pos0|Q [1] & ((\loader|column1|pos1|Q [1]) # (\loader|column1|pos1|Q [0])))) ) )

	.dataa(!\loader|column1|pos0|Q [0]),
	.datab(!\loader|column1|pos1|Q [0]),
	.datac(!\loader|column1|pos1|Q [1]),
	.datad(!\loader|column1|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column1|and0|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column1|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column1|and0|Y .extended_lut = "off";
defparam \loader|column1|and0|Y .lut_mask = 64'h000000002A002A00;
defparam \loader|column1|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N5
dffeas \loader|column1|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column1|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column1|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column1|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column1|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N27
cyclonev_lcell_comb \victory|col1|op1|and1|Y~1 (
// Equation(s):
// \victory|col1|op1|and1|Y~1_combout  = ( \loader|column1|pos1|Q [1] & ( (\loader|column1|pos0|Q [1] & (!\loader|column1|pos1|Q [0] $ (\loader|column1|pos0|Q [0]))) ) ) # ( !\loader|column1|pos1|Q [1] & ( (!\loader|column1|pos0|Q [1] & 
// (\loader|column1|pos1|Q [0] & \loader|column1|pos0|Q [0])) ) )

	.dataa(!\loader|column1|pos0|Q [1]),
	.datab(gnd),
	.datac(!\loader|column1|pos1|Q [0]),
	.datad(!\loader|column1|pos0|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column1|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col1|op1|and1|Y~1 .lut_mask = 64'h000A000A50055005;
defparam \victory|col1|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N30
cyclonev_lcell_comb \victory|col1|op2|and1|Y~0 (
// Equation(s):
// \victory|col1|op2|and1|Y~0_combout  = (!\loader|column1|pos3|Q [1] & (!\loader|column1|pos4|Q [1] & (!\loader|column1|pos3|Q [0] $ (\loader|column1|pos4|Q [0])))) # (\loader|column1|pos3|Q [1] & (\loader|column1|pos4|Q [1] & (!\loader|column1|pos3|Q [0] $ 
// (\loader|column1|pos4|Q [0]))))

	.dataa(!\loader|column1|pos3|Q [1]),
	.datab(!\loader|column1|pos3|Q [0]),
	.datac(!\loader|column1|pos4|Q [1]),
	.datad(!\loader|column1|pos4|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col1|op2|and1|Y~0 .lut_mask = 64'h8421842184218421;
defparam \victory|col1|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N9
cyclonev_lcell_comb \controller|next_state.0110~2 (
// Equation(s):
// \controller|next_state.0110~2_combout  = ( \victory|col1|op1|and1|Y~1_combout  & ( \victory|col1|op2|and1|Y~0_combout  & ( ((\victory|col1|op3|and1|Y~0_combout  & \victory|col1|op3|and1|Y~1_combout )) # (\victory|col1|op1|and1|Y~0_combout ) ) ) ) # ( 
// !\victory|col1|op1|and1|Y~1_combout  & ( \victory|col1|op2|and1|Y~0_combout  & ( (!\victory|col1|op1|and1|Y~0_combout  & (\victory|col1|op3|and1|Y~0_combout  & ((\victory|col1|op3|and1|Y~1_combout )))) # (\victory|col1|op1|and1|Y~0_combout  & 
// ((!\victory|col1|op2|empty1|Equal0~0_combout ) # ((\victory|col1|op3|and1|Y~0_combout  & \victory|col1|op3|and1|Y~1_combout )))) ) ) ) # ( \victory|col1|op1|and1|Y~1_combout  & ( !\victory|col1|op2|and1|Y~0_combout  & ( \victory|col1|op1|and1|Y~0_combout  
// ) ) )

	.dataa(!\victory|col1|op1|and1|Y~0_combout ),
	.datab(!\victory|col1|op3|and1|Y~0_combout ),
	.datac(!\victory|col1|op2|empty1|Equal0~0_combout ),
	.datad(!\victory|col1|op3|and1|Y~1_combout ),
	.datae(!\victory|col1|op1|and1|Y~1_combout ),
	.dataf(!\victory|col1|op2|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~2 .extended_lut = "off";
defparam \controller|next_state.0110~2 .lut_mask = 64'h0000555550735577;
defparam \controller|next_state.0110~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N18
cyclonev_lcell_comb \controller|next_state.0110~7 (
// Equation(s):
// \controller|next_state.0110~7_combout  = ( \controller|next_state.0110~5_combout  & ( !\controller|next_state.0110~2_combout  & ( (!\controller|next_state.0110~4_combout  & (!\controller|next_state.0110~1_combout  & (!\controller|next_state.0110~3_combout 
//  & \controller|next_state.0110~6_combout ))) ) ) )

	.dataa(!\controller|next_state.0110~4_combout ),
	.datab(!\controller|next_state.0110~1_combout ),
	.datac(!\controller|next_state.0110~3_combout ),
	.datad(!\controller|next_state.0110~6_combout ),
	.datae(!\controller|next_state.0110~5_combout ),
	.dataf(!\controller|next_state.0110~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~7 .extended_lut = "off";
defparam \controller|next_state.0110~7 .lut_mask = 64'h0000008000000000;
defparam \controller|next_state.0110~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N21
cyclonev_lcell_comb \victory|row2|op4|and1|Y~0 (
// Equation(s):
// \victory|row2|op4|and1|Y~0_combout  = ( \loader|column5|pos2|Q [1] & ( \loader|column5|pos2|Q [0] & ( (\loader|column6|pos2|Q [0] & (\loader|column6|pos2|Q [1] & ((\loader|column3|pos2|Q [0]) # (\loader|column3|pos2|Q [1])))) ) ) ) # ( 
// !\loader|column5|pos2|Q [1] & ( \loader|column5|pos2|Q [0] & ( (\loader|column6|pos2|Q [0] & (!\loader|column6|pos2|Q [1] & ((\loader|column3|pos2|Q [0]) # (\loader|column3|pos2|Q [1])))) ) ) ) # ( \loader|column5|pos2|Q [1] & ( !\loader|column5|pos2|Q 
// [0] & ( (!\loader|column6|pos2|Q [0] & (\loader|column6|pos2|Q [1] & ((\loader|column3|pos2|Q [0]) # (\loader|column3|pos2|Q [1])))) ) ) ) # ( !\loader|column5|pos2|Q [1] & ( !\loader|column5|pos2|Q [0] & ( (!\loader|column6|pos2|Q [0] & 
// (!\loader|column6|pos2|Q [1] & ((\loader|column3|pos2|Q [0]) # (\loader|column3|pos2|Q [1])))) ) ) )

	.dataa(!\loader|column3|pos2|Q [1]),
	.datab(!\loader|column3|pos2|Q [0]),
	.datac(!\loader|column6|pos2|Q [0]),
	.datad(!\loader|column6|pos2|Q [1]),
	.datae(!\loader|column5|pos2|Q [1]),
	.dataf(!\loader|column5|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row2|op4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row2|op4|and1|Y~0 .extended_lut = "off";
defparam \victory|row2|op4|and1|Y~0 .lut_mask = 64'h7000007007000007;
defparam \victory|row2|op4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N15
cyclonev_lcell_comb \victory|row2|op3|and1|Y~1 (
// Equation(s):
// \victory|row2|op3|and1|Y~1_combout  = ( \loader|column2|pos2|Q [1] & ( (\loader|column3|pos2|Q [1] & (!\loader|column3|pos2|Q [0] $ (\loader|column2|pos2|Q [0]))) ) ) # ( !\loader|column2|pos2|Q [1] & ( (\loader|column3|pos2|Q [0] & 
// (\loader|column2|pos2|Q [0] & !\loader|column3|pos2|Q [1])) ) )

	.dataa(!\loader|column3|pos2|Q [0]),
	.datab(gnd),
	.datac(!\loader|column2|pos2|Q [0]),
	.datad(!\loader|column3|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row2|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row2|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|row2|op3|and1|Y~1 .lut_mask = 64'h0500050000A500A5;
defparam \victory|row2|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N36
cyclonev_lcell_comb \victory|col1|op3|empty1|Equal0~0 (
// Equation(s):
// \victory|col1|op3|empty1|Equal0~0_combout  = ( !\loader|column1|pos2|Q [1] & ( !\loader|column1|pos2|Q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\loader|column1|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column1|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col1|op3|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col1|op3|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col1|op3|empty1|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \victory|col1|op3|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N57
cyclonev_lcell_comb \victory|row2|op1|and1|Y~0 (
// Equation(s):
// \victory|row2|op1|and1|Y~0_combout  = ( \loader|column3|pos2|Q [0] & ( \loader|column2|pos2|Q [1] & ( (\loader|column3|pos2|Q [1] & (\loader|column1|pos2|Q [1] & (\loader|column2|pos2|Q [0] & \loader|column1|pos2|Q [0]))) ) ) ) # ( !\loader|column3|pos2|Q 
// [0] & ( \loader|column2|pos2|Q [1] & ( (\loader|column3|pos2|Q [1] & (\loader|column1|pos2|Q [1] & (!\loader|column2|pos2|Q [0] & !\loader|column1|pos2|Q [0]))) ) ) ) # ( \loader|column3|pos2|Q [0] & ( !\loader|column2|pos2|Q [1] & ( 
// (!\loader|column3|pos2|Q [1] & (!\loader|column1|pos2|Q [1] & (\loader|column2|pos2|Q [0] & \loader|column1|pos2|Q [0]))) ) ) ) # ( !\loader|column3|pos2|Q [0] & ( !\loader|column2|pos2|Q [1] & ( (!\loader|column3|pos2|Q [1] & (!\loader|column1|pos2|Q [1] 
// & (!\loader|column2|pos2|Q [0] & !\loader|column1|pos2|Q [0]))) ) ) )

	.dataa(!\loader|column3|pos2|Q [1]),
	.datab(!\loader|column1|pos2|Q [1]),
	.datac(!\loader|column2|pos2|Q [0]),
	.datad(!\loader|column1|pos2|Q [0]),
	.datae(!\loader|column3|pos2|Q [0]),
	.dataf(!\loader|column2|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row2|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row2|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|row2|op1|and1|Y~0 .lut_mask = 64'h8000000810000001;
defparam \victory|row2|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N33
cyclonev_lcell_comb \victory|row2|op3|and1|Y~0 (
// Equation(s):
// \victory|row2|op3|and1|Y~0_combout  = ( \loader|column5|pos2|Q [1] & ( (\loader|column4|pos2|Q [1] & (!\loader|column5|pos2|Q [0] $ (\loader|column4|pos2|Q [0]))) ) ) # ( !\loader|column5|pos2|Q [1] & ( (!\loader|column4|pos2|Q [1] & 
// (!\loader|column5|pos2|Q [0] $ (\loader|column4|pos2|Q [0]))) ) )

	.dataa(gnd),
	.datab(!\loader|column5|pos2|Q [0]),
	.datac(!\loader|column4|pos2|Q [0]),
	.datad(!\loader|column4|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row2|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row2|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|row2|op3|and1|Y~0 .lut_mask = 64'hC300C30000C300C3;
defparam \victory|row2|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N12
cyclonev_lcell_comb \victory|row2|op2|and1|Y~0 (
// Equation(s):
// \victory|row2|op2|and1|Y~0_combout  = ( \loader|column4|pos2|Q [0] & ( (\loader|column3|pos2|Q [0] & (!\loader|column4|pos2|Q [1] $ (\loader|column3|pos2|Q [1]))) ) ) # ( !\loader|column4|pos2|Q [0] & ( (!\loader|column3|pos2|Q [0] & 
// (!\loader|column4|pos2|Q [1] $ (\loader|column3|pos2|Q [1]))) ) )

	.dataa(!\loader|column3|pos2|Q [0]),
	.datab(gnd),
	.datac(!\loader|column4|pos2|Q [1]),
	.datad(!\loader|column3|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column4|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row2|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row2|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|row2|op2|and1|Y~0 .lut_mask = 64'hA00AA00A50055005;
defparam \victory|row2|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N30
cyclonev_lcell_comb \controller|next_state.0110~21 (
// Equation(s):
// \controller|next_state.0110~21_combout  = ( \victory|row2|op3|and1|Y~0_combout  & ( \victory|row2|op2|and1|Y~0_combout  & ( (((!\victory|col1|op3|empty1|Equal0~0_combout  & \victory|row2|op1|and1|Y~0_combout )) # (\victory|row2|op3|and1|Y~1_combout )) # 
// (\victory|row2|op4|and1|Y~0_combout ) ) ) ) # ( !\victory|row2|op3|and1|Y~0_combout  & ( \victory|row2|op2|and1|Y~0_combout  & ( (!\victory|col1|op3|empty1|Equal0~0_combout  & \victory|row2|op1|and1|Y~0_combout ) ) ) )

	.dataa(!\victory|row2|op4|and1|Y~0_combout ),
	.datab(!\victory|row2|op3|and1|Y~1_combout ),
	.datac(!\victory|col1|op3|empty1|Equal0~0_combout ),
	.datad(!\victory|row2|op1|and1|Y~0_combout ),
	.datae(!\victory|row2|op3|and1|Y~0_combout ),
	.dataf(!\victory|row2|op2|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~21 .extended_lut = "off";
defparam \controller|next_state.0110~21 .lut_mask = 64'h0000000000F077F7;
defparam \controller|next_state.0110~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N51
cyclonev_lcell_comb \victory|diag9|and1|Y~1 (
// Equation(s):
// \victory|diag9|and1|Y~1_combout  = ( \loader|column3|pos5|Q [1] & ( \loader|column2|pos4|Q [1] & ( \loader|column1|pos3|Q [1] ) ) ) # ( !\loader|column3|pos5|Q [1] & ( !\loader|column2|pos4|Q [1] & ( !\loader|column1|pos3|Q [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\loader|column1|pos3|Q [1]),
	.datad(gnd),
	.datae(!\loader|column3|pos5|Q [1]),
	.dataf(!\loader|column2|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag9|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag9|and1|Y~1 .extended_lut = "off";
defparam \victory|diag9|and1|Y~1 .lut_mask = 64'hF0F0000000000F0F;
defparam \victory|diag9|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N3
cyclonev_lcell_comb \victory|diag24|and1|Y~0 (
// Equation(s):
// \victory|diag24|and1|Y~0_combout  = ( \loader|column1|pos4|Q [1] & ( \loader|column1|pos4|Q [0] & ( (\loader|column0|pos5|Q [0] & (\loader|column0|pos5|Q [1] & (\loader|column2|pos3|Q [0] & \loader|column2|pos3|Q [1]))) ) ) ) # ( !\loader|column1|pos4|Q 
// [1] & ( \loader|column1|pos4|Q [0] & ( (\loader|column0|pos5|Q [0] & (!\loader|column0|pos5|Q [1] & (\loader|column2|pos3|Q [0] & !\loader|column2|pos3|Q [1]))) ) ) ) # ( \loader|column1|pos4|Q [1] & ( !\loader|column1|pos4|Q [0] & ( 
// (!\loader|column0|pos5|Q [0] & (\loader|column0|pos5|Q [1] & (!\loader|column2|pos3|Q [0] & \loader|column2|pos3|Q [1]))) ) ) ) # ( !\loader|column1|pos4|Q [1] & ( !\loader|column1|pos4|Q [0] & ( (!\loader|column0|pos5|Q [0] & (!\loader|column0|pos5|Q [1] 
// & (!\loader|column2|pos3|Q [0] & !\loader|column2|pos3|Q [1]))) ) ) )

	.dataa(!\loader|column0|pos5|Q [0]),
	.datab(!\loader|column0|pos5|Q [1]),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(!\loader|column2|pos3|Q [1]),
	.datae(!\loader|column1|pos4|Q [1]),
	.dataf(!\loader|column1|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag24|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag24|and1|Y~0 .extended_lut = "off";
defparam \victory|diag24|and1|Y~0 .lut_mask = 64'h8000002004000001;
defparam \victory|diag24|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N21
cyclonev_lcell_comb \victory|diag24|and1|Y~1 (
// Equation(s):
// \victory|diag24|and1|Y~1_combout  = ( \loader|column3|pos2|Q [0] & ( (\loader|column2|pos3|Q [0] & (!\loader|column2|pos3|Q [1] $ (\loader|column3|pos2|Q [1]))) ) ) # ( !\loader|column3|pos2|Q [0] & ( (!\loader|column2|pos3|Q [0] & (\loader|column2|pos3|Q 
// [1] & \loader|column3|pos2|Q [1])) ) )

	.dataa(!\loader|column2|pos3|Q [0]),
	.datab(gnd),
	.datac(!\loader|column2|pos3|Q [1]),
	.datad(!\loader|column3|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag24|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag24|and1|Y~1 .extended_lut = "off";
defparam \victory|diag24|and1|Y~1 .lut_mask = 64'h000A000A50055005;
defparam \victory|diag24|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N9
cyclonev_lcell_comb \loader|column5|pos0|Q[0]~0 (
// Equation(s):
// \loader|column5|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column5|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column5|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N24
cyclonev_lcell_comb \loader|column5|pos1|Q[0]~0 (
// Equation(s):
// \loader|column5|pos1|Q[0]~0_combout  = !\current|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current|Q~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|pos1|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|pos1|Q[0]~0 .extended_lut = "off";
defparam \loader|column5|pos1|Q[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \loader|column5|pos1|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N8
dffeas \loader|column5|pos1|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column5|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos1|Q[1] .is_wysiwyg = "true";
defparam \loader|column5|pos1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N27
cyclonev_lcell_comb \loader|column5|and1|Y (
// Equation(s):
// \loader|column5|and1|Y~combout  = ( !\loader|column5|pos1|Q [0] & ( (\loader|column5|and0|Y~0_combout  & (!\loader|column5|pos1|Q [1] & ((\loader|column5|pos2|Q [1]) # (\loader|column5|pos2|Q [0])))) ) )

	.dataa(!\loader|column5|and0|Y~0_combout ),
	.datab(!\loader|column5|pos1|Q [1]),
	.datac(!\loader|column5|pos2|Q [0]),
	.datad(!\loader|column5|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and1|Y .extended_lut = "off";
defparam \loader|column5|and1|Y .lut_mask = 64'h0444044400000000;
defparam \loader|column5|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N26
dffeas \loader|column5|pos1|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos1|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and1|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos1|Q[0] .is_wysiwyg = "true";
defparam \loader|column5|pos1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N32
dffeas \loader|column5|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column5|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column5|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N54
cyclonev_lcell_comb \loader|column5|and0|Y (
// Equation(s):
// \loader|column5|and0|Y~combout  = ( !\loader|column5|pos0|Q [0] & ( (\loader|column5|and0|Y~0_combout  & (!\loader|column5|pos0|Q [1] & ((\loader|column5|pos1|Q [1]) # (\loader|column5|pos1|Q [0])))) ) )

	.dataa(!\loader|column5|pos1|Q [0]),
	.datab(!\loader|column5|pos1|Q [1]),
	.datac(!\loader|column5|and0|Y~0_combout ),
	.datad(!\loader|column5|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column5|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column5|and0|Y .extended_lut = "off";
defparam \loader|column5|and0|Y .lut_mask = 64'h0700070000000000;
defparam \loader|column5|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N11
dffeas \loader|column5|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column5|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column5|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column5|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column5|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column5|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N39
cyclonev_lcell_comb \victory|diag14|and1|Y~1 (
// Equation(s):
// \victory|diag14|and1|Y~1_combout  = ( \loader|column4|pos1|Q [0] & ( (\loader|column5|pos0|Q [0] & (!\loader|column5|pos0|Q [1] $ (\loader|column4|pos1|Q [1]))) ) ) # ( !\loader|column4|pos1|Q [0] & ( (!\loader|column5|pos0|Q [0] & (\loader|column5|pos0|Q 
// [1] & \loader|column4|pos1|Q [1])) ) )

	.dataa(gnd),
	.datab(!\loader|column5|pos0|Q [0]),
	.datac(!\loader|column5|pos0|Q [1]),
	.datad(!\loader|column4|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column4|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag14|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag14|and1|Y~1 .extended_lut = "off";
defparam \victory|diag14|and1|Y~1 .lut_mask = 64'h000C000C30033003;
defparam \victory|diag14|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N15
cyclonev_lcell_comb \victory|diag14|and1|Y~0 (
// Equation(s):
// \victory|diag14|and1|Y~0_combout  = ( \loader|column4|pos1|Q [1] & ( \loader|column3|pos2|Q [1] & ( (\loader|column2|pos3|Q [1] & ((!\loader|column3|pos2|Q [0] & (!\loader|column4|pos1|Q [0] & !\loader|column2|pos3|Q [0])) # (\loader|column3|pos2|Q [0] & 
// (\loader|column4|pos1|Q [0] & \loader|column2|pos3|Q [0])))) ) ) ) # ( !\loader|column4|pos1|Q [1] & ( !\loader|column3|pos2|Q [1] & ( (!\loader|column2|pos3|Q [1] & ((!\loader|column3|pos2|Q [0] & (!\loader|column4|pos1|Q [0] & !\loader|column2|pos3|Q 
// [0])) # (\loader|column3|pos2|Q [0] & (\loader|column4|pos1|Q [0] & \loader|column2|pos3|Q [0])))) ) ) )

	.dataa(!\loader|column3|pos2|Q [0]),
	.datab(!\loader|column4|pos1|Q [0]),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(!\loader|column2|pos3|Q [1]),
	.datae(!\loader|column4|pos1|Q [1]),
	.dataf(!\loader|column3|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag14|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag14|and1|Y~0 .extended_lut = "off";
defparam \victory|diag14|and1|Y~0 .lut_mask = 64'h8100000000000081;
defparam \victory|diag14|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N57
cyclonev_lcell_comb \victory|diag9|and1|Y~0 (
// Equation(s):
// \victory|diag9|and1|Y~0_combout  = ( \loader|column2|pos4|Q [0] & ( \loader|column0|pos2|Q [1] & ( (\loader|column1|pos3|Q [1] & (\loader|column0|pos2|Q [0] & (\loader|column3|pos5|Q [0] & \loader|column1|pos3|Q [0]))) ) ) ) # ( !\loader|column2|pos4|Q 
// [0] & ( \loader|column0|pos2|Q [1] & ( (\loader|column1|pos3|Q [1] & (!\loader|column0|pos2|Q [0] & (!\loader|column3|pos5|Q [0] & !\loader|column1|pos3|Q [0]))) ) ) ) # ( \loader|column2|pos4|Q [0] & ( !\loader|column0|pos2|Q [1] & ( 
// (!\loader|column1|pos3|Q [1] & (\loader|column0|pos2|Q [0] & (\loader|column3|pos5|Q [0] & \loader|column1|pos3|Q [0]))) ) ) )

	.dataa(!\loader|column1|pos3|Q [1]),
	.datab(!\loader|column0|pos2|Q [0]),
	.datac(!\loader|column3|pos5|Q [0]),
	.datad(!\loader|column1|pos3|Q [0]),
	.datae(!\loader|column2|pos4|Q [0]),
	.dataf(!\loader|column0|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag9|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag9|and1|Y~0 .extended_lut = "off";
defparam \victory|diag9|and1|Y~0 .lut_mask = 64'h0000000240000001;
defparam \victory|diag9|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N12
cyclonev_lcell_comb \controller|next_state.0110~23 (
// Equation(s):
// \controller|next_state.0110~23_combout  = ( \victory|diag14|and1|Y~0_combout  & ( \victory|diag9|and1|Y~0_combout  & ( (!\victory|diag9|and1|Y~1_combout  & (!\victory|diag14|and1|Y~1_combout  & ((!\victory|diag24|and1|Y~0_combout ) # 
// (!\victory|diag24|and1|Y~1_combout )))) ) ) ) # ( !\victory|diag14|and1|Y~0_combout  & ( \victory|diag9|and1|Y~0_combout  & ( (!\victory|diag9|and1|Y~1_combout  & ((!\victory|diag24|and1|Y~0_combout ) # (!\victory|diag24|and1|Y~1_combout ))) ) ) ) # ( 
// \victory|diag14|and1|Y~0_combout  & ( !\victory|diag9|and1|Y~0_combout  & ( (!\victory|diag14|and1|Y~1_combout  & ((!\victory|diag24|and1|Y~0_combout ) # (!\victory|diag24|and1|Y~1_combout ))) ) ) ) # ( !\victory|diag14|and1|Y~0_combout  & ( 
// !\victory|diag9|and1|Y~0_combout  & ( (!\victory|diag24|and1|Y~0_combout ) # (!\victory|diag24|and1|Y~1_combout ) ) ) )

	.dataa(!\victory|diag9|and1|Y~1_combout ),
	.datab(!\victory|diag24|and1|Y~0_combout ),
	.datac(!\victory|diag24|and1|Y~1_combout ),
	.datad(!\victory|diag14|and1|Y~1_combout ),
	.datae(!\victory|diag14|and1|Y~0_combout ),
	.dataf(!\victory|diag9|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~23 .extended_lut = "off";
defparam \controller|next_state.0110~23 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \controller|next_state.0110~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N48
cyclonev_lcell_comb \victory|diag18|and1|Y~1 (
// Equation(s):
// \victory|diag18|and1|Y~1_combout  = ( \loader|column5|pos1|Q [1] & ( \loader|column3|pos3|Q [0] & ( (\loader|column5|pos1|Q [0] & (\loader|column4|pos2|Q [1] & (\loader|column3|pos3|Q [1] & \loader|column4|pos2|Q [0]))) ) ) ) # ( !\loader|column5|pos1|Q 
// [1] & ( \loader|column3|pos3|Q [0] & ( (\loader|column5|pos1|Q [0] & (!\loader|column4|pos2|Q [1] & (!\loader|column3|pos3|Q [1] & \loader|column4|pos2|Q [0]))) ) ) ) # ( \loader|column5|pos1|Q [1] & ( !\loader|column3|pos3|Q [0] & ( 
// (!\loader|column5|pos1|Q [0] & (\loader|column4|pos2|Q [1] & (\loader|column3|pos3|Q [1] & !\loader|column4|pos2|Q [0]))) ) ) )

	.dataa(!\loader|column5|pos1|Q [0]),
	.datab(!\loader|column4|pos2|Q [1]),
	.datac(!\loader|column3|pos3|Q [1]),
	.datad(!\loader|column4|pos2|Q [0]),
	.datae(!\loader|column5|pos1|Q [1]),
	.dataf(!\loader|column3|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag18|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag18|and1|Y~1 .extended_lut = "off";
defparam \victory|diag18|and1|Y~1 .lut_mask = 64'h0000020000400001;
defparam \victory|diag18|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N18
cyclonev_lcell_comb \loader|column3|pos0|Q[0]~0 (
// Equation(s):
// \loader|column3|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column3|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column3|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N20
dffeas \loader|column3|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column3|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column3|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column3|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N0
cyclonev_lcell_comb \loader|column3|and0|Y (
// Equation(s):
// \loader|column3|and0|Y~combout  = ( \loader|column3|pos1|Q [1] & ( (!\loader|column3|pos0|Q [0] & (!\loader|column3|pos0|Q [1] & \loader|column3|and0|Y~1_combout )) ) ) # ( !\loader|column3|pos1|Q [1] & ( (!\loader|column3|pos0|Q [0] & 
// (\loader|column3|pos1|Q [0] & (!\loader|column3|pos0|Q [1] & \loader|column3|and0|Y~1_combout ))) ) )

	.dataa(!\loader|column3|pos0|Q [0]),
	.datab(!\loader|column3|pos1|Q [0]),
	.datac(!\loader|column3|pos0|Q [1]),
	.datad(!\loader|column3|and0|Y~1_combout ),
	.datae(gnd),
	.dataf(!\loader|column3|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column3|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column3|and0|Y .extended_lut = "off";
defparam \loader|column3|and0|Y .lut_mask = 64'h0020002000A000A0;
defparam \loader|column3|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N38
dffeas \loader|column3|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column3|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column3|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column3|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column3|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y22_N21
cyclonev_lcell_comb \victory|diag16|and1|Y~0 (
// Equation(s):
// \victory|diag16|and1|Y~0_combout  = ( \loader|column3|pos0|Q [0] & ( \loader|column2|pos1|Q [0] & ( (\loader|column0|pos3|Q [0] & (\loader|column1|pos2|Q [0] & (!\loader|column2|pos1|Q [1] $ (\loader|column3|pos0|Q [1])))) ) ) ) # ( 
// !\loader|column3|pos0|Q [0] & ( !\loader|column2|pos1|Q [0] & ( (!\loader|column0|pos3|Q [0] & (!\loader|column1|pos2|Q [0] & (\loader|column2|pos1|Q [1] & \loader|column3|pos0|Q [1]))) ) ) )

	.dataa(!\loader|column0|pos3|Q [0]),
	.datab(!\loader|column1|pos2|Q [0]),
	.datac(!\loader|column2|pos1|Q [1]),
	.datad(!\loader|column3|pos0|Q [1]),
	.datae(!\loader|column3|pos0|Q [0]),
	.dataf(!\loader|column2|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag16|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag16|and1|Y~0 .extended_lut = "off";
defparam \victory|diag16|and1|Y~0 .lut_mask = 64'h0008000000001001;
defparam \victory|diag16|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N33
cyclonev_lcell_comb \victory|diag16|and1|Y~1 (
// Equation(s):
// \victory|diag16|and1|Y~1_combout  = ( \loader|column2|pos1|Q [1] & ( (\loader|column0|pos3|Q [1] & \loader|column1|pos2|Q [1]) ) ) # ( !\loader|column2|pos1|Q [1] & ( (!\loader|column0|pos3|Q [1] & !\loader|column1|pos2|Q [1]) ) )

	.dataa(!\loader|column0|pos3|Q [1]),
	.datab(gnd),
	.datac(!\loader|column1|pos2|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column2|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag16|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag16|and1|Y~1 .extended_lut = "off";
defparam \victory|diag16|and1|Y~1 .lut_mask = 64'hA0A0A0A005050505;
defparam \victory|diag16|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N30
cyclonev_lcell_comb \victory|diag18|and1|Y~0 (
// Equation(s):
// \victory|diag18|and1|Y~0_combout  = ( \loader|column2|pos4|Q [1] & ( (\loader|column3|pos3|Q [1] & (!\loader|column3|pos3|Q [0] $ (\loader|column2|pos4|Q [0]))) ) ) # ( !\loader|column2|pos4|Q [1] & ( (!\loader|column3|pos3|Q [1] & 
// (!\loader|column3|pos3|Q [0] $ (\loader|column2|pos4|Q [0]))) ) )

	.dataa(gnd),
	.datab(!\loader|column3|pos3|Q [0]),
	.datac(!\loader|column2|pos4|Q [0]),
	.datad(!\loader|column3|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column2|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag18|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag18|and1|Y~0 .extended_lut = "off";
defparam \victory|diag18|and1|Y~0 .lut_mask = 64'hC300C30000C300C3;
defparam \victory|diag18|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N3
cyclonev_lcell_comb \victory|diag21|and1|Y~1 (
// Equation(s):
// \victory|diag21|and1|Y~1_combout  = ( \loader|column4|pos4|Q [1] & ( (\loader|column3|pos5|Q [1] & \loader|column5|pos3|Q [1]) ) ) # ( !\loader|column4|pos4|Q [1] & ( (!\loader|column3|pos5|Q [1] & !\loader|column5|pos3|Q [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\loader|column3|pos5|Q [1]),
	.datad(!\loader|column5|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column4|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag21|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag21|and1|Y~1 .extended_lut = "off";
defparam \victory|diag21|and1|Y~1 .lut_mask = 64'hF000F000000F000F;
defparam \victory|diag21|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N15
cyclonev_lcell_comb \victory|diag21|and1|Y~0 (
// Equation(s):
// \victory|diag21|and1|Y~0_combout  = ( \loader|column3|pos5|Q [0] & ( \loader|column5|pos3|Q [0] & ( (\loader|column6|pos2|Q [0] & (\loader|column4|pos4|Q [0] & (!\loader|column6|pos2|Q [1] $ (\loader|column5|pos3|Q [1])))) ) ) ) # ( 
// !\loader|column3|pos5|Q [0] & ( !\loader|column5|pos3|Q [0] & ( (!\loader|column6|pos2|Q [0] & (\loader|column6|pos2|Q [1] & (\loader|column5|pos3|Q [1] & !\loader|column4|pos4|Q [0]))) ) ) )

	.dataa(!\loader|column6|pos2|Q [0]),
	.datab(!\loader|column6|pos2|Q [1]),
	.datac(!\loader|column5|pos3|Q [1]),
	.datad(!\loader|column4|pos4|Q [0]),
	.datae(!\loader|column3|pos5|Q [0]),
	.dataf(!\loader|column5|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag21|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag21|and1|Y~0 .extended_lut = "off";
defparam \victory|diag21|and1|Y~0 .lut_mask = 64'h0200000000000041;
defparam \victory|diag21|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N54
cyclonev_lcell_comb \controller|next_state.0110~24 (
// Equation(s):
// \controller|next_state.0110~24_combout  = ( !\victory|diag21|and1|Y~1_combout  & ( \victory|diag21|and1|Y~0_combout  & ( (!\victory|diag18|and1|Y~1_combout  & ((!\victory|diag16|and1|Y~0_combout ) # ((!\victory|diag16|and1|Y~1_combout )))) # 
// (\victory|diag18|and1|Y~1_combout  & (!\victory|diag18|and1|Y~0_combout  & ((!\victory|diag16|and1|Y~0_combout ) # (!\victory|diag16|and1|Y~1_combout )))) ) ) ) # ( \victory|diag21|and1|Y~1_combout  & ( !\victory|diag21|and1|Y~0_combout  & ( 
// (!\victory|diag18|and1|Y~1_combout  & ((!\victory|diag16|and1|Y~0_combout ) # ((!\victory|diag16|and1|Y~1_combout )))) # (\victory|diag18|and1|Y~1_combout  & (!\victory|diag18|and1|Y~0_combout  & ((!\victory|diag16|and1|Y~0_combout ) # 
// (!\victory|diag16|and1|Y~1_combout )))) ) ) ) # ( !\victory|diag21|and1|Y~1_combout  & ( !\victory|diag21|and1|Y~0_combout  & ( (!\victory|diag18|and1|Y~1_combout  & ((!\victory|diag16|and1|Y~0_combout ) # ((!\victory|diag16|and1|Y~1_combout )))) # 
// (\victory|diag18|and1|Y~1_combout  & (!\victory|diag18|and1|Y~0_combout  & ((!\victory|diag16|and1|Y~0_combout ) # (!\victory|diag16|and1|Y~1_combout )))) ) ) )

	.dataa(!\victory|diag18|and1|Y~1_combout ),
	.datab(!\victory|diag16|and1|Y~0_combout ),
	.datac(!\victory|diag16|and1|Y~1_combout ),
	.datad(!\victory|diag18|and1|Y~0_combout ),
	.datae(!\victory|diag21|and1|Y~1_combout ),
	.dataf(!\victory|diag21|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~24 .extended_lut = "off";
defparam \controller|next_state.0110~24 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \controller|next_state.0110~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N57
cyclonev_lcell_comb \victory|col4|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col4|op2|empty1|Equal0~0_combout  = ( !\loader|column4|pos1|Q [1] & ( !\loader|column4|pos1|Q [0] ) )

	.dataa(!\loader|column4|pos1|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column4|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col4|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col4|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col4|op2|empty1|Equal0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \victory|col4|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N42
cyclonev_lcell_comb \victory|diag19|and1|Y (
// Equation(s):
// \victory|diag19|and1|Y~combout  = ( !\victory|col4|op2|empty1|Equal0~0_combout  & ( \loader|column1|pos4|Q [0] & ( (\victory|diag14|and1|Y~0_combout  & (\loader|column2|pos3|Q [0] & (!\loader|column2|pos3|Q [1] $ (\loader|column1|pos4|Q [1])))) ) ) ) # ( 
// !\victory|col4|op2|empty1|Equal0~0_combout  & ( !\loader|column1|pos4|Q [0] & ( (\victory|diag14|and1|Y~0_combout  & (!\loader|column2|pos3|Q [0] & (!\loader|column2|pos3|Q [1] $ (\loader|column1|pos4|Q [1])))) ) ) )

	.dataa(!\loader|column2|pos3|Q [1]),
	.datab(!\victory|diag14|and1|Y~0_combout ),
	.datac(!\loader|column1|pos4|Q [1]),
	.datad(!\loader|column2|pos3|Q [0]),
	.datae(!\victory|col4|op2|empty1|Equal0~0_combout ),
	.dataf(!\loader|column1|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag19|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag19|and1|Y .extended_lut = "off";
defparam \victory|diag19|and1|Y .lut_mask = 64'h2100000000210000;
defparam \victory|diag19|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N51
cyclonev_lcell_comb \victory|diag13|and1|Y~0 (
// Equation(s):
// \victory|diag13|and1|Y~0_combout  = ( \loader|column3|pos3|Q [0] & ( \loader|column3|pos3|Q [1] & ( (\loader|column5|pos1|Q [1] & (\loader|column5|pos1|Q [0] & (\loader|column4|pos2|Q [1] & \loader|column4|pos2|Q [0]))) ) ) ) # ( !\loader|column3|pos3|Q 
// [0] & ( \loader|column3|pos3|Q [1] & ( (\loader|column5|pos1|Q [1] & (!\loader|column5|pos1|Q [0] & (\loader|column4|pos2|Q [1] & !\loader|column4|pos2|Q [0]))) ) ) ) # ( \loader|column3|pos3|Q [0] & ( !\loader|column3|pos3|Q [1] & ( 
// (!\loader|column5|pos1|Q [1] & (\loader|column5|pos1|Q [0] & (!\loader|column4|pos2|Q [1] & \loader|column4|pos2|Q [0]))) ) ) ) # ( !\loader|column3|pos3|Q [0] & ( !\loader|column3|pos3|Q [1] & ( (!\loader|column5|pos1|Q [1] & (!\loader|column5|pos1|Q [0] 
// & (!\loader|column4|pos2|Q [1] & !\loader|column4|pos2|Q [0]))) ) ) )

	.dataa(!\loader|column5|pos1|Q [1]),
	.datab(!\loader|column5|pos1|Q [0]),
	.datac(!\loader|column4|pos2|Q [1]),
	.datad(!\loader|column4|pos2|Q [0]),
	.datae(!\loader|column3|pos3|Q [0]),
	.dataf(!\loader|column3|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag13|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag13|and1|Y~0 .extended_lut = "off";
defparam \victory|diag13|and1|Y~0 .lut_mask = 64'h8000002004000001;
defparam \victory|diag13|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N9
cyclonev_lcell_comb \victory|diag4|and1|Y~1 (
// Equation(s):
// \victory|diag4|and1|Y~1_combout  = ( \loader|column5|pos2|Q [1] & ( (\loader|column4|pos1|Q [1] & \loader|column6|pos3|Q [1]) ) ) # ( !\loader|column5|pos2|Q [1] & ( (!\loader|column4|pos1|Q [1] & !\loader|column6|pos3|Q [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\loader|column4|pos1|Q [1]),
	.datad(!\loader|column6|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag4|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag4|and1|Y~1 .extended_lut = "off";
defparam \victory|diag4|and1|Y~1 .lut_mask = 64'hF000F000000F000F;
defparam \victory|diag4|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N0
cyclonev_lcell_comb \loader|column6|pos0|Q[0]~0 (
// Equation(s):
// \loader|column6|pos0|Q[0]~0_combout  = ( !\current|Q~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current|Q~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|pos0|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|pos0|Q[0]~0 .extended_lut = "off";
defparam \loader|column6|pos0|Q[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \loader|column6|pos0|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N5
dffeas \loader|column6|pos0|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\current|Q~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\loader|column6|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos0|Q[1] .is_wysiwyg = "true";
defparam \loader|column6|pos0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N3
cyclonev_lcell_comb \loader|column6|and0|Y (
// Equation(s):
// \loader|column6|and0|Y~combout  = ( \loader|column6|pos1|Q [1] & ( (!\loader|column6|pos0|Q [0] & (\loader|column6|and0|Y~0_combout  & !\loader|column6|pos0|Q [1])) ) ) # ( !\loader|column6|pos1|Q [1] & ( (!\loader|column6|pos0|Q [0] & 
// (\loader|column6|pos1|Q [0] & (\loader|column6|and0|Y~0_combout  & !\loader|column6|pos0|Q [1]))) ) )

	.dataa(!\loader|column6|pos0|Q [0]),
	.datab(!\loader|column6|pos1|Q [0]),
	.datac(!\loader|column6|and0|Y~0_combout ),
	.datad(!\loader|column6|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\loader|column6|and0|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \loader|column6|and0|Y .extended_lut = "off";
defparam \loader|column6|and0|Y .lut_mask = 64'h020002000A000A00;
defparam \loader|column6|and0|Y .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y21_N2
dffeas \loader|column6|pos0|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\loader|column6|pos0|Q[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\loader|column6|and0|Y~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\loader|column6|pos0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \loader|column6|pos0|Q[0] .is_wysiwyg = "true";
defparam \loader|column6|pos0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N57
cyclonev_lcell_comb \victory|diag13|and1|Y~1 (
// Equation(s):
// \victory|diag13|and1|Y~1_combout  = ( \loader|column6|pos0|Q [1] & ( (\loader|column5|pos1|Q [1] & (!\loader|column5|pos1|Q [0] $ (\loader|column6|pos0|Q [0]))) ) ) # ( !\loader|column6|pos0|Q [1] & ( (\loader|column5|pos1|Q [0] & (!\loader|column5|pos1|Q 
// [1] & \loader|column6|pos0|Q [0])) ) )

	.dataa(!\loader|column5|pos1|Q [0]),
	.datab(!\loader|column5|pos1|Q [1]),
	.datac(gnd),
	.datad(!\loader|column6|pos0|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column6|pos0|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag13|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag13|and1|Y~1 .extended_lut = "off";
defparam \victory|diag13|and1|Y~1 .lut_mask = 64'h0044004422112211;
defparam \victory|diag13|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N15
cyclonev_lcell_comb \victory|diag23|and1|Y~0 (
// Equation(s):
// \victory|diag23|and1|Y~0_combout  = ( \loader|column2|pos4|Q [1] & ( \loader|column2|pos4|Q [0] & ( (\loader|column3|pos3|Q [1] & (\loader|column3|pos3|Q [0] & (\loader|column1|pos5|Q [1] & \loader|column1|pos5|Q [0]))) ) ) ) # ( !\loader|column2|pos4|Q 
// [1] & ( \loader|column2|pos4|Q [0] & ( (!\loader|column3|pos3|Q [1] & (\loader|column3|pos3|Q [0] & (!\loader|column1|pos5|Q [1] & \loader|column1|pos5|Q [0]))) ) ) ) # ( \loader|column2|pos4|Q [1] & ( !\loader|column2|pos4|Q [0] & ( 
// (\loader|column3|pos3|Q [1] & (!\loader|column3|pos3|Q [0] & (\loader|column1|pos5|Q [1] & !\loader|column1|pos5|Q [0]))) ) ) ) # ( !\loader|column2|pos4|Q [1] & ( !\loader|column2|pos4|Q [0] & ( (!\loader|column3|pos3|Q [1] & (!\loader|column3|pos3|Q [0] 
// & (!\loader|column1|pos5|Q [1] & !\loader|column1|pos5|Q [0]))) ) ) )

	.dataa(!\loader|column3|pos3|Q [1]),
	.datab(!\loader|column3|pos3|Q [0]),
	.datac(!\loader|column1|pos5|Q [1]),
	.datad(!\loader|column1|pos5|Q [0]),
	.datae(!\loader|column2|pos4|Q [1]),
	.dataf(!\loader|column2|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag23|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag23|and1|Y~0 .extended_lut = "off";
defparam \victory|diag23|and1|Y~0 .lut_mask = 64'h8000040000200001;
defparam \victory|diag23|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N45
cyclonev_lcell_comb \victory|diag4|and1|Y~0 (
// Equation(s):
// \victory|diag4|and1|Y~0_combout  = ( \loader|column4|pos1|Q [0] & ( \loader|column6|pos3|Q [0] & ( (\loader|column5|pos2|Q [0] & (\loader|column3|pos0|Q [0] & (!\loader|column4|pos1|Q [1] $ (\loader|column3|pos0|Q [1])))) ) ) ) # ( !\loader|column4|pos1|Q 
// [0] & ( !\loader|column6|pos3|Q [0] & ( (!\loader|column5|pos2|Q [0] & (\loader|column4|pos1|Q [1] & (!\loader|column3|pos0|Q [0] & \loader|column3|pos0|Q [1]))) ) ) )

	.dataa(!\loader|column5|pos2|Q [0]),
	.datab(!\loader|column4|pos1|Q [1]),
	.datac(!\loader|column3|pos0|Q [0]),
	.datad(!\loader|column3|pos0|Q [1]),
	.datae(!\loader|column4|pos1|Q [0]),
	.dataf(!\loader|column6|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag4|and1|Y~0 .extended_lut = "off";
defparam \victory|diag4|and1|Y~0 .lut_mask = 64'h0020000000000401;
defparam \victory|diag4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N6
cyclonev_lcell_comb \victory|diag23|and1|Y~1 (
// Equation(s):
// \victory|diag23|and1|Y~1_combout  = (!\loader|column3|pos3|Q [1] & (!\loader|column4|pos2|Q [1] & (\loader|column3|pos3|Q [0] & \loader|column4|pos2|Q [0]))) # (\loader|column3|pos3|Q [1] & (\loader|column4|pos2|Q [1] & (!\loader|column3|pos3|Q [0] $ 
// (\loader|column4|pos2|Q [0]))))

	.dataa(!\loader|column3|pos3|Q [1]),
	.datab(!\loader|column4|pos2|Q [1]),
	.datac(!\loader|column3|pos3|Q [0]),
	.datad(!\loader|column4|pos2|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag23|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag23|and1|Y~1 .extended_lut = "off";
defparam \victory|diag23|and1|Y~1 .lut_mask = 64'h1009100910091009;
defparam \victory|diag23|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N30
cyclonev_lcell_comb \controller|next_state.0110~22 (
// Equation(s):
// \controller|next_state.0110~22_combout  = ( \victory|diag4|and1|Y~0_combout  & ( \victory|diag23|and1|Y~1_combout  & ( (!\victory|diag4|and1|Y~1_combout  & (!\victory|diag23|and1|Y~0_combout  & ((!\victory|diag13|and1|Y~0_combout ) # 
// (!\victory|diag13|and1|Y~1_combout )))) ) ) ) # ( !\victory|diag4|and1|Y~0_combout  & ( \victory|diag23|and1|Y~1_combout  & ( (!\victory|diag23|and1|Y~0_combout  & ((!\victory|diag13|and1|Y~0_combout ) # (!\victory|diag13|and1|Y~1_combout ))) ) ) ) # ( 
// \victory|diag4|and1|Y~0_combout  & ( !\victory|diag23|and1|Y~1_combout  & ( (!\victory|diag4|and1|Y~1_combout  & ((!\victory|diag13|and1|Y~0_combout ) # (!\victory|diag13|and1|Y~1_combout ))) ) ) ) # ( !\victory|diag4|and1|Y~0_combout  & ( 
// !\victory|diag23|and1|Y~1_combout  & ( (!\victory|diag13|and1|Y~0_combout ) # (!\victory|diag13|and1|Y~1_combout ) ) ) )

	.dataa(!\victory|diag13|and1|Y~0_combout ),
	.datab(!\victory|diag4|and1|Y~1_combout ),
	.datac(!\victory|diag13|and1|Y~1_combout ),
	.datad(!\victory|diag23|and1|Y~0_combout ),
	.datae(!\victory|diag4|and1|Y~0_combout ),
	.dataf(!\victory|diag23|and1|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~22 .extended_lut = "off";
defparam \controller|next_state.0110~22 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \controller|next_state.0110~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N48
cyclonev_lcell_comb \controller|next_state.0110~25 (
// Equation(s):
// \controller|next_state.0110~25_combout  = ( \controller|next_state.0110~22_combout  & ( \controller|state.0001~q  & ( (!\controller|next_state.0110~21_combout  & (\controller|next_state.0110~23_combout  & (\controller|next_state.0110~24_combout  & 
// !\victory|diag19|and1|Y~combout ))) ) ) )

	.dataa(!\controller|next_state.0110~21_combout ),
	.datab(!\controller|next_state.0110~23_combout ),
	.datac(!\controller|next_state.0110~24_combout ),
	.datad(!\victory|diag19|and1|Y~combout ),
	.datae(!\controller|next_state.0110~22_combout ),
	.dataf(!\controller|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~25 .extended_lut = "off";
defparam \controller|next_state.0110~25 .lut_mask = 64'h0000000000000200;
defparam \controller|next_state.0110~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N21
cyclonev_lcell_comb \victory|diag11|and1|Y~1 (
// Equation(s):
// \victory|diag11|and1|Y~1_combout  = ( \loader|column3|pos3|Q [1] & ( \loader|column2|pos2|Q [0] & ( (\loader|column2|pos2|Q [1] & \loader|column3|pos3|Q [0]) ) ) ) # ( !\loader|column3|pos3|Q [1] & ( \loader|column2|pos2|Q [0] & ( (!\loader|column2|pos2|Q 
// [1] & \loader|column3|pos3|Q [0]) ) ) ) # ( \loader|column3|pos3|Q [1] & ( !\loader|column2|pos2|Q [0] & ( (\loader|column2|pos2|Q [1] & !\loader|column3|pos3|Q [0]) ) ) )

	.dataa(!\loader|column2|pos2|Q [1]),
	.datab(gnd),
	.datac(!\loader|column3|pos3|Q [0]),
	.datad(gnd),
	.datae(!\loader|column3|pos3|Q [1]),
	.dataf(!\loader|column2|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag11|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag11|and1|Y~1 .extended_lut = "off";
defparam \victory|diag11|and1|Y~1 .lut_mask = 64'h000050500A0A0505;
defparam \victory|diag11|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N15
cyclonev_lcell_comb \victory|diag11|and1|Y~0 (
// Equation(s):
// \victory|diag11|and1|Y~0_combout  = ( \loader|column5|pos5|Q [1] & ( (\loader|column4|pos4|Q [1] & (!\loader|column4|pos4|Q [0] $ (\loader|column5|pos5|Q [0]))) ) ) # ( !\loader|column5|pos5|Q [1] & ( (!\loader|column4|pos4|Q [1] & 
// (!\loader|column4|pos4|Q [0] $ (\loader|column5|pos5|Q [0]))) ) )

	.dataa(!\loader|column4|pos4|Q [1]),
	.datab(!\loader|column4|pos4|Q [0]),
	.datac(gnd),
	.datad(!\loader|column5|pos5|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column5|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag11|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag11|and1|Y~0 .extended_lut = "off";
defparam \victory|diag11|and1|Y~0 .lut_mask = 64'h8822882244114411;
defparam \victory|diag11|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y24_N39
cyclonev_lcell_comb \victory|diag1|and1|Y~1 (
// Equation(s):
// \victory|diag1|and1|Y~1_combout  = ( \loader|column1|pos1|Q [1] & ( \loader|column0|pos0|Q [0] & ( (\loader|column1|pos1|Q [0] & \loader|column0|pos0|Q [1]) ) ) ) # ( !\loader|column1|pos1|Q [1] & ( \loader|column0|pos0|Q [0] & ( (\loader|column1|pos1|Q 
// [0] & !\loader|column0|pos0|Q [1]) ) ) ) # ( \loader|column1|pos1|Q [1] & ( !\loader|column0|pos0|Q [0] & ( (!\loader|column1|pos1|Q [0] & \loader|column0|pos0|Q [1]) ) ) )

	.dataa(!\loader|column1|pos1|Q [0]),
	.datab(!\loader|column0|pos0|Q [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\loader|column1|pos1|Q [1]),
	.dataf(!\loader|column0|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag1|and1|Y~1 .extended_lut = "off";
defparam \victory|diag1|and1|Y~1 .lut_mask = 64'h0000222244441111;
defparam \victory|diag1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N12
cyclonev_lcell_comb \victory|diag6|and1|Y~0 (
// Equation(s):
// \victory|diag6|and1|Y~0_combout  = ( \loader|column3|pos3|Q [0] & ( (\loader|column4|pos4|Q [0] & (!\loader|column4|pos4|Q [1] $ (\loader|column3|pos3|Q [1]))) ) ) # ( !\loader|column3|pos3|Q [0] & ( (!\loader|column4|pos4|Q [0] & (!\loader|column4|pos4|Q 
// [1] $ (\loader|column3|pos3|Q [1]))) ) )

	.dataa(!\loader|column4|pos4|Q [1]),
	.datab(!\loader|column4|pos4|Q [0]),
	.datac(!\loader|column3|pos3|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column3|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag6|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag6|and1|Y~0 .extended_lut = "off";
defparam \victory|diag6|and1|Y~0 .lut_mask = 64'h8484848421212121;
defparam \victory|diag6|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N21
cyclonev_lcell_comb \victory|diag1|and1|Y~0 (
// Equation(s):
// \victory|diag1|and1|Y~0_combout  = ( \loader|column2|pos2|Q [1] & ( \loader|column3|pos3|Q [0] & ( (\loader|column3|pos3|Q [1] & (\loader|column1|pos1|Q [0] & (\loader|column2|pos2|Q [0] & \loader|column1|pos1|Q [1]))) ) ) ) # ( !\loader|column2|pos2|Q 
// [1] & ( \loader|column3|pos3|Q [0] & ( (!\loader|column3|pos3|Q [1] & (\loader|column1|pos1|Q [0] & (\loader|column2|pos2|Q [0] & !\loader|column1|pos1|Q [1]))) ) ) ) # ( \loader|column2|pos2|Q [1] & ( !\loader|column3|pos3|Q [0] & ( 
// (\loader|column3|pos3|Q [1] & (!\loader|column1|pos1|Q [0] & (!\loader|column2|pos2|Q [0] & \loader|column1|pos1|Q [1]))) ) ) ) # ( !\loader|column2|pos2|Q [1] & ( !\loader|column3|pos3|Q [0] & ( (!\loader|column3|pos3|Q [1] & (!\loader|column1|pos1|Q [0] 
// & (!\loader|column2|pos2|Q [0] & !\loader|column1|pos1|Q [1]))) ) ) )

	.dataa(!\loader|column3|pos3|Q [1]),
	.datab(!\loader|column1|pos1|Q [0]),
	.datac(!\loader|column2|pos2|Q [0]),
	.datad(!\loader|column1|pos1|Q [1]),
	.datae(!\loader|column2|pos2|Q [1]),
	.dataf(!\loader|column3|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag1|and1|Y~0 .extended_lut = "off";
defparam \victory|diag1|and1|Y~0 .lut_mask = 64'h8000004002000001;
defparam \victory|diag1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N36
cyclonev_lcell_comb \controller|next_state.0110~18 (
// Equation(s):
// \controller|next_state.0110~18_combout  = ( \victory|diag1|and1|Y~0_combout  & ( \victory|col1|op2|empty1|Equal0~0_combout  & ( ((\victory|diag11|and1|Y~1_combout  & (\victory|diag11|and1|Y~0_combout  & \victory|diag6|and1|Y~0_combout ))) # 
// (\victory|diag1|and1|Y~1_combout ) ) ) ) # ( !\victory|diag1|and1|Y~0_combout  & ( \victory|col1|op2|empty1|Equal0~0_combout  & ( (\victory|diag11|and1|Y~1_combout  & (\victory|diag11|and1|Y~0_combout  & \victory|diag6|and1|Y~0_combout )) ) ) ) # ( 
// \victory|diag1|and1|Y~0_combout  & ( !\victory|col1|op2|empty1|Equal0~0_combout  & ( (\victory|diag6|and1|Y~0_combout ) # (\victory|diag1|and1|Y~1_combout ) ) ) ) # ( !\victory|diag1|and1|Y~0_combout  & ( !\victory|col1|op2|empty1|Equal0~0_combout  & ( 
// (\victory|diag11|and1|Y~1_combout  & (\victory|diag11|and1|Y~0_combout  & \victory|diag6|and1|Y~0_combout )) ) ) )

	.dataa(!\victory|diag11|and1|Y~1_combout ),
	.datab(!\victory|diag11|and1|Y~0_combout ),
	.datac(!\victory|diag1|and1|Y~1_combout ),
	.datad(!\victory|diag6|and1|Y~0_combout ),
	.datae(!\victory|diag1|and1|Y~0_combout ),
	.dataf(!\victory|col1|op2|empty1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~18 .extended_lut = "off";
defparam \controller|next_state.0110~18 .lut_mask = 64'h00110FFF00110F1F;
defparam \controller|next_state.0110~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N3
cyclonev_lcell_comb \victory|row2|op1|and1|Y~1 (
// Equation(s):
// \victory|row2|op1|and1|Y~1_combout  = ( \loader|column0|pos2|Q [1] & ( (\loader|column1|pos2|Q [1] & (!\loader|column1|pos2|Q [0] $ (\loader|column0|pos2|Q [0]))) ) ) # ( !\loader|column0|pos2|Q [1] & ( (\loader|column1|pos2|Q [0] & 
// (\loader|column0|pos2|Q [0] & !\loader|column1|pos2|Q [1])) ) )

	.dataa(!\loader|column1|pos2|Q [0]),
	.datab(gnd),
	.datac(!\loader|column0|pos2|Q [0]),
	.datad(!\loader|column1|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column0|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row2|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row2|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|row2|op1|and1|Y~1 .lut_mask = 64'h0500050000A500A5;
defparam \victory|row2|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N9
cyclonev_lcell_comb \victory|row1|op3|and1|Y~0 (
// Equation(s):
// \victory|row1|op3|and1|Y~0_combout  = ( \loader|column4|pos1|Q [0] & ( \loader|column5|pos1|Q [1] & ( (\loader|column5|pos1|Q [0] & (\loader|column4|pos1|Q [1] & (\loader|column3|pos1|Q [1] & \loader|column3|pos1|Q [0]))) ) ) ) # ( !\loader|column4|pos1|Q 
// [0] & ( \loader|column5|pos1|Q [1] & ( (!\loader|column5|pos1|Q [0] & (\loader|column4|pos1|Q [1] & (\loader|column3|pos1|Q [1] & !\loader|column3|pos1|Q [0]))) ) ) ) # ( \loader|column4|pos1|Q [0] & ( !\loader|column5|pos1|Q [1] & ( 
// (\loader|column5|pos1|Q [0] & (!\loader|column4|pos1|Q [1] & (!\loader|column3|pos1|Q [1] & \loader|column3|pos1|Q [0]))) ) ) ) # ( !\loader|column4|pos1|Q [0] & ( !\loader|column5|pos1|Q [1] & ( (!\loader|column5|pos1|Q [0] & (!\loader|column4|pos1|Q [1] 
// & (!\loader|column3|pos1|Q [1] & !\loader|column3|pos1|Q [0]))) ) ) )

	.dataa(!\loader|column5|pos1|Q [0]),
	.datab(!\loader|column4|pos1|Q [1]),
	.datac(!\loader|column3|pos1|Q [1]),
	.datad(!\loader|column3|pos1|Q [0]),
	.datae(!\loader|column4|pos1|Q [0]),
	.dataf(!\loader|column5|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|row1|op3|and1|Y~0 .lut_mask = 64'h8000004002000001;
defparam \victory|row1|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N0
cyclonev_lcell_comb \victory|row1|op2|and1|Y~0 (
// Equation(s):
// \victory|row1|op2|and1|Y~0_combout  = ( \loader|column3|pos1|Q [0] & ( (\loader|column4|pos1|Q [0] & (!\loader|column3|pos1|Q [1] $ (\loader|column4|pos1|Q [1]))) ) ) # ( !\loader|column3|pos1|Q [0] & ( (!\loader|column4|pos1|Q [0] & 
// (!\loader|column3|pos1|Q [1] $ (\loader|column4|pos1|Q [1]))) ) )

	.dataa(gnd),
	.datab(!\loader|column3|pos1|Q [1]),
	.datac(!\loader|column4|pos1|Q [0]),
	.datad(!\loader|column4|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|row1|op2|and1|Y~0 .lut_mask = 64'hC030C0300C030C03;
defparam \victory|row1|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N15
cyclonev_lcell_comb \victory|row1|op2|and1|Y~1 (
// Equation(s):
// \victory|row1|op2|and1|Y~1_combout  = ( \loader|column2|pos1|Q [1] & ( \loader|column1|pos1|Q [1] & ( (\loader|column3|pos1|Q [1] & ((!\loader|column2|pos1|Q [0] & (!\loader|column1|pos1|Q [0] & !\loader|column3|pos1|Q [0])) # (\loader|column2|pos1|Q [0] 
// & (\loader|column1|pos1|Q [0] & \loader|column3|pos1|Q [0])))) ) ) ) # ( !\loader|column2|pos1|Q [1] & ( !\loader|column1|pos1|Q [1] & ( (\loader|column2|pos1|Q [0] & (!\loader|column3|pos1|Q [1] & (\loader|column1|pos1|Q [0] & \loader|column3|pos1|Q 
// [0]))) ) ) )

	.dataa(!\loader|column2|pos1|Q [0]),
	.datab(!\loader|column3|pos1|Q [1]),
	.datac(!\loader|column1|pos1|Q [0]),
	.datad(!\loader|column3|pos1|Q [0]),
	.datae(!\loader|column2|pos1|Q [1]),
	.dataf(!\loader|column1|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op2|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op2|and1|Y~1 .extended_lut = "off";
defparam \victory|row1|op2|and1|Y~1 .lut_mask = 64'h0004000000002001;
defparam \victory|row1|op2|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N42
cyclonev_lcell_comb \victory|row1|op4|and1|Y~0 (
// Equation(s):
// \victory|row1|op4|and1|Y~0_combout  = ( \loader|column5|pos1|Q [0] & ( \loader|column3|pos1|Q [1] & ( (\loader|column6|pos1|Q [0] & (!\loader|column6|pos1|Q [1] $ (\loader|column5|pos1|Q [1]))) ) ) ) # ( !\loader|column5|pos1|Q [0] & ( 
// \loader|column3|pos1|Q [1] & ( (!\loader|column6|pos1|Q [0] & (!\loader|column6|pos1|Q [1] $ (\loader|column5|pos1|Q [1]))) ) ) ) # ( \loader|column5|pos1|Q [0] & ( !\loader|column3|pos1|Q [1] & ( (\loader|column3|pos1|Q [0] & (\loader|column6|pos1|Q [0] 
// & (!\loader|column6|pos1|Q [1] $ (\loader|column5|pos1|Q [1])))) ) ) ) # ( !\loader|column5|pos1|Q [0] & ( !\loader|column3|pos1|Q [1] & ( (\loader|column3|pos1|Q [0] & (!\loader|column6|pos1|Q [0] & (!\loader|column6|pos1|Q [1] $ (\loader|column5|pos1|Q 
// [1])))) ) ) )

	.dataa(!\loader|column3|pos1|Q [0]),
	.datab(!\loader|column6|pos1|Q [0]),
	.datac(!\loader|column6|pos1|Q [1]),
	.datad(!\loader|column5|pos1|Q [1]),
	.datae(!\loader|column5|pos1|Q [0]),
	.dataf(!\loader|column3|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op4|and1|Y~0 .extended_lut = "off";
defparam \victory|row1|op4|and1|Y~0 .lut_mask = 64'h40041001C00C3003;
defparam \victory|row1|op4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N42
cyclonev_lcell_comb \controller|next_state.0110~15 (
// Equation(s):
// \controller|next_state.0110~15_combout  = ( \victory|row1|op2|and1|Y~1_combout  & ( \victory|row1|op4|and1|Y~0_combout  & ( (!\victory|row1|op3|and1|Y~0_combout  & (!\victory|row1|op2|and1|Y~0_combout  & ((!\victory|row2|op1|and1|Y~1_combout ) # 
// (!\victory|row2|op1|and1|Y~0_combout )))) ) ) ) # ( !\victory|row1|op2|and1|Y~1_combout  & ( \victory|row1|op4|and1|Y~0_combout  & ( (!\victory|row1|op3|and1|Y~0_combout  & ((!\victory|row2|op1|and1|Y~1_combout ) # (!\victory|row2|op1|and1|Y~0_combout ))) 
// ) ) ) # ( \victory|row1|op2|and1|Y~1_combout  & ( !\victory|row1|op4|and1|Y~0_combout  & ( (!\victory|row1|op2|and1|Y~0_combout  & ((!\victory|row2|op1|and1|Y~1_combout ) # (!\victory|row2|op1|and1|Y~0_combout ))) ) ) ) # ( 
// !\victory|row1|op2|and1|Y~1_combout  & ( !\victory|row1|op4|and1|Y~0_combout  & ( (!\victory|row2|op1|and1|Y~1_combout ) # (!\victory|row2|op1|and1|Y~0_combout ) ) ) )

	.dataa(!\victory|row2|op1|and1|Y~1_combout ),
	.datab(!\victory|row1|op3|and1|Y~0_combout ),
	.datac(!\victory|row1|op2|and1|Y~0_combout ),
	.datad(!\victory|row2|op1|and1|Y~0_combout ),
	.datae(!\victory|row1|op2|and1|Y~1_combout ),
	.dataf(!\victory|row1|op4|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~15 .extended_lut = "off";
defparam \controller|next_state.0110~15 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \controller|next_state.0110~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N54
cyclonev_lcell_comb \victory|diag12|and1|Y~1 (
// Equation(s):
// \victory|diag12|and1|Y~1_combout  = ( \loader|column3|pos2|Q [1] & ( (\loader|column4|pos3|Q [1] & (!\loader|column4|pos3|Q [0] $ (\loader|column3|pos2|Q [0]))) ) ) # ( !\loader|column3|pos2|Q [1] & ( (!\loader|column4|pos3|Q [1] & (\loader|column4|pos3|Q 
// [0] & \loader|column3|pos2|Q [0])) ) )

	.dataa(gnd),
	.datab(!\loader|column4|pos3|Q [1]),
	.datac(!\loader|column4|pos3|Q [0]),
	.datad(!\loader|column3|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column3|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag12|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag12|and1|Y~1 .extended_lut = "off";
defparam \victory|diag12|and1|Y~1 .lut_mask = 64'h000C000C30033003;
defparam \victory|diag12|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N48
cyclonev_lcell_comb \victory|diag2|and1|Y~0 (
// Equation(s):
// \victory|diag2|and1|Y~0_combout  = ( \loader|column2|pos1|Q [0] & ( \loader|column3|pos2|Q [1] & ( (\loader|column4|pos3|Q [0] & (\loader|column2|pos1|Q [1] & (\loader|column3|pos2|Q [0] & \loader|column4|pos3|Q [1]))) ) ) ) # ( !\loader|column2|pos1|Q 
// [0] & ( \loader|column3|pos2|Q [1] & ( (!\loader|column4|pos3|Q [0] & (\loader|column2|pos1|Q [1] & (!\loader|column3|pos2|Q [0] & \loader|column4|pos3|Q [1]))) ) ) ) # ( \loader|column2|pos1|Q [0] & ( !\loader|column3|pos2|Q [1] & ( 
// (\loader|column4|pos3|Q [0] & (!\loader|column2|pos1|Q [1] & (\loader|column3|pos2|Q [0] & !\loader|column4|pos3|Q [1]))) ) ) ) # ( !\loader|column2|pos1|Q [0] & ( !\loader|column3|pos2|Q [1] & ( (!\loader|column4|pos3|Q [0] & (!\loader|column2|pos1|Q [1] 
// & (!\loader|column3|pos2|Q [0] & !\loader|column4|pos3|Q [1]))) ) ) )

	.dataa(!\loader|column4|pos3|Q [0]),
	.datab(!\loader|column2|pos1|Q [1]),
	.datac(!\loader|column3|pos2|Q [0]),
	.datad(!\loader|column4|pos3|Q [1]),
	.datae(!\loader|column2|pos1|Q [0]),
	.dataf(!\loader|column3|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag2|and1|Y~0 .extended_lut = "off";
defparam \victory|diag2|and1|Y~0 .lut_mask = 64'h8000040000200001;
defparam \victory|diag2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N15
cyclonev_lcell_comb \victory|diag12|and1|Y~0 (
// Equation(s):
// \victory|diag12|and1|Y~0_combout  = ( \loader|column6|pos5|Q [0] & ( (\loader|column5|pos4|Q [0] & (!\loader|column6|pos5|Q [1] $ (\loader|column5|pos4|Q [1]))) ) ) # ( !\loader|column6|pos5|Q [0] & ( (!\loader|column5|pos4|Q [0] & 
// (!\loader|column6|pos5|Q [1] $ (\loader|column5|pos4|Q [1]))) ) )

	.dataa(gnd),
	.datab(!\loader|column6|pos5|Q [1]),
	.datac(!\loader|column5|pos4|Q [1]),
	.datad(!\loader|column5|pos4|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column6|pos5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag12|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag12|and1|Y~0 .extended_lut = "off";
defparam \victory|diag12|and1|Y~0 .lut_mask = 64'hC300C30000C300C3;
defparam \victory|diag12|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N57
cyclonev_lcell_comb \victory|diag7|and1|Y~0 (
// Equation(s):
// \victory|diag7|and1|Y~0_combout  = ( \loader|column4|pos3|Q [0] & ( (\loader|column5|pos4|Q [0] & (!\loader|column5|pos4|Q [1] $ (\loader|column4|pos3|Q [1]))) ) ) # ( !\loader|column4|pos3|Q [0] & ( (!\loader|column5|pos4|Q [0] & (!\loader|column5|pos4|Q 
// [1] $ (\loader|column4|pos3|Q [1]))) ) )

	.dataa(!\loader|column5|pos4|Q [1]),
	.datab(!\loader|column4|pos3|Q [1]),
	.datac(gnd),
	.datad(!\loader|column5|pos4|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag7|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag7|and1|Y~0 .extended_lut = "off";
defparam \victory|diag7|and1|Y~0 .lut_mask = 64'h9900990000990099;
defparam \victory|diag7|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N24
cyclonev_lcell_comb \victory|diag2|and1|Y~1 (
// Equation(s):
// \victory|diag2|and1|Y~1_combout  = (!\loader|column1|pos0|Q [1] & (!\loader|column2|pos1|Q [1] & (\loader|column2|pos1|Q [0] & \loader|column1|pos0|Q [0]))) # (\loader|column1|pos0|Q [1] & (\loader|column2|pos1|Q [1] & (!\loader|column2|pos1|Q [0] $ 
// (\loader|column1|pos0|Q [0]))))

	.dataa(!\loader|column1|pos0|Q [1]),
	.datab(!\loader|column2|pos1|Q [1]),
	.datac(!\loader|column2|pos1|Q [0]),
	.datad(!\loader|column1|pos0|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|diag2|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|diag2|and1|Y~1 .extended_lut = "off";
defparam \victory|diag2|and1|Y~1 .lut_mask = 64'h1009100910091009;
defparam \victory|diag2|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N30
cyclonev_lcell_comb \controller|next_state.0110~19 (
// Equation(s):
// \controller|next_state.0110~19_combout  = ( \victory|diag7|and1|Y~0_combout  & ( \victory|diag2|and1|Y~1_combout  & ( ((\victory|diag12|and1|Y~1_combout  & \victory|diag12|and1|Y~0_combout )) # (\victory|diag2|and1|Y~0_combout ) ) ) ) # ( 
// !\victory|diag7|and1|Y~0_combout  & ( \victory|diag2|and1|Y~1_combout  & ( \victory|diag2|and1|Y~0_combout  ) ) ) # ( \victory|diag7|and1|Y~0_combout  & ( !\victory|diag2|and1|Y~1_combout  & ( (!\victory|diag12|and1|Y~1_combout  & 
// (!\victory|col2|op2|empty1|Equal0~0_combout  & (\victory|diag2|and1|Y~0_combout ))) # (\victory|diag12|and1|Y~1_combout  & (((!\victory|col2|op2|empty1|Equal0~0_combout  & \victory|diag2|and1|Y~0_combout )) # (\victory|diag12|and1|Y~0_combout ))) ) ) )

	.dataa(!\victory|diag12|and1|Y~1_combout ),
	.datab(!\victory|col2|op2|empty1|Equal0~0_combout ),
	.datac(!\victory|diag2|and1|Y~0_combout ),
	.datad(!\victory|diag12|and1|Y~0_combout ),
	.datae(!\victory|diag7|and1|Y~0_combout ),
	.dataf(!\victory|diag2|and1|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~19 .extended_lut = "off";
defparam \controller|next_state.0110~19 .lut_mask = 64'h00000C5D0F0F0F5F;
defparam \controller|next_state.0110~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y21_N39
cyclonev_lcell_comb \victory|row0|op3|and1|Y~0 (
// Equation(s):
// \victory|row0|op3|and1|Y~0_combout  = ( \loader|column4|pos0|Q [0] & ( \loader|column3|pos0|Q [1] & ( (\loader|column5|pos0|Q [1] & (\loader|column3|pos0|Q [0] & (\loader|column4|pos0|Q [1] & \loader|column5|pos0|Q [0]))) ) ) ) # ( !\loader|column4|pos0|Q 
// [0] & ( \loader|column3|pos0|Q [1] & ( (\loader|column5|pos0|Q [1] & (!\loader|column3|pos0|Q [0] & (\loader|column4|pos0|Q [1] & !\loader|column5|pos0|Q [0]))) ) ) ) # ( \loader|column4|pos0|Q [0] & ( !\loader|column3|pos0|Q [1] & ( 
// (!\loader|column5|pos0|Q [1] & (\loader|column3|pos0|Q [0] & (!\loader|column4|pos0|Q [1] & \loader|column5|pos0|Q [0]))) ) ) ) # ( !\loader|column4|pos0|Q [0] & ( !\loader|column3|pos0|Q [1] & ( (!\loader|column5|pos0|Q [1] & (!\loader|column3|pos0|Q [0] 
// & (!\loader|column4|pos0|Q [1] & !\loader|column5|pos0|Q [0]))) ) ) )

	.dataa(!\loader|column5|pos0|Q [1]),
	.datab(!\loader|column3|pos0|Q [0]),
	.datac(!\loader|column4|pos0|Q [1]),
	.datad(!\loader|column5|pos0|Q [0]),
	.datae(!\loader|column4|pos0|Q [0]),
	.dataf(!\loader|column3|pos0|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row0|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row0|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|row0|op3|and1|Y~0 .lut_mask = 64'h8000002004000001;
defparam \victory|row0|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N6
cyclonev_lcell_comb \victory|row1|op1|and1|Y~0 (
// Equation(s):
// \victory|row1|op1|and1|Y~0_combout  = ( \loader|column2|pos1|Q [1] & ( \loader|column1|pos1|Q [1] & ( (\loader|column3|pos1|Q [1] & ((!\loader|column3|pos1|Q [0] & (!\loader|column1|pos1|Q [0] & !\loader|column2|pos1|Q [0])) # (\loader|column3|pos1|Q [0] 
// & (\loader|column1|pos1|Q [0] & \loader|column2|pos1|Q [0])))) ) ) ) # ( !\loader|column2|pos1|Q [1] & ( !\loader|column1|pos1|Q [1] & ( (!\loader|column3|pos1|Q [1] & ((!\loader|column3|pos1|Q [0] & (!\loader|column1|pos1|Q [0] & !\loader|column2|pos1|Q 
// [0])) # (\loader|column3|pos1|Q [0] & (\loader|column1|pos1|Q [0] & \loader|column2|pos1|Q [0])))) ) ) )

	.dataa(!\loader|column3|pos1|Q [0]),
	.datab(!\loader|column1|pos1|Q [0]),
	.datac(!\loader|column2|pos1|Q [0]),
	.datad(!\loader|column3|pos1|Q [1]),
	.datae(!\loader|column2|pos1|Q [1]),
	.dataf(!\loader|column1|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|row1|op1|and1|Y~0 .lut_mask = 64'h8100000000000081;
defparam \victory|row1|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y22_N45
cyclonev_lcell_comb \victory|row1|op3|and1|Y~1 (
// Equation(s):
// \victory|row1|op3|and1|Y~1_combout  = ( \loader|column3|pos1|Q [0] & ( (\loader|column2|pos1|Q [0] & (!\loader|column3|pos1|Q [1] $ (\loader|column2|pos1|Q [1]))) ) ) # ( !\loader|column3|pos1|Q [0] & ( (!\loader|column2|pos1|Q [0] & 
// (\loader|column3|pos1|Q [1] & \loader|column2|pos1|Q [1])) ) )

	.dataa(!\loader|column2|pos1|Q [0]),
	.datab(!\loader|column3|pos1|Q [1]),
	.datac(!\loader|column2|pos1|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column3|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|row1|op3|and1|Y~1 .lut_mask = 64'h0202020241414141;
defparam \victory|row1|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N21
cyclonev_lcell_comb \victory|row1|op1|and1|Y~1 (
// Equation(s):
// \victory|row1|op1|and1|Y~1_combout  = ( \loader|column0|pos1|Q [0] & ( (\loader|column1|pos1|Q [0] & (!\loader|column0|pos1|Q [1] $ (\loader|column1|pos1|Q [1]))) ) ) # ( !\loader|column0|pos1|Q [0] & ( (\loader|column0|pos1|Q [1] & 
// (\loader|column1|pos1|Q [1] & !\loader|column1|pos1|Q [0])) ) )

	.dataa(gnd),
	.datab(!\loader|column0|pos1|Q [1]),
	.datac(!\loader|column1|pos1|Q [1]),
	.datad(!\loader|column1|pos1|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column0|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row1|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row1|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|row1|op1|and1|Y~1 .lut_mask = 64'h0300030000C300C3;
defparam \victory|row1|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N33
cyclonev_lcell_comb \victory|row0|op4|and1|Y~0 (
// Equation(s):
// \victory|row0|op4|and1|Y~0_combout  = ( \loader|column3|pos0|Q [1] & ( \loader|column6|pos0|Q [1] & ( (\loader|column5|pos0|Q [1] & (!\loader|column6|pos0|Q [0] $ (\loader|column5|pos0|Q [0]))) ) ) ) # ( !\loader|column3|pos0|Q [1] & ( 
// \loader|column6|pos0|Q [1] & ( (\loader|column5|pos0|Q [1] & (\loader|column3|pos0|Q [0] & (!\loader|column6|pos0|Q [0] $ (\loader|column5|pos0|Q [0])))) ) ) ) # ( \loader|column3|pos0|Q [1] & ( !\loader|column6|pos0|Q [1] & ( (!\loader|column5|pos0|Q [1] 
// & (!\loader|column6|pos0|Q [0] $ (\loader|column5|pos0|Q [0]))) ) ) ) # ( !\loader|column3|pos0|Q [1] & ( !\loader|column6|pos0|Q [1] & ( (!\loader|column5|pos0|Q [1] & (\loader|column3|pos0|Q [0] & (!\loader|column6|pos0|Q [0] $ (\loader|column5|pos0|Q 
// [0])))) ) ) )

	.dataa(!\loader|column6|pos0|Q [0]),
	.datab(!\loader|column5|pos0|Q [1]),
	.datac(!\loader|column5|pos0|Q [0]),
	.datad(!\loader|column3|pos0|Q [0]),
	.datae(!\loader|column3|pos0|Q [1]),
	.dataf(!\loader|column6|pos0|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row0|op4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row0|op4|and1|Y~0 .extended_lut = "off";
defparam \victory|row0|op4|and1|Y~0 .lut_mask = 64'h0084848400212121;
defparam \victory|row0|op4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N36
cyclonev_lcell_comb \controller|next_state.0110~14 (
// Equation(s):
// \controller|next_state.0110~14_combout  = ( \victory|row1|op1|and1|Y~1_combout  & ( \victory|row0|op4|and1|Y~0_combout  & ( (!\victory|row0|op3|and1|Y~0_combout  & (!\victory|row1|op1|and1|Y~0_combout  & ((!\victory|row1|op3|and1|Y~1_combout ) # 
// (!\victory|row1|op3|and1|Y~0_combout )))) ) ) ) # ( !\victory|row1|op1|and1|Y~1_combout  & ( \victory|row0|op4|and1|Y~0_combout  & ( (!\victory|row0|op3|and1|Y~0_combout  & ((!\victory|row1|op3|and1|Y~1_combout ) # (!\victory|row1|op3|and1|Y~0_combout ))) 
// ) ) ) # ( \victory|row1|op1|and1|Y~1_combout  & ( !\victory|row0|op4|and1|Y~0_combout  & ( (!\victory|row1|op1|and1|Y~0_combout  & ((!\victory|row1|op3|and1|Y~1_combout ) # (!\victory|row1|op3|and1|Y~0_combout ))) ) ) ) # ( 
// !\victory|row1|op1|and1|Y~1_combout  & ( !\victory|row0|op4|and1|Y~0_combout  & ( (!\victory|row1|op3|and1|Y~1_combout ) # (!\victory|row1|op3|and1|Y~0_combout ) ) ) )

	.dataa(!\victory|row0|op3|and1|Y~0_combout ),
	.datab(!\victory|row1|op1|and1|Y~0_combout ),
	.datac(!\victory|row1|op3|and1|Y~1_combout ),
	.datad(!\victory|row1|op3|and1|Y~0_combout ),
	.datae(!\victory|row1|op1|and1|Y~1_combout ),
	.dataf(!\victory|row0|op4|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~14 .extended_lut = "off";
defparam \controller|next_state.0110~14 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \controller|next_state.0110~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N33
cyclonev_lcell_comb \victory|row5|op1|and1|Y~1 (
// Equation(s):
// \victory|row5|op1|and1|Y~1_combout  = ( \loader|column0|pos5|Q [0] & ( \loader|column1|pos5|Q [0] & ( !\loader|column0|pos5|Q [1] $ (\loader|column1|pos5|Q [1]) ) ) ) # ( !\loader|column0|pos5|Q [0] & ( !\loader|column1|pos5|Q [0] & ( 
// (\loader|column0|pos5|Q [1] & \loader|column1|pos5|Q [1]) ) ) )

	.dataa(!\loader|column0|pos5|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\loader|column1|pos5|Q [1]),
	.datae(!\loader|column0|pos5|Q [0]),
	.dataf(!\loader|column1|pos5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row5|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row5|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|row5|op1|and1|Y~1 .lut_mask = 64'h005500000000AA55;
defparam \victory|row5|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N33
cyclonev_lcell_comb \victory|row4|op4|and1|Y~0 (
// Equation(s):
// \victory|row4|op4|and1|Y~0_combout  = ( \loader|column6|pos4|Q [0] & ( \loader|column5|pos4|Q [1] & ( (\loader|column6|pos4|Q [1] & (\loader|column5|pos4|Q [0] & ((\loader|column3|pos4|Q [1]) # (\loader|column3|pos4|Q [0])))) ) ) ) # ( 
// !\loader|column6|pos4|Q [0] & ( \loader|column5|pos4|Q [1] & ( (\loader|column6|pos4|Q [1] & (!\loader|column5|pos4|Q [0] & ((\loader|column3|pos4|Q [1]) # (\loader|column3|pos4|Q [0])))) ) ) ) # ( \loader|column6|pos4|Q [0] & ( !\loader|column5|pos4|Q 
// [1] & ( (!\loader|column6|pos4|Q [1] & (\loader|column5|pos4|Q [0] & ((\loader|column3|pos4|Q [1]) # (\loader|column3|pos4|Q [0])))) ) ) ) # ( !\loader|column6|pos4|Q [0] & ( !\loader|column5|pos4|Q [1] & ( (!\loader|column6|pos4|Q [1] & 
// (!\loader|column5|pos4|Q [0] & ((\loader|column3|pos4|Q [1]) # (\loader|column3|pos4|Q [0])))) ) ) )

	.dataa(!\loader|column6|pos4|Q [1]),
	.datab(!\loader|column5|pos4|Q [0]),
	.datac(!\loader|column3|pos4|Q [0]),
	.datad(!\loader|column3|pos4|Q [1]),
	.datae(!\loader|column6|pos4|Q [0]),
	.dataf(!\loader|column5|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op4|and1|Y~0 .extended_lut = "off";
defparam \victory|row4|op4|and1|Y~0 .lut_mask = 64'h0888022204440111;
defparam \victory|row4|op4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N45
cyclonev_lcell_comb \victory|row4|op2|and1|Y~1 (
// Equation(s):
// \victory|row4|op2|and1|Y~1_combout  = ( \loader|column2|pos4|Q [1] & ( \loader|column3|pos4|Q [0] & ( (\loader|column1|pos4|Q [0] & (\loader|column1|pos4|Q [1] & (\loader|column3|pos4|Q [1] & \loader|column2|pos4|Q [0]))) ) ) ) # ( !\loader|column2|pos4|Q 
// [1] & ( \loader|column3|pos4|Q [0] & ( (\loader|column1|pos4|Q [0] & (!\loader|column1|pos4|Q [1] & (!\loader|column3|pos4|Q [1] & \loader|column2|pos4|Q [0]))) ) ) ) # ( \loader|column2|pos4|Q [1] & ( !\loader|column3|pos4|Q [0] & ( 
// (!\loader|column1|pos4|Q [0] & (\loader|column1|pos4|Q [1] & (\loader|column3|pos4|Q [1] & !\loader|column2|pos4|Q [0]))) ) ) )

	.dataa(!\loader|column1|pos4|Q [0]),
	.datab(!\loader|column1|pos4|Q [1]),
	.datac(!\loader|column3|pos4|Q [1]),
	.datad(!\loader|column2|pos4|Q [0]),
	.datae(!\loader|column2|pos4|Q [1]),
	.dataf(!\loader|column3|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op2|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op2|and1|Y~1 .extended_lut = "off";
defparam \victory|row4|op2|and1|Y~1 .lut_mask = 64'h0000020000400001;
defparam \victory|row4|op2|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N9
cyclonev_lcell_comb \victory|row4|op2|and1|Y~0 (
// Equation(s):
// \victory|row4|op2|and1|Y~0_combout  = ( \loader|column4|pos4|Q [1] & ( (\loader|column3|pos4|Q [1] & (!\loader|column3|pos4|Q [0] $ (\loader|column4|pos4|Q [0]))) ) ) # ( !\loader|column4|pos4|Q [1] & ( (!\loader|column3|pos4|Q [1] & 
// (!\loader|column3|pos4|Q [0] $ (\loader|column4|pos4|Q [0]))) ) )

	.dataa(!\loader|column3|pos4|Q [0]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(gnd),
	.datad(!\loader|column4|pos4|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|row4|op2|and1|Y~0 .lut_mask = 64'h8844884422112211;
defparam \victory|row4|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N39
cyclonev_lcell_comb \victory|row4|op3|and1|Y~0 (
// Equation(s):
// \victory|row4|op3|and1|Y~0_combout  = ( \loader|column4|pos4|Q [1] & ( \loader|column3|pos4|Q [0] & ( (\loader|column3|pos4|Q [1] & (\loader|column4|pos4|Q [0] & (\loader|column5|pos4|Q [0] & \loader|column5|pos4|Q [1]))) ) ) ) # ( !\loader|column4|pos4|Q 
// [1] & ( \loader|column3|pos4|Q [0] & ( (!\loader|column3|pos4|Q [1] & (\loader|column4|pos4|Q [0] & (\loader|column5|pos4|Q [0] & !\loader|column5|pos4|Q [1]))) ) ) ) # ( \loader|column4|pos4|Q [1] & ( !\loader|column3|pos4|Q [0] & ( 
// (\loader|column3|pos4|Q [1] & (!\loader|column4|pos4|Q [0] & (!\loader|column5|pos4|Q [0] & \loader|column5|pos4|Q [1]))) ) ) ) # ( !\loader|column4|pos4|Q [1] & ( !\loader|column3|pos4|Q [0] & ( (!\loader|column3|pos4|Q [1] & (!\loader|column4|pos4|Q [0] 
// & (!\loader|column5|pos4|Q [0] & !\loader|column5|pos4|Q [1]))) ) ) )

	.dataa(!\loader|column3|pos4|Q [1]),
	.datab(!\loader|column4|pos4|Q [0]),
	.datac(!\loader|column5|pos4|Q [0]),
	.datad(!\loader|column5|pos4|Q [1]),
	.datae(!\loader|column4|pos4|Q [1]),
	.dataf(!\loader|column3|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|row4|op3|and1|Y~0 .lut_mask = 64'h8000004002000001;
defparam \victory|row4|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N36
cyclonev_lcell_comb \controller|next_state.0110~17 (
// Equation(s):
// \controller|next_state.0110~17_combout  = ( \victory|row4|op3|and1|Y~0_combout  & ( \victory|row5|op1|and1|Y~0_combout  & ( (!\victory|row5|op1|and1|Y~1_combout  & (!\victory|row4|op4|and1|Y~0_combout  & ((!\victory|row4|op2|and1|Y~1_combout ) # 
// (!\victory|row4|op2|and1|Y~0_combout )))) ) ) ) # ( !\victory|row4|op3|and1|Y~0_combout  & ( \victory|row5|op1|and1|Y~0_combout  & ( (!\victory|row5|op1|and1|Y~1_combout  & ((!\victory|row4|op2|and1|Y~1_combout ) # (!\victory|row4|op2|and1|Y~0_combout ))) 
// ) ) ) # ( \victory|row4|op3|and1|Y~0_combout  & ( !\victory|row5|op1|and1|Y~0_combout  & ( (!\victory|row4|op4|and1|Y~0_combout  & ((!\victory|row4|op2|and1|Y~1_combout ) # (!\victory|row4|op2|and1|Y~0_combout ))) ) ) ) # ( 
// !\victory|row4|op3|and1|Y~0_combout  & ( !\victory|row5|op1|and1|Y~0_combout  & ( (!\victory|row4|op2|and1|Y~1_combout ) # (!\victory|row4|op2|and1|Y~0_combout ) ) ) )

	.dataa(!\victory|row5|op1|and1|Y~1_combout ),
	.datab(!\victory|row4|op4|and1|Y~0_combout ),
	.datac(!\victory|row4|op2|and1|Y~1_combout ),
	.datad(!\victory|row4|op2|and1|Y~0_combout ),
	.datae(!\victory|row4|op3|and1|Y~0_combout ),
	.dataf(!\victory|row5|op1|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~17 .extended_lut = "off";
defparam \controller|next_state.0110~17 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \controller|next_state.0110~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N3
cyclonev_lcell_comb \victory|row3|op4|and1|Y~0 (
// Equation(s):
// \victory|row3|op4|and1|Y~0_combout  = ( \loader|column3|pos3|Q [1] & ( \loader|column6|pos3|Q [0] & ( (\loader|column5|pos3|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos3|Q [1]))) ) ) ) # ( !\loader|column3|pos3|Q [1] & ( 
// \loader|column6|pos3|Q [0] & ( (\loader|column3|pos3|Q [0] & (\loader|column5|pos3|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos3|Q [1])))) ) ) ) # ( \loader|column3|pos3|Q [1] & ( !\loader|column6|pos3|Q [0] & ( (!\loader|column5|pos3|Q [0] 
// & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos3|Q [1]))) ) ) ) # ( !\loader|column3|pos3|Q [1] & ( !\loader|column6|pos3|Q [0] & ( (\loader|column3|pos3|Q [0] & (!\loader|column5|pos3|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column6|pos3|Q 
// [1])))) ) ) )

	.dataa(!\loader|column5|pos3|Q [1]),
	.datab(!\loader|column3|pos3|Q [0]),
	.datac(!\loader|column5|pos3|Q [0]),
	.datad(!\loader|column6|pos3|Q [1]),
	.datae(!\loader|column3|pos3|Q [1]),
	.dataf(!\loader|column6|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row3|op4|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row3|op4|and1|Y~0 .extended_lut = "off";
defparam \victory|row3|op4|and1|Y~0 .lut_mask = 64'h2010A05002010A05;
defparam \victory|row3|op4|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N21
cyclonev_lcell_comb \victory|row4|op1|and1|Y~0 (
// Equation(s):
// \victory|row4|op1|and1|Y~0_combout  = ( \loader|column2|pos4|Q [1] & ( \loader|column1|pos4|Q [1] & ( (\loader|column3|pos4|Q [1] & ((!\loader|column2|pos4|Q [0] & (!\loader|column1|pos4|Q [0] & !\loader|column3|pos4|Q [0])) # (\loader|column2|pos4|Q [0] 
// & (\loader|column1|pos4|Q [0] & \loader|column3|pos4|Q [0])))) ) ) ) # ( !\loader|column2|pos4|Q [1] & ( !\loader|column1|pos4|Q [1] & ( (!\loader|column3|pos4|Q [1] & ((!\loader|column2|pos4|Q [0] & (!\loader|column1|pos4|Q [0] & !\loader|column3|pos4|Q 
// [0])) # (\loader|column2|pos4|Q [0] & (\loader|column1|pos4|Q [0] & \loader|column3|pos4|Q [0])))) ) ) )

	.dataa(!\loader|column2|pos4|Q [0]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column1|pos4|Q [0]),
	.datad(!\loader|column3|pos4|Q [0]),
	.datae(!\loader|column2|pos4|Q [1]),
	.dataf(!\loader|column1|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|row4|op1|and1|Y~0 .lut_mask = 64'h8004000000002001;
defparam \victory|row4|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N0
cyclonev_lcell_comb \victory|row4|op1|and1|Y~1 (
// Equation(s):
// \victory|row4|op1|and1|Y~1_combout  = (!\loader|column1|pos4|Q [0] & (\loader|column1|pos4|Q [1] & (\loader|column0|pos4|Q [1] & !\loader|column0|pos4|Q [0]))) # (\loader|column1|pos4|Q [0] & (\loader|column0|pos4|Q [0] & (!\loader|column1|pos4|Q [1] $ 
// (\loader|column0|pos4|Q [1]))))

	.dataa(!\loader|column1|pos4|Q [0]),
	.datab(!\loader|column1|pos4|Q [1]),
	.datac(!\loader|column0|pos4|Q [1]),
	.datad(!\loader|column0|pos4|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|row4|op1|and1|Y~1 .lut_mask = 64'h0241024102410241;
defparam \victory|row4|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N6
cyclonev_lcell_comb \victory|row4|op3|and1|Y~1 (
// Equation(s):
// \victory|row4|op3|and1|Y~1_combout  = ( \loader|column2|pos4|Q [0] & ( (\loader|column3|pos4|Q [0] & (!\loader|column3|pos4|Q [1] $ (\loader|column2|pos4|Q [1]))) ) ) # ( !\loader|column2|pos4|Q [0] & ( (!\loader|column3|pos4|Q [0] & 
// (\loader|column3|pos4|Q [1] & \loader|column2|pos4|Q [1])) ) )

	.dataa(!\loader|column3|pos4|Q [0]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\loader|column2|pos4|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column2|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row4|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row4|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|row4|op3|and1|Y~1 .lut_mask = 64'h0202020241414141;
defparam \victory|row4|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N42
cyclonev_lcell_comb \controller|next_state.0110~16 (
// Equation(s):
// \controller|next_state.0110~16_combout  = ( \victory|row4|op1|and1|Y~1_combout  & ( \victory|row4|op3|and1|Y~1_combout  & ( (!\victory|row4|op3|and1|Y~0_combout  & (!\victory|row4|op1|and1|Y~0_combout  & ((!\victory|row3|op4|and1|Y~0_combout ) # 
// (!\victory|row3|op3|and1|Y~0_combout )))) ) ) ) # ( !\victory|row4|op1|and1|Y~1_combout  & ( \victory|row4|op3|and1|Y~1_combout  & ( (!\victory|row4|op3|and1|Y~0_combout  & ((!\victory|row3|op4|and1|Y~0_combout ) # (!\victory|row3|op3|and1|Y~0_combout ))) 
// ) ) ) # ( \victory|row4|op1|and1|Y~1_combout  & ( !\victory|row4|op3|and1|Y~1_combout  & ( (!\victory|row4|op1|and1|Y~0_combout  & ((!\victory|row3|op4|and1|Y~0_combout ) # (!\victory|row3|op3|and1|Y~0_combout ))) ) ) ) # ( 
// !\victory|row4|op1|and1|Y~1_combout  & ( !\victory|row4|op3|and1|Y~1_combout  & ( (!\victory|row3|op4|and1|Y~0_combout ) # (!\victory|row3|op3|and1|Y~0_combout ) ) ) )

	.dataa(!\victory|row3|op4|and1|Y~0_combout ),
	.datab(!\victory|row3|op3|and1|Y~0_combout ),
	.datac(!\victory|row4|op3|and1|Y~0_combout ),
	.datad(!\victory|row4|op1|and1|Y~0_combout ),
	.datae(!\victory|row4|op1|and1|Y~1_combout ),
	.dataf(!\victory|row4|op3|and1|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~16 .extended_lut = "off";
defparam \controller|next_state.0110~16 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \controller|next_state.0110~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N6
cyclonev_lcell_comb \controller|next_state.0110~20 (
// Equation(s):
// \controller|next_state.0110~20_combout  = ( \controller|next_state.0110~17_combout  & ( \controller|next_state.0110~16_combout  & ( (!\controller|next_state.0110~18_combout  & (\controller|next_state.0110~15_combout  & 
// (!\controller|next_state.0110~19_combout  & \controller|next_state.0110~14_combout ))) ) ) )

	.dataa(!\controller|next_state.0110~18_combout ),
	.datab(!\controller|next_state.0110~15_combout ),
	.datac(!\controller|next_state.0110~19_combout ),
	.datad(!\controller|next_state.0110~14_combout ),
	.datae(!\controller|next_state.0110~17_combout ),
	.dataf(!\controller|next_state.0110~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~20 .extended_lut = "off";
defparam \controller|next_state.0110~20 .lut_mask = 64'h0000000000000020;
defparam \controller|next_state.0110~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N33
cyclonev_lcell_comb \victory|row3|op2|and1|Y~0 (
// Equation(s):
// \victory|row3|op2|and1|Y~0_combout  = ( \loader|column4|pos3|Q [1] & ( (\loader|column3|pos3|Q [1] & (!\loader|column4|pos3|Q [0] $ (\loader|column3|pos3|Q [0]))) ) ) # ( !\loader|column4|pos3|Q [1] & ( (!\loader|column3|pos3|Q [1] & 
// (!\loader|column4|pos3|Q [0] $ (\loader|column3|pos3|Q [0]))) ) )

	.dataa(!\loader|column4|pos3|Q [0]),
	.datab(!\loader|column3|pos3|Q [1]),
	.datac(!\loader|column3|pos3|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column4|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row3|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row3|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|row3|op2|and1|Y~0 .lut_mask = 64'h8484848421212121;
defparam \victory|row3|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N18
cyclonev_lcell_comb \victory|row3|op1|and1|Y~0 (
// Equation(s):
// \victory|row3|op1|and1|Y~0_combout  = ( \loader|column1|pos3|Q [0] & ( \loader|column1|pos3|Q [1] & ( (\loader|column2|pos3|Q [1] & (\loader|column3|pos3|Q [1] & (\loader|column2|pos3|Q [0] & \loader|column3|pos3|Q [0]))) ) ) ) # ( !\loader|column1|pos3|Q 
// [0] & ( \loader|column1|pos3|Q [1] & ( (\loader|column2|pos3|Q [1] & (\loader|column3|pos3|Q [1] & (!\loader|column2|pos3|Q [0] & !\loader|column3|pos3|Q [0]))) ) ) ) # ( \loader|column1|pos3|Q [0] & ( !\loader|column1|pos3|Q [1] & ( 
// (!\loader|column2|pos3|Q [1] & (!\loader|column3|pos3|Q [1] & (\loader|column2|pos3|Q [0] & \loader|column3|pos3|Q [0]))) ) ) ) # ( !\loader|column1|pos3|Q [0] & ( !\loader|column1|pos3|Q [1] & ( (!\loader|column2|pos3|Q [1] & (!\loader|column3|pos3|Q [1] 
// & (!\loader|column2|pos3|Q [0] & !\loader|column3|pos3|Q [0]))) ) ) )

	.dataa(!\loader|column2|pos3|Q [1]),
	.datab(!\loader|column3|pos3|Q [1]),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(!\loader|column3|pos3|Q [0]),
	.datae(!\loader|column1|pos3|Q [0]),
	.dataf(!\loader|column1|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row3|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row3|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|row3|op1|and1|Y~0 .lut_mask = 64'h8000000810000001;
defparam \victory|row3|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N24
cyclonev_lcell_comb \controller|next_state.0110~0 (
// Equation(s):
// \controller|next_state.0110~0_combout  = ( \loader|column0|pos3|Q [0] & ( \victory|row3|op1|and1|Y~0_combout  & ( (!\victory|row3|op2|and1|Y~0_combout  & (\loader|column1|pos3|Q [0] & (!\loader|column0|pos3|Q [1] $ (\loader|column1|pos3|Q [1])))) # 
// (\victory|row3|op2|and1|Y~0_combout  & (((\loader|column1|pos3|Q [0]) # (\loader|column1|pos3|Q [1])))) ) ) ) # ( !\loader|column0|pos3|Q [0] & ( \victory|row3|op1|and1|Y~0_combout  & ( (!\loader|column1|pos3|Q [0] & (\loader|column1|pos3|Q [1] & 
// ((\victory|row3|op2|and1|Y~0_combout ) # (\loader|column0|pos3|Q [1])))) # (\loader|column1|pos3|Q [0] & (((\victory|row3|op2|and1|Y~0_combout )))) ) ) )

	.dataa(!\loader|column0|pos3|Q [1]),
	.datab(!\loader|column1|pos3|Q [1]),
	.datac(!\victory|row3|op2|and1|Y~0_combout ),
	.datad(!\loader|column1|pos3|Q [0]),
	.datae(!\loader|column0|pos3|Q [0]),
	.dataf(!\victory|row3|op1|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~0 .extended_lut = "off";
defparam \controller|next_state.0110~0 .lut_mask = 64'h00000000130F039F;
defparam \controller|next_state.0110~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N33
cyclonev_lcell_comb \victory|row0|op3|and1|Y (
// Equation(s):
// \victory|row0|op3|and1|Y~combout  = ( \loader|column3|pos0|Q [0] & ( (\loader|column2|pos0|Q [0] & (\victory|row0|op3|and1|Y~0_combout  & (!\loader|column2|pos0|Q [1] $ (\loader|column3|pos0|Q [1])))) ) ) # ( !\loader|column3|pos0|Q [0] & ( 
// (!\loader|column2|pos0|Q [0] & (\loader|column2|pos0|Q [1] & (\victory|row0|op3|and1|Y~0_combout  & \loader|column3|pos0|Q [1]))) ) )

	.dataa(!\loader|column2|pos0|Q [0]),
	.datab(!\loader|column2|pos0|Q [1]),
	.datac(!\victory|row0|op3|and1|Y~0_combout ),
	.datad(!\loader|column3|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row0|op3|and1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row0|op3|and1|Y .extended_lut = "off";
defparam \victory|row0|op3|and1|Y .lut_mask = 64'h0002000204010401;
defparam \victory|row0|op3|and1|Y .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N51
cyclonev_lcell_comb \victory|col6|op3|and1|Y~0 (
// Equation(s):
// \victory|col6|op3|and1|Y~0_combout  = ( \loader|column6|pos4|Q [0] & ( (\loader|column6|pos5|Q [0] & (!\loader|column6|pos4|Q [1] $ (\loader|column6|pos5|Q [1]))) ) ) # ( !\loader|column6|pos4|Q [0] & ( (!\loader|column6|pos5|Q [0] & 
// (!\loader|column6|pos4|Q [1] $ (\loader|column6|pos5|Q [1]))) ) )

	.dataa(!\loader|column6|pos4|Q [1]),
	.datab(gnd),
	.datac(!\loader|column6|pos5|Q [0]),
	.datad(!\loader|column6|pos5|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col6|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col6|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col6|op3|and1|Y~0 .lut_mask = 64'hA050A0500A050A05;
defparam \victory|col6|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N30
cyclonev_lcell_comb \victory|col6|op3|and1|Y~1 (
// Equation(s):
// \victory|col6|op3|and1|Y~1_combout  = ( \loader|column6|pos3|Q [0] & ( (\loader|column6|pos2|Q [0] & (!\loader|column6|pos2|Q [1] $ (\loader|column6|pos3|Q [1]))) ) ) # ( !\loader|column6|pos3|Q [0] & ( (!\loader|column6|pos2|Q [0] & 
// (\loader|column6|pos2|Q [1] & \loader|column6|pos3|Q [1])) ) )

	.dataa(gnd),
	.datab(!\loader|column6|pos2|Q [0]),
	.datac(!\loader|column6|pos2|Q [1]),
	.datad(!\loader|column6|pos3|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col6|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col6|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col6|op3|and1|Y~1 .lut_mask = 64'h000C000C30033003;
defparam \victory|col6|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N3
cyclonev_lcell_comb \victory|col6|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col6|op2|empty1|Equal0~0_combout  = ( !\loader|column6|pos1|Q [0] & ( !\loader|column6|pos1|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\loader|column6|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col6|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col6|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col6|op2|empty1|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \victory|col6|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N39
cyclonev_lcell_comb \victory|col6|op1|and1|Y~0 (
// Equation(s):
// \victory|col6|op1|and1|Y~0_combout  = ( \loader|column6|pos3|Q [1] & ( \loader|column6|pos3|Q [0] & ( (\loader|column6|pos1|Q [0] & (\loader|column6|pos2|Q [1] & (\loader|column6|pos2|Q [0] & \loader|column6|pos1|Q [1]))) ) ) ) # ( !\loader|column6|pos3|Q 
// [1] & ( \loader|column6|pos3|Q [0] & ( (\loader|column6|pos1|Q [0] & (!\loader|column6|pos2|Q [1] & (\loader|column6|pos2|Q [0] & !\loader|column6|pos1|Q [1]))) ) ) ) # ( \loader|column6|pos3|Q [1] & ( !\loader|column6|pos3|Q [0] & ( 
// (!\loader|column6|pos1|Q [0] & (\loader|column6|pos2|Q [1] & (!\loader|column6|pos2|Q [0] & \loader|column6|pos1|Q [1]))) ) ) ) # ( !\loader|column6|pos3|Q [1] & ( !\loader|column6|pos3|Q [0] & ( (!\loader|column6|pos1|Q [0] & (!\loader|column6|pos2|Q [1] 
// & (!\loader|column6|pos2|Q [0] & !\loader|column6|pos1|Q [1]))) ) ) )

	.dataa(!\loader|column6|pos1|Q [0]),
	.datab(!\loader|column6|pos2|Q [1]),
	.datac(!\loader|column6|pos2|Q [0]),
	.datad(!\loader|column6|pos1|Q [1]),
	.datae(!\loader|column6|pos3|Q [1]),
	.dataf(!\loader|column6|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col6|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col6|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col6|op1|and1|Y~0 .lut_mask = 64'h8000002004000001;
defparam \victory|col6|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N6
cyclonev_lcell_comb \victory|col6|op1|and1|Y~1 (
// Equation(s):
// \victory|col6|op1|and1|Y~1_combout  = ( \loader|column6|pos0|Q [1] & ( (\loader|column6|pos1|Q [1] & (!\loader|column6|pos0|Q [0] $ (\loader|column6|pos1|Q [0]))) ) ) # ( !\loader|column6|pos0|Q [1] & ( (\loader|column6|pos0|Q [0] & 
// (\loader|column6|pos1|Q [0] & !\loader|column6|pos1|Q [1])) ) )

	.dataa(!\loader|column6|pos0|Q [0]),
	.datab(!\loader|column6|pos1|Q [0]),
	.datac(gnd),
	.datad(!\loader|column6|pos1|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos0|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col6|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col6|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col6|op1|and1|Y~1 .lut_mask = 64'h1100110000990099;
defparam \victory|col6|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N33
cyclonev_lcell_comb \victory|col6|op2|and1|Y~0 (
// Equation(s):
// \victory|col6|op2|and1|Y~0_combout  = ( \loader|column6|pos3|Q [0] & ( (\loader|column6|pos4|Q [0] & (!\loader|column6|pos3|Q [1] $ (\loader|column6|pos4|Q [1]))) ) ) # ( !\loader|column6|pos3|Q [0] & ( (!\loader|column6|pos4|Q [0] & 
// (!\loader|column6|pos3|Q [1] $ (\loader|column6|pos4|Q [1]))) ) )

	.dataa(!\loader|column6|pos3|Q [1]),
	.datab(gnd),
	.datac(!\loader|column6|pos4|Q [0]),
	.datad(!\loader|column6|pos4|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column6|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col6|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col6|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col6|op2|and1|Y~0 .lut_mask = 64'hA050A0500A050A05;
defparam \victory|col6|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N12
cyclonev_lcell_comb \controller|next_state.0110~11 (
// Equation(s):
// \controller|next_state.0110~11_combout  = ( \victory|col6|op1|and1|Y~1_combout  & ( \victory|col6|op2|and1|Y~0_combout  & ( ((\victory|col6|op3|and1|Y~0_combout  & \victory|col6|op3|and1|Y~1_combout )) # (\victory|col6|op1|and1|Y~0_combout ) ) ) ) # ( 
// !\victory|col6|op1|and1|Y~1_combout  & ( \victory|col6|op2|and1|Y~0_combout  & ( (!\victory|col6|op3|and1|Y~0_combout  & (((!\victory|col6|op2|empty1|Equal0~0_combout  & \victory|col6|op1|and1|Y~0_combout )))) # (\victory|col6|op3|and1|Y~0_combout  & 
// (((!\victory|col6|op2|empty1|Equal0~0_combout  & \victory|col6|op1|and1|Y~0_combout )) # (\victory|col6|op3|and1|Y~1_combout ))) ) ) ) # ( \victory|col6|op1|and1|Y~1_combout  & ( !\victory|col6|op2|and1|Y~0_combout  & ( \victory|col6|op1|and1|Y~0_combout  
// ) ) )

	.dataa(!\victory|col6|op3|and1|Y~0_combout ),
	.datab(!\victory|col6|op3|and1|Y~1_combout ),
	.datac(!\victory|col6|op2|empty1|Equal0~0_combout ),
	.datad(!\victory|col6|op1|and1|Y~0_combout ),
	.datae(!\victory|col6|op1|and1|Y~1_combout ),
	.dataf(!\victory|col6|op2|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~11 .extended_lut = "off";
defparam \controller|next_state.0110~11 .lut_mask = 64'h000000FF11F111FF;
defparam \controller|next_state.0110~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N18
cyclonev_lcell_comb \victory|col4|op1|and1|Y~0 (
// Equation(s):
// \victory|col4|op1|and1|Y~0_combout  = ( \loader|column4|pos2|Q [0] & ( \loader|column4|pos2|Q [1] & ( (\loader|column4|pos3|Q [1] & (\loader|column4|pos3|Q [0] & (\loader|column4|pos1|Q [0] & \loader|column4|pos1|Q [1]))) ) ) ) # ( !\loader|column4|pos2|Q 
// [0] & ( \loader|column4|pos2|Q [1] & ( (\loader|column4|pos3|Q [1] & (!\loader|column4|pos3|Q [0] & (!\loader|column4|pos1|Q [0] & \loader|column4|pos1|Q [1]))) ) ) ) # ( \loader|column4|pos2|Q [0] & ( !\loader|column4|pos2|Q [1] & ( 
// (!\loader|column4|pos3|Q [1] & (\loader|column4|pos3|Q [0] & (\loader|column4|pos1|Q [0] & !\loader|column4|pos1|Q [1]))) ) ) ) # ( !\loader|column4|pos2|Q [0] & ( !\loader|column4|pos2|Q [1] & ( (!\loader|column4|pos3|Q [1] & (!\loader|column4|pos3|Q [0] 
// & (!\loader|column4|pos1|Q [0] & !\loader|column4|pos1|Q [1]))) ) ) )

	.dataa(!\loader|column4|pos3|Q [1]),
	.datab(!\loader|column4|pos3|Q [0]),
	.datac(!\loader|column4|pos1|Q [0]),
	.datad(!\loader|column4|pos1|Q [1]),
	.datae(!\loader|column4|pos2|Q [0]),
	.dataf(!\loader|column4|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col4|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col4|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col4|op1|and1|Y~0 .lut_mask = 64'h8000020000400001;
defparam \victory|col4|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N36
cyclonev_lcell_comb \victory|col4|op1|and1|Y~1 (
// Equation(s):
// \victory|col4|op1|and1|Y~1_combout  = ( \loader|column4|pos1|Q [1] & ( (\loader|column4|pos0|Q [1] & (!\loader|column4|pos0|Q [0] $ (\loader|column4|pos1|Q [0]))) ) ) # ( !\loader|column4|pos1|Q [1] & ( (\loader|column4|pos0|Q [0] & 
// (!\loader|column4|pos0|Q [1] & \loader|column4|pos1|Q [0])) ) )

	.dataa(gnd),
	.datab(!\loader|column4|pos0|Q [0]),
	.datac(!\loader|column4|pos0|Q [1]),
	.datad(!\loader|column4|pos1|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col4|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col4|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col4|op1|and1|Y~1 .lut_mask = 64'h003000300C030C03;
defparam \victory|col4|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N39
cyclonev_lcell_comb \victory|col4|op2|and1|Y~0 (
// Equation(s):
// \victory|col4|op2|and1|Y~0_combout  = ( \loader|column4|pos3|Q [1] & ( (\loader|column4|pos4|Q [1] & (!\loader|column4|pos4|Q [0] $ (\loader|column4|pos3|Q [0]))) ) ) # ( !\loader|column4|pos3|Q [1] & ( (!\loader|column4|pos4|Q [1] & 
// (!\loader|column4|pos4|Q [0] $ (\loader|column4|pos3|Q [0]))) ) )

	.dataa(!\loader|column4|pos4|Q [0]),
	.datab(gnd),
	.datac(!\loader|column4|pos4|Q [1]),
	.datad(!\loader|column4|pos3|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col4|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col4|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col4|op2|and1|Y~0 .lut_mask = 64'hA050A0500A050A05;
defparam \victory|col4|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N54
cyclonev_lcell_comb \victory|col4|op3|and1|Y~0 (
// Equation(s):
// \victory|col4|op3|and1|Y~0_combout  = ( \loader|column4|pos4|Q [1] & ( (\loader|column4|pos5|Q [1] & (!\loader|column4|pos4|Q [0] $ (\loader|column4|pos5|Q [0]))) ) ) # ( !\loader|column4|pos4|Q [1] & ( (!\loader|column4|pos5|Q [1] & 
// (!\loader|column4|pos4|Q [0] $ (\loader|column4|pos5|Q [0]))) ) )

	.dataa(gnd),
	.datab(!\loader|column4|pos4|Q [0]),
	.datac(!\loader|column4|pos5|Q [1]),
	.datad(!\loader|column4|pos5|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col4|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col4|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col4|op3|and1|Y~0 .lut_mask = 64'hC030C0300C030C03;
defparam \victory|col4|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N15
cyclonev_lcell_comb \victory|col4|op3|and1|Y~1 (
// Equation(s):
// \victory|col4|op3|and1|Y~1_combout  = ( \loader|column4|pos2|Q [1] & ( (\loader|column4|pos3|Q [1] & (!\loader|column4|pos3|Q [0] $ (\loader|column4|pos2|Q [0]))) ) ) # ( !\loader|column4|pos2|Q [1] & ( (!\loader|column4|pos3|Q [1] & 
// (\loader|column4|pos3|Q [0] & \loader|column4|pos2|Q [0])) ) )

	.dataa(!\loader|column4|pos3|Q [1]),
	.datab(gnd),
	.datac(!\loader|column4|pos3|Q [0]),
	.datad(!\loader|column4|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column4|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col4|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col4|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col4|op3|and1|Y~1 .lut_mask = 64'h000A000A50055005;
defparam \victory|col4|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N24
cyclonev_lcell_comb \controller|next_state.0110~9 (
// Equation(s):
// \controller|next_state.0110~9_combout  = ( \victory|col4|op3|and1|Y~0_combout  & ( \victory|col4|op3|and1|Y~1_combout  & ( ((\victory|col4|op1|and1|Y~0_combout  & \victory|col4|op1|and1|Y~1_combout )) # (\victory|col4|op2|and1|Y~0_combout ) ) ) ) # ( 
// !\victory|col4|op3|and1|Y~0_combout  & ( \victory|col4|op3|and1|Y~1_combout  & ( (\victory|col4|op1|and1|Y~0_combout  & (((!\victory|col4|op2|empty1|Equal0~0_combout  & \victory|col4|op2|and1|Y~0_combout )) # (\victory|col4|op1|and1|Y~1_combout ))) ) ) ) 
// # ( \victory|col4|op3|and1|Y~0_combout  & ( !\victory|col4|op3|and1|Y~1_combout  & ( (\victory|col4|op1|and1|Y~0_combout  & (((!\victory|col4|op2|empty1|Equal0~0_combout  & \victory|col4|op2|and1|Y~0_combout )) # (\victory|col4|op1|and1|Y~1_combout ))) ) 
// ) ) # ( !\victory|col4|op3|and1|Y~0_combout  & ( !\victory|col4|op3|and1|Y~1_combout  & ( (\victory|col4|op1|and1|Y~0_combout  & (((!\victory|col4|op2|empty1|Equal0~0_combout  & \victory|col4|op2|and1|Y~0_combout )) # (\victory|col4|op1|and1|Y~1_combout 
// ))) ) ) )

	.dataa(!\victory|col4|op1|and1|Y~0_combout ),
	.datab(!\victory|col4|op2|empty1|Equal0~0_combout ),
	.datac(!\victory|col4|op1|and1|Y~1_combout ),
	.datad(!\victory|col4|op2|and1|Y~0_combout ),
	.datae(!\victory|col4|op3|and1|Y~0_combout ),
	.dataf(!\victory|col4|op3|and1|Y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~9 .extended_lut = "off";
defparam \controller|next_state.0110~9 .lut_mask = 64'h05450545054505FF;
defparam \controller|next_state.0110~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N21
cyclonev_lcell_comb \victory|col3|op3|and1|Y~0 (
// Equation(s):
// \victory|col3|op3|and1|Y~0_combout  = ( \loader|column3|pos5|Q [1] & ( (\loader|column3|pos4|Q [1] & (!\loader|column3|pos4|Q [0] $ (\loader|column3|pos5|Q [0]))) ) ) # ( !\loader|column3|pos5|Q [1] & ( (!\loader|column3|pos4|Q [1] & 
// (!\loader|column3|pos4|Q [0] $ (\loader|column3|pos5|Q [0]))) ) )

	.dataa(!\loader|column3|pos4|Q [1]),
	.datab(!\loader|column3|pos4|Q [0]),
	.datac(!\loader|column3|pos5|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column3|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col3|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col3|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col3|op3|and1|Y~0 .lut_mask = 64'h8282828241414141;
defparam \victory|col3|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N39
cyclonev_lcell_comb \victory|col3|op3|and1|Y~1 (
// Equation(s):
// \victory|col3|op3|and1|Y~1_combout  = ( \loader|column3|pos3|Q [1] & ( (\loader|column3|pos2|Q [1] & (!\loader|column3|pos3|Q [0] $ (\loader|column3|pos2|Q [0]))) ) ) # ( !\loader|column3|pos3|Q [1] & ( (!\loader|column3|pos2|Q [1] & 
// (\loader|column3|pos3|Q [0] & \loader|column3|pos2|Q [0])) ) )

	.dataa(!\loader|column3|pos2|Q [1]),
	.datab(gnd),
	.datac(!\loader|column3|pos3|Q [0]),
	.datad(!\loader|column3|pos2|Q [0]),
	.datae(gnd),
	.dataf(!\loader|column3|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col3|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col3|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col3|op3|and1|Y~1 .lut_mask = 64'h000A000A50055005;
defparam \victory|col3|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N3
cyclonev_lcell_comb \victory|col3|op1|and1|Y~1 (
// Equation(s):
// \victory|col3|op1|and1|Y~1_combout  = (!\loader|column3|pos1|Q [0] & (\loader|column3|pos0|Q [1] & (!\loader|column3|pos0|Q [0] & \loader|column3|pos1|Q [1]))) # (\loader|column3|pos1|Q [0] & (\loader|column3|pos0|Q [0] & (!\loader|column3|pos0|Q [1] $ 
// (\loader|column3|pos1|Q [1]))))

	.dataa(!\loader|column3|pos1|Q [0]),
	.datab(!\loader|column3|pos0|Q [1]),
	.datac(!\loader|column3|pos0|Q [0]),
	.datad(!\loader|column3|pos1|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col3|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col3|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col3|op1|and1|Y~1 .lut_mask = 64'h0421042104210421;
defparam \victory|col3|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N48
cyclonev_lcell_comb \victory|col3|op1|and1|Y~0 (
// Equation(s):
// \victory|col3|op1|and1|Y~0_combout  = ( \loader|column3|pos2|Q [0] & ( \loader|column3|pos3|Q [0] & ( (\loader|column3|pos1|Q [0] & ((!\loader|column3|pos2|Q [1] & (!\loader|column3|pos1|Q [1] & !\loader|column3|pos3|Q [1])) # (\loader|column3|pos2|Q [1] 
// & (\loader|column3|pos1|Q [1] & \loader|column3|pos3|Q [1])))) ) ) ) # ( !\loader|column3|pos2|Q [0] & ( !\loader|column3|pos3|Q [0] & ( (!\loader|column3|pos1|Q [0] & ((!\loader|column3|pos2|Q [1] & (!\loader|column3|pos1|Q [1] & !\loader|column3|pos3|Q 
// [1])) # (\loader|column3|pos2|Q [1] & (\loader|column3|pos1|Q [1] & \loader|column3|pos3|Q [1])))) ) ) )

	.dataa(!\loader|column3|pos1|Q [0]),
	.datab(!\loader|column3|pos2|Q [1]),
	.datac(!\loader|column3|pos1|Q [1]),
	.datad(!\loader|column3|pos3|Q [1]),
	.datae(!\loader|column3|pos2|Q [0]),
	.dataf(!\loader|column3|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col3|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col3|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col3|op1|and1|Y~0 .lut_mask = 64'h8002000000004001;
defparam \victory|col3|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N0
cyclonev_lcell_comb \victory|col3|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col3|op2|empty1|Equal0~0_combout  = (!\loader|column3|pos1|Q [0] & !\loader|column3|pos1|Q [1])

	.dataa(!\loader|column3|pos1|Q [0]),
	.datab(gnd),
	.datac(!\loader|column3|pos1|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col3|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col3|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col3|op2|empty1|Equal0~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \victory|col3|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N18
cyclonev_lcell_comb \victory|col3|op2|and1|Y~0 (
// Equation(s):
// \victory|col3|op2|and1|Y~0_combout  = ( \loader|column3|pos3|Q [1] & ( (\loader|column3|pos4|Q [1] & (!\loader|column3|pos4|Q [0] $ (\loader|column3|pos3|Q [0]))) ) ) # ( !\loader|column3|pos3|Q [1] & ( (!\loader|column3|pos4|Q [1] & 
// (!\loader|column3|pos4|Q [0] $ (\loader|column3|pos3|Q [0]))) ) )

	.dataa(!\loader|column3|pos4|Q [1]),
	.datab(!\loader|column3|pos4|Q [0]),
	.datac(!\loader|column3|pos3|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column3|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col3|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col3|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col3|op2|and1|Y~0 .lut_mask = 64'h8282828241414141;
defparam \victory|col3|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N42
cyclonev_lcell_comb \controller|next_state.0110~8 (
// Equation(s):
// \controller|next_state.0110~8_combout  = ( \victory|col3|op2|empty1|Equal0~0_combout  & ( \victory|col3|op2|and1|Y~0_combout  & ( (!\victory|col3|op3|and1|Y~0_combout  & (((\victory|col3|op1|and1|Y~1_combout  & \victory|col3|op1|and1|Y~0_combout )))) # 
// (\victory|col3|op3|and1|Y~0_combout  & (((\victory|col3|op1|and1|Y~1_combout  & \victory|col3|op1|and1|Y~0_combout )) # (\victory|col3|op3|and1|Y~1_combout ))) ) ) ) # ( !\victory|col3|op2|empty1|Equal0~0_combout  & ( \victory|col3|op2|and1|Y~0_combout  & 
// ( ((\victory|col3|op3|and1|Y~0_combout  & \victory|col3|op3|and1|Y~1_combout )) # (\victory|col3|op1|and1|Y~0_combout ) ) ) ) # ( \victory|col3|op2|empty1|Equal0~0_combout  & ( !\victory|col3|op2|and1|Y~0_combout  & ( (\victory|col3|op1|and1|Y~1_combout  
// & \victory|col3|op1|and1|Y~0_combout ) ) ) ) # ( !\victory|col3|op2|empty1|Equal0~0_combout  & ( !\victory|col3|op2|and1|Y~0_combout  & ( (\victory|col3|op1|and1|Y~1_combout  & \victory|col3|op1|and1|Y~0_combout ) ) ) )

	.dataa(!\victory|col3|op3|and1|Y~0_combout ),
	.datab(!\victory|col3|op3|and1|Y~1_combout ),
	.datac(!\victory|col3|op1|and1|Y~1_combout ),
	.datad(!\victory|col3|op1|and1|Y~0_combout ),
	.datae(!\victory|col3|op2|empty1|Equal0~0_combout ),
	.dataf(!\victory|col3|op2|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~8 .extended_lut = "off";
defparam \controller|next_state.0110~8 .lut_mask = 64'h000F000F11FF111F;
defparam \controller|next_state.0110~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N24
cyclonev_lcell_comb \victory|row0|op2|and1|Y~0 (
// Equation(s):
// \victory|row0|op2|and1|Y~0_combout  = ( \loader|column3|pos0|Q [0] & ( (\loader|column4|pos0|Q [0] & (!\loader|column3|pos0|Q [1] $ (\loader|column4|pos0|Q [1]))) ) ) # ( !\loader|column3|pos0|Q [0] & ( (!\loader|column4|pos0|Q [0] & 
// (!\loader|column3|pos0|Q [1] $ (\loader|column4|pos0|Q [1]))) ) )

	.dataa(gnd),
	.datab(!\loader|column4|pos0|Q [0]),
	.datac(!\loader|column3|pos0|Q [1]),
	.datad(!\loader|column4|pos0|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column3|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row0|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row0|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|row0|op2|and1|Y~0 .lut_mask = 64'hC00CC00C30033003;
defparam \victory|row0|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N39
cyclonev_lcell_comb \victory|row0|op1|and1|Y~0 (
// Equation(s):
// \victory|row0|op1|and1|Y~0_combout  = ( \loader|column3|pos0|Q [1] & ( \loader|column1|pos0|Q [0] & ( (\loader|column2|pos0|Q [0] & (\loader|column1|pos0|Q [1] & (\loader|column2|pos0|Q [1] & \loader|column3|pos0|Q [0]))) ) ) ) # ( !\loader|column3|pos0|Q 
// [1] & ( \loader|column1|pos0|Q [0] & ( (\loader|column2|pos0|Q [0] & (!\loader|column1|pos0|Q [1] & (!\loader|column2|pos0|Q [1] & \loader|column3|pos0|Q [0]))) ) ) ) # ( \loader|column3|pos0|Q [1] & ( !\loader|column1|pos0|Q [0] & ( 
// (!\loader|column2|pos0|Q [0] & (\loader|column1|pos0|Q [1] & (\loader|column2|pos0|Q [1] & !\loader|column3|pos0|Q [0]))) ) ) ) # ( !\loader|column3|pos0|Q [1] & ( !\loader|column1|pos0|Q [0] & ( (!\loader|column2|pos0|Q [0] & (!\loader|column1|pos0|Q [1] 
// & (!\loader|column2|pos0|Q [1] & !\loader|column3|pos0|Q [0]))) ) ) )

	.dataa(!\loader|column2|pos0|Q [0]),
	.datab(!\loader|column1|pos0|Q [1]),
	.datac(!\loader|column2|pos0|Q [1]),
	.datad(!\loader|column3|pos0|Q [0]),
	.datae(!\loader|column3|pos0|Q [1]),
	.dataf(!\loader|column1|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|row0|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|row0|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|row0|op1|and1|Y~0 .lut_mask = 64'h8000020000400001;
defparam \victory|row0|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N54
cyclonev_lcell_comb \controller|next_state.0110~12 (
// Equation(s):
// \controller|next_state.0110~12_combout  = ( \loader|column1|pos0|Q [0] & ( \victory|row0|op1|and1|Y~0_combout  & ( ((\loader|column0|pos0|Q [0] & (!\loader|column0|pos0|Q [1] $ (\loader|column1|pos0|Q [1])))) # (\victory|row0|op2|and1|Y~0_combout ) ) ) ) 
// # ( !\loader|column1|pos0|Q [0] & ( \victory|row0|op1|and1|Y~0_combout  & ( (\loader|column1|pos0|Q [1] & (((\loader|column0|pos0|Q [1] & !\loader|column0|pos0|Q [0])) # (\victory|row0|op2|and1|Y~0_combout ))) ) ) )

	.dataa(!\loader|column0|pos0|Q [1]),
	.datab(!\loader|column1|pos0|Q [1]),
	.datac(!\loader|column0|pos0|Q [0]),
	.datad(!\victory|row0|op2|and1|Y~0_combout ),
	.datae(!\loader|column1|pos0|Q [0]),
	.dataf(!\victory|row0|op1|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~12 .extended_lut = "off";
defparam \controller|next_state.0110~12 .lut_mask = 64'h00000000103309FF;
defparam \controller|next_state.0110~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N18
cyclonev_lcell_comb \victory|col5|op2|empty1|Equal0~0 (
// Equation(s):
// \victory|col5|op2|empty1|Equal0~0_combout  = ( !\loader|column5|pos1|Q [0] & ( !\loader|column5|pos1|Q [1] ) )

	.dataa(gnd),
	.datab(!\loader|column5|pos1|Q [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\loader|column5|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col5|op2|empty1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col5|op2|empty1|Equal0~0 .extended_lut = "off";
defparam \victory|col5|op2|empty1|Equal0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \victory|col5|op2|empty1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N57
cyclonev_lcell_comb \victory|col5|op3|and1|Y~1 (
// Equation(s):
// \victory|col5|op3|and1|Y~1_combout  = ( \loader|column5|pos3|Q [1] & ( (\loader|column5|pos2|Q [1] & (!\loader|column5|pos3|Q [0] $ (\loader|column5|pos2|Q [0]))) ) ) # ( !\loader|column5|pos3|Q [1] & ( (\loader|column5|pos3|Q [0] & 
// (\loader|column5|pos2|Q [0] & !\loader|column5|pos2|Q [1])) ) )

	.dataa(!\loader|column5|pos3|Q [0]),
	.datab(gnd),
	.datac(!\loader|column5|pos2|Q [0]),
	.datad(!\loader|column5|pos2|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col5|op3|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col5|op3|and1|Y~1 .extended_lut = "off";
defparam \victory|col5|op3|and1|Y~1 .lut_mask = 64'h0500050000A500A5;
defparam \victory|col5|op3|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N36
cyclonev_lcell_comb \victory|col5|op1|and1|Y~0 (
// Equation(s):
// \victory|col5|op1|and1|Y~0_combout  = ( \loader|column5|pos2|Q [1] & ( \loader|column5|pos1|Q [1] & ( (\loader|column5|pos3|Q [1] & ((!\loader|column5|pos3|Q [0] & (!\loader|column5|pos1|Q [0] & !\loader|column5|pos2|Q [0])) # (\loader|column5|pos3|Q [0] 
// & (\loader|column5|pos1|Q [0] & \loader|column5|pos2|Q [0])))) ) ) ) # ( !\loader|column5|pos2|Q [1] & ( !\loader|column5|pos1|Q [1] & ( (!\loader|column5|pos3|Q [1] & ((!\loader|column5|pos3|Q [0] & (!\loader|column5|pos1|Q [0] & !\loader|column5|pos2|Q 
// [0])) # (\loader|column5|pos3|Q [0] & (\loader|column5|pos1|Q [0] & \loader|column5|pos2|Q [0])))) ) ) )

	.dataa(!\loader|column5|pos3|Q [0]),
	.datab(!\loader|column5|pos3|Q [1]),
	.datac(!\loader|column5|pos1|Q [0]),
	.datad(!\loader|column5|pos2|Q [0]),
	.datae(!\loader|column5|pos2|Q [1]),
	.dataf(!\loader|column5|pos1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col5|op1|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col5|op1|and1|Y~0 .extended_lut = "off";
defparam \victory|col5|op1|and1|Y~0 .lut_mask = 64'h8004000000002001;
defparam \victory|col5|op1|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N36
cyclonev_lcell_comb \victory|col5|op1|and1|Y~1 (
// Equation(s):
// \victory|col5|op1|and1|Y~1_combout  = (!\loader|column5|pos0|Q [1] & (\loader|column5|pos0|Q [0] & (\loader|column5|pos1|Q [0] & !\loader|column5|pos1|Q [1]))) # (\loader|column5|pos0|Q [1] & (\loader|column5|pos1|Q [1] & (!\loader|column5|pos0|Q [0] $ 
// (\loader|column5|pos1|Q [0]))))

	.dataa(!\loader|column5|pos0|Q [1]),
	.datab(!\loader|column5|pos0|Q [0]),
	.datac(!\loader|column5|pos1|Q [0]),
	.datad(!\loader|column5|pos1|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col5|op1|and1|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col5|op1|and1|Y~1 .extended_lut = "off";
defparam \victory|col5|op1|and1|Y~1 .lut_mask = 64'h0241024102410241;
defparam \victory|col5|op1|and1|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N21
cyclonev_lcell_comb \victory|col5|op2|and1|Y~0 (
// Equation(s):
// \victory|col5|op2|and1|Y~0_combout  = ( \loader|column5|pos3|Q [0] & ( (\loader|column5|pos4|Q [0] & (!\loader|column5|pos3|Q [1] $ (\loader|column5|pos4|Q [1]))) ) ) # ( !\loader|column5|pos3|Q [0] & ( (!\loader|column5|pos4|Q [0] & 
// (!\loader|column5|pos3|Q [1] $ (\loader|column5|pos4|Q [1]))) ) )

	.dataa(!\loader|column5|pos4|Q [0]),
	.datab(gnd),
	.datac(!\loader|column5|pos3|Q [1]),
	.datad(!\loader|column5|pos4|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col5|op2|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col5|op2|and1|Y~0 .extended_lut = "off";
defparam \victory|col5|op2|and1|Y~0 .lut_mask = 64'hA00AA00A50055005;
defparam \victory|col5|op2|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N48
cyclonev_lcell_comb \victory|col5|op3|and1|Y~0 (
// Equation(s):
// \victory|col5|op3|and1|Y~0_combout  = ( \loader|column5|pos5|Q [0] & ( (\loader|column5|pos4|Q [0] & (!\loader|column5|pos4|Q [1] $ (\loader|column5|pos5|Q [1]))) ) ) # ( !\loader|column5|pos5|Q [0] & ( (!\loader|column5|pos4|Q [0] & 
// (!\loader|column5|pos4|Q [1] $ (\loader|column5|pos5|Q [1]))) ) )

	.dataa(!\loader|column5|pos4|Q [0]),
	.datab(gnd),
	.datac(!\loader|column5|pos4|Q [1]),
	.datad(!\loader|column5|pos5|Q [1]),
	.datae(gnd),
	.dataf(!\loader|column5|pos5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\victory|col5|op3|and1|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \victory|col5|op3|and1|Y~0 .extended_lut = "off";
defparam \victory|col5|op3|and1|Y~0 .lut_mask = 64'hA00AA00A50055005;
defparam \victory|col5|op3|and1|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N30
cyclonev_lcell_comb \controller|next_state.0110~10 (
// Equation(s):
// \controller|next_state.0110~10_combout  = ( \victory|col5|op2|and1|Y~0_combout  & ( \victory|col5|op3|and1|Y~0_combout  & ( ((\victory|col5|op1|and1|Y~0_combout  & ((!\victory|col5|op2|empty1|Equal0~0_combout ) # (\victory|col5|op1|and1|Y~1_combout )))) # 
// (\victory|col5|op3|and1|Y~1_combout ) ) ) ) # ( !\victory|col5|op2|and1|Y~0_combout  & ( \victory|col5|op3|and1|Y~0_combout  & ( (\victory|col5|op1|and1|Y~0_combout  & \victory|col5|op1|and1|Y~1_combout ) ) ) ) # ( \victory|col5|op2|and1|Y~0_combout  & ( 
// !\victory|col5|op3|and1|Y~0_combout  & ( (\victory|col5|op1|and1|Y~0_combout  & ((!\victory|col5|op2|empty1|Equal0~0_combout ) # (\victory|col5|op1|and1|Y~1_combout ))) ) ) ) # ( !\victory|col5|op2|and1|Y~0_combout  & ( !\victory|col5|op3|and1|Y~0_combout 
//  & ( (\victory|col5|op1|and1|Y~0_combout  & \victory|col5|op1|and1|Y~1_combout ) ) ) )

	.dataa(!\victory|col5|op2|empty1|Equal0~0_combout ),
	.datab(!\victory|col5|op3|and1|Y~1_combout ),
	.datac(!\victory|col5|op1|and1|Y~0_combout ),
	.datad(!\victory|col5|op1|and1|Y~1_combout ),
	.datae(!\victory|col5|op2|and1|Y~0_combout ),
	.dataf(!\victory|col5|op3|and1|Y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~10 .extended_lut = "off";
defparam \controller|next_state.0110~10 .lut_mask = 64'h000F0A0F000F3B3F;
defparam \controller|next_state.0110~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y21_N54
cyclonev_lcell_comb \controller|next_state.0110~13 (
// Equation(s):
// \controller|next_state.0110~13_combout  = ( !\controller|next_state.0110~12_combout  & ( !\controller|next_state.0110~10_combout  & ( (!\victory|row0|op3|and1|Y~combout  & (!\controller|next_state.0110~11_combout  & (!\controller|next_state.0110~9_combout 
//  & !\controller|next_state.0110~8_combout ))) ) ) )

	.dataa(!\victory|row0|op3|and1|Y~combout ),
	.datab(!\controller|next_state.0110~11_combout ),
	.datac(!\controller|next_state.0110~9_combout ),
	.datad(!\controller|next_state.0110~8_combout ),
	.datae(!\controller|next_state.0110~12_combout ),
	.dataf(!\controller|next_state.0110~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~13 .extended_lut = "off";
defparam \controller|next_state.0110~13 .lut_mask = 64'h8000000000000000;
defparam \controller|next_state.0110~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N24
cyclonev_lcell_comb \controller|next_state.0110~26 (
// Equation(s):
// \controller|next_state.0110~26_combout  = ( !\controller|next_state.0110~0_combout  & ( \controller|next_state.0110~13_combout  & ( (!\victory|row3|op3|and1|Y~combout  & (\controller|next_state.0110~7_combout  & (\controller|next_state.0110~25_combout  & 
// \controller|next_state.0110~20_combout ))) ) ) )

	.dataa(!\victory|row3|op3|and1|Y~combout ),
	.datab(!\controller|next_state.0110~7_combout ),
	.datac(!\controller|next_state.0110~25_combout ),
	.datad(!\controller|next_state.0110~20_combout ),
	.datae(!\controller|next_state.0110~0_combout ),
	.dataf(!\controller|next_state.0110~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|next_state.0110~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|next_state.0110~26 .extended_lut = "off";
defparam \controller|next_state.0110~26 .lut_mask = 64'h0000000000020000;
defparam \controller|next_state.0110~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y23_N25
dffeas \controller|state.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|next_state.0110~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.0110 .is_wysiwyg = "true";
defparam \controller|state.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N48
cyclonev_lcell_comb \controller|Selector1~1 (
// Equation(s):
// \controller|Selector1~1_combout  = ( \controller|state.0110~q  & ( (!\filled_spots|count[1]~DUPLICATE_q ) # (((!\controller|Selector1~0_combout ) # (\controller|state.0011~q )) # (\filled_spots|count [0])) ) ) # ( !\controller|state.0110~q  & ( 
// \controller|state.0011~q  ) )

	.dataa(!\filled_spots|count[1]~DUPLICATE_q ),
	.datab(!\filled_spots|count [0]),
	.datac(!\controller|Selector1~0_combout ),
	.datad(!\controller|state.0011~q ),
	.datae(gnd),
	.dataf(!\controller|state.0110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector1~1 .extended_lut = "off";
defparam \controller|Selector1~1 .lut_mask = 64'h00FF00FFFBFFFBFF;
defparam \controller|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N49
dffeas \controller|state.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.0100 .is_wysiwyg = "true";
defparam \controller|state.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N12
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( \controller|state.0100~q  ) )

	.dataa(gnd),
	.datab(!\controller|state.0100~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N16
dffeas \sval|cycles|count[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[0] .is_wysiwyg = "true";
defparam \sval|cycles|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N30
cyclonev_lcell_comb \sval|cycles|Add0~33 (
// Equation(s):
// \sval|cycles|Add0~33_sumout  = SUM(( \sval|cycles|count [0] ) + ( \sval|cycles|count[1]~DUPLICATE_q  ) + ( !VCC ))
// \sval|cycles|Add0~34  = CARRY(( \sval|cycles|count [0] ) + ( \sval|cycles|count[1]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\sval|cycles|count[1]~DUPLICATE_q ),
	.datac(!\sval|cycles|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~33_sumout ),
	.cout(\sval|cycles|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~33 .extended_lut = "off";
defparam \sval|cycles|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \sval|cycles|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N32
dffeas \sval|cycles|count[1]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N33
cyclonev_lcell_comb \sval|cycles|Add0~29 (
// Equation(s):
// \sval|cycles|Add0~29_sumout  = SUM(( \sval|cycles|count [2] ) + ( GND ) + ( \sval|cycles|Add0~34  ))
// \sval|cycles|Add0~30  = CARRY(( \sval|cycles|count [2] ) + ( GND ) + ( \sval|cycles|Add0~34  ))

	.dataa(!\sval|cycles|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~29_sumout ),
	.cout(\sval|cycles|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~29 .extended_lut = "off";
defparam \sval|cycles|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N35
dffeas \sval|cycles|count[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[2] .is_wysiwyg = "true";
defparam \sval|cycles|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N36
cyclonev_lcell_comb \sval|cycles|Add0~25 (
// Equation(s):
// \sval|cycles|Add0~25_sumout  = SUM(( \sval|cycles|count[3]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~30  ))
// \sval|cycles|Add0~26  = CARRY(( \sval|cycles|count[3]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~30  ))

	.dataa(!\sval|cycles|count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~25_sumout ),
	.cout(\sval|cycles|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~25 .extended_lut = "off";
defparam \sval|cycles|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N38
dffeas \sval|cycles|count[3]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N39
cyclonev_lcell_comb \sval|cycles|Add0~21 (
// Equation(s):
// \sval|cycles|Add0~21_sumout  = SUM(( \sval|cycles|count [4] ) + ( GND ) + ( \sval|cycles|Add0~26  ))
// \sval|cycles|Add0~22  = CARRY(( \sval|cycles|count [4] ) + ( GND ) + ( \sval|cycles|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~21_sumout ),
	.cout(\sval|cycles|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~21 .extended_lut = "off";
defparam \sval|cycles|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N40
dffeas \sval|cycles|count[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[4] .is_wysiwyg = "true";
defparam \sval|cycles|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N42
cyclonev_lcell_comb \sval|cycles|Add0~17 (
// Equation(s):
// \sval|cycles|Add0~17_sumout  = SUM(( \sval|cycles|count[5]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~22  ))
// \sval|cycles|Add0~18  = CARRY(( \sval|cycles|count[5]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~22  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~17_sumout ),
	.cout(\sval|cycles|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~17 .extended_lut = "off";
defparam \sval|cycles|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N44
dffeas \sval|cycles|count[5]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N45
cyclonev_lcell_comb \sval|cycles|Add0~57 (
// Equation(s):
// \sval|cycles|Add0~57_sumout  = SUM(( \sval|cycles|count [6] ) + ( GND ) + ( \sval|cycles|Add0~18  ))
// \sval|cycles|Add0~58  = CARRY(( \sval|cycles|count [6] ) + ( GND ) + ( \sval|cycles|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~57_sumout ),
	.cout(\sval|cycles|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~57 .extended_lut = "off";
defparam \sval|cycles|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N46
dffeas \sval|cycles|count[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[6] .is_wysiwyg = "true";
defparam \sval|cycles|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N48
cyclonev_lcell_comb \sval|cycles|Add0~53 (
// Equation(s):
// \sval|cycles|Add0~53_sumout  = SUM(( \sval|cycles|count [7] ) + ( GND ) + ( \sval|cycles|Add0~58  ))
// \sval|cycles|Add0~54  = CARRY(( \sval|cycles|count [7] ) + ( GND ) + ( \sval|cycles|Add0~58  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~53_sumout ),
	.cout(\sval|cycles|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~53 .extended_lut = "off";
defparam \sval|cycles|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N49
dffeas \sval|cycles|count[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[7] .is_wysiwyg = "true";
defparam \sval|cycles|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N51
cyclonev_lcell_comb \sval|cycles|Add0~49 (
// Equation(s):
// \sval|cycles|Add0~49_sumout  = SUM(( \sval|cycles|count[8]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~54  ))
// \sval|cycles|Add0~50  = CARRY(( \sval|cycles|count[8]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~54  ))

	.dataa(!\sval|cycles|count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~49_sumout ),
	.cout(\sval|cycles|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~49 .extended_lut = "off";
defparam \sval|cycles|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N53
dffeas \sval|cycles|count[8]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N54
cyclonev_lcell_comb \sval|cycles|Add0~45 (
// Equation(s):
// \sval|cycles|Add0~45_sumout  = SUM(( \sval|cycles|count [9] ) + ( GND ) + ( \sval|cycles|Add0~50  ))
// \sval|cycles|Add0~46  = CARRY(( \sval|cycles|count [9] ) + ( GND ) + ( \sval|cycles|Add0~50  ))

	.dataa(!\sval|cycles|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~45_sumout ),
	.cout(\sval|cycles|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~45 .extended_lut = "off";
defparam \sval|cycles|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N56
dffeas \sval|cycles|count[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[9] .is_wysiwyg = "true";
defparam \sval|cycles|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N57
cyclonev_lcell_comb \sval|cycles|Add0~41 (
// Equation(s):
// \sval|cycles|Add0~41_sumout  = SUM(( \sval|cycles|count [10] ) + ( GND ) + ( \sval|cycles|Add0~46  ))
// \sval|cycles|Add0~42  = CARRY(( \sval|cycles|count [10] ) + ( GND ) + ( \sval|cycles|Add0~46  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~41_sumout ),
	.cout(\sval|cycles|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~41 .extended_lut = "off";
defparam \sval|cycles|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N59
dffeas \sval|cycles|count[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[10] .is_wysiwyg = "true";
defparam \sval|cycles|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N0
cyclonev_lcell_comb \sval|cycles|Add0~37 (
// Equation(s):
// \sval|cycles|Add0~37_sumout  = SUM(( \sval|cycles|count [11] ) + ( GND ) + ( \sval|cycles|Add0~42  ))
// \sval|cycles|Add0~38  = CARRY(( \sval|cycles|count [11] ) + ( GND ) + ( \sval|cycles|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~37_sumout ),
	.cout(\sval|cycles|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~37 .extended_lut = "off";
defparam \sval|cycles|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N1
dffeas \sval|cycles|count[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[11] .is_wysiwyg = "true";
defparam \sval|cycles|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N3
cyclonev_lcell_comb \sval|cycles|Add0~81 (
// Equation(s):
// \sval|cycles|Add0~81_sumout  = SUM(( \sval|cycles|count [12] ) + ( GND ) + ( \sval|cycles|Add0~38  ))
// \sval|cycles|Add0~82  = CARRY(( \sval|cycles|count [12] ) + ( GND ) + ( \sval|cycles|Add0~38  ))

	.dataa(!\sval|cycles|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~81_sumout ),
	.cout(\sval|cycles|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~81 .extended_lut = "off";
defparam \sval|cycles|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N5
dffeas \sval|cycles|count[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[12] .is_wysiwyg = "true";
defparam \sval|cycles|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N6
cyclonev_lcell_comb \sval|cycles|Add0~77 (
// Equation(s):
// \sval|cycles|Add0~77_sumout  = SUM(( \sval|cycles|count [13] ) + ( GND ) + ( \sval|cycles|Add0~82  ))
// \sval|cycles|Add0~78  = CARRY(( \sval|cycles|count [13] ) + ( GND ) + ( \sval|cycles|Add0~82  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~77_sumout ),
	.cout(\sval|cycles|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~77 .extended_lut = "off";
defparam \sval|cycles|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N8
dffeas \sval|cycles|count[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[13] .is_wysiwyg = "true";
defparam \sval|cycles|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N9
cyclonev_lcell_comb \sval|cycles|Add0~73 (
// Equation(s):
// \sval|cycles|Add0~73_sumout  = SUM(( \sval|cycles|count [14] ) + ( GND ) + ( \sval|cycles|Add0~78  ))
// \sval|cycles|Add0~74  = CARRY(( \sval|cycles|count [14] ) + ( GND ) + ( \sval|cycles|Add0~78  ))

	.dataa(!\sval|cycles|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~73_sumout ),
	.cout(\sval|cycles|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~73 .extended_lut = "off";
defparam \sval|cycles|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N10
dffeas \sval|cycles|count[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[14] .is_wysiwyg = "true";
defparam \sval|cycles|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N12
cyclonev_lcell_comb \sval|cycles|Add0~69 (
// Equation(s):
// \sval|cycles|Add0~69_sumout  = SUM(( GND ) + ( \sval|cycles|count [15] ) + ( \sval|cycles|Add0~74  ))
// \sval|cycles|Add0~70  = CARRY(( GND ) + ( \sval|cycles|count [15] ) + ( \sval|cycles|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [15]),
	.datag(gnd),
	.cin(\sval|cycles|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~69_sumout ),
	.cout(\sval|cycles|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~69 .extended_lut = "off";
defparam \sval|cycles|Add0~69 .lut_mask = 64'h0000FF0000000000;
defparam \sval|cycles|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N13
dffeas \sval|cycles|count[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[15] .is_wysiwyg = "true";
defparam \sval|cycles|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N15
cyclonev_lcell_comb \sval|cycles|Add0~65 (
// Equation(s):
// \sval|cycles|Add0~65_sumout  = SUM(( \sval|cycles|count [16] ) + ( GND ) + ( \sval|cycles|Add0~70  ))
// \sval|cycles|Add0~66  = CARRY(( \sval|cycles|count [16] ) + ( GND ) + ( \sval|cycles|Add0~70  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~65_sumout ),
	.cout(\sval|cycles|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~65 .extended_lut = "off";
defparam \sval|cycles|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N17
dffeas \sval|cycles|count[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[16] .is_wysiwyg = "true";
defparam \sval|cycles|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N18
cyclonev_lcell_comb \sval|cycles|Add0~61 (
// Equation(s):
// \sval|cycles|Add0~61_sumout  = SUM(( \sval|cycles|count [17] ) + ( GND ) + ( \sval|cycles|Add0~66  ))
// \sval|cycles|Add0~62  = CARRY(( \sval|cycles|count [17] ) + ( GND ) + ( \sval|cycles|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~61_sumout ),
	.cout(\sval|cycles|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~61 .extended_lut = "off";
defparam \sval|cycles|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N19
dffeas \sval|cycles|count[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[17] .is_wysiwyg = "true";
defparam \sval|cycles|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N21
cyclonev_lcell_comb \sval|cycles|Add0~113 (
// Equation(s):
// \sval|cycles|Add0~113_sumout  = SUM(( \sval|cycles|count [18] ) + ( GND ) + ( \sval|cycles|Add0~62  ))
// \sval|cycles|Add0~114  = CARRY(( \sval|cycles|count [18] ) + ( GND ) + ( \sval|cycles|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~113_sumout ),
	.cout(\sval|cycles|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~113 .extended_lut = "off";
defparam \sval|cycles|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N22
dffeas \sval|cycles|count[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[18] .is_wysiwyg = "true";
defparam \sval|cycles|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N24
cyclonev_lcell_comb \sval|cycles|Add0~109 (
// Equation(s):
// \sval|cycles|Add0~109_sumout  = SUM(( \sval|cycles|count [19] ) + ( GND ) + ( \sval|cycles|Add0~114  ))
// \sval|cycles|Add0~110  = CARRY(( \sval|cycles|count [19] ) + ( GND ) + ( \sval|cycles|Add0~114  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~109_sumout ),
	.cout(\sval|cycles|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~109 .extended_lut = "off";
defparam \sval|cycles|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N25
dffeas \sval|cycles|count[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[19] .is_wysiwyg = "true";
defparam \sval|cycles|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N27
cyclonev_lcell_comb \sval|cycles|Add0~105 (
// Equation(s):
// \sval|cycles|Add0~105_sumout  = SUM(( \sval|cycles|count [20] ) + ( GND ) + ( \sval|cycles|Add0~110  ))
// \sval|cycles|Add0~106  = CARRY(( \sval|cycles|count [20] ) + ( GND ) + ( \sval|cycles|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~105_sumout ),
	.cout(\sval|cycles|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~105 .extended_lut = "off";
defparam \sval|cycles|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N28
dffeas \sval|cycles|count[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[20] .is_wysiwyg = "true";
defparam \sval|cycles|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N30
cyclonev_lcell_comb \sval|cycles|Add0~101 (
// Equation(s):
// \sval|cycles|Add0~101_sumout  = SUM(( \sval|cycles|count [21] ) + ( GND ) + ( \sval|cycles|Add0~106  ))
// \sval|cycles|Add0~102  = CARRY(( \sval|cycles|count [21] ) + ( GND ) + ( \sval|cycles|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~101_sumout ),
	.cout(\sval|cycles|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~101 .extended_lut = "off";
defparam \sval|cycles|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N31
dffeas \sval|cycles|count[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[21] .is_wysiwyg = "true";
defparam \sval|cycles|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N33
cyclonev_lcell_comb \sval|cycles|Add0~97 (
// Equation(s):
// \sval|cycles|Add0~97_sumout  = SUM(( \sval|cycles|count [22] ) + ( GND ) + ( \sval|cycles|Add0~102  ))
// \sval|cycles|Add0~98  = CARRY(( \sval|cycles|count [22] ) + ( GND ) + ( \sval|cycles|Add0~102  ))

	.dataa(!\sval|cycles|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~97_sumout ),
	.cout(\sval|cycles|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~97 .extended_lut = "off";
defparam \sval|cycles|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N35
dffeas \sval|cycles|count[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[22] .is_wysiwyg = "true";
defparam \sval|cycles|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N36
cyclonev_lcell_comb \sval|cycles|Add0~93 (
// Equation(s):
// \sval|cycles|Add0~93_sumout  = SUM(( \sval|cycles|count [23] ) + ( GND ) + ( \sval|cycles|Add0~98  ))
// \sval|cycles|Add0~94  = CARRY(( \sval|cycles|count [23] ) + ( GND ) + ( \sval|cycles|Add0~98  ))

	.dataa(!\sval|cycles|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~93_sumout ),
	.cout(\sval|cycles|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~93 .extended_lut = "off";
defparam \sval|cycles|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N38
dffeas \sval|cycles|count[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[23] .is_wysiwyg = "true";
defparam \sval|cycles|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N39
cyclonev_lcell_comb \sval|cycles|Add0~89 (
// Equation(s):
// \sval|cycles|Add0~89_sumout  = SUM(( \sval|cycles|count[24]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~94  ))
// \sval|cycles|Add0~90  = CARRY(( \sval|cycles|count[24]~DUPLICATE_q  ) + ( GND ) + ( \sval|cycles|Add0~94  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~89_sumout ),
	.cout(\sval|cycles|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~89 .extended_lut = "off";
defparam \sval|cycles|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N41
dffeas \sval|cycles|count[24]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[24]~DUPLICATE .is_wysiwyg = "true";
defparam \sval|cycles|count[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N42
cyclonev_lcell_comb \sval|cycles|Add0~85 (
// Equation(s):
// \sval|cycles|Add0~85_sumout  = SUM(( \sval|cycles|count [25] ) + ( GND ) + ( \sval|cycles|Add0~90  ))
// \sval|cycles|Add0~86  = CARRY(( \sval|cycles|count [25] ) + ( GND ) + ( \sval|cycles|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~85_sumout ),
	.cout(\sval|cycles|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~85 .extended_lut = "off";
defparam \sval|cycles|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sval|cycles|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N43
dffeas \sval|cycles|count[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[25] .is_wysiwyg = "true";
defparam \sval|cycles|count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N45
cyclonev_lcell_comb \sval|cycles|Add0~13 (
// Equation(s):
// \sval|cycles|Add0~13_sumout  = SUM(( \sval|cycles|count [26] ) + ( GND ) + ( \sval|cycles|Add0~86  ))
// \sval|cycles|Add0~14  = CARRY(( \sval|cycles|count [26] ) + ( GND ) + ( \sval|cycles|Add0~86  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~13_sumout ),
	.cout(\sval|cycles|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~13 .extended_lut = "off";
defparam \sval|cycles|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N47
dffeas \sval|cycles|count[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[26] .is_wysiwyg = "true";
defparam \sval|cycles|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N48
cyclonev_lcell_comb \sval|cycles|Add0~9 (
// Equation(s):
// \sval|cycles|Add0~9_sumout  = SUM(( \sval|cycles|count [27] ) + ( GND ) + ( \sval|cycles|Add0~14  ))
// \sval|cycles|Add0~10  = CARRY(( \sval|cycles|count [27] ) + ( GND ) + ( \sval|cycles|Add0~14  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~9_sumout ),
	.cout(\sval|cycles|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~9 .extended_lut = "off";
defparam \sval|cycles|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|cycles|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N49
dffeas \sval|cycles|count[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[27] .is_wysiwyg = "true";
defparam \sval|cycles|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N51
cyclonev_lcell_comb \sval|cycles|Add0~5 (
// Equation(s):
// \sval|cycles|Add0~5_sumout  = SUM(( \sval|cycles|count [28] ) + ( GND ) + ( \sval|cycles|Add0~10  ))
// \sval|cycles|Add0~6  = CARRY(( \sval|cycles|count [28] ) + ( GND ) + ( \sval|cycles|Add0~10  ))

	.dataa(!\sval|cycles|count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~5_sumout ),
	.cout(\sval|cycles|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~5 .extended_lut = "off";
defparam \sval|cycles|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N53
dffeas \sval|cycles|count[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[28] .is_wysiwyg = "true";
defparam \sval|cycles|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N54
cyclonev_lcell_comb \sval|cycles|Add0~1 (
// Equation(s):
// \sval|cycles|Add0~1_sumout  = SUM(( \sval|cycles|count [29] ) + ( GND ) + ( \sval|cycles|Add0~6  ))

	.dataa(!\sval|cycles|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|cycles|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|cycles|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|cycles|Add0~1 .extended_lut = "off";
defparam \sval|cycles|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \sval|cycles|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N56
dffeas \sval|cycles|count[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[29] .is_wysiwyg = "true";
defparam \sval|cycles|count[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y19_N40
dffeas \sval|cycles|count[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[24] .is_wysiwyg = "true";
defparam \sval|cycles|count[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N52
dffeas \sval|cycles|count[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[8] .is_wysiwyg = "true";
defparam \sval|cycles|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N43
dffeas \sval|cycles|count[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[5] .is_wysiwyg = "true";
defparam \sval|cycles|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout  = SUM(( \sval|cycles|count [4] ) + ( !VCC ) + ( !VCC ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~106  = CARRY(( \sval|cycles|count [4] ) + ( !VCC ) + ( !VCC ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~107  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\sval|cycles|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~106 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~107 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105 .lut_mask = 64'h0000FFFF00003333;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout  = SUM(( !\sval|cycles|count [5] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~107  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~106  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~102  = CARRY(( !\sval|cycles|count [5] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~107  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~106  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~103  = SHARE(\sval|cycles|count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~106 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~107 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~102 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~103 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout  = SUM(( !\sval|cycles|count [6] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~103  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~102  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~98  = CARRY(( !\sval|cycles|count [6] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~103  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~102  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~99  = SHARE(\sval|cycles|count [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~102 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~103 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~98 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~99 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout  = SUM(( !\sval|cycles|count [7] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~99  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~98  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~94  = CARRY(( !\sval|cycles|count [7] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~99  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~98  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~95  = SHARE(\sval|cycles|count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~98 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~99 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~94 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~95 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout  = SUM(( !\sval|cycles|count [8] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~95  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~94  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~90  = CARRY(( !\sval|cycles|count [8] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~95  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~94  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~91  = SHARE(\sval|cycles|count [8])

	.dataa(gnd),
	.datab(!\sval|cycles|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~94 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~95 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~90 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~91 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89 .lut_mask = 64'h000033330000CCCC;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout  = SUM(( !\sval|cycles|count [9] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~91  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~90  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~86  = CARRY(( !\sval|cycles|count [9] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~91  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~90  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~87  = SHARE(\sval|cycles|count [9])

	.dataa(!\sval|cycles|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~90 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~91 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~86 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~87 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85 .lut_mask = 64'h000055550000AAAA;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout  = SUM(( !\sval|cycles|count [10] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~87  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~86  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~82  = CARRY(( !\sval|cycles|count [10] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~87  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~86  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~83  = SHARE(\sval|cycles|count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~86 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~87 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~82 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~83 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout  = SUM(( \sval|cycles|count [11] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~83  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~82  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~78  = CARRY(( \sval|cycles|count [11] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~83  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~82  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~79  = SHARE(GND)

	.dataa(!\sval|cycles|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~82 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~83 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~78 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~79 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout  = SUM(( !\sval|cycles|count[12]~DUPLICATE_q  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~79  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~78  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~74  = CARRY(( !\sval|cycles|count[12]~DUPLICATE_q  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~79  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~78  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~75  = SHARE(\sval|cycles|count[12]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~78 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~79 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~74 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~75 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout  = SUM(( !\sval|cycles|count [13] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~75  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~74  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~70  = CARRY(( !\sval|cycles|count [13] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~75  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~74  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~71  = SHARE(\sval|cycles|count [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~74 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~75 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~70 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~71 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout  = SUM(( !\sval|cycles|count [14] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~71  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~70  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~66  = CARRY(( !\sval|cycles|count [14] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~71  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~70  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~67  = SHARE(\sval|cycles|count [14])

	.dataa(gnd),
	.datab(!\sval|cycles|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~70 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~71 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~66 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~67 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65 .lut_mask = 64'h000033330000CCCC;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout  = SUM(( !\sval|cycles|count [15] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~67  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~66  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~62  = CARRY(( !\sval|cycles|count [15] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~67  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~66  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~63  = SHARE(\sval|cycles|count [15])

	.dataa(!\sval|cycles|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~66 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~67 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~62 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~63 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61 .lut_mask = 64'h000055550000AAAA;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout  = SUM(( \sval|cycles|count [16] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~63  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~62  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~58  = CARRY(( \sval|cycles|count [16] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~63  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~62  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~59  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~62 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~63 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~58 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~59 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout  = SUM(( \sval|cycles|count [17] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~59  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~58  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~54  = CARRY(( \sval|cycles|count [17] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~59  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~58  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~55  = SHARE(GND)

	.dataa(!\sval|cycles|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~58 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~59 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~54 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~55 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout  = SUM(( \sval|cycles|count [18] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~55  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~54  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~50  = CARRY(( \sval|cycles|count [18] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~55  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~54  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~54 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~55 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~50 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~51 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45_sumout  = SUM(( \sval|cycles|count [19] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~51  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~50  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~46  = CARRY(( \sval|cycles|count [19] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~51  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~50  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~47  = SHARE(GND)

	.dataa(!\sval|cycles|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~50 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~51 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~46 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~47 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout  = SUM(( !\sval|cycles|count [20] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~47  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~46  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~42  = CARRY(( !\sval|cycles|count [20] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~47  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~46  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~43  = SHARE(\sval|cycles|count [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~46 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~47 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~42 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~43 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37_sumout  = SUM(( \sval|cycles|count [21] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~43  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~42  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~38  = CARRY(( \sval|cycles|count [21] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~43  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~42  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~42 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~43 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~38 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~39 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout  = SUM(( !\sval|cycles|count[22]~DUPLICATE_q  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~39  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~38  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~34  = CARRY(( !\sval|cycles|count[22]~DUPLICATE_q  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~39  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~38  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~35  = SHARE(\sval|cycles|count[22]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~38 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~39 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~34 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~35 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33 .lut_mask = 64'h00000F0F0000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29_sumout  = SUM(( \sval|cycles|count [23] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~35  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~34  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~30  = CARRY(( \sval|cycles|count [23] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~35  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~34  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~31  = SHARE(GND)

	.dataa(!\sval|cycles|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~34 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~35 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~30 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~31 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout  = SUM(( \sval|cycles|count [24] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~31  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~30  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~26  = CARRY(( \sval|cycles|count [24] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~31  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~30  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~30 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~31 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~26 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~27 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21_sumout  = SUM(( \sval|cycles|count [25] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~27  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~26  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~22  = CARRY(( \sval|cycles|count [25] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~27  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~26  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~26 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~27 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~22 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~23 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout  = SUM(( \sval|cycles|count[26]~DUPLICATE_q  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~23  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~22  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~18  = CARRY(( \sval|cycles|count[26]~DUPLICATE_q  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~23  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~22  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(!\sval|cycles|count[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~22 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~23 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~18 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~19 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17 .lut_mask = 64'h0000000000003333;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13_sumout  = SUM(( \sval|cycles|count [27] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~19  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~18  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~14  = CARRY(( \sval|cycles|count [27] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~19  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~18  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~15  = SHARE(GND)

	.dataa(!\sval|cycles|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~18 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~19 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~14 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~15 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout  = SUM(( !\sval|cycles|count [28] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~15  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~14  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~10  = CARRY(( !\sval|cycles|count [28] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~15  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~14  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~11  = SHARE(\sval|cycles|count [28])

	.dataa(gnd),
	.datab(!\sval|cycles|count [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~14 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~15 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~10 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~11 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9 .lut_mask = 64'h000033330000CCCC;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1_sumout  = SUM(( \sval|cycles|count [29] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~11  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~10  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~2  = CARRY(( \sval|cycles|count [29] ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~11  ) + ( 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~10  ))
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~10 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~11 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~2 ),
	.shareout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~3 ));
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  = SUM(( VCC ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~3  ) + ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~2 ),
	.sharein(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~3 ),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5 .lut_mask = 64'h000000000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[698]~5 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~5 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~5 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[698]~6 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout  = ( \sval|cycles|count [27] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~6 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~6 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[696]~15 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~15 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[696]~16 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout  = ( \sval|cycles|count [25] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~16 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~16 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[694]~26 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~26 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~26 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[694]~27 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [23])

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|cycles|count [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~27 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~27 .lut_mask = 64'h0055005500550055;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y17_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[692]~37 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~37 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~37 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[692]~38 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout  = ( \sval|cycles|count [21] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~38 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~38 .lut_mask = 64'h000000000F0F0F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[690]~48 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~48 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~48 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[690]~49 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout  = ( \sval|cycles|count [19] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~49 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~49 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[688]~62 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[688]~62_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[688]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~62 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~62 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[688]~63 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[688]~63_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [17])

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|cycles|count [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[688]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~63 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~63 .lut_mask = 64'h0055005500550055;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[686]~74 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[686]~74_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [15])

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|cycles|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[686]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~74 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~74 .lut_mask = 64'h0505050505050505;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[686]~73 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[686]~73_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[686]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~73 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~73 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[684]~84 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[684]~84_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[684]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~84 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~84 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[684]~85 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[684]~85_combout  = ( \sval|cycles|count [13] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[684]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~85 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~85 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[682]~96 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[682]~96_combout  = ( \sval|cycles|count [11] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[682]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~96 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~96 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[682]~95 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[682]~95_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[682]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~95 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~95 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[680]~106 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[680]~106_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[680]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~106 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~106 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[680]~107 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[680]~107_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [9])

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(!\sval|cycles|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[680]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~107 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~107 .lut_mask = 64'h0033003300330033;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[678]~118 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[678]~118_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [7])

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(!\sval|cycles|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[678]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~118 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~118 .lut_mask = 64'h0033003300330033;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[678]~117 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[678]~117_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[678]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~117 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~117 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[676]~128 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[676]~128_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[676]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~128 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~128 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[676]~129 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[676]~129_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [5])

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(!\sval|cycles|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[676]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~129 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~129 .lut_mask = 64'h0033003300330033;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N37
dffeas \sval|cycles|count[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[3] .is_wysiwyg = "true";
defparam \sval|cycles|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~114 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~114_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~114_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~114 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~114 .lut_mask = 64'h000000000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~109 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~109_sumout  = SUM(( \sval|cycles|count [3] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~114_cout  ))
// \sval|Div0|auto_generated|divider|divider|op_20~110  = CARRY(( \sval|cycles|count [3] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~109_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~110 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~109 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~109 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~105 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~105_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [4])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~110  ))
// \sval|Div0|auto_generated|divider|divider|op_20~106  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [4])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~110  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|cycles|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~105_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~106 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~105 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~105 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~101 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~101_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[676]~129_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[676]~128_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~106  ))
// \sval|Div0|auto_generated|divider|divider|op_20~102  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[676]~129_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[676]~128_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~106  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[676]~128_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[676]~129_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~101_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~102 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~101 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~101 .lut_mask = 64'h0000000000005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~97 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~97_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [6])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~102  ))
// \sval|Div0|auto_generated|divider|divider|op_20~98  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [6])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~102  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|cycles|count [6]),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~97_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~98 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~97 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~97 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~93 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~93_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[678]~117_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[678]~118_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~98  ))
// \sval|Div0|auto_generated|divider|divider|op_20~94  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[678]~117_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[678]~118_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~98  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[678]~118_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[678]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~93_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~94 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~93 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~93 .lut_mask = 64'h0000000000005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~89 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~89_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [8])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~94  ))
// \sval|Div0|auto_generated|divider|divider|op_20~90  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [8])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~94  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|cycles|count [8]),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~89_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~90 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~89 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~89 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~85 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~85_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[680]~107_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[680]~106_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~90  ))
// \sval|Div0|auto_generated|divider|divider|op_20~86  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[680]~107_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[680]~106_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~90  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[680]~106_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[680]~107_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~85_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~86 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~85 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~85 .lut_mask = 64'h0000000000005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~81 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~81_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [10])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~86  ))
// \sval|Div0|auto_generated|divider|divider|op_20~82  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [10])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~86  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|cycles|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~81_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~82 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~81 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~81 .lut_mask = 64'h0000FC3000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_20~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~77 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~77_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[682]~95_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[682]~96_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~82  ))
// \sval|Div0|auto_generated|divider|divider|op_20~78  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[682]~95_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[682]~96_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~82  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[682]~96_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[682]~95_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~77_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~78 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~77 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~77 .lut_mask = 64'h0000000000005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~73 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~73_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count[12]~DUPLICATE_q )) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~78  ))
// \sval|Div0|auto_generated|divider|divider|op_20~74  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count[12]~DUPLICATE_q )) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_20~78  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|cycles|count[12]~DUPLICATE_q ),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~73_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~74 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~73 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~73 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~69 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~69_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[684]~85_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[684]~84_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~74  ))
// \sval|Div0|auto_generated|divider|divider|op_20~70  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[684]~85_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[684]~84_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~74  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[684]~84_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[684]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~69_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~70 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~69 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~69 .lut_mask = 64'h0000000000005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~65 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~65_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [14])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~70  ))
// \sval|Div0|auto_generated|divider|divider|op_20~66  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [14])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~70  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|cycles|count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~65_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~66 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~65 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~65 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~61 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~61_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[686]~73_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[686]~74_combout ) ) + ( GND ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~66  ))
// \sval|Div0|auto_generated|divider|divider|op_20~62  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[686]~73_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[686]~74_combout ) ) + ( GND ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~66  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[686]~74_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[686]~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~61_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~62 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~61 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~61 .lut_mask = 64'h0000FFFF00005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~57 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~57_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [16])) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~62  ))
// \sval|Div0|auto_generated|divider|divider|op_20~58  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [16])) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~62  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [16]),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~57_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~58 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~57 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~57 .lut_mask = 64'h0000FFFF000003F3;
defparam \sval|Div0|auto_generated|divider|divider|op_20~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~53 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~53_sumout  = SUM(( (\sval|Div0|auto_generated|divider|divider|StageOut[688]~63_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[688]~62_combout ) ) + ( GND ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~58  ))
// \sval|Div0|auto_generated|divider|divider|op_20~54  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[688]~63_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[688]~62_combout ) ) + ( GND ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~58  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[688]~62_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[688]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~53_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~54 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~53 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~53 .lut_mask = 64'h0000FFFF00005F5F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~49 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~49_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|cycles|count [18]))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~54  ))
// \sval|Div0|auto_generated|divider|divider|op_20~50  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|cycles|count [18]))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~54  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout ),
	.datac(!\sval|cycles|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~49_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~50 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~49 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~49 .lut_mask = 64'h0000FFFF00002727;
defparam \sval|Div0|auto_generated|divider|divider|op_20~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~45 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~45_sumout  = SUM(( VCC ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~50  ))
// \sval|Div0|auto_generated|divider|divider|op_20~46  = CARRY(( VCC ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~45_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~46 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~45 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~45 .lut_mask = 64'h0000F0000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~41 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~41_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [20])) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~46  ))
// \sval|Div0|auto_generated|divider|divider|op_20~42  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [20])) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~46  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|cycles|count [20]),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~41_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~42 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~41 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~41 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~37 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~37_sumout  = SUM(( VCC ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~42  ))
// \sval|Div0|auto_generated|divider|divider|op_20~38  = CARRY(( VCC ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~37_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~38 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~37 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~37 .lut_mask = 64'h0000F0000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~33 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~33_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|cycles|count[22]~DUPLICATE_q ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~38  ))
// \sval|Div0|auto_generated|divider|divider|op_20~34  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|cycles|count[22]~DUPLICATE_q ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~38  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout ),
	.datac(!\sval|cycles|count[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~33_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~34 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~33 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~33 .lut_mask = 64'h0000FFFF00002727;
defparam \sval|Div0|auto_generated|divider|divider|op_20~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~29_sumout  = SUM(( GND ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~34  ))
// \sval|Div0|auto_generated|divider|divider|op_20~30  = CARRY(( GND ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000F00000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~25_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [24])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~30  ))
// \sval|Div0|auto_generated|divider|divider|op_20~26  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [24])) ) + ( \sval|Div0|auto_generated|divider|divider|op_20~30  ))

	.dataa(gnd),
	.datab(!\sval|cycles|count [24]),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FC0C00000000;
defparam \sval|Div0|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~21_sumout  = SUM(( GND ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~26  ))
// \sval|Div0|auto_generated|divider|divider|op_20~22  = CARRY(( GND ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000AA0000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~17_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count[26]~DUPLICATE_q )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~22  ))
// \sval|Div0|auto_generated|divider|divider|op_20~18  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count[26]~DUPLICATE_q )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\sval|cycles|count[26]~DUPLICATE_q ),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FFFF00003535;
defparam \sval|Div0|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( VCC ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~18  ))
// \sval|Div0|auto_generated|divider|divider|op_20~14  = CARRY(( VCC ) + ( (\sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout ) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[700]~1 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[700]~1_combout  = (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [29])

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(!\sval|cycles|count [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[700]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[700]~1 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[700]~1 .lut_mask = 64'h1111111111111111;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[700]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[700]~0 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[700]~0_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[700]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[700]~0 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[700]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[700]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [28])) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~14  ))
// \sval|Div0|auto_generated|divider|divider|op_20~10  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [28])) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|cycles|count [28]),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~6 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~6_cout  = CARRY(( (\sval|Div0|auto_generated|divider|divider|StageOut[700]~0_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[700]~1_combout ) ) + ( VCC ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_20~10  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[700]~1_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[700]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_20~6_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~6 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~6 .lut_mask = 64'h0000000000003F3F;
defparam \sval|Div0|auto_generated|divider|divider|op_20~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_20~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_20~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[726]~4 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[726]~4_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_20~13_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[726]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[726]~4 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[726]~4 .lut_mask = 64'h5555555500000000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[726]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[699]~2 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[699]~2_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[699]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[699]~2 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[699]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[699]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[699]~3 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[699]~3_combout  = ( \sval|cycles|count [28] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[699]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[699]~3 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[699]~3 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[699]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[698]~7 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout  = (\sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[698]~5_combout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[698]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~7 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~7 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[698]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[697]~10 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[697]~10 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[697]~10 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[697]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[697]~11 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout  = ( \sval|cycles|count[26]~DUPLICATE_q  & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[697]~11 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[697]~11 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[697]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[696]~17 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout  ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout  & ( 
// \sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[696]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[696]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~17 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~17 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[696]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[695]~21 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[695]~21 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[695]~21 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[695]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[695]~22 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout  = ( \sval|cycles|count[24]~DUPLICATE_q  & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[695]~22 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[695]~22 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[695]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[694]~28 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout  ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout  & ( 
// \sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[694]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[694]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~28 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~28 .lut_mask = 64'h33333333FFFFFFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[694]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[693]~32 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[693]~32 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[693]~32 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[693]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[693]~33 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout  = ( \sval|cycles|count[22]~DUPLICATE_q  & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[693]~33 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[693]~33 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[693]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[692]~39 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout  ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout  & ( 
// \sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[692]~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[692]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~39 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~39 .lut_mask = 64'h33333333FFFFFFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[692]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[691]~43 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[691]~43 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[691]~43 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[691]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[691]~44 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout  = ( \sval|cycles|count [20] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[691]~44 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[691]~44 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[691]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[690]~50 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout  ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout  & ( 
// \sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[690]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[690]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~50 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~50 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[690]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[689]~54 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[689]~54 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[689]~54 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[689]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[689]~55 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout  = ( \sval|cycles|count [18] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[689]~55 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[689]~55 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[689]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[688]~59 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) # 
// (\sval|cycles|count [17]) ) ) # ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout  & ( (\sval|cycles|count [17] & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\sval|cycles|count [17]),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~59 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~59 .lut_mask = 64'h03030303F3F3F3F3;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[688]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[687]~65 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[687]~65 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[687]~65 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[687]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[687]~66 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout  = ( \sval|cycles|count [16] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[687]~66 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[687]~66 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[687]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[686]~70 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) # 
// (\sval|cycles|count [15]) ) ) # ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout  & ( (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [15]) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|cycles|count [15]),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~70 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~70 .lut_mask = 64'h00550055AAFFAAFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[686]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[685]~76 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~65_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[685]~76 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[685]~76 .lut_mask = 64'h0000FFFF00000000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[685]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[685]~77 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout  = ( \sval|cycles|count [14] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[685]~77 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[685]~77 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[685]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[684]~81 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|cycles|count [13]))

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|cycles|count [13]),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~81 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~81 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[684]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[683]~87 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[683]~87 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[683]~87 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[683]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[683]~88 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout  = ( \sval|cycles|count[12]~DUPLICATE_q  & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[683]~88 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[683]~88 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[683]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[682]~92 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) # 
// (\sval|cycles|count [11]) ) ) # ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout  & ( (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [11]) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|cycles|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~92 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~92 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[682]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[681]~98 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[681]~98 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[681]~98 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[681]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[681]~99 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout  = ( \sval|cycles|count [10] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[681]~99 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[681]~99 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[681]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[680]~103 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout  = ( \sval|cycles|count [9] & ( (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) ) ) # ( !\sval|cycles|count [9] & ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout ) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~85_sumout ),
	.datae(gnd),
	.dataf(!\sval|cycles|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~103 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~103 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[680]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[679]~109 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout  & ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[679]~109 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[679]~109 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[679]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[679]~110 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout  = ( \sval|cycles|count [8] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[679]~110 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[679]~110 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[679]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[678]~114 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & ((\sval|cycles|count [7])))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~93_sumout ),
	.datad(!\sval|cycles|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~114 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~114 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[678]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[677]~120 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout  = (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[677]~120 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[677]~120 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[677]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[677]~121 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout  = ( \sval|cycles|count [6] & ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[677]~121 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[677]~121 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[677]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[676]~125 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout  = ( \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) # 
// (\sval|cycles|count [5]) ) ) # ( !\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout  & ( (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & \sval|cycles|count [5]) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|cycles|count [5]),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~125 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~125 .lut_mask = 64'h00550055AAFFAAFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[676]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[675]~131 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout  = ( \sval|cycles|count [4] & ( (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ) ) ) # ( !\sval|cycles|count [4] & ( (!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout  & 
// \sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~5_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|cycles|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[675]~131 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[675]~131 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[675]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~114 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~114_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~114_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~114 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~114 .lut_mask = 64'h000000000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~109 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~109_sumout  = SUM(( \sval|cycles|count [2] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~114_cout  ))
// \sval|Div0|auto_generated|divider|divider|op_21~110  = CARRY(( \sval|cycles|count [2] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|cycles|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~109_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~110 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~109 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~109 .lut_mask = 64'h0000000000000F0F;
defparam \sval|Div0|auto_generated|divider|divider|op_21~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~105 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~105_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~109_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  
// & (\sval|cycles|count [3])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~110  ))
// \sval|Div0|auto_generated|divider|divider|op_21~106  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~109_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|cycles|count [3])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~110  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|cycles|count [3]),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~105_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~106 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~105 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~105 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~101 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~101_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~106  ))
// \sval|Div0|auto_generated|divider|divider|op_21~102  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~106  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~105_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~101_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~102 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~101 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~101 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~97 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~97_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~101_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~102  ))
// \sval|Div0|auto_generated|divider|divider|op_21~98  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~101_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~102  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~101_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~97_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~98 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~97 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~97 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~93 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~93_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~97_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~98  ))
// \sval|Div0|auto_generated|divider|divider|op_21~94  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~97_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~98  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~93_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~94 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~93 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~93 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~89 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~89_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~93_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~94  ))
// \sval|Div0|auto_generated|divider|divider|op_21~90  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~93_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~94  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~93_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~89_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~90 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~89 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~89 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~85 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~85_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~89_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~90  ))
// \sval|Div0|auto_generated|divider|divider|op_21~86  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~89_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~90  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~89_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~85_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~86 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~85 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~85 .lut_mask = 64'h0000000000004777;
defparam \sval|Div0|auto_generated|divider|divider|op_21~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~81 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~81_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~85_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~86  ))
// \sval|Div0|auto_generated|divider|divider|op_21~82  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~85_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~86  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~85_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~81_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~82 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~81 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~81 .lut_mask = 64'h0000FC3000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~77 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~77_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~81_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~82  ))
// \sval|Div0|auto_generated|divider|divider|op_21~78  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~81_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~82  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~77_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~78 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~77 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~77 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~73 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~73_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~77_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~78  ))
// \sval|Div0|auto_generated|divider|divider|op_21~74  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~77_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~78  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~77_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~73_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~74 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~73 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~73 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~69 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~69_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~73_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~74  ))
// \sval|Div0|auto_generated|divider|divider|op_21~70  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~73_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~74  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~69_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~70 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~69 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~69 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~65 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~65_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~69_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~70  ))
// \sval|Div0|auto_generated|divider|divider|op_21~66  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~69_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~70  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~69_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~65_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~66 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~65 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~65 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~61 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~61_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~65_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout )))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~66  ))
// \sval|Div0|auto_generated|divider|divider|op_21~62  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~65_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout )))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~66  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~65_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~61_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~62 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~61 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~61 .lut_mask = 64'h0000FFFF00004777;
defparam \sval|Div0|auto_generated|divider|divider|op_21~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~57 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~57_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~61_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~62  ))
// \sval|Div0|auto_generated|divider|divider|op_21~58  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~61_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~62  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~61_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~57_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~58 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~57 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~57 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~53 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~53_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~57_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~58  ))
// \sval|Div0|auto_generated|divider|divider|op_21~54  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~57_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~58  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~57_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~53_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~54 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~53 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~53 .lut_mask = 64'h0000FFFF00001B5F;
defparam \sval|Div0|auto_generated|divider|divider|op_21~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~49 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~49_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~53_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~54  ))
// \sval|Div0|auto_generated|divider|divider|op_21~50  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~53_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~54  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~53_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~49_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~50 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~49 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~49 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~45 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~45_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~49_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~50  ))
// \sval|Div0|auto_generated|divider|divider|op_21~46  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~49_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout 
//  & (((\sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout )))) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~50  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~49_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~45_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~46 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~45 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~45 .lut_mask = 64'h0000D8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~41 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~41_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~45_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~46  ))
// \sval|Div0|auto_generated|divider|divider|op_21~42  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~45_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~46  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~41_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~42 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~41 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~41 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~37 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~37_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~41_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~42  ))
// \sval|Div0|auto_generated|divider|divider|op_21~38  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~41_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_21~42  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~41_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~37_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~38 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~37 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~37 .lut_mask = 64'h0000000000002777;
defparam \sval|Div0|auto_generated|divider|divider|op_21~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~33 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~33_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~37_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~38  ))
// \sval|Div0|auto_generated|divider|divider|op_21~34  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~37_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~38  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~37_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~33_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~34 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~33 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~33 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~29_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~33_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~34  ))
// \sval|Div0|auto_generated|divider|divider|op_21~30  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~33_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~34  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000E4A000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~25_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~29_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~30  ))
// \sval|Div0|auto_generated|divider|divider|op_21~26  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~29_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~25_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~26  ))
// \sval|Div0|auto_generated|divider|divider|op_21~22  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~25_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \sval|Div0|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~22  ))
// \sval|Div0|auto_generated|divider|divider|op_21~18  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~22  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~21_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~13_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~17_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~18  ))
// \sval|Div0|auto_generated|divider|divider|op_21~14  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~17_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout 
//  & (((\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout )))) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~17_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000D8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~13_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~14  ))
// \sval|Div0|auto_generated|divider|divider|op_21~10  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_20~13_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~6 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~6_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_20~9_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[699]~3_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[699]~2_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[699]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[699]~3_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_21~6_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~6 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_21~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_21~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[726]~8 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[726]~8_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[698]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[726]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[726]~8 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[726]~8 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[726]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[725]~12 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~17_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// ((\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout )) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_20~17_sumout  & ( 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ))) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[697]~11_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[697]~10_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[725]~12 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[725]~12 .lut_mask = 64'h05550555AFFFAFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[725]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[724]~14 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout  = (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & \sval|Div0|auto_generated|divider|divider|op_20~21_sumout )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[724]~14 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[724]~14 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[724]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[724]~18 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[696]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[724]~18 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[724]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[724]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[723]~23 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout  = (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_20~25_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout )))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[695]~21_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[695]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[723]~23 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[723]~23 .lut_mask = 64'h1B5F1B5F1B5F1B5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[723]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[722]~25 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~29_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[722]~25 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[722]~25 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[722]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[722]~29 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[694]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[722]~29 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[722]~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[722]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[721]~34 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~33_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\sval|Div0|auto_generated|divider|divider|op_20~33_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout )) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[693]~33_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[693]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[721]~34 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[721]~34 .lut_mask = 64'h1B1B1B1B5F5F5F5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[721]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[720]~36 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout  = (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & \sval|Div0|auto_generated|divider|divider|op_20~37_sumout )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[720]~36 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[720]~36 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[720]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[720]~40 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout  = (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & \sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[692]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[720]~40 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[720]~40 .lut_mask = 64'h0303030303030303;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[720]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[719]~45 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~41_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// ((\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout )) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_20~41_sumout  & ( 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[691]~44_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[691]~43_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[719]~45 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[719]~45 .lut_mask = 64'h03330333CFFFCFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[719]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[718]~47 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_20~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[718]~47 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[718]~47 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[718]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[718]~51 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[690]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[718]~51 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[718]~51 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[718]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[717]~56 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (\sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout ) # 
// (\sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_20~49_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[689]~55_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~49_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[689]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[717]~56 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[717]~56 .lut_mask = 64'h333333335F5F5F5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[717]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[716]~58 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~53_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_20~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[716]~58 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[716]~58 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[716]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[716]~60 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[688]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[716]~60 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[716]~60 .lut_mask = 64'h000000000F0F0F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[716]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[715]~67 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~57_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_20~57_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ))) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~57_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[687]~65_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[687]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[715]~67 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[715]~67 .lut_mask = 64'h505F505F5F5F5F5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[715]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[714]~69 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_20~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[714]~69 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[714]~69 .lut_mask = 64'h00000000FFFF0000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[714]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[714]~71 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|StageOut[686]~70_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[714]~71 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[714]~71 .lut_mask = 64'h00000F0F00000F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[714]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[713]~78 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~65_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_20~65_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~65_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[685]~77_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[685]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[713]~78 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[713]~78 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[713]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[712]~80 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~69_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_20~69_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[712]~80 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[712]~80 .lut_mask = 64'h0000F0F00000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[712]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[712]~82 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[684]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[712]~82 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[712]~82 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[712]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[711]~89 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~73_sumout  & ( ((!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_20~73_sumout  & ( 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout ))) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[683]~88_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[683]~87_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[711]~89 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[711]~89 .lut_mask = 64'h11331133DDFFDDFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[711]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[710]~91 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~77_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_20~77_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[710]~91 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[710]~91 .lut_mask = 64'h0000F0F00000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[710]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[710]~93 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout  = (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & \sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[682]~92_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[710]~93 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[710]~93 .lut_mask = 64'h0033003300330033;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[710]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[709]~100 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~81_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\sval|Div0|auto_generated|divider|divider|op_20~81_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout )) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[681]~99_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~81_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[681]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[709]~100 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[709]~100 .lut_mask = 64'h0F330F330FFF0FFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[709]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[708]~102 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~85_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[708]~102 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[708]~102 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[708]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[708]~104 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout  = (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & \sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[680]~103_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[708]~104 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[708]~104 .lut_mask = 64'h0055005500550055;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[708]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[707]~111 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~89_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_20~89_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~89_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[679]~110_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[679]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[707]~111 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[707]~111 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[707]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[706]~113 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~93_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[706]~113 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[706]~113 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[706]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[706]~115 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[678]~114_combout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[706]~115 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[706]~115 .lut_mask = 64'h00000F0F00000F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[706]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[705]~122 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~97_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\sval|Div0|auto_generated|divider|divider|op_20~97_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout )) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[677]~120_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~97_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[677]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[705]~122 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[705]~122 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[705]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[704]~124 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~101_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[704]~124 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[704]~124 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[704]~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[704]~126 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout  & ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[676]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[704]~126 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[704]~126 .lut_mask = 64'h0000000000FF00FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[704]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[703]~132 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_20~105_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~105_sumout  & 
// !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~105_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[675]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[703]~132 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[703]~132 .lut_mask = 64'h303030303F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[703]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[702]~134 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout  = ( \sval|cycles|count [3] & ( (\sval|Div0|auto_generated|divider|divider|op_20~109_sumout ) # (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\sval|cycles|count [3] 
// & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & \sval|Div0|auto_generated|divider|divider|op_20~109_sumout ) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_20~109_sumout ),
	.datae(gnd),
	.dataf(!\sval|cycles|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[702]~134 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[702]~134 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[702]~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N31
dffeas \sval|cycles|count[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\sval|cycles|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sval|cycles|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sval|cycles|count[1] .is_wysiwyg = "true";
defparam \sval|cycles|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~114 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~114_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~114_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~114 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~114 .lut_mask = 64'h000000000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~109 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~109_sumout  = SUM(( \sval|cycles|count [1] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~114_cout  ))
// \sval|Div0|auto_generated|divider|divider|op_22~110  = CARRY(( \sval|cycles|count [1] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~114_cout  ))

	.dataa(!\sval|cycles|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~109_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~110 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~109 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~109 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|op_22~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~105 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~105_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~109_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  
// & (\sval|cycles|count [2])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~110  ))
// \sval|Div0|auto_generated|divider|divider|op_22~106  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~109_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|cycles|count [2])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~110  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|cycles|count [2]),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~105_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~106 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~105 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~105 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~101 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~101_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~106  ))
// \sval|Div0|auto_generated|divider|divider|op_22~102  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~106  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~105_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~101_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~102 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~101 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~101 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~97 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~97_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~101_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~102  ))
// \sval|Div0|auto_generated|divider|divider|op_22~98  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~101_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~102  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~101_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~97_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~98 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~97 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~97 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~93 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~93_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~97_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~98  ))
// \sval|Div0|auto_generated|divider|divider|op_22~94  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~97_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout 
//  & (((\sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout )))) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~98  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~97_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~93_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~94 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~93 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~93 .lut_mask = 64'h0000B8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~89 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~89_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~93_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout )) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~94  ))
// \sval|Div0|auto_generated|divider|divider|op_22~90  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~93_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout )) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~94  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~89_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~90 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~89 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~89 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~85 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~85_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~89_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~90  ))
// \sval|Div0|auto_generated|divider|divider|op_22~86  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~89_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~90  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~85_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~86 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~85 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~85 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~81 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~81_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~85_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~86  ))
// \sval|Div0|auto_generated|divider|divider|op_22~82  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~85_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~86  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~85_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~81_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~82 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~81 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~81 .lut_mask = 64'h0000FC3000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_22~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~77 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~77_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~81_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~82  ))
// \sval|Div0|auto_generated|divider|divider|op_22~78  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~81_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~82  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~77_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~78 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~77 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~77 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~73 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~73_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~77_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~78  ))
// \sval|Div0|auto_generated|divider|divider|op_22~74  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~77_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~78  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~77_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~73_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~74 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~73 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~73 .lut_mask = 64'h0000FC300000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~69 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~69_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~73_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~74  ))
// \sval|Div0|auto_generated|divider|divider|op_22~70  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~73_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~74  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~69_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~70 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~69 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~69 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~65 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~65_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~69_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout )) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~70  ))
// \sval|Div0|auto_generated|divider|divider|op_22~66  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~69_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout )) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~70  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~65_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~66 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~65 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~65 .lut_mask = 64'h00000000000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~61 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~61_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~65_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~66  ))
// \sval|Div0|auto_generated|divider|divider|op_22~62  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~65_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout 
//  & (((\sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout )))) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~66  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~65_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~61_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~62 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~61 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~61 .lut_mask = 64'h0000B88800000000;
defparam \sval|Div0|auto_generated|divider|divider|op_22~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~57 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~57_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~61_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~62  ))
// \sval|Div0|auto_generated|divider|divider|op_22~58  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~61_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~62  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~61_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~57_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~58 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~57 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~57 .lut_mask = 64'h0000FC3000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_22~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~53 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~53_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~57_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout )))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~58  ))
// \sval|Div0|auto_generated|divider|divider|op_22~54  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~57_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout )))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~58  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~57_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~53_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~54 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~53 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~53 .lut_mask = 64'h0000FFFF00004777;
defparam \sval|Div0|auto_generated|divider|divider|op_22~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~49 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~49_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~53_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~54  ))
// \sval|Div0|auto_generated|divider|divider|op_22~50  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~53_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~54  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~49_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~50 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~49 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~49 .lut_mask = 64'h0000FFFF000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~45 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~45_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~49_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~50  ))
// \sval|Div0|auto_generated|divider|divider|op_22~46  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~49_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout 
//  & (((\sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout )))) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~50  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~49_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~45_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~46 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~45 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~45 .lut_mask = 64'h0000B8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~41 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~41_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~45_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~46  ))
// \sval|Div0|auto_generated|divider|divider|op_22~42  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~45_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~46  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~45_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~41_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~42 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~41 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~41 .lut_mask = 64'h0000FC3000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_22~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~37 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~37_sumout  = SUM(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~41_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~42  ))
// \sval|Div0|auto_generated|divider|divider|op_22~38  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~41_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~42  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~37_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~38 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~37 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~37 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~33 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~33_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~37_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~38  ))
// \sval|Div0|auto_generated|divider|divider|op_22~34  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~37_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~38  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~33_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~34 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~33 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~29_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~33_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~34  ))
// \sval|Div0|auto_generated|divider|divider|op_22~30  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~33_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~34  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~33_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \sval|Div0|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~25_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~29_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~30  ))
// \sval|Div0|auto_generated|divider|divider|op_22~26  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~29_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~30  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~26  ))
// \sval|Div0|auto_generated|divider|divider|op_22~22  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000E2C000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~17_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~21_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~22  ))
// \sval|Div0|auto_generated|divider|divider|op_22~18  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~21_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~22  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~17_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~18  ))
// \sval|Div0|auto_generated|divider|divider|op_22~14  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~17_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000000000004777;
defparam \sval|Div0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~13_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~14  ))
// \sval|Div0|auto_generated|divider|divider|op_22~10  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_21~13_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_22~14  ))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FC3000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~6_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_21~9_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[726]~8_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[726]~4_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[726]~4_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[726]~8_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[753]~9 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[753]~9_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~13_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[753]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[753]~9 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[753]~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[753]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[753]~13 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[753]~13_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[725]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[753]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[753]~13 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[753]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[753]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[752]~19 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[752]~19_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~17_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout )) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_21~17_sumout  & ( 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[724]~18_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[724]~14_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[752]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[752]~19 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[752]~19 .lut_mask = 64'h03330333CFFFCFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[752]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[751]~20 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[751]~20_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~21_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[751]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[751]~20 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[751]~20 .lut_mask = 64'h0000F0F00000F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[751]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[751]~24 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[751]~24_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[723]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[751]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[751]~24 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[751]~24 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[751]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[750]~30 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[750]~30_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~25_sumout  & ( ((!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_21~25_sumout  & ( 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ))) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|StageOut[722]~25_combout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[722]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[750]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[750]~30 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[750]~30 .lut_mask = 64'h13131313DFDFDFDF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[750]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[749]~31 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[749]~31_combout  = (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & \sval|Div0|auto_generated|divider|divider|op_21~29_sumout )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[749]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[749]~31 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[749]~31 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[749]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[749]~35 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[749]~35_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[721]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[749]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[749]~35 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[749]~35 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[749]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[748]~41 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[748]~41_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~33_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout )) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_21~33_sumout  & ( 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[720]~40_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[720]~36_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[748]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[748]~41 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[748]~41 .lut_mask = 64'h03330333CFFFCFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[748]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[747]~42 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[747]~42_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_21~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[747]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[747]~42 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[747]~42 .lut_mask = 64'h00000000FFFF0000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[747]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[747]~46 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[747]~46_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[719]~45_combout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[747]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[747]~46 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[747]~46 .lut_mask = 64'h00000F0F00000F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[747]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[746]~52 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[746]~52_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~41_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~41_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~41_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[718]~51_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[718]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[746]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[746]~52 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[746]~52 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[746]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[745]~53 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[745]~53_combout  = (\sval|Div0|auto_generated|divider|divider|op_21~45_sumout  & !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~45_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[745]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[745]~53 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[745]~53 .lut_mask = 64'h4444444444444444;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[745]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[745]~57 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[745]~57_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[717]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[745]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[745]~57 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[745]~57 .lut_mask = 64'h000000000F0F0F0F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[745]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[744]~61 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[744]~61_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~49_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~49_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~49_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[716]~58_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[716]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[744]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[744]~61 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[744]~61 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[744]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[743]~64 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[743]~64_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~53_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[743]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[743]~64 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[743]~64 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[743]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[743]~68 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[743]~68_combout  = (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & \sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[715]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[743]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[743]~68 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[743]~68 .lut_mask = 64'h0303030303030303;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[743]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[742]~72 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[742]~72_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~57_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~57_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~57_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[714]~71_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[714]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[742]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[742]~72 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[742]~72 .lut_mask = 64'h330F330F33FF33FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[742]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[741]~75 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[741]~75_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~61_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[741]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[741]~75 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[741]~75 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[741]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[741]~79 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[741]~79_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[713]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[741]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[741]~79 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[741]~79 .lut_mask = 64'h0000000055555555;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[741]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[740]~83 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[740]~83_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~65_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~65_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~65_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[712]~80_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[712]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[740]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[740]~83 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[740]~83 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[740]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[739]~86 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[739]~86_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_21~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~69_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[739]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[739]~86 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[739]~86 .lut_mask = 64'h0F0F00000F0F0000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[739]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[739]~90 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[739]~90_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[711]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[739]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[739]~90 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[739]~90 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[739]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[738]~94 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[738]~94_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~73_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~73_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~73_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[710]~93_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[710]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[738]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[738]~94 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[738]~94 .lut_mask = 64'h330F330F33FF33FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[738]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[737]~97 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[737]~97_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_21~77_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[737]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[737]~97 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[737]~97 .lut_mask = 64'h00000000FFFF0000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[737]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[737]~101 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[737]~101_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[709]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[737]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[737]~101 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[737]~101 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[737]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[736]~105 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[736]~105_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~81_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((\sval|Div0|auto_generated|divider|divider|op_21~81_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout )) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[708]~104_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~81_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[708]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[736]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[736]~105 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[736]~105 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[736]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[735]~108 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[735]~108_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_21~85_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~85_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[735]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[735]~108 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[735]~108 .lut_mask = 64'h0F0F00000F0F0000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[735]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[735]~112 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[735]~112_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[707]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[735]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[735]~112 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[735]~112 .lut_mask = 64'h000000000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[735]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[734]~116 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[734]~116_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~89_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~89_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~89_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[706]~113_combout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[706]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[734]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[734]~116 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[734]~116 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[734]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[733]~119 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[733]~119_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_21~93_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[733]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[733]~119 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[733]~119 .lut_mask = 64'h00000000FFFF0000;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[733]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[733]~123 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[733]~123_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[705]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[733]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[733]~123 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[733]~123 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[733]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[732]~127 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[732]~127_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~97_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|op_21~97_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ))) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_21~97_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[704]~126_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[704]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[732]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[732]~127 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[732]~127 .lut_mask = 64'h535353535F5F5F5F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[732]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[731]~130 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[731]~130_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~101_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[731]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[731]~130 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[731]~130 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[731]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[731]~133 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[731]~133_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[703]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[731]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[731]~133 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[731]~133 .lut_mask = 64'h0000000033333333;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[731]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[730]~135 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[730]~135_combout  = ( \sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~105_sumout ) ) ) # ( !\sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout  & ( (\sval|Div0|auto_generated|divider|divider|op_21~105_sumout  & 
// !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~105_sumout ),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[702]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[730]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[730]~135 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[730]~135 .lut_mask = 64'h3300330033FF33FF;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[730]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|StageOut[729]~136 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|StageOut[729]~136_combout  = (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_21~109_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout 
//  & ((\sval|cycles|count [2])))

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~109_sumout ),
	.datad(!\sval|cycles|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sval|Div0|auto_generated|divider|divider|StageOut[729]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|StageOut[729]~136 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|StageOut[729]~136 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \sval|Div0|auto_generated|divider|divider|StageOut[729]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~114 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~114_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~114_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~114 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~114 .lut_mask = 64'h000000000000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~110 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~110_cout  = CARRY(( \sval|cycles|count [0] ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_23~114_cout  ))

	.dataa(!\sval|cycles|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~110_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~110 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~110 .lut_mask = 64'h0000000000005555;
defparam \sval|Div0|auto_generated|divider|divider|op_23~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~106 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~106_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~109_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  
// & (\sval|cycles|count [1])) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_23~110_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|cycles|count [1]),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_22~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~106_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~106 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~106 .lut_mask = 64'h00000000000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~102 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~102_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~105_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[729]~136_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~106_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[729]~136_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~105_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~102_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~102 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~102 .lut_mask = 64'h0000FA500000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~98 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~98_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~101_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[730]~135_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~102_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[730]~135_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~101_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~98_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~98 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~98 .lut_mask = 64'h0000FA500000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~94 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~94_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~97_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[731]~133_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[731]~130_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~98_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[731]~130_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[731]~133_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~94_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~94 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~94 .lut_mask = 64'h0000E4A00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~90 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~90_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~93_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[732]~127_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~94_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[732]~127_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~93_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~90_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~90 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~90 .lut_mask = 64'h0000FA500000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~86 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~86_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~89_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[733]~123_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[733]~119_combout ))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_23~90_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[733]~119_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~89_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[733]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~86_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~86 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~86 .lut_mask = 64'h0000000000001B5F;
defparam \sval|Div0|auto_generated|divider|divider|op_23~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~82 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~82_cout  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~85_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[734]~116_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~86_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[734]~116_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~85_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~82_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~82 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~82 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_23~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N45
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~78 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~78_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_22~81_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[735]~112_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[735]~108_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~82_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_22~81_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[735]~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[735]~112_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~78_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~78 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~78 .lut_mask = 64'h0000D8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~74 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~74_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~77_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[736]~105_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~78_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[736]~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~77_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~74_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~74 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~74 .lut_mask = 64'h0000FA500000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N51
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~70 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~70_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~73_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[737]~101_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[737]~97_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~74_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[737]~97_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[737]~101_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~70_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~70 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~70 .lut_mask = 64'h0000E4A00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N54
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~66 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~66_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~69_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[738]~94_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~70_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[738]~94_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~69_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~66_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~66 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~66 .lut_mask = 64'h0000FA500000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N57
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~62 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~62_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~65_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[739]~90_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[739]~86_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~66_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[739]~86_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~65_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[739]~90_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~62_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~62 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~62 .lut_mask = 64'h0000FFFF00001B5F;
defparam \sval|Div0|auto_generated|divider|divider|op_23~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~58 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~58_cout  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~61_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[740]~83_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~62_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[740]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~61_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~58_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~58 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~58 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_23~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N3
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~54 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~54_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~57_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[741]~79_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[741]~75_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~58_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[741]~75_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~57_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[741]~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~54_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~54 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~54 .lut_mask = 64'h0000FFFF00001B5F;
defparam \sval|Div0|auto_generated|divider|divider|op_23~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~50 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~50_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~53_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[742]~72_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~54_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[742]~72_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_22~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~50_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~50 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~50 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N9
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~46 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~46_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_22~49_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\sval|Div0|auto_generated|divider|divider|StageOut[743]~68_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[743]~64_combout )))) ) + ( VCC ) + ( \sval|Div0|auto_generated|divider|divider|op_23~50_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_22~49_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[743]~64_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[743]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~46_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~46 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~46 .lut_mask = 64'h0000000000002777;
defparam \sval|Div0|auto_generated|divider|divider|op_23~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~42 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~42_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~45_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[744]~61_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~46_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[744]~61_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_22~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~42_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~42 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~42 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N15
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~38 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~38_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_22~41_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[745]~57_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[745]~53_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~42_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_22~41_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[745]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[745]~57_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~38_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~38 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~38 .lut_mask = 64'h0000D8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~34 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~34_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~37_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[746]~52_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~38_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[746]~52_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_22~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~34_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~34 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~34 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N21
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~30 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~30_cout  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~33_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[747]~46_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[747]~42_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~34_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[747]~42_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[747]~46_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~30_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~30 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~30 .lut_mask = 64'h0000E4A000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_23~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~26 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~26_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~29_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[748]~41_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~30_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[748]~41_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_22~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~26_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~26 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~26 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N27
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~22 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~22_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~25_sumout )))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  
// & (((\sval|Div0|auto_generated|divider|divider|StageOut[749]~35_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[749]~31_combout ))) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~26_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[749]~31_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|StageOut[749]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~22_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~22 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~22 .lut_mask = 64'h0000FFFF00001B5F;
defparam \sval|Div0|auto_generated|divider|divider|op_23~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~18 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~18_cout  = CARRY(( GND ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~21_sumout ))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|StageOut[750]~30_combout )) ) + ( \sval|Div0|auto_generated|divider|divider|op_23~22_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[750]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~18_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~18 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~18 .lut_mask = 64'h0000FA5000000000;
defparam \sval|Div0|auto_generated|divider|divider|op_23~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N33
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~14 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~14_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (\sval|Div0|auto_generated|divider|divider|op_22~17_sumout )) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[751]~24_combout ) # (\sval|Div0|auto_generated|divider|divider|StageOut[751]~20_combout )))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~18_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[751]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[751]~24_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~14_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~14 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~10 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~10_cout  = CARRY(( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_22~13_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\sval|Div0|auto_generated|divider|divider|StageOut[752]~19_combout )) ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~14_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|StageOut[752]~19_combout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~10_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~10 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~6_cout  = CARRY(( VCC ) + ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|op_22~9_sumout )))) # 
// (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\sval|Div0|auto_generated|divider|divider|StageOut[753]~13_combout )) # (\sval|Div0|auto_generated|divider|divider|StageOut[753]~9_combout ))) ) + ( 
// \sval|Div0|auto_generated|divider|divider|op_23~10_cout  ))

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|StageOut[753]~9_combout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|StageOut[753]~13_combout ),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sval|Div0|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \sval|Div0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \sval|Div0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \sval|Div0|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sval|Div0|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sval|Div0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \sval|Div0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \sval|Div0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N48
cyclonev_lcell_comb \sg|Equal0~0 (
// Equation(s):
// \sg|Equal0~0_combout  = ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( (\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// !\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|Equal0~0 .extended_lut = "off";
defparam \sg|Equal0~0 .lut_mask = 64'h0000000030300000;
defparam \sg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N54
cyclonev_lcell_comb \sg|WideOr6~0 (
// Equation(s):
// \sg|WideOr6~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  $ 
// (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ))) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # ((\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  
// & \sval|Div0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr6~0 .extended_lut = "off";
defparam \sg|WideOr6~0 .lut_mask = 64'hCCDDCCDD99009900;
defparam \sg|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N15
cyclonev_lcell_comb \sg|WideOr5~0 (
// Equation(s):
// \sg|WideOr5~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ((!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ) # 
// (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  & ((!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout 
// ))) # (\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr5~0 .extended_lut = "off";
defparam \sg|WideOr5~0 .lut_mask = 64'hF0CCF0CCCCC0CCC0;
defparam \sg|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N57
cyclonev_lcell_comb \sg|WideOr4~0 (
// Equation(s):
// \sg|WideOr4~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  $ 
// (\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ))) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr4~0 .extended_lut = "off";
defparam \sg|WideOr4~0 .lut_mask = 64'hF0F0F0F0A00AA00A;
defparam \sg|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N27
cyclonev_lcell_comb \sg|WideOr3~0 (
// Equation(s):
// \sg|WideOr3~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout )) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  $ (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ))) ) ) # 
// ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # ((!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & !\sval|Div0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr3~0 .extended_lut = "off";
defparam \sg|WideOr3~0 .lut_mask = 64'hFFA0FFA0A550A550;
defparam \sg|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N54
cyclonev_lcell_comb \sg|WideOr2~0 (
// Equation(s):
// \sg|WideOr2~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ) # ((\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout )) ) ) # ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ) # (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) 
// ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(gnd),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr2~0 .extended_lut = "off";
defparam \sg|WideOr2~0 .lut_mask = 64'hFFCCFFCCDDCCDDCC;
defparam \sg|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N57
cyclonev_lcell_comb \sg|WideOr1~0 (
// Equation(s):
// \sg|WideOr1~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & ((!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ) # 
// (\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ))) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & (!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout  & \sval|Div0|auto_generated|divider|divider|op_21~1_sumout )) ) ) # ( 
// !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ) # ((!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout  & !\sval|Div0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr1~0 .extended_lut = "off";
defparam \sg|WideOr1~0 .lut_mask = 64'hF8F8F8F88E8E8E8E;
defparam \sg|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N0
cyclonev_lcell_comb \sg|WideOr0~0 (
// Equation(s):
// \sg|WideOr0~0_combout  = ( \sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( !\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  $ (!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ) ) ) # ( 
// !\sval|Div0|auto_generated|divider|divider|op_21~1_sumout  & ( (\sval|Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ) # (\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\sval|Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\sval|Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\sval|Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\sval|Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sg|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sg|WideOr0~0 .extended_lut = "off";
defparam \sg|WideOr0~0 .lut_mask = 64'h033303333C3C3C3C;
defparam \sg|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\rst~input_o ),
	.pfden(gnd),
	.refclkin(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \vga|gdriver|Add1~37 (
// Equation(s):
// \vga|gdriver|Add1~37_sumout  = SUM(( \vga|gdriver|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|gdriver|Add1~38  = CARRY(( \vga|gdriver|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~37_sumout ),
	.cout(\vga|gdriver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~37 .extended_lut = "off";
defparam \vga|gdriver|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|gdriver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \vga|gdriver|Equal2~1 (
// Equation(s):
// \vga|gdriver|Equal2~1_combout  = ( !\vga|gdriver|h_count [5] & ( (!\vga|gdriver|h_count [6] & (\vga|gdriver|h_count [1] & \vga|gdriver|h_count [0])) ) )

	.dataa(!\vga|gdriver|h_count [6]),
	.datab(gnd),
	.datac(!\vga|gdriver|h_count [1]),
	.datad(!\vga|gdriver|h_count [0]),
	.datae(gnd),
	.dataf(!\vga|gdriver|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Equal2~1 .extended_lut = "off";
defparam \vga|gdriver|Equal2~1 .lut_mask = 64'h000A000A00000000;
defparam \vga|gdriver|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \vga|gdriver|Add1~5 (
// Equation(s):
// \vga|gdriver|Add1~5_sumout  = SUM(( \vga|gdriver|h_count [8] ) + ( GND ) + ( \vga|gdriver|Add1~10  ))
// \vga|gdriver|Add1~6  = CARRY(( \vga|gdriver|h_count [8] ) + ( GND ) + ( \vga|gdriver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~5_sumout ),
	.cout(\vga|gdriver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~5 .extended_lut = "off";
defparam \vga|gdriver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \vga|gdriver|Add1~1 (
// Equation(s):
// \vga|gdriver|Add1~1_sumout  = SUM(( \vga|gdriver|h_count [9] ) + ( GND ) + ( \vga|gdriver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~1 .extended_lut = "off";
defparam \vga|gdriver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N29
dffeas \vga|gdriver|h_count[9] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[9] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \vga|gdriver|Equal2~0 (
// Equation(s):
// \vga|gdriver|Equal2~0_combout  = ( \vga|gdriver|h_count [8] & ( (!\vga|gdriver|h_count [7] & (\vga|gdriver|h_count [4] & \vga|gdriver|h_count [9])) ) )

	.dataa(gnd),
	.datab(!\vga|gdriver|h_count [7]),
	.datac(!\vga|gdriver|h_count [4]),
	.datad(!\vga|gdriver|h_count [9]),
	.datae(gnd),
	.dataf(!\vga|gdriver|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Equal2~0 .extended_lut = "off";
defparam \vga|gdriver|Equal2~0 .lut_mask = 64'h00000000000C000C;
defparam \vga|gdriver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \vga|gdriver|Equal2~2 (
// Equation(s):
// \vga|gdriver|Equal2~2_combout  = ( \vga|gdriver|Equal2~0_combout  & ( \vga|gdriver|h_count [3] & ( (\vga|gdriver|Equal2~1_combout  & \vga|gdriver|h_count [2]) ) ) )

	.dataa(!\vga|gdriver|Equal2~1_combout ),
	.datab(gnd),
	.datac(!\vga|gdriver|h_count [2]),
	.datad(gnd),
	.datae(!\vga|gdriver|Equal2~0_combout ),
	.dataf(!\vga|gdriver|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Equal2~2 .extended_lut = "off";
defparam \vga|gdriver|Equal2~2 .lut_mask = 64'h0000000000000505;
defparam \vga|gdriver|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N2
dffeas \vga|gdriver|h_count[0] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[0] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \vga|gdriver|Add1~33 (
// Equation(s):
// \vga|gdriver|Add1~33_sumout  = SUM(( \vga|gdriver|h_count [1] ) + ( GND ) + ( \vga|gdriver|Add1~38  ))
// \vga|gdriver|Add1~34  = CARRY(( \vga|gdriver|h_count [1] ) + ( GND ) + ( \vga|gdriver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~33_sumout ),
	.cout(\vga|gdriver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~33 .extended_lut = "off";
defparam \vga|gdriver|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N5
dffeas \vga|gdriver|h_count[1] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[1] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \vga|gdriver|Add1~29 (
// Equation(s):
// \vga|gdriver|Add1~29_sumout  = SUM(( \vga|gdriver|h_count [2] ) + ( GND ) + ( \vga|gdriver|Add1~34  ))
// \vga|gdriver|Add1~30  = CARRY(( \vga|gdriver|h_count [2] ) + ( GND ) + ( \vga|gdriver|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~29_sumout ),
	.cout(\vga|gdriver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~29 .extended_lut = "off";
defparam \vga|gdriver|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N8
dffeas \vga|gdriver|h_count[2] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[2] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \vga|gdriver|Add1~25 (
// Equation(s):
// \vga|gdriver|Add1~25_sumout  = SUM(( \vga|gdriver|h_count [3] ) + ( GND ) + ( \vga|gdriver|Add1~30  ))
// \vga|gdriver|Add1~26  = CARRY(( \vga|gdriver|h_count [3] ) + ( GND ) + ( \vga|gdriver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~25_sumout ),
	.cout(\vga|gdriver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~25 .extended_lut = "off";
defparam \vga|gdriver|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N11
dffeas \vga|gdriver|h_count[3] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[3] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \vga|gdriver|Add1~13 (
// Equation(s):
// \vga|gdriver|Add1~13_sumout  = SUM(( \vga|gdriver|h_count [4] ) + ( GND ) + ( \vga|gdriver|Add1~26  ))
// \vga|gdriver|Add1~14  = CARRY(( \vga|gdriver|h_count [4] ) + ( GND ) + ( \vga|gdriver|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~13_sumout ),
	.cout(\vga|gdriver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~13 .extended_lut = "off";
defparam \vga|gdriver|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \vga|gdriver|h_count[4] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[4] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \vga|gdriver|Add1~21 (
// Equation(s):
// \vga|gdriver|Add1~21_sumout  = SUM(( \vga|gdriver|h_count [5] ) + ( GND ) + ( \vga|gdriver|Add1~14  ))
// \vga|gdriver|Add1~22  = CARRY(( \vga|gdriver|h_count [5] ) + ( GND ) + ( \vga|gdriver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~21_sumout ),
	.cout(\vga|gdriver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~21 .extended_lut = "off";
defparam \vga|gdriver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N17
dffeas \vga|gdriver|h_count[5] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[5] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \vga|gdriver|Add1~17 (
// Equation(s):
// \vga|gdriver|Add1~17_sumout  = SUM(( \vga|gdriver|h_count [6] ) + ( GND ) + ( \vga|gdriver|Add1~22  ))
// \vga|gdriver|Add1~18  = CARRY(( \vga|gdriver|h_count [6] ) + ( GND ) + ( \vga|gdriver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~17_sumout ),
	.cout(\vga|gdriver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~17 .extended_lut = "off";
defparam \vga|gdriver|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \vga|gdriver|h_count[6] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[6] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \vga|gdriver|Add1~9 (
// Equation(s):
// \vga|gdriver|Add1~9_sumout  = SUM(( \vga|gdriver|h_count [7] ) + ( GND ) + ( \vga|gdriver|Add1~18  ))
// \vga|gdriver|Add1~10  = CARRY(( \vga|gdriver|h_count [7] ) + ( GND ) + ( \vga|gdriver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add1~9_sumout ),
	.cout(\vga|gdriver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add1~9 .extended_lut = "off";
defparam \vga|gdriver|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N22
dffeas \vga|gdriver|h_count[7] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[7] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N26
dffeas \vga|gdriver|h_count[8] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|h_count[8] .is_wysiwyg = "true";
defparam \vga|gdriver|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \vga|gdriver|vga_hsync~0 (
// Equation(s):
// \vga|gdriver|vga_hsync~0_combout  = ( \vga|gdriver|h_count [9] & ( \vga|gdriver|h_count [5] & ( ((!\vga|gdriver|h_count [7]) # ((\vga|gdriver|h_count [6] & \vga|gdriver|h_count [4]))) # (\vga|gdriver|h_count [8]) ) ) ) # ( !\vga|gdriver|h_count [9] & ( 
// \vga|gdriver|h_count [5] ) ) # ( \vga|gdriver|h_count [9] & ( !\vga|gdriver|h_count [5] & ( ((!\vga|gdriver|h_count [7]) # ((!\vga|gdriver|h_count [6] & !\vga|gdriver|h_count [4]))) # (\vga|gdriver|h_count [8]) ) ) ) # ( !\vga|gdriver|h_count [9] & ( 
// !\vga|gdriver|h_count [5] ) )

	.dataa(!\vga|gdriver|h_count [8]),
	.datab(!\vga|gdriver|h_count [7]),
	.datac(!\vga|gdriver|h_count [6]),
	.datad(!\vga|gdriver|h_count [4]),
	.datae(!\vga|gdriver|h_count [9]),
	.dataf(!\vga|gdriver|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|vga_hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|vga_hsync~0 .extended_lut = "off";
defparam \vga|gdriver|vga_hsync~0 .lut_mask = 64'hFFFFFDDDFFFFDDDF;
defparam \vga|gdriver|vga_hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \vga|gdriver|Add0~37 (
// Equation(s):
// \vga|gdriver|Add0~37_sumout  = SUM(( \vga|gdriver|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|gdriver|Add0~38  = CARRY(( \vga|gdriver|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~37_sumout ),
	.cout(\vga|gdriver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~37 .extended_lut = "off";
defparam \vga|gdriver|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|gdriver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N9
cyclonev_lcell_comb \vga|gdriver|Add0~5 (
// Equation(s):
// \vga|gdriver|Add0~5_sumout  = SUM(( \vga|gdriver|v_count [3] ) + ( GND ) + ( \vga|gdriver|Add0~30  ))
// \vga|gdriver|Add0~6  = CARRY(( \vga|gdriver|v_count [3] ) + ( GND ) + ( \vga|gdriver|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~5_sumout ),
	.cout(\vga|gdriver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~5 .extended_lut = "off";
defparam \vga|gdriver|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \vga|gdriver|Add0~1 (
// Equation(s):
// \vga|gdriver|Add0~1_sumout  = SUM(( \vga|gdriver|v_count [4] ) + ( GND ) + ( \vga|gdriver|Add0~6  ))
// \vga|gdriver|Add0~2  = CARRY(( \vga|gdriver|v_count [4] ) + ( GND ) + ( \vga|gdriver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~1_sumout ),
	.cout(\vga|gdriver|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~1 .extended_lut = "off";
defparam \vga|gdriver|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \vga|gdriver|v_count[4] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[4] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N15
cyclonev_lcell_comb \vga|gdriver|Add0~21 (
// Equation(s):
// \vga|gdriver|Add0~21_sumout  = SUM(( \vga|gdriver|v_count [5] ) + ( GND ) + ( \vga|gdriver|Add0~2  ))
// \vga|gdriver|Add0~22  = CARRY(( \vga|gdriver|v_count [5] ) + ( GND ) + ( \vga|gdriver|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~21_sumout ),
	.cout(\vga|gdriver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~21 .extended_lut = "off";
defparam \vga|gdriver|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N17
dffeas \vga|gdriver|v_count[5] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[5] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \vga|gdriver|Add0~17 (
// Equation(s):
// \vga|gdriver|Add0~17_sumout  = SUM(( \vga|gdriver|v_count [6] ) + ( GND ) + ( \vga|gdriver|Add0~22  ))
// \vga|gdriver|Add0~18  = CARRY(( \vga|gdriver|v_count [6] ) + ( GND ) + ( \vga|gdriver|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~17_sumout ),
	.cout(\vga|gdriver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~17 .extended_lut = "off";
defparam \vga|gdriver|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N20
dffeas \vga|gdriver|v_count[6] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[6] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N21
cyclonev_lcell_comb \vga|gdriver|Add0~13 (
// Equation(s):
// \vga|gdriver|Add0~13_sumout  = SUM(( \vga|gdriver|v_count [7] ) + ( GND ) + ( \vga|gdriver|Add0~18  ))
// \vga|gdriver|Add0~14  = CARRY(( \vga|gdriver|v_count [7] ) + ( GND ) + ( \vga|gdriver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~13_sumout ),
	.cout(\vga|gdriver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~13 .extended_lut = "off";
defparam \vga|gdriver|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N23
dffeas \vga|gdriver|v_count[7] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[7] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N24
cyclonev_lcell_comb \vga|gdriver|Add0~9 (
// Equation(s):
// \vga|gdriver|Add0~9_sumout  = SUM(( \vga|gdriver|v_count [8] ) + ( GND ) + ( \vga|gdriver|Add0~14  ))
// \vga|gdriver|Add0~10  = CARRY(( \vga|gdriver|v_count [8] ) + ( GND ) + ( \vga|gdriver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~9_sumout ),
	.cout(\vga|gdriver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~9 .extended_lut = "off";
defparam \vga|gdriver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N25
dffeas \vga|gdriver|v_count[8] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[8] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \vga|gdriver|Add0~25 (
// Equation(s):
// \vga|gdriver|Add0~25_sumout  = SUM(( \vga|gdriver|v_count [9] ) + ( GND ) + ( \vga|gdriver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~25 .extended_lut = "off";
defparam \vga|gdriver|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N28
dffeas \vga|gdriver|v_count[9] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[9] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \vga|gdriver|Equal3~1 (
// Equation(s):
// \vga|gdriver|Equal3~1_combout  = ( !\vga|gdriver|v_count [7] & ( \vga|gdriver|v_count [9] & ( (!\vga|gdriver|v_count [6] & (!\vga|gdriver|v_count [8] & !\vga|gdriver|v_count [5])) ) ) )

	.dataa(!\vga|gdriver|v_count [6]),
	.datab(!\vga|gdriver|v_count [8]),
	.datac(!\vga|gdriver|v_count [5]),
	.datad(gnd),
	.datae(!\vga|gdriver|v_count [7]),
	.dataf(!\vga|gdriver|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Equal3~1 .extended_lut = "off";
defparam \vga|gdriver|Equal3~1 .lut_mask = 64'h0000000080800000;
defparam \vga|gdriver|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \vga|gdriver|Equal3~2 (
// Equation(s):
// \vga|gdriver|Equal3~2_combout  = ( \vga|gdriver|Equal3~0_combout  & ( (!\vga|gdriver|v_count [0] & (\vga|gdriver|v_count [2] & (!\vga|gdriver|v_count [1] & \vga|gdriver|Equal3~1_combout ))) ) )

	.dataa(!\vga|gdriver|v_count [0]),
	.datab(!\vga|gdriver|v_count [2]),
	.datac(!\vga|gdriver|v_count [1]),
	.datad(!\vga|gdriver|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\vga|gdriver|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Equal3~2 .extended_lut = "off";
defparam \vga|gdriver|Equal3~2 .lut_mask = 64'h0000000000200020;
defparam \vga|gdriver|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N2
dffeas \vga|gdriver|v_count[0] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[0] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \vga|gdriver|Add0~33 (
// Equation(s):
// \vga|gdriver|Add0~33_sumout  = SUM(( \vga|gdriver|v_count [1] ) + ( GND ) + ( \vga|gdriver|Add0~38  ))
// \vga|gdriver|Add0~34  = CARRY(( \vga|gdriver|v_count [1] ) + ( GND ) + ( \vga|gdriver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~33_sumout ),
	.cout(\vga|gdriver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~33 .extended_lut = "off";
defparam \vga|gdriver|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N5
dffeas \vga|gdriver|v_count[1] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[1] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \vga|gdriver|Add0~29 (
// Equation(s):
// \vga|gdriver|Add0~29_sumout  = SUM(( \vga|gdriver|v_count [2] ) + ( GND ) + ( \vga|gdriver|Add0~34  ))
// \vga|gdriver|Add0~30  = CARRY(( \vga|gdriver|v_count [2] ) + ( GND ) + ( \vga|gdriver|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|gdriver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|gdriver|Add0~29_sumout ),
	.cout(\vga|gdriver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Add0~29 .extended_lut = "off";
defparam \vga|gdriver|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|gdriver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \vga|gdriver|v_count[2] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[2] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N11
dffeas \vga|gdriver|v_count[3] (
	.clk(\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|gdriver|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|gdriver|Equal3~2_combout ),
	.sload(gnd),
	.ena(\vga|gdriver|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|gdriver|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|gdriver|v_count[3] .is_wysiwyg = "true";
defparam \vga|gdriver|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N33
cyclonev_lcell_comb \vga|gdriver|Equal3~0 (
// Equation(s):
// \vga|gdriver|Equal3~0_combout  = ( !\vga|gdriver|v_count [4] & ( \vga|gdriver|v_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|gdriver|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|gdriver|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|Equal3~0 .extended_lut = "off";
defparam \vga|gdriver|Equal3~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|gdriver|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N54
cyclonev_lcell_comb \vga|gdriver|vga_vsync~1 (
// Equation(s):
// \vga|gdriver|vga_vsync~1_combout  = ( !\vga|gdriver|v_count [9] & ( (!\vga|gdriver|v_count [2] & \vga|gdriver|v_count [1]) ) )

	.dataa(gnd),
	.datab(!\vga|gdriver|v_count [2]),
	.datac(!\vga|gdriver|v_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|gdriver|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|vga_vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|vga_vsync~1 .extended_lut = "off";
defparam \vga|gdriver|vga_vsync~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \vga|gdriver|vga_vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \vga|gdriver|vga_vsync~0 (
// Equation(s):
// \vga|gdriver|vga_vsync~0_combout  = ( \vga|gdriver|v_count [7] & ( \vga|gdriver|v_count [6] & ( (\vga|gdriver|v_count [8] & \vga|gdriver|v_count [5]) ) ) )

	.dataa(gnd),
	.datab(!\vga|gdriver|v_count [8]),
	.datac(!\vga|gdriver|v_count [5]),
	.datad(gnd),
	.datae(!\vga|gdriver|v_count [7]),
	.dataf(!\vga|gdriver|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|vga_vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|vga_vsync~0 .extended_lut = "off";
defparam \vga|gdriver|vga_vsync~0 .lut_mask = 64'h0000000000000303;
defparam \vga|gdriver|vga_vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \vga|gdriver|vga_vsync~2 (
// Equation(s):
// \vga|gdriver|vga_vsync~2_combout  = ( \vga|gdriver|vga_vsync~0_combout  & ( (!\vga|gdriver|Equal3~0_combout ) # (!\vga|gdriver|vga_vsync~1_combout ) ) ) # ( !\vga|gdriver|vga_vsync~0_combout  )

	.dataa(!\vga|gdriver|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|gdriver|vga_vsync~1_combout ),
	.datae(gnd),
	.dataf(!\vga|gdriver|vga_vsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|vga_vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|vga_vsync~2 .extended_lut = "off";
defparam \vga|gdriver|vga_vsync~2 .lut_mask = 64'hFFFFFFFFFFAAFFAA;
defparam \vga|gdriver|vga_vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \vga|gdriver|vga_blk~0 (
// Equation(s):
// \vga|gdriver|vga_blk~0_combout  = ( !\vga|gdriver|v_count [9] & ( \vga|gdriver|h_count [8] & ( (!\vga|gdriver|h_count [9] & !\vga|gdriver|vga_vsync~0_combout ) ) ) ) # ( !\vga|gdriver|v_count [9] & ( !\vga|gdriver|h_count [8] & ( 
// (!\vga|gdriver|vga_vsync~0_combout  & ((!\vga|gdriver|h_count [9]) # (!\vga|gdriver|h_count [7]))) ) ) )

	.dataa(!\vga|gdriver|h_count [9]),
	.datab(!\vga|gdriver|h_count [7]),
	.datac(!\vga|gdriver|vga_vsync~0_combout ),
	.datad(gnd),
	.datae(!\vga|gdriver|v_count [9]),
	.dataf(!\vga|gdriver|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|vga_blk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|vga_blk~0 .extended_lut = "off";
defparam \vga|gdriver|vga_blk~0 .lut_mask = 64'hE0E00000A0A00000;
defparam \vga|gdriver|vga_blk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \vga|gdriver|vga_sync (
// Equation(s):
// \vga|gdriver|vga_sync~combout  = ( \vga|gdriver|vga_vsync~1_combout  & ( \vga|gdriver|vga_hsync~0_combout  & ( (\vga|gdriver|vga_vsync~0_combout  & \vga|gdriver|Equal3~0_combout ) ) ) ) # ( \vga|gdriver|vga_vsync~1_combout  & ( 
// !\vga|gdriver|vga_hsync~0_combout  ) ) # ( !\vga|gdriver|vga_vsync~1_combout  & ( !\vga|gdriver|vga_hsync~0_combout  ) )

	.dataa(!\vga|gdriver|vga_vsync~0_combout ),
	.datab(gnd),
	.datac(!\vga|gdriver|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\vga|gdriver|vga_vsync~1_combout ),
	.dataf(!\vga|gdriver|vga_hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|gdriver|vga_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|gdriver|vga_sync .extended_lut = "off";
defparam \vga|gdriver|vga_sync .lut_mask = 64'hFFFFFFFF00000505;
defparam \vga|gdriver|vga_sync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N54
cyclonev_lcell_comb \vga|drw|pixel_count[0]~0 (
// Equation(s):
// \vga|drw|pixel_count[0]~0_combout  = ( !\vga|drw|pixel_count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|pixel_count [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|pixel_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|pixel_count[0]~0 .extended_lut = "off";
defparam \vga|drw|pixel_count[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vga|drw|pixel_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N55
dffeas \vga|drw|pixel_count[0] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|pixel_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[0] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N0
cyclonev_lcell_comb \vga|drw|Add0~33 (
// Equation(s):
// \vga|drw|Add0~33_sumout  = SUM(( \vga|drw|pixel_count [0] ) + ( \vga|drw|pixel_count [1] ) + ( !VCC ))
// \vga|drw|Add0~34  = CARRY(( \vga|drw|pixel_count [0] ) + ( \vga|drw|pixel_count [1] ) + ( !VCC ))

	.dataa(!\vga|drw|pixel_count [1]),
	.datab(!\vga|drw|pixel_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~33_sumout ),
	.cout(\vga|drw|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~33 .extended_lut = "off";
defparam \vga|drw|Add0~33 .lut_mask = 64'h0000AAAA00003333;
defparam \vga|drw|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N2
dffeas \vga|drw|pixel_count[1] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[1] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N3
cyclonev_lcell_comb \vga|drw|Add0~29 (
// Equation(s):
// \vga|drw|Add0~29_sumout  = SUM(( \vga|drw|pixel_count [2] ) + ( GND ) + ( \vga|drw|Add0~34  ))
// \vga|drw|Add0~30  = CARRY(( \vga|drw|pixel_count [2] ) + ( GND ) + ( \vga|drw|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|pixel_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~29_sumout ),
	.cout(\vga|drw|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~29 .extended_lut = "off";
defparam \vga|drw|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|drw|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N4
dffeas \vga|drw|pixel_count[2] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[2] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N6
cyclonev_lcell_comb \vga|drw|Add0~25 (
// Equation(s):
// \vga|drw|Add0~25_sumout  = SUM(( \vga|drw|pixel_count [3] ) + ( GND ) + ( \vga|drw|Add0~30  ))
// \vga|drw|Add0~26  = CARRY(( \vga|drw|pixel_count [3] ) + ( GND ) + ( \vga|drw|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~25_sumout ),
	.cout(\vga|drw|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~25 .extended_lut = "off";
defparam \vga|drw|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N8
dffeas \vga|drw|pixel_count[3] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[3] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N9
cyclonev_lcell_comb \vga|drw|Add0~21 (
// Equation(s):
// \vga|drw|Add0~21_sumout  = SUM(( \vga|drw|pixel_count [4] ) + ( GND ) + ( \vga|drw|Add0~26  ))
// \vga|drw|Add0~22  = CARRY(( \vga|drw|pixel_count [4] ) + ( GND ) + ( \vga|drw|Add0~26  ))

	.dataa(!\vga|drw|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~21_sumout ),
	.cout(\vga|drw|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~21 .extended_lut = "off";
defparam \vga|drw|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|drw|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N10
dffeas \vga|drw|pixel_count[4] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[4] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N12
cyclonev_lcell_comb \vga|drw|Add0~17 (
// Equation(s):
// \vga|drw|Add0~17_sumout  = SUM(( \vga|drw|pixel_count [5] ) + ( GND ) + ( \vga|drw|Add0~22  ))
// \vga|drw|Add0~18  = CARRY(( \vga|drw|pixel_count [5] ) + ( GND ) + ( \vga|drw|Add0~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~17_sumout ),
	.cout(\vga|drw|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~17 .extended_lut = "off";
defparam \vga|drw|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N13
dffeas \vga|drw|pixel_count[5] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[5] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N15
cyclonev_lcell_comb \vga|drw|Add0~13 (
// Equation(s):
// \vga|drw|Add0~13_sumout  = SUM(( \vga|drw|pixel_count [6] ) + ( GND ) + ( \vga|drw|Add0~18  ))
// \vga|drw|Add0~14  = CARRY(( \vga|drw|pixel_count [6] ) + ( GND ) + ( \vga|drw|Add0~18  ))

	.dataa(!\vga|drw|pixel_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~13_sumout ),
	.cout(\vga|drw|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~13 .extended_lut = "off";
defparam \vga|drw|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|drw|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N17
dffeas \vga|drw|pixel_count[6] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[6] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N18
cyclonev_lcell_comb \vga|drw|Add0~9 (
// Equation(s):
// \vga|drw|Add0~9_sumout  = SUM(( \vga|drw|pixel_count [7] ) + ( GND ) + ( \vga|drw|Add0~14  ))
// \vga|drw|Add0~10  = CARRY(( \vga|drw|pixel_count [7] ) + ( GND ) + ( \vga|drw|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~9_sumout ),
	.cout(\vga|drw|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~9 .extended_lut = "off";
defparam \vga|drw|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N19
dffeas \vga|drw|pixel_count[7] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[7] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N21
cyclonev_lcell_comb \vga|drw|Add0~5 (
// Equation(s):
// \vga|drw|Add0~5_sumout  = SUM(( \vga|drw|pixel_count [8] ) + ( GND ) + ( \vga|drw|Add0~10  ))
// \vga|drw|Add0~6  = CARRY(( \vga|drw|pixel_count [8] ) + ( GND ) + ( \vga|drw|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~5_sumout ),
	.cout(\vga|drw|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~5 .extended_lut = "off";
defparam \vga|drw|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N22
dffeas \vga|drw|pixel_count[8] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[8] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N24
cyclonev_lcell_comb \vga|drw|Add0~1 (
// Equation(s):
// \vga|drw|Add0~1_sumout  = SUM(( \vga|drw|pixel_count [9] ) + ( GND ) + ( \vga|drw|Add0~6  ))
// \vga|drw|Add0~2  = CARRY(( \vga|drw|pixel_count [9] ) + ( GND ) + ( \vga|drw|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~1_sumout ),
	.cout(\vga|drw|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~1 .extended_lut = "off";
defparam \vga|drw|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N26
dffeas \vga|drw|pixel_count[9] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[9] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N27
cyclonev_lcell_comb \vga|drw|Add0~69 (
// Equation(s):
// \vga|drw|Add0~69_sumout  = SUM(( \vga|drw|pixel_count [10] ) + ( GND ) + ( \vga|drw|Add0~2  ))
// \vga|drw|Add0~70  = CARRY(( \vga|drw|pixel_count [10] ) + ( GND ) + ( \vga|drw|Add0~2  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~69_sumout ),
	.cout(\vga|drw|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~69 .extended_lut = "off";
defparam \vga|drw|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N28
dffeas \vga|drw|pixel_count[10] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[10] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N30
cyclonev_lcell_comb \vga|drw|Add0~37 (
// Equation(s):
// \vga|drw|Add0~37_sumout  = SUM(( \vga|drw|pixel_count [11] ) + ( GND ) + ( \vga|drw|Add0~70  ))
// \vga|drw|Add0~38  = CARRY(( \vga|drw|pixel_count [11] ) + ( GND ) + ( \vga|drw|Add0~70  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~37_sumout ),
	.cout(\vga|drw|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~37 .extended_lut = "off";
defparam \vga|drw|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N32
dffeas \vga|drw|pixel_count[11] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[11] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N33
cyclonev_lcell_comb \vga|drw|Add0~41 (
// Equation(s):
// \vga|drw|Add0~41_sumout  = SUM(( \vga|drw|pixel_count [12] ) + ( GND ) + ( \vga|drw|Add0~38  ))
// \vga|drw|Add0~42  = CARRY(( \vga|drw|pixel_count [12] ) + ( GND ) + ( \vga|drw|Add0~38  ))

	.dataa(!\vga|drw|pixel_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~41_sumout ),
	.cout(\vga|drw|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~41 .extended_lut = "off";
defparam \vga|drw|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|drw|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N35
dffeas \vga|drw|pixel_count[12] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[12] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N36
cyclonev_lcell_comb \vga|drw|Add0~45 (
// Equation(s):
// \vga|drw|Add0~45_sumout  = SUM(( \vga|drw|pixel_count [13] ) + ( GND ) + ( \vga|drw|Add0~42  ))
// \vga|drw|Add0~46  = CARRY(( \vga|drw|pixel_count [13] ) + ( GND ) + ( \vga|drw|Add0~42  ))

	.dataa(!\vga|drw|pixel_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~45_sumout ),
	.cout(\vga|drw|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~45 .extended_lut = "off";
defparam \vga|drw|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|drw|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N38
dffeas \vga|drw|pixel_count[13] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[13] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N39
cyclonev_lcell_comb \vga|drw|Add0~49 (
// Equation(s):
// \vga|drw|Add0~49_sumout  = SUM(( \vga|drw|pixel_count [14] ) + ( GND ) + ( \vga|drw|Add0~46  ))
// \vga|drw|Add0~50  = CARRY(( \vga|drw|pixel_count [14] ) + ( GND ) + ( \vga|drw|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~49_sumout ),
	.cout(\vga|drw|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~49 .extended_lut = "off";
defparam \vga|drw|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N40
dffeas \vga|drw|pixel_count[14] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[14] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N42
cyclonev_lcell_comb \vga|drw|Add0~53 (
// Equation(s):
// \vga|drw|Add0~53_sumout  = SUM(( \vga|drw|pixel_count [15] ) + ( GND ) + ( \vga|drw|Add0~50  ))
// \vga|drw|Add0~54  = CARRY(( \vga|drw|pixel_count [15] ) + ( GND ) + ( \vga|drw|Add0~50  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~53_sumout ),
	.cout(\vga|drw|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~53 .extended_lut = "off";
defparam \vga|drw|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N44
dffeas \vga|drw|pixel_count[15] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[15] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N45
cyclonev_lcell_comb \vga|drw|Add0~57 (
// Equation(s):
// \vga|drw|Add0~57_sumout  = SUM(( \vga|drw|pixel_count [16] ) + ( GND ) + ( \vga|drw|Add0~54  ))
// \vga|drw|Add0~58  = CARRY(( \vga|drw|pixel_count [16] ) + ( GND ) + ( \vga|drw|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~57_sumout ),
	.cout(\vga|drw|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~57 .extended_lut = "off";
defparam \vga|drw|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N46
dffeas \vga|drw|pixel_count[16] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[16] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N48
cyclonev_lcell_comb \vga|drw|Add0~61 (
// Equation(s):
// \vga|drw|Add0~61_sumout  = SUM(( \vga|drw|pixel_count [17] ) + ( GND ) + ( \vga|drw|Add0~58  ))
// \vga|drw|Add0~62  = CARRY(( \vga|drw|pixel_count [17] ) + ( GND ) + ( \vga|drw|Add0~58  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~61_sumout ),
	.cout(\vga|drw|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~61 .extended_lut = "off";
defparam \vga|drw|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N49
dffeas \vga|drw|pixel_count[17] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[17] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N51
cyclonev_lcell_comb \vga|drw|Add0~65 (
// Equation(s):
// \vga|drw|Add0~65_sumout  = SUM(( \vga|drw|pixel_count [18] ) + ( GND ) + ( \vga|drw|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add0~65 .extended_lut = "off";
defparam \vga|drw|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N52
dffeas \vga|drw|pixel_count[18] (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[18] .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N37
dffeas \vga|drw|pixel_count[13]~DUPLICATE (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N34
dffeas \vga|drw|pixel_count[12]~DUPLICATE (
	.clk(!\vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga|drw|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|gdriver|vga_blk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|drw|pixel_count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|drw|pixel_count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|drw|pixel_count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout  = SUM(( \vga|drw|pixel_count [9] ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6  = CARRY(( \vga|drw|pixel_count [9] ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout  = SUM(( !\vga|drw|pixel_count [10] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~42  = CARRY(( !\vga|drw|pixel_count [10] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~43  = SHARE(\vga|drw|pixel_count [10])

	.dataa(!\vga|drw|pixel_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~42 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~43 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout  = SUM(( !\vga|drw|pixel_count [11] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~43  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14  = CARRY(( !\vga|drw|pixel_count [11] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~43  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15  = SHARE(\vga|drw|pixel_count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~42 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~43 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout  = SUM(( !\vga|drw|pixel_count[12]~DUPLICATE_q  ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18  = CARRY(( !\vga|drw|pixel_count[12]~DUPLICATE_q  ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19  = SHARE(\vga|drw|pixel_count[12]~DUPLICATE_q )

	.dataa(!\vga|drw|pixel_count[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout  = SUM(( !\vga|drw|pixel_count[13]~DUPLICATE_q  ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22  = CARRY(( !\vga|drw|pixel_count[13]~DUPLICATE_q  ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23  = SHARE(\vga|drw|pixel_count[13]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout  = SUM(( !\vga|drw|pixel_count [14] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26  = CARRY(( !\vga|drw|pixel_count [14] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27  = SHARE(\vga|drw|pixel_count [14])

	.dataa(!\vga|drw|pixel_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout  = SUM(( !\vga|drw|pixel_count [15] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~30  = CARRY(( !\vga|drw|pixel_count [15] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~31  = SHARE(\vga|drw|pixel_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~30 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~31 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout  = SUM(( \vga|drw|pixel_count [16] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~31  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34  = CARRY(( \vga|drw|pixel_count [16] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~31  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~30 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~31 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout  = SUM(( !\vga|drw|pixel_count [17] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~38  = CARRY(( !\vga|drw|pixel_count [17] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~39  = SHARE(\vga|drw|pixel_count [17])

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~34 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~35 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~38 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~39 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37 .lut_mask = 64'h000033330000CCCC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_sumout  = SUM(( \vga|drw|pixel_count [18] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~39  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10  = CARRY(( \vga|drw|pixel_count [18] ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~39  ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11  = SHARE(GND)

	.dataa(!\vga|drw|pixel_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~38 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~39 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10 ),
	.shareout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11 ));
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11  ) + ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~10 ),
	.sharein(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~11 ),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108_combout  = ( \vga|drw|pixel_count [18] & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126_combout  = ( \vga|drw|pixel_count [16] & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123_combout  = ( !\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \vga|drw|pixel_count [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.dataf(!\vga|drw|pixel_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout  & !\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121 .lut_mask = 64'h4444444444444444;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122_combout  = ( \vga|drw|pixel_count[12]~DUPLICATE_q  & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128_combout  = ( \vga|drw|pixel_count [10] & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~18 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~18 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( \vga|drw|pixel_count [8] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~18_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~10  = CARRY(( \vga|drw|pixel_count [8] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~18_cout  ))

	.dataa(!\vga|drw|pixel_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [9])) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~6  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [9])) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|pixel_count [9]),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout  = SUM(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~50  = CARRY(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~6  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~49 .lut_mask = 64'h00000000000055FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [11])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~50  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [11])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~50  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~26  = CARRY(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000000000003F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count[13]~DUPLICATE_q )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~30  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count[13]~DUPLICATE_q )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( VCC ) + ( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123_combout ) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~34  = CARRY(( VCC ) + ( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123_combout ) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000AA000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [15])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~34  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~38  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [15])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|pixel_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout  = SUM(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~42  = CARRY(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~45_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [17])) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~46  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [17])) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [17]),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000FFFF000003F3;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~14 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~14_cout  = CARRY(( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~14 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~14 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_3~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106_combout  = ( \vga|drw|pixel_count [17] & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [16]))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|pixel_count [16]),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout  = ( \vga|drw|pixel_count [15] & ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout  = ( \vga|drw|pixel_count [14] & ( (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\vga|drw|pixel_count [14] & ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \vga|drw|pixel_count[13]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.dataf(!\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout  = ( \vga|drw|pixel_count[12]~DUPLICATE_q  & ( (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\vga|drw|pixel_count[12]~DUPLICATE_q  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \vga|drw|pixel_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.dataf(!\vga|drw|pixel_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout  = ( \vga|drw|pixel_count [10] & ( (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\vga|drw|pixel_count [10] & ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout  = ( \vga|drw|pixel_count [9] & ( (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\vga|drw|pixel_count [9] & ( (!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \vga|drw|pixel_count [7] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( \vga|drw|pixel_count [7] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\vga|drw|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|pixel_count [8])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|pixel_count [8])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|pixel_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~50  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~49 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~50  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  
// & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout )))) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~50  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~30  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  
// & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout )))) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~34  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~38  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~42  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~45_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~46  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~18_cout  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_3~45_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~18 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~18 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout ))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100 .lut_mask = 64'h05550555AFFFAFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout )))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87 .lut_mask = 64'h1D3F1D3F1D3F1D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78 .lut_mask = 64'h0055005500550055;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout  = ( !\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114 .lut_mask = 64'h0033003300330033;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout  = ( \vga|drw|pixel_count [8] & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ) # (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( 
// !\vga|drw|pixel_count [8] & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \vga|drw|pixel_count [6] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~26_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( \vga|drw|pixel_count [6] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\vga|drw|pixel_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|pixel_count [7])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|pixel_count [7])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|pixel_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~50  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~49 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~50  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~30  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~50  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~34  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout )))) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~34  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~38  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~42  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~45_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~46  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104 .lut_mask = 64'h0033003300330033;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_4~45_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~45_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout  & !\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84 .lut_mask = 64'h4444444444444444;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~49_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout  & 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16 .lut_mask = 64'h4444444477777777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # (\vga|drw|pixel_count [7]) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|pixel_count [7]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|pixel_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~30 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~30 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~30 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \vga|drw|pixel_count [5] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~30_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( \vga|drw|pixel_count [5] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~30_cout  ))

	.dataa(!\vga|drw|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|pixel_count [6])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|pixel_count [6])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout 
//  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ))) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~50  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~49 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~50  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~34  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~50  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~34  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~38  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~42  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~38  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~45_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~46  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_5~45_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~45_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout  & \vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116 .lut_mask = 64'h1111111111111111;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout  ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26 .lut_mask = 64'h0F0F0F0F33333333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # (\vga|drw|pixel_count [6]) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|pixel_count [6]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~34 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~34 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~34 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( \vga|drw|pixel_count [4] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~34_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( \vga|drw|pixel_count [4] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~34_cout  ))

	.dataa(!\vga|drw|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|pixel_count [5])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|pixel_count [5])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout )))) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  
// & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~50  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~49 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~50  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~38  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~50  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~42  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~45_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~46  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~30 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~30_cout  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_6~45_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~45_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~30 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~30 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_7~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y22_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout  & !\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83 .lut_mask = 64'h5500550055005500;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout  & \vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout  & ( ((!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout ))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81 .lut_mask = 64'h13131313DFDFDFDF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27 .lut_mask = 64'h0033003300330033;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # (\vga|drw|pixel_count [5]) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \vga|drw|pixel_count [5]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( \vga|drw|pixel_count [3] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~38_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~30  = CARRY(( \vga|drw|pixel_count [3] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|pixel_count [4])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|pixel_count [4])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|pixel_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~50  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~49 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~50  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~42  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~50  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~45_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~46  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout 
//  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_7~45_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~45_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout )) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72 .lut_mask = 64'h1D1D1D1D3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19 .lut_mask = 64'h0033003300330033;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y22_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y22_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # (\vga|drw|pixel_count [4]) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|pixel_count [4]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|pixel_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout  = SUM(( \vga|drw|pixel_count [2] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~50_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~38  = CARRY(( \vga|drw|pixel_count [2] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(!\vga|drw|pixel_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|pixel_count [3])) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~30  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|pixel_count [3])) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [3]),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  
// & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~46  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  
// & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout )))) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000002777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~41_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~46  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~42  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~34_cout  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_8~45_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~45_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h0000000000002777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~49_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119 .lut_mask = 64'h2727272777777777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout  = ( !\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8_combout ),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9 .lut_mask = 64'h00000F0F00000F0F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout ))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout  & !\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23 .lut_mask = 64'h0F000F000F000F00;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29 .lut_mask = 64'h0000333300003333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout )) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout  = ( !\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40 .lut_mask = 64'h5555000055550000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout  = ( \vga|drw|pixel_count [3] & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ) # (\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( 
// !\vga|drw|pixel_count [3] & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout  = SUM(( \vga|drw|pixel_count [1] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~50_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~42  = CARRY(( \vga|drw|pixel_count [1] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(!\vga|drw|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|pixel_count [2])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~38  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|pixel_count [2])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|pixel_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N9
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~30  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~38  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout )) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~6  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~45_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~6  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~46  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~34_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_9~41_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63_combout )))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~46  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~41_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout ))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N57
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21 .lut_mask = 64'h0000555500005555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30 .lut_mask = 64'h15151515BFBFBFBF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout )) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # (\vga|drw|pixel_count [2]) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|pixel_count [2]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\vga|drw|pixel_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N18
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N21
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout  = SUM(( \vga|drw|pixel_count [0] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~50_cout  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~42  = CARRY(( \vga|drw|pixel_count [0] ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|pixel_count [1])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~42  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~46  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|pixel_count [1])) ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|pixel_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~45 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N27
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~46  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~38  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~46  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~38  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~30  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~38  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~30  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ))) ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~30  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N36
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~26  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~22  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout )) ) + ( VCC ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N39
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~22  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~18  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N42
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~18  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~14  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~14  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~10  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~10  ))
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~2  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout )) ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~34 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~34_cout  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_10~45_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~2  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~45_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~34 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~34 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod0|auto_generated|divider|divider|op_11~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~13_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~13_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout )))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N24
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout  & ( 
// ((!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout ) ) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout ))) ) ) ) # ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout  & ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ) # ((!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout )))) ) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// ((!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ))))) ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46_combout ),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~25_sumout ),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50 .lut_mask = 64'h1013DCDF1313DFDF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~21_sumout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ) # 
// ((!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout )))) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_11~21_sumout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// ((!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout )) # (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout ))))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45 .lut_mask = 64'h04150415AEBFAEBF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N54
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout ) ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout  ) ) ) # ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~17_sumout  ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~17_sumout  ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~17_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~17_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38_combout ),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39 .lut_mask = 64'h3333333355550FFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N6
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout  & ( 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout ) ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout ))) ) ) ) # ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout )) ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout ))) ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~9_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22 .lut_mask = 64'h303F3535303F3F3F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~1_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~1_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout )))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N0
cyclonev_lcell_comb \vga|drw|LessThan0~0 (
// Equation(s):
// \vga|drw|LessThan0~0_combout  = ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout  & 
// (!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout  & !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout )) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan0~0 .extended_lut = "off";
defparam \vga|drw|LessThan0~0 .lut_mask = 64'h8800880000000000;
defparam \vga|drw|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N3
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~29_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~29_sumout )))) # (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout )))) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~29_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout  = SUM(( \vga|drw|pixel_count [9] ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~42  = CARRY(( \vga|drw|pixel_count [9] ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~43  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~42 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~43 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25_sumout  = SUM(( !\vga|drw|pixel_count [10] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~43  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~26  = CARRY(( !\vga|drw|pixel_count [10] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~43  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~27  = SHARE(\vga|drw|pixel_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~42 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~43 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~26 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~27 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout  = SUM(( !\vga|drw|pixel_count [11] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~27  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~30  = CARRY(( !\vga|drw|pixel_count [11] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~27  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~31  = SHARE(\vga|drw|pixel_count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~26 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~27 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~30 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~31 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33_sumout  = SUM(( !\vga|drw|pixel_count[12]~DUPLICATE_q  ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~31  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~34  = CARRY(( !\vga|drw|pixel_count[12]~DUPLICATE_q  ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~31  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~35  = SHARE(\vga|drw|pixel_count[12]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~30 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~31 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~34 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~35 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout  = SUM(( !\vga|drw|pixel_count[13]~DUPLICATE_q  ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~35  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~38  = CARRY(( !\vga|drw|pixel_count[13]~DUPLICATE_q  ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~35  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~39  = SHARE(\vga|drw|pixel_count[13]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~34 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~35 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~38 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~39 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout  = SUM(( !\vga|drw|pixel_count [14] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~39  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22  = CARRY(( !\vga|drw|pixel_count [14] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~39  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23  = SHARE(\vga|drw|pixel_count [14])

	.dataa(!\vga|drw|pixel_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~38 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~39 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout  = SUM(( !\vga|drw|pixel_count [15] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18  = CARRY(( !\vga|drw|pixel_count [15] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19  = SHARE(\vga|drw|pixel_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13_sumout  = SUM(( \vga|drw|pixel_count [16] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14  = CARRY(( \vga|drw|pixel_count [16] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout  = SUM(( !\vga|drw|pixel_count [17] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  = CARRY(( !\vga|drw|pixel_count [17] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11  = SHARE(\vga|drw|pixel_count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout  = SUM(( \vga|drw|pixel_count [18] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~6  = CARRY(( \vga|drw|pixel_count [18] ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11  ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  ))
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~7  = SHARE(GND)

	.dataa(!\vga|drw|pixel_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~6 ),
	.shareout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~7 ));
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~7  ) + ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~6 ),
	.sharein(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~7 ),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1_combout  = (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|pixel_count [18])

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout  = ( \vga|drw|pixel_count [16] & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout  = ( \vga|drw|pixel_count [14] & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout  = ( \vga|drw|pixel_count[12]~DUPLICATE_q  & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout  = (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \vga|drw|pixel_count [10])

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|pixel_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25 .lut_mask = 64'h0033003300330033;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout  = SUM(( \vga|drw|pixel_count [8] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~46  = CARRY(( \vga|drw|pixel_count [8] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~50_cout  ))

	.dataa(!\vga|drw|pixel_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [9])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~42  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [9])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~46  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [9]),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h00000000000003F3;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( VCC ) + ( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~26  = CARRY(( VCC ) + ( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~42  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000AA000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [11])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~30  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [11])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [11]),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h00000000000003F3;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( VCC ) + ( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout ) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~34  = CARRY(( VCC ) + ( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout ) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000AA000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count[13]~DUPLICATE_q )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~38  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count[13]~DUPLICATE_q )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~22  = CARRY(( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [15])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~18  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [15])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|pixel_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~14  = CARRY(( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [17])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_3~10  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|pixel_count [17])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|pixel_count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3_combout  = ( \vga|drw|pixel_count [17] & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout  ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout  & ( 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout  = ( \vga|drw|pixel_count [15] & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout  = (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N57
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout  = ( \vga|drw|pixel_count[13]~DUPLICATE_q  & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout  ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout  & ( 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout  = ( \vga|drw|pixel_count [11] & ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout  & ( 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26 .lut_mask = 64'h55555555FFFFFFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\vga|drw|pixel_count [9])))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout ),
	.datad(!\vga|drw|pixel_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout  = SUM(( \vga|drw|pixel_count [7] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~46  = CARRY(( \vga|drw|pixel_count [7] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~50_cout  ))

	.dataa(!\vga|drw|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|pixel_count [8])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~42  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout 
//  & (\vga|drw|pixel_count [8])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~46  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [8]),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~38  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~22  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~26  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~30  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_3~9_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12 .lut_mask = 64'h15151515BFBFBFBF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout  & !\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14 .lut_mask = 64'h0F000F000F000F00;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout )) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39 .lut_mask = 64'h05550555AFFFAFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N57
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout ) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga|drw|pixel_count [8])))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\vga|drw|pixel_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout  = SUM(( \vga|drw|pixel_count [6] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~46  = CARRY(( \vga|drw|pixel_count [6] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|pixel_count [7])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~42  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|pixel_count [7])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~46  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~38  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~42  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~34  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~26  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~30  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout )) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14_combout ),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19 .lut_mask = 64'h11BB11BB55FF55FF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout )) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout )))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28 .lut_mask = 64'h1D3F1D3F1D3F1D3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N57
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout ) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\vga|drw|pixel_count [7]) ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & \vga|drw|pixel_count [7]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga|drw|pixel_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout  = SUM(( \vga|drw|pixel_count [5] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~46  = CARRY(( \vga|drw|pixel_count [5] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~50_cout  ))

	.dataa(!\vga|drw|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|pixel_count [6])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~42  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|pixel_count [6])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~46  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|pixel_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~38  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~34  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~30  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_5~9_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N12
cyclonev_lcell_comb \vga|drw|always1~0 (
// Equation(s):
// \vga|drw|always1~0_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( (((\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout )) # (\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|always1~0 .extended_lut = "off";
defparam \vga|drw|always1~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \vga|drw|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N6
cyclonev_lcell_comb \vga|drw|always1~1 (
// Equation(s):
// \vga|drw|always1~1_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  & ( \vga|drw|always1~0_combout  & ( (!\vga|drw|LessThan0~0_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ) ) ) ) # 
// ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  & ( \vga|drw|always1~0_combout  & ( (!\vga|drw|LessThan0~0_combout ) # ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout )) ) ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ),
	.datac(!\vga|drw|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout ),
	.dataf(!\vga|drw|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|always1~1 .extended_lut = "off";
defparam \vga|drw|always1~1 .lut_mask = 64'h00000000F1F1F3F3;
defparam \vga|drw|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N48
cyclonev_lcell_comb \vga|drw|LessThan1~0 (
// Equation(s):
// \vga|drw|LessThan1~0_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout 
// ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ))) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout  & 
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan1~0 .extended_lut = "off";
defparam \vga|drw|LessThan1~0 .lut_mask = 64'h03030303030F030F;
defparam \vga|drw|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N21
cyclonev_lcell_comb \vga|drw|always1~2 (
// Equation(s):
// \vga|drw|always1~2_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout  & ( (!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout  & (\vga|drw|always1~1_combout  & (!\vga|drw|LessThan1~0_combout  & 
// !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout ))) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout  & ( \vga|drw|always1~1_combout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout ),
	.datab(!\vga|drw|always1~1_combout ),
	.datac(!\vga|drw|LessThan1~0_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|always1~2 .extended_lut = "off";
defparam \vga|drw|always1~2 .lut_mask = 64'h3333333320002000;
defparam \vga|drw|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout )) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62 .lut_mask = 64'h1D1D1D1D3F3F3F3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout )))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41 .lut_mask = 64'h13DF13DF13DF13DF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79 .lut_mask = 64'h00F000F000F000F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout  = ( \vga|drw|pixel_count [6] & ( (\vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ) # (\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\vga|drw|pixel_count [6] & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|pixel_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout  = SUM(( \vga|drw|pixel_count [4] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~46  = CARRY(( \vga|drw|pixel_count [4] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~50_cout  ))

	.dataa(!\vga|drw|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|pixel_count [5])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~42  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|pixel_count [5])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~46  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~38  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~42  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~34  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~38  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~30  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout )) # (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  
// & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout )))) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~10  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout  ) ) ) # ( 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout  ) ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22_combout ),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29_combout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30 .lut_mask = 64'h3333333300FFFFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90_combout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\vga|drw|pixel_count [5]) ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & \vga|drw|pixel_count [5]) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|pixel_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout  = SUM(( \vga|drw|pixel_count [3] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~46  = CARRY(( \vga|drw|pixel_count [3] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~50_cout  ))

	.dataa(!\vga|drw|pixel_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|pixel_count [4])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~42  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|pixel_count [4])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~46  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~38  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~42  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~34  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~38  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~30  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~26  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~22  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~10  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_7~21_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~6  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~7  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~6  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~10  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~7  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~6  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~11  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .lut_mask = 64'h0000F0F000000F0F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~11  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~10  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~14  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~11  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~10  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~15  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .lut_mask = 64'h0000CCCC00003333;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h0000AAAA00005555;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~26  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~26 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~27 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25 .lut_mask = 64'h000000000000CCCC;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N45
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~27  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~26  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~30  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~27  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~26  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~31  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~26 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~27 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~30 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~31 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29 .lut_mask = 64'h0000AAAA00005555;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~31  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~30  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~22  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~31  ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~30  ))
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~30 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~31 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~22 ),
	.shareout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~23 ));
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21 .lut_mask = 64'h000000000000CCCC;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~23  ) + ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~22 ),
	.sharein(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~23 ),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N21
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout ),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27 .lut_mask = 64'h5555555500000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout  = (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19 .lut_mask = 64'h5555555500000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N27
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout )) # (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43 .lut_mask = 64'h2277227777777777;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout )) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout  & !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78 .lut_mask = 64'h3030303030303030;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92 .lut_mask = 64'h05550555AFFFAFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N57
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// \vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout  & ( \vga|drw|pixel_count [4] ) ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout  ) ) # ( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout  & ( \vga|drw|pixel_count [4] ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|pixel_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108 .lut_mask = 64'h00003333FFFF3333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout  = SUM(( \vga|drw|pixel_count [2] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~46  = CARRY(( \vga|drw|pixel_count [2] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(!\vga|drw|pixel_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|pixel_count [3])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~42  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|pixel_count [3])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~46  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~38  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~34  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~30  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~26  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~22  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~10  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~10  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_9~14  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N3
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~30_cout  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~6  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~6  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~10  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000000000000AFA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~10  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~14  = CARRY(( (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000003F3F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~14  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~18  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000000000004E4E;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ) ) + ( GND ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~18  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~22  = CARRY(( (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ) ) + ( GND ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF00000FFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout )) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~22  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~34  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout )) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000000000007272;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~37_sumout  = SUM(( GND ) + ( (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout ) ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~34  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~38  = CARRY(( GND ) + ( (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout ) ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h0000F00000000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~38  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000BB110000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout  = (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout  = (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N45
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout  ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 64'h33333333FFFFFFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout  = (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4 .lut_mask = 64'h50FA50FA50FA50FA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44 .lut_mask = 64'h0000333300003333;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout )) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32 .lut_mask = 64'h1B1B1B1B5F5F5F5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N57
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout ) # 
// (\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85 .lut_mask = 64'h0F0F0F0F55FF55FF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93 .lut_mask = 64'h0033003300330033;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100 .lut_mask = 64'h15151515BFBFBFBF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N57
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout  & !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102 .lut_mask = 64'h5050505050505050;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout  = (\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout  & ( 
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout  ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout  ) ) # ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout  ) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109 .lut_mask = 64'h00005555FFFF5555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\vga|drw|pixel_count [3]) ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout  & ( (\vga|drw|pixel_count [3] & \vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(!\vga|drw|pixel_count [3]),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\vga|drw|Div0|auto_generated|divider|divider|op_8~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111 .lut_mask = 64'h0505F5F50505F5F5;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~45_sumout  = SUM(( \vga|drw|pixel_count [1] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~50_cout  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~46  = CARRY(( \vga|drw|pixel_count [1] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(!\vga|drw|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~41_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|pixel_count [2])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~46  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~42  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|pixel_count [2])) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~46  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~37_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~42  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~38  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~42  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~38  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~34  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~38  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~34  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~30  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~30  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~26  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~26  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~22  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~22  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~18  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~18  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~14  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~14  ))
// \vga|drw|Div0|auto_generated|divider|divider|op_10~10  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout ))) # (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout 
//  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout )) ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_9~13_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N24
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N27
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~34_cout  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~6  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h000000000000AAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N30
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~6  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000AF050000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N33
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~10  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~14  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout ))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  
// & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~14  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N39
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout )) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ))) ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~18  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~22  = CARRY(( GND ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout )) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ))) ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N42
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~22  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~26  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout ))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout  = (!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25 .lut_mask = 64'h5555555500000000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout )))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout )) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout ))) ) + ( GND ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~26  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~38  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout )))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout )) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout ))) ) + ( GND ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h0000FFFF00001B5F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~30_cout  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_8~37_sumout )))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout )) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h00000000000015BF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N51
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N21
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N54
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout  & ( (\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout ) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout )) # (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ))) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15 .lut_mask = 64'h2727272777777777;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N15
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout  = (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout )))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N12
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ) # 
// (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout  & ( (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & 
// !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2 .lut_mask = 64'h50505050FAFAFAFA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76 .lut_mask = 64'h15151515BFBFBFBF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N6
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout )))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87_combout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94 .lut_mask = 64'h15BF15BF15BF15BF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N9
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout )) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout  & ( 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ))) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106 .lut_mask = 64'h05550555AFFFAFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N15
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout  & ( \vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N3
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112_combout  = (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout  & ( (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ) # (\vga|drw|pixel_count [2]) ) ) # ( 
// !\vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout  & ( (\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  & \vga|drw|pixel_count [2]) ) )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_9~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N21
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~46 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~46_cout  = CARRY(( \vga|drw|pixel_count [0] ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~46 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~46 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~42 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~42_cout  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_10~45_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|pixel_count [1])) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~46_cout  ))

	.dataa(!\vga|drw|pixel_count [1]),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_10~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~42 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~42 .lut_mask = 64'h0000000000001D1D;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N27
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~38 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~38_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_10~41_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~42_cout  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_10~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~38 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~38 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~34 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~34_cout  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_10~37_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112_combout )) ) + ( VCC ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~38_cout  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~34 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~34 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~30 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~30_cout  = CARRY(( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_10~33_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_11~34_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_10~33_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107_combout ),
	.datad(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~30 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~30 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~26 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~26_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_10~29_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~30_cout  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_10~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~26 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~26 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~22 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~22_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_10~25_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_11~26_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~22 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~22 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~18 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~18_cout  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~22_cout  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~18 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~18 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~14 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~14_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86_combout ) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77_combout )))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_11~18_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~14 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~14 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~10 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~10_cout  = CARRY(( GND ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Div0|auto_generated|divider|divider|op_10~13_sumout ))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76_combout )) ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~14_cout  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~10_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~10 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~10 .lut_mask = 64'h0000FC3000000000;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N51
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|op_10~9_sumout )))) # 
// (\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33_combout )) # (\vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20_combout ))) ) + ( 
// \vga|drw|Div0|auto_generated|divider|divider|op_11~10_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20_combout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div0|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \vga|drw|Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div0|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div0|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~38 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~38 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N3
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~5_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~38_cout  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~6  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~38_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h000000000000AAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~6  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~10  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout 
//  & (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout )) ) + ( VCC ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000000000004E4E;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~10  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~14  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N15
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout )))) ) + ( GND ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~18  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~22  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout )) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  
// & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout )))) ) + ( GND ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FFFF00002777;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N18
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~22  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout )) ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N21
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout )) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout )))) ) + ( GND ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~26  ))
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~30  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout )) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  
// & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout ) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout )))) ) + ( GND ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000FFFF00002777;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N57
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26_combout  = (\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout ) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout )))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26 .lut_mask = 64'h0555055505550555;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~34_cout  = CARRY(( (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_9~37_sumout )))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26_combout )) # (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23_combout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~37_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h000000000000353F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N27
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod2|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod2|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout  & !\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ) ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout )) ) ) ) # ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout  & ( 
// !\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout )) ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout  & ( 
// !\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout )) ) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~29_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21_combout ),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22 .lut_mask = 64'hF0CCF0CCF0AAF000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N39
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout  ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~25_sumout  ) ) ) # ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout  ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~25_sumout  ) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~25_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15_combout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16 .lut_mask = 64'h555500FF55550F0F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N48
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~17_sumout  & ( (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout )) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout ))))) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|op_10~17_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ) # 
// ((!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout )) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout )))) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6 .lut_mask = 64'hFDECFDEC31203120;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( 
// (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & !\vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ) ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout  & ( 
// \vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout )) ) ) ) # ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout  & ( 
// !\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout )) ) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout  & ( 
// !\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & ((!\vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout )) ) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11_combout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~17_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7_combout ),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12 .lut_mask = 64'hFC0CFC0CFA0AF000;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N24
cyclonev_lcell_comb \vga|drw|Add3~1 (
// Equation(s):
// \vga|drw|Add3~1_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add3~1 .extended_lut = "off";
defparam \vga|drw|Add3~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N18
cyclonev_lcell_comb \vga|drw|Add3~3 (
// Equation(s):
// \vga|drw|Add3~3_combout  = (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout  & !\vga|drw|Add3~1_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout ),
	.datac(!\vga|drw|Add3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add3~3 .extended_lut = "off";
defparam \vga|drw|Add3~3 .lut_mask = 64'h3030303030303030;
defparam \vga|drw|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N0
cyclonev_lcell_comb \vga|drw|Add3~5 (
// Equation(s):
// \vga|drw|Add3~5_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout  & ( !\vga|drw|Add3~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout ),
	.dataf(!\vga|drw|Add3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add3~5 .extended_lut = "off";
defparam \vga|drw|Add3~5 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|drw|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N57
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout  = ( \vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & 
// \vga|drw|Mod2|auto_generated|divider|divider|op_10~5_sumout ) ) ) # ( !\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (\vga|drw|Mod2|auto_generated|divider|divider|op_10~5_sumout ) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0 .lut_mask = 64'h55FF55FF00AA00AA;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N54
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|op_10~9_sumout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ) # 
// ((!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & 
// (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|op_10~9_sumout  & ( (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & 
// (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout )))) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1 .lut_mask = 64'h04540454AEFEAEFE;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3 (
// Equation(s):
// \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\vga|drw|Mod2|auto_generated|divider|divider|op_10~13_sumout )))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ))) ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout  & ( (!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\vga|drw|Mod2|auto_generated|divider|divider|op_10~13_sumout )))) # (\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout  & (!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout )))) ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\vga|drw|Mod2|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3 .extended_lut = "off";
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N57
cyclonev_lcell_comb \vga|drw|Add3~0 (
// Equation(s):
// \vga|drw|Add3~0_combout  = ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout  ) ) # ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout  & ( 
// !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout  ) )

	.dataa(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add3~0 .extended_lut = "off";
defparam \vga|drw|Add3~0 .lut_mask = 64'hAAAAAAAA55555555;
defparam \vga|drw|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N27
cyclonev_lcell_comb \vga|drw|Add3~2 (
// Equation(s):
// \vga|drw|Add3~2_combout  = !\vga|drw|Add3~1_combout  $ (\vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout )

	.dataa(!\vga|drw|Add3~1_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add3~2 .extended_lut = "off";
defparam \vga|drw|Add3~2 .lut_mask = 64'hA5A5A5A5A5A5A5A5;
defparam \vga|drw|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N21
cyclonev_lcell_comb \vga|drw|Add3~4 (
// Equation(s):
// \vga|drw|Add3~4_combout  = ( \vga|drw|Add3~3_combout  & ( !\vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout  ) ) # ( !\vga|drw|Add3~3_combout  & ( \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add3~4 .extended_lut = "off";
defparam \vga|drw|Add3~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vga|drw|Add3~4 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \vga|drw|Mult1~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,
\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout }),
	.ay({\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,
\vga|drw|Add3~5_combout ,\vga|drw|Add3~4_combout ,\vga|drw|Add3~2_combout ,\vga|drw|Add3~0_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout ,
\vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,
\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout }),
	.by({\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,
\vga|drw|Add3~5_combout ,\vga|drw|Add3~4_combout ,\vga|drw|Add3~2_combout ,\vga|drw|Add3~0_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout ,
\vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga|drw|Mult1~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga|drw|Mult1~405 .accumulate_clock = "none";
defparam \vga|drw|Mult1~405 .ax_clock = "none";
defparam \vga|drw|Mult1~405 .ax_width = 18;
defparam \vga|drw|Mult1~405 .ay_scan_in_clock = "none";
defparam \vga|drw|Mult1~405 .ay_scan_in_width = 18;
defparam \vga|drw|Mult1~405 .ay_use_scan_in = "false";
defparam \vga|drw|Mult1~405 .az_clock = "none";
defparam \vga|drw|Mult1~405 .bx_clock = "none";
defparam \vga|drw|Mult1~405 .bx_width = 18;
defparam \vga|drw|Mult1~405 .by_clock = "none";
defparam \vga|drw|Mult1~405 .by_use_scan_in = "false";
defparam \vga|drw|Mult1~405 .by_width = 18;
defparam \vga|drw|Mult1~405 .bz_clock = "none";
defparam \vga|drw|Mult1~405 .coef_a_0 = 0;
defparam \vga|drw|Mult1~405 .coef_a_1 = 0;
defparam \vga|drw|Mult1~405 .coef_a_2 = 0;
defparam \vga|drw|Mult1~405 .coef_a_3 = 0;
defparam \vga|drw|Mult1~405 .coef_a_4 = 0;
defparam \vga|drw|Mult1~405 .coef_a_5 = 0;
defparam \vga|drw|Mult1~405 .coef_a_6 = 0;
defparam \vga|drw|Mult1~405 .coef_a_7 = 0;
defparam \vga|drw|Mult1~405 .coef_b_0 = 0;
defparam \vga|drw|Mult1~405 .coef_b_1 = 0;
defparam \vga|drw|Mult1~405 .coef_b_2 = 0;
defparam \vga|drw|Mult1~405 .coef_b_3 = 0;
defparam \vga|drw|Mult1~405 .coef_b_4 = 0;
defparam \vga|drw|Mult1~405 .coef_b_5 = 0;
defparam \vga|drw|Mult1~405 .coef_b_6 = 0;
defparam \vga|drw|Mult1~405 .coef_b_7 = 0;
defparam \vga|drw|Mult1~405 .coef_sel_a_clock = "none";
defparam \vga|drw|Mult1~405 .coef_sel_b_clock = "none";
defparam \vga|drw|Mult1~405 .delay_scan_out_ay = "false";
defparam \vga|drw|Mult1~405 .delay_scan_out_by = "false";
defparam \vga|drw|Mult1~405 .enable_double_accum = "false";
defparam \vga|drw|Mult1~405 .load_const_clock = "none";
defparam \vga|drw|Mult1~405 .load_const_value = 0;
defparam \vga|drw|Mult1~405 .mode_sub_location = 0;
defparam \vga|drw|Mult1~405 .negate_clock = "none";
defparam \vga|drw|Mult1~405 .operand_source_max = "input";
defparam \vga|drw|Mult1~405 .operand_source_may = "input";
defparam \vga|drw|Mult1~405 .operand_source_mbx = "input";
defparam \vga|drw|Mult1~405 .operand_source_mby = "input";
defparam \vga|drw|Mult1~405 .operation_mode = "m18x18_sumof2";
defparam \vga|drw|Mult1~405 .output_clock = "none";
defparam \vga|drw|Mult1~405 .preadder_subtract_a = "false";
defparam \vga|drw|Mult1~405 .preadder_subtract_b = "false";
defparam \vga|drw|Mult1~405 .result_a_width = 64;
defparam \vga|drw|Mult1~405 .signed_max = "true";
defparam \vga|drw|Mult1~405 .signed_may = "false";
defparam \vga|drw|Mult1~405 .signed_mbx = "true";
defparam \vga|drw|Mult1~405 .signed_mby = "false";
defparam \vga|drw|Mult1~405 .sub_clock = "none";
defparam \vga|drw|Mult1~405 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y12_N0
cyclonev_mac \vga|drw|Mult1~32 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,
\vga|drw|Add3~5_combout ,\vga|drw|Add3~4_combout ,\vga|drw|Add3~2_combout ,\vga|drw|Add3~0_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout ,
\vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout }),
	.ay({\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,\vga|drw|Add3~5_combout ,
\vga|drw|Add3~5_combout ,\vga|drw|Add3~4_combout ,\vga|drw|Add3~2_combout ,\vga|drw|Add3~0_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3_combout ,
\vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1_combout ,\vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga|drw|Mult1~32_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga|drw|Mult1~32 .accumulate_clock = "none";
defparam \vga|drw|Mult1~32 .ax_clock = "none";
defparam \vga|drw|Mult1~32 .ax_width = 18;
defparam \vga|drw|Mult1~32 .ay_scan_in_clock = "none";
defparam \vga|drw|Mult1~32 .ay_scan_in_width = 18;
defparam \vga|drw|Mult1~32 .ay_use_scan_in = "false";
defparam \vga|drw|Mult1~32 .az_clock = "none";
defparam \vga|drw|Mult1~32 .bx_clock = "none";
defparam \vga|drw|Mult1~32 .by_clock = "none";
defparam \vga|drw|Mult1~32 .by_use_scan_in = "false";
defparam \vga|drw|Mult1~32 .bz_clock = "none";
defparam \vga|drw|Mult1~32 .coef_a_0 = 0;
defparam \vga|drw|Mult1~32 .coef_a_1 = 0;
defparam \vga|drw|Mult1~32 .coef_a_2 = 0;
defparam \vga|drw|Mult1~32 .coef_a_3 = 0;
defparam \vga|drw|Mult1~32 .coef_a_4 = 0;
defparam \vga|drw|Mult1~32 .coef_a_5 = 0;
defparam \vga|drw|Mult1~32 .coef_a_6 = 0;
defparam \vga|drw|Mult1~32 .coef_a_7 = 0;
defparam \vga|drw|Mult1~32 .coef_b_0 = 0;
defparam \vga|drw|Mult1~32 .coef_b_1 = 0;
defparam \vga|drw|Mult1~32 .coef_b_2 = 0;
defparam \vga|drw|Mult1~32 .coef_b_3 = 0;
defparam \vga|drw|Mult1~32 .coef_b_4 = 0;
defparam \vga|drw|Mult1~32 .coef_b_5 = 0;
defparam \vga|drw|Mult1~32 .coef_b_6 = 0;
defparam \vga|drw|Mult1~32 .coef_b_7 = 0;
defparam \vga|drw|Mult1~32 .coef_sel_a_clock = "none";
defparam \vga|drw|Mult1~32 .coef_sel_b_clock = "none";
defparam \vga|drw|Mult1~32 .delay_scan_out_ay = "false";
defparam \vga|drw|Mult1~32 .delay_scan_out_by = "false";
defparam \vga|drw|Mult1~32 .enable_double_accum = "false";
defparam \vga|drw|Mult1~32 .load_const_clock = "none";
defparam \vga|drw|Mult1~32 .load_const_value = 0;
defparam \vga|drw|Mult1~32 .mode_sub_location = 0;
defparam \vga|drw|Mult1~32 .negate_clock = "none";
defparam \vga|drw|Mult1~32 .operand_source_max = "input";
defparam \vga|drw|Mult1~32 .operand_source_may = "input";
defparam \vga|drw|Mult1~32 .operand_source_mbx = "input";
defparam \vga|drw|Mult1~32 .operand_source_mby = "input";
defparam \vga|drw|Mult1~32 .operation_mode = "m18x18_full";
defparam \vga|drw|Mult1~32 .output_clock = "none";
defparam \vga|drw|Mult1~32 .preadder_subtract_a = "false";
defparam \vga|drw|Mult1~32 .preadder_subtract_b = "false";
defparam \vga|drw|Mult1~32 .result_a_width = 64;
defparam \vga|drw|Mult1~32 .signed_max = "false";
defparam \vga|drw|Mult1~32 .signed_may = "false";
defparam \vga|drw|Mult1~32 .signed_mbx = "false";
defparam \vga|drw|Mult1~32 .signed_mby = "false";
defparam \vga|drw|Mult1~32 .sub_clock = "none";
defparam \vga|drw|Mult1~32 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N0
cyclonev_lcell_comb \vga|drw|Add1~13 (
// Equation(s):
// \vga|drw|Add1~13_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  ) + ( VCC ) + ( !VCC ))
// \vga|drw|Add1~14  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~13_sumout ),
	.cout(\vga|drw|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~13 .extended_lut = "off";
defparam \vga|drw|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N3
cyclonev_lcell_comb \vga|drw|Add1~17 (
// Equation(s):
// \vga|drw|Add1~17_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout  ) + ( VCC ) + ( \vga|drw|Add1~14  ))
// \vga|drw|Add1~18  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout  ) + ( VCC ) + ( \vga|drw|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~17_sumout ),
	.cout(\vga|drw|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~17 .extended_lut = "off";
defparam \vga|drw|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N6
cyclonev_lcell_comb \vga|drw|Add1~21 (
// Equation(s):
// \vga|drw|Add1~21_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout  ) + ( GND ) + ( \vga|drw|Add1~18  ))
// \vga|drw|Add1~22  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout  ) + ( GND ) + ( \vga|drw|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~21_sumout ),
	.cout(\vga|drw|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~21 .extended_lut = "off";
defparam \vga|drw|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N9
cyclonev_lcell_comb \vga|drw|Add1~25 (
// Equation(s):
// \vga|drw|Add1~25_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout  ) + ( VCC ) + ( \vga|drw|Add1~22  ))
// \vga|drw|Add1~26  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout  ) + ( VCC ) + ( \vga|drw|Add1~22  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~25_sumout ),
	.cout(\vga|drw|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~25 .extended_lut = "off";
defparam \vga|drw|Add1~25 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N12
cyclonev_lcell_comb \vga|drw|Add1~1 (
// Equation(s):
// \vga|drw|Add1~1_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout  ) + ( VCC ) + ( \vga|drw|Add1~26  ))
// \vga|drw|Add1~2  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout  ) + ( VCC ) + ( \vga|drw|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~1_sumout ),
	.cout(\vga|drw|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~1 .extended_lut = "off";
defparam \vga|drw|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N15
cyclonev_lcell_comb \vga|drw|Add1~5 (
// Equation(s):
// \vga|drw|Add1~5_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout  ) + ( VCC ) + ( \vga|drw|Add1~2  ))
// \vga|drw|Add1~6  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout  ) + ( VCC ) + ( \vga|drw|Add1~2  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~5_sumout ),
	.cout(\vga|drw|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~5 .extended_lut = "off";
defparam \vga|drw|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N18
cyclonev_lcell_comb \vga|drw|Add1~9 (
// Equation(s):
// \vga|drw|Add1~9_sumout  = SUM(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout  ) + ( VCC ) + ( \vga|drw|Add1~6  ))
// \vga|drw|Add1~10  = CARRY(( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout  ) + ( VCC ) + ( \vga|drw|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~9_sumout ),
	.cout(\vga|drw|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~9 .extended_lut = "off";
defparam \vga|drw|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N21
cyclonev_lcell_comb \vga|drw|Add1~29 (
// Equation(s):
// \vga|drw|Add1~29_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add1~29 .extended_lut = "off";
defparam \vga|drw|Add1~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout  = SUM(( \vga|drw|Add1~9_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~6  = CARRY(( \vga|drw|Add1~9_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~6 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~7 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~7  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~10  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~7  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~11  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~6 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~7 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~10 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~11 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~11  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~14  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~11  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~15  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~10 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~11 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~14 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~15 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~15  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~18  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~15  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~19  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~14 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~15 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~18 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~19 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout  = SUM(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~19  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~22  = CARRY(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~19  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~23  = SHARE(GND)

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~18 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~19 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~22 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~23 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~23  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~30  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~23  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~31  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~22 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~23 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~30 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~31 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~29 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~25_sumout  = SUM(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~31  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~26  = CARRY(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~31  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~30 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~31 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~26 ),
	.shareout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~27 ));
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~27  ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_16~26 ),
	.sharein(\vga|drw|Mod1|auto_generated|divider|divider|op_16~27 ),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_16~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78 .lut_mask = 64'h2222222222222222;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & \vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~34 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~34 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~34 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout  = SUM(( \vga|drw|Add1~5_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~34_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~6  = CARRY(( \vga|drw|Add1~5_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~34_cout  ))

	.dataa(!\vga|drw|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~9_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~9_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\vga|drw|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout  = SUM(( (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~14  = CARRY(( (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78_combout ) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~10  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~14  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000EE220000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~22  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h0000EE2200000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~22  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000EE220000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~26  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~37 .lut_mask = 64'h0000EE2200000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~30 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~30_cout  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_16~25_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~38  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~25_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~30 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~30 .lut_mask = 64'h0000000000003535;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_17~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Add1~29_sumout )))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(!\vga|drw|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Add1~29_sumout )))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~9_sumout ),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58 .lut_mask = 64'h2727272727272727;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout  = ( \vga|drw|Add1~9_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ) # (\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ) ) ) # ( 
// !\vga|drw|Add1~9_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_16~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~38 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~38 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \vga|drw|Add1~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~38_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~6  = CARRY(( \vga|drw|Add1~1_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~38_cout  ))

	.dataa(!\vga|drw|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Add1~5_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Add1~5_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~14  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~22  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~18  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~26  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~29_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout )))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~30  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout )))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000FFFF00004777;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~34 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~34_cout  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_17~37_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~30  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~37_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~34 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~34 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_18~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout )))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77 .lut_mask = 64'h1313131313131313;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout  & ( ((!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout  & ( 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67 .lut_mask = 64'h11331133DDFFDDFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ) # (\vga|drw|Add1~5_sumout ) ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout  & \vga|drw|Add1~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\vga|drw|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_17~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~14 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~14 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~14 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \vga|drw|Add1~25_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~14_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~6  = CARRY(( \vga|drw|Add1~25_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Add1~1_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Add1~1_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~22  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~18  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~26  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~22  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~30  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~33 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~34  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~33 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~33 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~34  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~34  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~37 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~10 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~10_cout  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_18~29_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~38  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~29_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~10_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~10 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~10 .lut_mask = 64'h000000000000353F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_19~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74 .lut_mask = 64'h0505050555555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout  & !\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~21_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64 .lut_mask = 64'h3300330033003300;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ) # 
// ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout )) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout  & ( 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60 .lut_mask = 64'h15151515BFBFBFBF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~13_sumout ),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51 .lut_mask = 64'h0055005500550055;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( \vga|drw|Add1~1_sumout  ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(!\vga|drw|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31 .lut_mask = 64'h0F0F0F0F55555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \vga|drw|Add1~21_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~18_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~6  = CARRY(( \vga|drw|Add1~21_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Add1~25_sumout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~10  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Add1~25_sumout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Add1~25_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000EE220000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~30  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000E2C000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~33 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~34  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~33 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~33 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~34  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~34  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~37 .lut_mask = 64'h0000E2C000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~14 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~14_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_19~37_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~38  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~14 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~14 .lut_mask = 64'h0000E2C00000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_20~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69 .lut_mask = 64'h0033003333333333;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout  & !\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~29_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56 .lut_mask = 64'h5050505050505050;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// ((\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout ))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( \vga|drw|Add1~25_sumout  ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(!\vga|drw|Add1~25_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18 .lut_mask = 64'h0F0F0F0F55555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout  = SUM(( \vga|drw|Add1~17_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~22_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~6  = CARRY(( \vga|drw|Add1~17_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Add1~21_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Add1~21_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~26  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~30  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000D88800000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~33 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~34  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~33 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~34  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~34  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~37 .lut_mask = 64'h0000D88800000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~18 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~18_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_20~37_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~38  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~37_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~18 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_21~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62 .lut_mask = 64'h0505050555555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53 .lut_mask = 64'h0055005500550055;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43 .lut_mask = 64'h0F0F0F0F55FF55FF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout  = ( \vga|drw|Add1~21_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ) # (\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( 
// !\vga|drw|Add1~21_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~26 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~26 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~26 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout  = SUM(( \vga|drw|Add1~13_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~26_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~6  = CARRY(( \vga|drw|Add1~13_sumout  ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Add1~17_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Add1~17_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~14  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~14  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~30  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~33 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~34  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~33 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~33 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~34  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~34  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~33_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~37 .lut_mask = 64'h0000B88800000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~22 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~22_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_21~37_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~38  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~37_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~22 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_22~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54 .lut_mask = 64'h0303030333333333;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout  & !\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38 .lut_mask = 64'h4444444444444444;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout )) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout  & ( 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34 .lut_mask = 64'h03330333CFFFCFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout  & 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~9_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12 .lut_mask = 64'h4444444477777777;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ) # (\vga|drw|Add1~17_sumout ) ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Add1~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N30
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout  & ( !\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N33
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~30 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~30 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~30 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~30_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~30_cout  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000CAC00000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Add1~13_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~6  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Add1~13_sumout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~5 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~10  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~18  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000E2C000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~33 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~34  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout )) ) + ( VCC ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~33 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~33 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~34  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~34  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~37 .lut_mask = 64'h0000B88800000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~26 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~26_cout  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_22~37_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~38  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~37_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~26 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~26 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_23~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N45
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout  & !\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~29_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29 .lut_mask = 64'h4444444444444444;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout ))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout  = (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ) # (\vga|drw|Add1~13_sumout ) ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Add1~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N12
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N15
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout  & ( (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61 .lut_mask = 64'h0303030333333333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N0
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout  = ( !\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N45
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|pixel_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|pixel_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~34 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~34 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~34 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~34_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~22  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~34_cout  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h000000000000353F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~26  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h0000000000001D3F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~6  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~5 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~10  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~14  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000E2C000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~18  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~18  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~38  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~37_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~37 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45 .lut_mask = 64'h0303030333333333;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~30 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~30_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_23~37_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37_combout )))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~38  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~37_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~30 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~30 .lut_mask = 64'h0000ACA00000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N39
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_25~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36 .lut_mask = 64'h0505050555555555;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22 .lut_mask = 64'h0055005500550055;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout )) # (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~13_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout  = (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7 .lut_mask = 64'h0055005500550055;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout )) # (\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N51
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout  = (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & \vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N48
cyclonev_lcell_comb \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56 (
// Equation(s):
// \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout  = (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout ) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout )))

	.dataa(gnd),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56 .extended_lut = "off";
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56 .lut_mask = 64'h0333033303330333;
defparam \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N0
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~38 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~38 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~21 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|pixel_count [0])) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~38_cout  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~22  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|pixel_count [0])) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~38_cout  ))

	.dataa(!\vga|drw|pixel_count [0]),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~21_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~21 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~21 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N6
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~22  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~26  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~22  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~25 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N9
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~29 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~26  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~30  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~26  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~29_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~29 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~29 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N12
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~5 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~30  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~6  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~30  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~5 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~5 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N15
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout  = SUM(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout )))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~6  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~10  = CARRY(( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout )))) ) + ( GND ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~6  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~9 .lut_mask = 64'h0000FFFF00002777;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~13 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~10  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~14  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout )) ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~10  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~13 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N21
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~17 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout  = SUM(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~14  ))
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~18  = CARRY(( GND ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~14  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~17 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~17 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N24
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~34 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~34_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_25~37_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36_combout )) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28_combout ))) ) + ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~18  ))

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~37_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36_combout ),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~34 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~34 .lut_mask = 64'h0000CAC00000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mod1|auto_generated|divider|divider|op_26~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout  = ( \vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_26~21_sumout )) # (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ) # (\vga|drw|pixel_count [0])))) ) ) # ( 
// !\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_26~21_sumout )) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & \vga|drw|pixel_count [0])))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~21_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(!\vga|drw|pixel_count [0]),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24 .lut_mask = 64'h2227222772777277;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N42
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout )))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & 
// (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ))) ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout  & ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout )))) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ))) ) ) ) # ( 
// \vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout ) # 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & \vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout ) ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~25_sumout ),
	.datae(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~21_sumout ),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25 .lut_mask = 64'h00AA55FF15BF15BF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N30
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & 
// (((\vga|drw|Mod1|auto_generated|divider|divider|op_26~29_sumout )))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & ((!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ) # 
// ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout )))) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & 
// (((\vga|drw|Mod1|auto_generated|divider|divider|op_26~29_sumout )))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// ((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout )))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~29_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N54
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout  ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) # 
// (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3 .lut_mask = 64'hFFAAFFAA55005500;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N48
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout  & 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8 .lut_mask = 64'hFF00FF00C0C0C0C0;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N30
cyclonev_lcell_comb \vga|drw|Add2~1 (
// Equation(s):
// \vga|drw|Add2~1_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout  $ 
// (((\vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout ))))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout )))) ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout  $ 
// (((\vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout ))))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (((\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout )))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add2~1 .extended_lut = "off";
defparam \vga|drw|Add2~1 .lut_mask = 64'h8B478B47B874B874;
defparam \vga|drw|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N51
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout ) # 
// (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9 .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N33
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~13_sumout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) # 
// ((!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout ))) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|op_26~13_sumout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & 
// ((!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ))) # (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout )))) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15 .lut_mask = 64'h01230123CDEFCDEF;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N9
cyclonev_lcell_comb \vga|drw|Add2~2 (
// Equation(s):
// \vga|drw|Add2~2_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout  & \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ) ) ) # 
// ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ) # (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add2~2 .extended_lut = "off";
defparam \vga|drw|Add2~2 .lut_mask = 64'hFF0FFF0F00F000F0;
defparam \vga|drw|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N36
cyclonev_lcell_comb \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23 (
// Equation(s):
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout  & ( 
// (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout  & !\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout )) ) ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) # 
// ((!\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout  & !\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout )) ) ) ) # ( \vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout  & ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout  & ((!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout )) # (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ))))) ) ) ) # ( 
// !\vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout  & ( (!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ) # 
// ((!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & (!\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout )) # (\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// ((!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout )))) ) ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~17_sumout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16_combout ),
	.datae(!\vga|drw|Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23 .extended_lut = "off";
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23 .lut_mask = 64'hEFEA4540EAEA4040;
defparam \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N39
cyclonev_lcell_comb \vga|drw|Add2~3 (
// Equation(s):
// \vga|drw|Add2~3_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  & ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout  $ (((!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ))) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout ),
	.datac(gnd),
	.datad(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add2~3 .extended_lut = "off";
defparam \vga|drw|Add2~3 .lut_mask = 64'h55555555AA66AA66;
defparam \vga|drw|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N36
cyclonev_lcell_comb \vga|drw|Add2~0 (
// Equation(s):
// \vga|drw|Add2~0_combout  = ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  & ( (\vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout  & (!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout  & 
// \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout )) ) ) # ( !\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout  & ( \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout  ) )

	.dataa(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23_combout ),
	.datab(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9_combout ),
	.datac(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Add2~0 .extended_lut = "off";
defparam \vga|drw|Add2~0 .lut_mask = 64'h5555555504040404;
defparam \vga|drw|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y14_N0
cyclonev_mac \vga|drw|Mult0~469 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,
\vga|drw|Add2~0_combout ,\vga|drw|Add2~3_combout ,\vga|drw|Add2~2_combout ,\vga|drw|Add2~1_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout ,
\vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout }),
	.ay({\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,
\vga|drw|Add2~0_combout ,\vga|drw|Add2~3_combout ,\vga|drw|Add2~2_combout ,\vga|drw|Add2~1_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout ,
\vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga|drw|Mult0~469_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga|drw|Mult0~469 .accumulate_clock = "none";
defparam \vga|drw|Mult0~469 .ax_clock = "none";
defparam \vga|drw|Mult0~469 .ax_width = 18;
defparam \vga|drw|Mult0~469 .ay_scan_in_clock = "none";
defparam \vga|drw|Mult0~469 .ay_scan_in_width = 18;
defparam \vga|drw|Mult0~469 .ay_use_scan_in = "false";
defparam \vga|drw|Mult0~469 .az_clock = "none";
defparam \vga|drw|Mult0~469 .bx_clock = "none";
defparam \vga|drw|Mult0~469 .by_clock = "none";
defparam \vga|drw|Mult0~469 .by_use_scan_in = "false";
defparam \vga|drw|Mult0~469 .bz_clock = "none";
defparam \vga|drw|Mult0~469 .coef_a_0 = 0;
defparam \vga|drw|Mult0~469 .coef_a_1 = 0;
defparam \vga|drw|Mult0~469 .coef_a_2 = 0;
defparam \vga|drw|Mult0~469 .coef_a_3 = 0;
defparam \vga|drw|Mult0~469 .coef_a_4 = 0;
defparam \vga|drw|Mult0~469 .coef_a_5 = 0;
defparam \vga|drw|Mult0~469 .coef_a_6 = 0;
defparam \vga|drw|Mult0~469 .coef_a_7 = 0;
defparam \vga|drw|Mult0~469 .coef_b_0 = 0;
defparam \vga|drw|Mult0~469 .coef_b_1 = 0;
defparam \vga|drw|Mult0~469 .coef_b_2 = 0;
defparam \vga|drw|Mult0~469 .coef_b_3 = 0;
defparam \vga|drw|Mult0~469 .coef_b_4 = 0;
defparam \vga|drw|Mult0~469 .coef_b_5 = 0;
defparam \vga|drw|Mult0~469 .coef_b_6 = 0;
defparam \vga|drw|Mult0~469 .coef_b_7 = 0;
defparam \vga|drw|Mult0~469 .coef_sel_a_clock = "none";
defparam \vga|drw|Mult0~469 .coef_sel_b_clock = "none";
defparam \vga|drw|Mult0~469 .delay_scan_out_ay = "false";
defparam \vga|drw|Mult0~469 .delay_scan_out_by = "false";
defparam \vga|drw|Mult0~469 .enable_double_accum = "false";
defparam \vga|drw|Mult0~469 .load_const_clock = "none";
defparam \vga|drw|Mult0~469 .load_const_value = 0;
defparam \vga|drw|Mult0~469 .mode_sub_location = 0;
defparam \vga|drw|Mult0~469 .negate_clock = "none";
defparam \vga|drw|Mult0~469 .operand_source_max = "input";
defparam \vga|drw|Mult0~469 .operand_source_may = "input";
defparam \vga|drw|Mult0~469 .operand_source_mbx = "input";
defparam \vga|drw|Mult0~469 .operand_source_mby = "input";
defparam \vga|drw|Mult0~469 .operation_mode = "m18x18_full";
defparam \vga|drw|Mult0~469 .output_clock = "none";
defparam \vga|drw|Mult0~469 .preadder_subtract_a = "false";
defparam \vga|drw|Mult0~469 .preadder_subtract_b = "false";
defparam \vga|drw|Mult0~469 .result_a_width = 64;
defparam \vga|drw|Mult0~469 .signed_max = "false";
defparam \vga|drw|Mult0~469 .signed_may = "false";
defparam \vga|drw|Mult0~469 .signed_mbx = "false";
defparam \vga|drw|Mult0~469 .signed_mby = "false";
defparam \vga|drw|Mult0~469 .sub_clock = "none";
defparam \vga|drw|Mult0~469 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N0
cyclonev_lcell_comb \vga|drw|Mult1~382 (
// Equation(s):
// \vga|drw|Mult1~382_sumout  = SUM(( !\vga|drw|Mult0~487  $ (!\vga|drw|Mult1~50  $ (\vga|drw|Mult1~405_resulta )) ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mult1~383  = CARRY(( !\vga|drw|Mult0~487  $ (!\vga|drw|Mult1~50  $ (\vga|drw|Mult1~405_resulta )) ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Mult1~384  = SHARE((!\vga|drw|Mult0~487  & (\vga|drw|Mult1~50  & \vga|drw|Mult1~405_resulta )) # (\vga|drw|Mult0~487  & ((\vga|drw|Mult1~405_resulta ) # (\vga|drw|Mult1~50 ))))

	.dataa(!\vga|drw|Mult0~487 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~50 ),
	.datad(!\vga|drw|Mult1~405_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult1~382_sumout ),
	.cout(\vga|drw|Mult1~383 ),
	.shareout(\vga|drw|Mult1~384 ));
// synopsys translate_off
defparam \vga|drw|Mult1~382 .extended_lut = "off";
defparam \vga|drw|Mult1~382 .lut_mask = 64'h0000055F00005AA5;
defparam \vga|drw|Mult1~382 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N3
cyclonev_lcell_comb \vga|drw|Mult1~9 (
// Equation(s):
// \vga|drw|Mult1~9_sumout  = SUM(( !\vga|drw|Mult1~51  $ (!\vga|drw|Mult0~488  $ (\vga|drw|Mult1~406 )) ) + ( \vga|drw|Mult1~384  ) + ( \vga|drw|Mult1~383  ))
// \vga|drw|Mult1~10  = CARRY(( !\vga|drw|Mult1~51  $ (!\vga|drw|Mult0~488  $ (\vga|drw|Mult1~406 )) ) + ( \vga|drw|Mult1~384  ) + ( \vga|drw|Mult1~383  ))
// \vga|drw|Mult1~11  = SHARE((!\vga|drw|Mult1~51  & (\vga|drw|Mult0~488  & \vga|drw|Mult1~406 )) # (\vga|drw|Mult1~51  & ((\vga|drw|Mult1~406 ) # (\vga|drw|Mult0~488 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~51 ),
	.datac(!\vga|drw|Mult0~488 ),
	.datad(!\vga|drw|Mult1~406 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~383 ),
	.sharein(\vga|drw|Mult1~384 ),
	.combout(),
	.sumout(\vga|drw|Mult1~9_sumout ),
	.cout(\vga|drw|Mult1~10 ),
	.shareout(\vga|drw|Mult1~11 ));
// synopsys translate_off
defparam \vga|drw|Mult1~9 .extended_lut = "off";
defparam \vga|drw|Mult1~9 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N6
cyclonev_lcell_comb \vga|drw|Mult1~366 (
// Equation(s):
// \vga|drw|Mult1~366_sumout  = SUM(( !\vga|drw|Mult1~407  $ (!\vga|drw|Mult1~52  $ (\vga|drw|Mult0~489 )) ) + ( \vga|drw|Mult1~11  ) + ( \vga|drw|Mult1~10  ))
// \vga|drw|Mult1~367  = CARRY(( !\vga|drw|Mult1~407  $ (!\vga|drw|Mult1~52  $ (\vga|drw|Mult0~489 )) ) + ( \vga|drw|Mult1~11  ) + ( \vga|drw|Mult1~10  ))
// \vga|drw|Mult1~368  = SHARE((!\vga|drw|Mult1~407  & (\vga|drw|Mult1~52  & \vga|drw|Mult0~489 )) # (\vga|drw|Mult1~407  & ((\vga|drw|Mult0~489 ) # (\vga|drw|Mult1~52 ))))

	.dataa(!\vga|drw|Mult1~407 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~52 ),
	.datad(!\vga|drw|Mult0~489 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~10 ),
	.sharein(\vga|drw|Mult1~11 ),
	.combout(),
	.sumout(\vga|drw|Mult1~366_sumout ),
	.cout(\vga|drw|Mult1~367 ),
	.shareout(\vga|drw|Mult1~368 ));
// synopsys translate_off
defparam \vga|drw|Mult1~366 .extended_lut = "off";
defparam \vga|drw|Mult1~366 .lut_mask = 64'h0000055F00005AA5;
defparam \vga|drw|Mult1~366 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N9
cyclonev_lcell_comb \vga|drw|Mult1~370 (
// Equation(s):
// \vga|drw|Mult1~370_sumout  = SUM(( !\vga|drw|Mult0~490  $ (!\vga|drw|Mult1~53  $ (\vga|drw|Mult1~408 )) ) + ( \vga|drw|Mult1~368  ) + ( \vga|drw|Mult1~367  ))
// \vga|drw|Mult1~371  = CARRY(( !\vga|drw|Mult0~490  $ (!\vga|drw|Mult1~53  $ (\vga|drw|Mult1~408 )) ) + ( \vga|drw|Mult1~368  ) + ( \vga|drw|Mult1~367  ))
// \vga|drw|Mult1~372  = SHARE((!\vga|drw|Mult0~490  & (\vga|drw|Mult1~53  & \vga|drw|Mult1~408 )) # (\vga|drw|Mult0~490  & ((\vga|drw|Mult1~408 ) # (\vga|drw|Mult1~53 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~490 ),
	.datac(!\vga|drw|Mult1~53 ),
	.datad(!\vga|drw|Mult1~408 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~367 ),
	.sharein(\vga|drw|Mult1~368 ),
	.combout(),
	.sumout(\vga|drw|Mult1~370_sumout ),
	.cout(\vga|drw|Mult1~371 ),
	.shareout(\vga|drw|Mult1~372 ));
// synopsys translate_off
defparam \vga|drw|Mult1~370 .extended_lut = "off";
defparam \vga|drw|Mult1~370 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~370 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N12
cyclonev_lcell_comb \vga|drw|Mult1~374 (
// Equation(s):
// \vga|drw|Mult1~374_sumout  = SUM(( !\vga|drw|Mult1~54  $ (!\vga|drw|Mult0~491  $ (\vga|drw|Mult1~409 )) ) + ( \vga|drw|Mult1~372  ) + ( \vga|drw|Mult1~371  ))
// \vga|drw|Mult1~375  = CARRY(( !\vga|drw|Mult1~54  $ (!\vga|drw|Mult0~491  $ (\vga|drw|Mult1~409 )) ) + ( \vga|drw|Mult1~372  ) + ( \vga|drw|Mult1~371  ))
// \vga|drw|Mult1~376  = SHARE((!\vga|drw|Mult1~54  & (\vga|drw|Mult0~491  & \vga|drw|Mult1~409 )) # (\vga|drw|Mult1~54  & ((\vga|drw|Mult1~409 ) # (\vga|drw|Mult0~491 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~54 ),
	.datac(!\vga|drw|Mult0~491 ),
	.datad(!\vga|drw|Mult1~409 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~371 ),
	.sharein(\vga|drw|Mult1~372 ),
	.combout(),
	.sumout(\vga|drw|Mult1~374_sumout ),
	.cout(\vga|drw|Mult1~375 ),
	.shareout(\vga|drw|Mult1~376 ));
// synopsys translate_off
defparam \vga|drw|Mult1~374 .extended_lut = "off";
defparam \vga|drw|Mult1~374 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~374 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \vga|drw|Mult1~386 (
// Equation(s):
// \vga|drw|Mult1~386_sumout  = SUM(( !\vga|drw|Mult0~492  $ (!\vga|drw|Mult1~410  $ (\vga|drw|Mult1~55 )) ) + ( \vga|drw|Mult1~376  ) + ( \vga|drw|Mult1~375  ))
// \vga|drw|Mult1~387  = CARRY(( !\vga|drw|Mult0~492  $ (!\vga|drw|Mult1~410  $ (\vga|drw|Mult1~55 )) ) + ( \vga|drw|Mult1~376  ) + ( \vga|drw|Mult1~375  ))
// \vga|drw|Mult1~388  = SHARE((!\vga|drw|Mult0~492  & (\vga|drw|Mult1~410  & \vga|drw|Mult1~55 )) # (\vga|drw|Mult0~492  & ((\vga|drw|Mult1~55 ) # (\vga|drw|Mult1~410 ))))

	.dataa(!\vga|drw|Mult0~492 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~410 ),
	.datad(!\vga|drw|Mult1~55 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~375 ),
	.sharein(\vga|drw|Mult1~376 ),
	.combout(),
	.sumout(\vga|drw|Mult1~386_sumout ),
	.cout(\vga|drw|Mult1~387 ),
	.shareout(\vga|drw|Mult1~388 ));
// synopsys translate_off
defparam \vga|drw|Mult1~386 .extended_lut = "off";
defparam \vga|drw|Mult1~386 .lut_mask = 64'h0000055F00005AA5;
defparam \vga|drw|Mult1~386 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N18
cyclonev_lcell_comb \vga|drw|Mult1~13 (
// Equation(s):
// \vga|drw|Mult1~13_sumout  = SUM(( !\vga|drw|Mult1~56  $ (!\vga|drw|Mult0~493  $ (\vga|drw|Mult1~411 )) ) + ( \vga|drw|Mult1~388  ) + ( \vga|drw|Mult1~387  ))
// \vga|drw|Mult1~14  = CARRY(( !\vga|drw|Mult1~56  $ (!\vga|drw|Mult0~493  $ (\vga|drw|Mult1~411 )) ) + ( \vga|drw|Mult1~388  ) + ( \vga|drw|Mult1~387  ))
// \vga|drw|Mult1~15  = SHARE((!\vga|drw|Mult1~56  & (\vga|drw|Mult0~493  & \vga|drw|Mult1~411 )) # (\vga|drw|Mult1~56  & ((\vga|drw|Mult1~411 ) # (\vga|drw|Mult0~493 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~56 ),
	.datac(!\vga|drw|Mult0~493 ),
	.datad(!\vga|drw|Mult1~411 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~387 ),
	.sharein(\vga|drw|Mult1~388 ),
	.combout(),
	.sumout(\vga|drw|Mult1~13_sumout ),
	.cout(\vga|drw|Mult1~14 ),
	.shareout(\vga|drw|Mult1~15 ));
// synopsys translate_off
defparam \vga|drw|Mult1~13 .extended_lut = "off";
defparam \vga|drw|Mult1~13 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N21
cyclonev_lcell_comb \vga|drw|Mult1~390 (
// Equation(s):
// \vga|drw|Mult1~390_sumout  = SUM(( !\vga|drw|Mult1~57  $ (!\vga|drw|Mult1~412  $ (\vga|drw|Mult0~494 )) ) + ( \vga|drw|Mult1~15  ) + ( \vga|drw|Mult1~14  ))
// \vga|drw|Mult1~391  = CARRY(( !\vga|drw|Mult1~57  $ (!\vga|drw|Mult1~412  $ (\vga|drw|Mult0~494 )) ) + ( \vga|drw|Mult1~15  ) + ( \vga|drw|Mult1~14  ))
// \vga|drw|Mult1~392  = SHARE((!\vga|drw|Mult1~57  & (\vga|drw|Mult1~412  & \vga|drw|Mult0~494 )) # (\vga|drw|Mult1~57  & ((\vga|drw|Mult0~494 ) # (\vga|drw|Mult1~412 ))))

	.dataa(!\vga|drw|Mult1~57 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~412 ),
	.datad(!\vga|drw|Mult0~494 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~14 ),
	.sharein(\vga|drw|Mult1~15 ),
	.combout(),
	.sumout(\vga|drw|Mult1~390_sumout ),
	.cout(\vga|drw|Mult1~391 ),
	.shareout(\vga|drw|Mult1~392 ));
// synopsys translate_off
defparam \vga|drw|Mult1~390 .extended_lut = "off";
defparam \vga|drw|Mult1~390 .lut_mask = 64'h0000055F00005AA5;
defparam \vga|drw|Mult1~390 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N24
cyclonev_lcell_comb \vga|drw|Mult1~378 (
// Equation(s):
// \vga|drw|Mult1~378_sumout  = SUM(( !\vga|drw|Mult1~413  $ (!\vga|drw|Mult0~495  $ (\vga|drw|Mult1~58 )) ) + ( \vga|drw|Mult1~392  ) + ( \vga|drw|Mult1~391  ))
// \vga|drw|Mult1~379  = CARRY(( !\vga|drw|Mult1~413  $ (!\vga|drw|Mult0~495  $ (\vga|drw|Mult1~58 )) ) + ( \vga|drw|Mult1~392  ) + ( \vga|drw|Mult1~391  ))
// \vga|drw|Mult1~380  = SHARE((!\vga|drw|Mult1~413  & (\vga|drw|Mult0~495  & \vga|drw|Mult1~58 )) # (\vga|drw|Mult1~413  & ((\vga|drw|Mult1~58 ) # (\vga|drw|Mult0~495 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~413 ),
	.datac(!\vga|drw|Mult0~495 ),
	.datad(!\vga|drw|Mult1~58 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~391 ),
	.sharein(\vga|drw|Mult1~392 ),
	.combout(),
	.sumout(\vga|drw|Mult1~378_sumout ),
	.cout(\vga|drw|Mult1~379 ),
	.shareout(\vga|drw|Mult1~380 ));
// synopsys translate_off
defparam \vga|drw|Mult1~378 .extended_lut = "off";
defparam \vga|drw|Mult1~378 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~378 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N27
cyclonev_lcell_comb \vga|drw|Mult1~17 (
// Equation(s):
// \vga|drw|Mult1~17_sumout  = SUM(( !\vga|drw|Mult1~414  $ (!\vga|drw|Mult0~496  $ (\vga|drw|Mult1~59 )) ) + ( \vga|drw|Mult1~380  ) + ( \vga|drw|Mult1~379  ))
// \vga|drw|Mult1~18  = CARRY(( !\vga|drw|Mult1~414  $ (!\vga|drw|Mult0~496  $ (\vga|drw|Mult1~59 )) ) + ( \vga|drw|Mult1~380  ) + ( \vga|drw|Mult1~379  ))
// \vga|drw|Mult1~19  = SHARE((!\vga|drw|Mult1~414  & (\vga|drw|Mult0~496  & \vga|drw|Mult1~59 )) # (\vga|drw|Mult1~414  & ((\vga|drw|Mult1~59 ) # (\vga|drw|Mult0~496 ))))

	.dataa(!\vga|drw|Mult1~414 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~496 ),
	.datad(!\vga|drw|Mult1~59 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~379 ),
	.sharein(\vga|drw|Mult1~380 ),
	.combout(),
	.sumout(\vga|drw|Mult1~17_sumout ),
	.cout(\vga|drw|Mult1~18 ),
	.shareout(\vga|drw|Mult1~19 ));
// synopsys translate_off
defparam \vga|drw|Mult1~17 .extended_lut = "off";
defparam \vga|drw|Mult1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \vga|drw|Mult1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N30
cyclonev_lcell_comb \vga|drw|Mult1~394 (
// Equation(s):
// \vga|drw|Mult1~394_sumout  = SUM(( !\vga|drw|Mult1~415  $ (!\vga|drw|Mult1~60  $ (\vga|drw|Mult0~497 )) ) + ( \vga|drw|Mult1~19  ) + ( \vga|drw|Mult1~18  ))
// \vga|drw|Mult1~395  = CARRY(( !\vga|drw|Mult1~415  $ (!\vga|drw|Mult1~60  $ (\vga|drw|Mult0~497 )) ) + ( \vga|drw|Mult1~19  ) + ( \vga|drw|Mult1~18  ))
// \vga|drw|Mult1~396  = SHARE((!\vga|drw|Mult1~415  & (\vga|drw|Mult1~60  & \vga|drw|Mult0~497 )) # (\vga|drw|Mult1~415  & ((\vga|drw|Mult0~497 ) # (\vga|drw|Mult1~60 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~415 ),
	.datac(!\vga|drw|Mult1~60 ),
	.datad(!\vga|drw|Mult0~497 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~18 ),
	.sharein(\vga|drw|Mult1~19 ),
	.combout(),
	.sumout(\vga|drw|Mult1~394_sumout ),
	.cout(\vga|drw|Mult1~395 ),
	.shareout(\vga|drw|Mult1~396 ));
// synopsys translate_off
defparam \vga|drw|Mult1~394 .extended_lut = "off";
defparam \vga|drw|Mult1~394 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~394 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X86_Y16_N0
cyclonev_mac \vga|drw|Mult0~128 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,
\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout }),
	.ay({\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,
\vga|drw|Add2~0_combout ,\vga|drw|Add2~3_combout ,\vga|drw|Add2~2_combout ,\vga|drw|Add2~1_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout ,
\vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,
\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout }),
	.by({\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,\vga|drw|Add2~0_combout ,
\vga|drw|Add2~0_combout ,\vga|drw|Add2~3_combout ,\vga|drw|Add2~2_combout ,\vga|drw|Add2~1_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27_combout ,
\vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25_combout ,\vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga|drw|Mult0~128_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga|drw|Mult0~128 .accumulate_clock = "none";
defparam \vga|drw|Mult0~128 .ax_clock = "none";
defparam \vga|drw|Mult0~128 .ax_width = 18;
defparam \vga|drw|Mult0~128 .ay_scan_in_clock = "none";
defparam \vga|drw|Mult0~128 .ay_scan_in_width = 18;
defparam \vga|drw|Mult0~128 .ay_use_scan_in = "false";
defparam \vga|drw|Mult0~128 .az_clock = "none";
defparam \vga|drw|Mult0~128 .bx_clock = "none";
defparam \vga|drw|Mult0~128 .bx_width = 18;
defparam \vga|drw|Mult0~128 .by_clock = "none";
defparam \vga|drw|Mult0~128 .by_use_scan_in = "false";
defparam \vga|drw|Mult0~128 .by_width = 18;
defparam \vga|drw|Mult0~128 .bz_clock = "none";
defparam \vga|drw|Mult0~128 .coef_a_0 = 0;
defparam \vga|drw|Mult0~128 .coef_a_1 = 0;
defparam \vga|drw|Mult0~128 .coef_a_2 = 0;
defparam \vga|drw|Mult0~128 .coef_a_3 = 0;
defparam \vga|drw|Mult0~128 .coef_a_4 = 0;
defparam \vga|drw|Mult0~128 .coef_a_5 = 0;
defparam \vga|drw|Mult0~128 .coef_a_6 = 0;
defparam \vga|drw|Mult0~128 .coef_a_7 = 0;
defparam \vga|drw|Mult0~128 .coef_b_0 = 0;
defparam \vga|drw|Mult0~128 .coef_b_1 = 0;
defparam \vga|drw|Mult0~128 .coef_b_2 = 0;
defparam \vga|drw|Mult0~128 .coef_b_3 = 0;
defparam \vga|drw|Mult0~128 .coef_b_4 = 0;
defparam \vga|drw|Mult0~128 .coef_b_5 = 0;
defparam \vga|drw|Mult0~128 .coef_b_6 = 0;
defparam \vga|drw|Mult0~128 .coef_b_7 = 0;
defparam \vga|drw|Mult0~128 .coef_sel_a_clock = "none";
defparam \vga|drw|Mult0~128 .coef_sel_b_clock = "none";
defparam \vga|drw|Mult0~128 .delay_scan_out_ay = "false";
defparam \vga|drw|Mult0~128 .delay_scan_out_by = "false";
defparam \vga|drw|Mult0~128 .enable_double_accum = "false";
defparam \vga|drw|Mult0~128 .load_const_clock = "none";
defparam \vga|drw|Mult0~128 .load_const_value = 0;
defparam \vga|drw|Mult0~128 .mode_sub_location = 0;
defparam \vga|drw|Mult0~128 .negate_clock = "none";
defparam \vga|drw|Mult0~128 .operand_source_max = "input";
defparam \vga|drw|Mult0~128 .operand_source_may = "input";
defparam \vga|drw|Mult0~128 .operand_source_mbx = "input";
defparam \vga|drw|Mult0~128 .operand_source_mby = "input";
defparam \vga|drw|Mult0~128 .operation_mode = "m18x18_sumof2";
defparam \vga|drw|Mult0~128 .output_clock = "none";
defparam \vga|drw|Mult0~128 .preadder_subtract_a = "false";
defparam \vga|drw|Mult0~128 .preadder_subtract_b = "false";
defparam \vga|drw|Mult0~128 .result_a_width = 64;
defparam \vga|drw|Mult0~128 .signed_max = "true";
defparam \vga|drw|Mult0~128 .signed_may = "false";
defparam \vga|drw|Mult0~128 .signed_mbx = "true";
defparam \vga|drw|Mult0~128 .signed_mby = "false";
defparam \vga|drw|Mult0~128 .sub_clock = "none";
defparam \vga|drw|Mult0~128 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N0
cyclonev_lcell_comb \vga|drw|Mult0~808 (
// Equation(s):
// \vga|drw|Mult0~808_cout  = CARRY(( \vga|drw|Mult1~32_resulta  ) + ( \vga|drw|Mult0~469_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~469_resulta ),
	.datad(!\vga|drw|Mult1~32_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mult0~808_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~808 .extended_lut = "off";
defparam \vga|drw|Mult0~808 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|drw|Mult0~808 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N3
cyclonev_lcell_comb \vga|drw|Mult0~804 (
// Equation(s):
// \vga|drw|Mult0~804_cout  = CARRY(( \vga|drw|Mult0~470  ) + ( \vga|drw|Mult1~33  ) + ( \vga|drw|Mult0~808_cout  ))

	.dataa(!\vga|drw|Mult0~470 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~33 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~808_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Mult0~804_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~804 .extended_lut = "off";
defparam \vga|drw|Mult0~804 .lut_mask = 64'h0000F0F000005555;
defparam \vga|drw|Mult0~804 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N6
cyclonev_lcell_comb \vga|drw|Mult0~53 (
// Equation(s):
// \vga|drw|Mult0~53_sumout  = SUM(( \vga|drw|Mult0~471  ) + ( \vga|drw|Mult1~34  ) + ( \vga|drw|Mult0~804_cout  ))
// \vga|drw|Mult0~54  = CARRY(( \vga|drw|Mult0~471  ) + ( \vga|drw|Mult1~34  ) + ( \vga|drw|Mult0~804_cout  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~34 ),
	.datac(!\vga|drw|Mult0~471 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~804_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~53_sumout ),
	.cout(\vga|drw|Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~53 .extended_lut = "off";
defparam \vga|drw|Mult0~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|drw|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N9
cyclonev_lcell_comb \vga|drw|Mult0~57 (
// Equation(s):
// \vga|drw|Mult0~57_sumout  = SUM(( \vga|drw|Mult1~35  ) + ( \vga|drw|Mult0~472  ) + ( \vga|drw|Mult0~54  ))
// \vga|drw|Mult0~58  = CARRY(( \vga|drw|Mult1~35  ) + ( \vga|drw|Mult0~472  ) + ( \vga|drw|Mult0~54  ))

	.dataa(!\vga|drw|Mult0~472 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mult1~35 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~57_sumout ),
	.cout(\vga|drw|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~57 .extended_lut = "off";
defparam \vga|drw|Mult0~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga|drw|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N12
cyclonev_lcell_comb \vga|drw|Mult0~61 (
// Equation(s):
// \vga|drw|Mult0~61_sumout  = SUM(( \vga|drw|Mult1~36  ) + ( \vga|drw|Mult0~473  ) + ( \vga|drw|Mult0~58  ))
// \vga|drw|Mult0~62  = CARRY(( \vga|drw|Mult1~36  ) + ( \vga|drw|Mult0~473  ) + ( \vga|drw|Mult0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~473 ),
	.datad(!\vga|drw|Mult1~36 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~61_sumout ),
	.cout(\vga|drw|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~61 .extended_lut = "off";
defparam \vga|drw|Mult0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|drw|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N15
cyclonev_lcell_comb \vga|drw|Mult0~65 (
// Equation(s):
// \vga|drw|Mult0~65_sumout  = SUM(( \vga|drw|Mult0~474  ) + ( \vga|drw|Mult1~37  ) + ( \vga|drw|Mult0~62  ))
// \vga|drw|Mult0~66  = CARRY(( \vga|drw|Mult0~474  ) + ( \vga|drw|Mult1~37  ) + ( \vga|drw|Mult0~62  ))

	.dataa(!\vga|drw|Mult1~37 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~474 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~65_sumout ),
	.cout(\vga|drw|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~65 .extended_lut = "off";
defparam \vga|drw|Mult0~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N18
cyclonev_lcell_comb \vga|drw|Mult0~49 (
// Equation(s):
// \vga|drw|Mult0~49_sumout  = SUM(( \vga|drw|Mult0~475  ) + ( \vga|drw|Mult1~38  ) + ( \vga|drw|Mult0~66  ))
// \vga|drw|Mult0~50  = CARRY(( \vga|drw|Mult0~475  ) + ( \vga|drw|Mult1~38  ) + ( \vga|drw|Mult0~66  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~475 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult1~38 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~49_sumout ),
	.cout(\vga|drw|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~49 .extended_lut = "off";
defparam \vga|drw|Mult0~49 .lut_mask = 64'h0000FF0000003333;
defparam \vga|drw|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N21
cyclonev_lcell_comb \vga|drw|Mult0~37 (
// Equation(s):
// \vga|drw|Mult0~37_sumout  = SUM(( \vga|drw|Mult0~476  ) + ( \vga|drw|Mult1~39  ) + ( \vga|drw|Mult0~50  ))
// \vga|drw|Mult0~38  = CARRY(( \vga|drw|Mult0~476  ) + ( \vga|drw|Mult1~39  ) + ( \vga|drw|Mult0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~476 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult1~39 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~37_sumout ),
	.cout(\vga|drw|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~37 .extended_lut = "off";
defparam \vga|drw|Mult0~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga|drw|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N24
cyclonev_lcell_comb \vga|drw|Mult0~41 (
// Equation(s):
// \vga|drw|Mult0~41_sumout  = SUM(( \vga|drw|Mult0~477  ) + ( \vga|drw|Mult1~40  ) + ( \vga|drw|Mult0~38  ))
// \vga|drw|Mult0~42  = CARRY(( \vga|drw|Mult0~477  ) + ( \vga|drw|Mult1~40  ) + ( \vga|drw|Mult0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~477 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult1~40 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~41_sumout ),
	.cout(\vga|drw|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~41 .extended_lut = "off";
defparam \vga|drw|Mult0~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga|drw|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N27
cyclonev_lcell_comb \vga|drw|Mult0~45 (
// Equation(s):
// \vga|drw|Mult0~45_sumout  = SUM(( \vga|drw|Mult0~478  ) + ( \vga|drw|Mult1~41  ) + ( \vga|drw|Mult0~42  ))
// \vga|drw|Mult0~46  = CARRY(( \vga|drw|Mult0~478  ) + ( \vga|drw|Mult1~41  ) + ( \vga|drw|Mult0~42  ))

	.dataa(!\vga|drw|Mult1~41 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~478 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~45_sumout ),
	.cout(\vga|drw|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~45 .extended_lut = "off";
defparam \vga|drw|Mult0~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N30
cyclonev_lcell_comb \vga|drw|Mult0~101 (
// Equation(s):
// \vga|drw|Mult0~101_sumout  = SUM(( \vga|drw|Mult0~479  ) + ( \vga|drw|Mult1~42  ) + ( \vga|drw|Mult0~46  ))
// \vga|drw|Mult0~102  = CARRY(( \vga|drw|Mult0~479  ) + ( \vga|drw|Mult1~42  ) + ( \vga|drw|Mult0~46  ))

	.dataa(!\vga|drw|Mult0~479 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~42 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~101_sumout ),
	.cout(\vga|drw|Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~101 .extended_lut = "off";
defparam \vga|drw|Mult0~101 .lut_mask = 64'h0000F0F000005555;
defparam \vga|drw|Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N33
cyclonev_lcell_comb \vga|drw|Mult0~105 (
// Equation(s):
// \vga|drw|Mult0~105_sumout  = SUM(( \vga|drw|Mult0~480  ) + ( \vga|drw|Mult1~43  ) + ( \vga|drw|Mult0~102  ))
// \vga|drw|Mult0~106  = CARRY(( \vga|drw|Mult0~480  ) + ( \vga|drw|Mult1~43  ) + ( \vga|drw|Mult0~102  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~43 ),
	.datac(!\vga|drw|Mult0~480 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~105_sumout ),
	.cout(\vga|drw|Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~105 .extended_lut = "off";
defparam \vga|drw|Mult0~105 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|drw|Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N36
cyclonev_lcell_comb \vga|drw|Mult0~109 (
// Equation(s):
// \vga|drw|Mult0~109_sumout  = SUM(( \vga|drw|Mult0~481  ) + ( \vga|drw|Mult1~44  ) + ( \vga|drw|Mult0~106  ))
// \vga|drw|Mult0~110  = CARRY(( \vga|drw|Mult0~481  ) + ( \vga|drw|Mult1~44  ) + ( \vga|drw|Mult0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~481 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult1~44 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~109_sumout ),
	.cout(\vga|drw|Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~109 .extended_lut = "off";
defparam \vga|drw|Mult0~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga|drw|Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N39
cyclonev_lcell_comb \vga|drw|Mult0~113 (
// Equation(s):
// \vga|drw|Mult0~113_sumout  = SUM(( \vga|drw|Mult0~482  ) + ( \vga|drw|Mult1~45  ) + ( \vga|drw|Mult0~110  ))
// \vga|drw|Mult0~114  = CARRY(( \vga|drw|Mult0~482  ) + ( \vga|drw|Mult1~45  ) + ( \vga|drw|Mult0~110  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~482 ),
	.datac(!\vga|drw|Mult1~45 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~113_sumout ),
	.cout(\vga|drw|Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~113 .extended_lut = "off";
defparam \vga|drw|Mult0~113 .lut_mask = 64'h0000F0F000003333;
defparam \vga|drw|Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N42
cyclonev_lcell_comb \vga|drw|Mult0~117 (
// Equation(s):
// \vga|drw|Mult0~117_sumout  = SUM(( \vga|drw|Mult0~483  ) + ( \vga|drw|Mult1~46  ) + ( \vga|drw|Mult0~114  ))
// \vga|drw|Mult0~118  = CARRY(( \vga|drw|Mult0~483  ) + ( \vga|drw|Mult1~46  ) + ( \vga|drw|Mult0~114  ))

	.dataa(!\vga|drw|Mult0~483 ),
	.datab(!\vga|drw|Mult1~46 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~117_sumout ),
	.cout(\vga|drw|Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~117 .extended_lut = "off";
defparam \vga|drw|Mult0~117 .lut_mask = 64'h0000CCCC00005555;
defparam \vga|drw|Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N45
cyclonev_lcell_comb \vga|drw|Mult0~25 (
// Equation(s):
// \vga|drw|Mult0~25_sumout  = SUM(( \vga|drw|Mult0~484  ) + ( \vga|drw|Mult1~47  ) + ( \vga|drw|Mult0~118  ))
// \vga|drw|Mult0~26  = CARRY(( \vga|drw|Mult0~484  ) + ( \vga|drw|Mult1~47  ) + ( \vga|drw|Mult0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~484 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult1~47 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~25_sumout ),
	.cout(\vga|drw|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~25 .extended_lut = "off";
defparam \vga|drw|Mult0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga|drw|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N48
cyclonev_lcell_comb \vga|drw|Mult0~29 (
// Equation(s):
// \vga|drw|Mult0~29_sumout  = SUM(( \vga|drw|Mult0~485  ) + ( \vga|drw|Mult1~48  ) + ( \vga|drw|Mult0~26  ))
// \vga|drw|Mult0~30  = CARRY(( \vga|drw|Mult0~485  ) + ( \vga|drw|Mult1~48  ) + ( \vga|drw|Mult0~26  ))

	.dataa(!\vga|drw|Mult0~485 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~48 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~29_sumout ),
	.cout(\vga|drw|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~29 .extended_lut = "off";
defparam \vga|drw|Mult0~29 .lut_mask = 64'h0000F0F000005555;
defparam \vga|drw|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N51
cyclonev_lcell_comb \vga|drw|Mult0~33 (
// Equation(s):
// \vga|drw|Mult0~33_sumout  = SUM(( \vga|drw|Mult0~486  ) + ( \vga|drw|Mult1~49  ) + ( \vga|drw|Mult0~30  ))
// \vga|drw|Mult0~34  = CARRY(( \vga|drw|Mult0~486  ) + ( \vga|drw|Mult1~49  ) + ( \vga|drw|Mult0~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~486 ),
	.datac(!\vga|drw|Mult1~49 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~33_sumout ),
	.cout(\vga|drw|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~33 .extended_lut = "off";
defparam \vga|drw|Mult0~33 .lut_mask = 64'h0000F0F000003333;
defparam \vga|drw|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N54
cyclonev_lcell_comb \vga|drw|Mult0~85 (
// Equation(s):
// \vga|drw|Mult0~85_sumout  = SUM(( \vga|drw|Mult1~382_sumout  ) + ( \vga|drw|Mult0~128_resulta  ) + ( \vga|drw|Mult0~34  ))
// \vga|drw|Mult0~86  = CARRY(( \vga|drw|Mult1~382_sumout  ) + ( \vga|drw|Mult0~128_resulta  ) + ( \vga|drw|Mult0~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~128_resulta ),
	.datac(!\vga|drw|Mult1~382_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~85_sumout ),
	.cout(\vga|drw|Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~85 .extended_lut = "off";
defparam \vga|drw|Mult0~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|drw|Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N57
cyclonev_lcell_comb \vga|drw|Mult0~9 (
// Equation(s):
// \vga|drw|Mult0~9_sumout  = SUM(( \vga|drw|Mult1~9_sumout  ) + ( \vga|drw|Mult0~129  ) + ( \vga|drw|Mult0~86  ))
// \vga|drw|Mult0~10  = CARRY(( \vga|drw|Mult1~9_sumout  ) + ( \vga|drw|Mult0~129  ) + ( \vga|drw|Mult0~86  ))

	.dataa(!\vga|drw|Mult0~129 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~9_sumout ),
	.cout(\vga|drw|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~9 .extended_lut = "off";
defparam \vga|drw|Mult0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \vga|drw|Mult0~69 (
// Equation(s):
// \vga|drw|Mult0~69_sumout  = SUM(( \vga|drw|Mult1~366_sumout  ) + ( \vga|drw|Mult0~130  ) + ( \vga|drw|Mult0~10  ))
// \vga|drw|Mult0~70  = CARRY(( \vga|drw|Mult1~366_sumout  ) + ( \vga|drw|Mult0~130  ) + ( \vga|drw|Mult0~10  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~130 ),
	.datac(!\vga|drw|Mult1~366_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~69_sumout ),
	.cout(\vga|drw|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~69 .extended_lut = "off";
defparam \vga|drw|Mult0~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|drw|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \vga|drw|Mult0~73 (
// Equation(s):
// \vga|drw|Mult0~73_sumout  = SUM(( \vga|drw|Mult0~131  ) + ( \vga|drw|Mult1~370_sumout  ) + ( \vga|drw|Mult0~70  ))
// \vga|drw|Mult0~74  = CARRY(( \vga|drw|Mult0~131  ) + ( \vga|drw|Mult1~370_sumout  ) + ( \vga|drw|Mult0~70  ))

	.dataa(!\vga|drw|Mult0~131 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult1~370_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~73_sumout ),
	.cout(\vga|drw|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~73 .extended_lut = "off";
defparam \vga|drw|Mult0~73 .lut_mask = 64'h0000FF0000005555;
defparam \vga|drw|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N6
cyclonev_lcell_comb \vga|drw|Mult0~77 (
// Equation(s):
// \vga|drw|Mult0~77_sumout  = SUM(( \vga|drw|Mult1~374_sumout  ) + ( \vga|drw|Mult0~132  ) + ( \vga|drw|Mult0~74  ))
// \vga|drw|Mult0~78  = CARRY(( \vga|drw|Mult1~374_sumout  ) + ( \vga|drw|Mult0~132  ) + ( \vga|drw|Mult0~74  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~374_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~132 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~77_sumout ),
	.cout(\vga|drw|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~77 .extended_lut = "off";
defparam \vga|drw|Mult0~77 .lut_mask = 64'h0000FF0000003333;
defparam \vga|drw|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N9
cyclonev_lcell_comb \vga|drw|Mult0~89 (
// Equation(s):
// \vga|drw|Mult0~89_sumout  = SUM(( \vga|drw|Mult1~386_sumout  ) + ( \vga|drw|Mult0~133  ) + ( \vga|drw|Mult0~78  ))
// \vga|drw|Mult0~90  = CARRY(( \vga|drw|Mult1~386_sumout  ) + ( \vga|drw|Mult0~133  ) + ( \vga|drw|Mult0~78  ))

	.dataa(!\vga|drw|Mult0~133 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~386_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~89_sumout ),
	.cout(\vga|drw|Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~89 .extended_lut = "off";
defparam \vga|drw|Mult0~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \vga|drw|Mult0~13 (
// Equation(s):
// \vga|drw|Mult0~13_sumout  = SUM(( \vga|drw|Mult1~13_sumout  ) + ( \vga|drw|Mult0~134  ) + ( \vga|drw|Mult0~90  ))
// \vga|drw|Mult0~14  = CARRY(( \vga|drw|Mult1~13_sumout  ) + ( \vga|drw|Mult0~134  ) + ( \vga|drw|Mult0~90  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~134 ),
	.datac(!\vga|drw|Mult1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~13_sumout ),
	.cout(\vga|drw|Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~13 .extended_lut = "off";
defparam \vga|drw|Mult0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|drw|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \vga|drw|Mult0~93 (
// Equation(s):
// \vga|drw|Mult0~93_sumout  = SUM(( \vga|drw|Mult1~390_sumout  ) + ( \vga|drw|Mult0~135  ) + ( \vga|drw|Mult0~14  ))
// \vga|drw|Mult0~94  = CARRY(( \vga|drw|Mult1~390_sumout  ) + ( \vga|drw|Mult0~135  ) + ( \vga|drw|Mult0~14  ))

	.dataa(!\vga|drw|Mult0~135 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~390_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~93_sumout ),
	.cout(\vga|drw|Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~93 .extended_lut = "off";
defparam \vga|drw|Mult0~93 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \vga|drw|Mult0~81 (
// Equation(s):
// \vga|drw|Mult0~81_sumout  = SUM(( \vga|drw|Mult1~378_sumout  ) + ( \vga|drw|Mult0~136  ) + ( \vga|drw|Mult0~94  ))
// \vga|drw|Mult0~82  = CARRY(( \vga|drw|Mult1~378_sumout  ) + ( \vga|drw|Mult0~136  ) + ( \vga|drw|Mult0~94  ))

	.dataa(!\vga|drw|Mult1~378_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~136 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~81_sumout ),
	.cout(\vga|drw|Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~81 .extended_lut = "off";
defparam \vga|drw|Mult0~81 .lut_mask = 64'h0000F0F000005555;
defparam \vga|drw|Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N21
cyclonev_lcell_comb \vga|drw|Mult0~17 (
// Equation(s):
// \vga|drw|Mult0~17_sumout  = SUM(( \vga|drw|Mult1~17_sumout  ) + ( \vga|drw|Mult0~137  ) + ( \vga|drw|Mult0~82  ))
// \vga|drw|Mult0~18  = CARRY(( \vga|drw|Mult1~17_sumout  ) + ( \vga|drw|Mult0~137  ) + ( \vga|drw|Mult0~82  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~17_sumout ),
	.datac(!\vga|drw|Mult0~137 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~17_sumout ),
	.cout(\vga|drw|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~17 .extended_lut = "off";
defparam \vga|drw|Mult0~17 .lut_mask = 64'h0000F0F000003333;
defparam \vga|drw|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \vga|drw|Mult0~97 (
// Equation(s):
// \vga|drw|Mult0~97_sumout  = SUM(( \vga|drw|Mult1~394_sumout  ) + ( \vga|drw|Mult0~138  ) + ( \vga|drw|Mult0~18  ))
// \vga|drw|Mult0~98  = CARRY(( \vga|drw|Mult1~394_sumout  ) + ( \vga|drw|Mult0~138  ) + ( \vga|drw|Mult0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~394_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~138 ),
	.datag(gnd),
	.cin(\vga|drw|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~97_sumout ),
	.cout(\vga|drw|Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~97 .extended_lut = "off";
defparam \vga|drw|Mult0~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga|drw|Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N12
cyclonev_lcell_comb \vga|drw|LessThan4~5 (
// Equation(s):
// \vga|drw|LessThan4~5_combout  = ( !\vga|drw|Mult0~101_sumout  & ( (!\vga|drw|Mult0~105_sumout  & (!\vga|drw|Mult0~109_sumout  & (!\vga|drw|Mult0~113_sumout  & !\vga|drw|Mult0~117_sumout ))) ) )

	.dataa(!\vga|drw|Mult0~105_sumout ),
	.datab(!\vga|drw|Mult0~109_sumout ),
	.datac(!\vga|drw|Mult0~113_sumout ),
	.datad(!\vga|drw|Mult0~117_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~5 .extended_lut = "off";
defparam \vga|drw|LessThan4~5 .lut_mask = 64'h8000800000000000;
defparam \vga|drw|LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N48
cyclonev_lcell_comb \vga|drw|LessThan4~6 (
// Equation(s):
// \vga|drw|LessThan4~6_combout  = ( !\vga|drw|Mult0~85_sumout  & ( (!\vga|drw|Mult0~97_sumout  & (!\vga|drw|Mult0~89_sumout  & (\vga|drw|LessThan4~5_combout  & !\vga|drw|Mult0~93_sumout ))) ) )

	.dataa(!\vga|drw|Mult0~97_sumout ),
	.datab(!\vga|drw|Mult0~89_sumout ),
	.datac(!\vga|drw|LessThan4~5_combout ),
	.datad(!\vga|drw|Mult0~93_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~6 .extended_lut = "off";
defparam \vga|drw|LessThan4~6 .lut_mask = 64'h0800080000000000;
defparam \vga|drw|LessThan4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N33
cyclonev_lcell_comb \vga|drw|Mult1~21 (
// Equation(s):
// \vga|drw|Mult1~21_sumout  = SUM(( !\vga|drw|Mult1~61  $ (!\vga|drw|Mult0~498  $ (\vga|drw|Mult1~416 )) ) + ( \vga|drw|Mult1~396  ) + ( \vga|drw|Mult1~395  ))
// \vga|drw|Mult1~22  = CARRY(( !\vga|drw|Mult1~61  $ (!\vga|drw|Mult0~498  $ (\vga|drw|Mult1~416 )) ) + ( \vga|drw|Mult1~396  ) + ( \vga|drw|Mult1~395  ))
// \vga|drw|Mult1~23  = SHARE((!\vga|drw|Mult1~61  & (\vga|drw|Mult0~498  & \vga|drw|Mult1~416 )) # (\vga|drw|Mult1~61  & ((\vga|drw|Mult1~416 ) # (\vga|drw|Mult0~498 ))))

	.dataa(!\vga|drw|Mult1~61 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~498 ),
	.datad(!\vga|drw|Mult1~416 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~395 ),
	.sharein(\vga|drw|Mult1~396 ),
	.combout(),
	.sumout(\vga|drw|Mult1~21_sumout ),
	.cout(\vga|drw|Mult1~22 ),
	.shareout(\vga|drw|Mult1~23 ));
// synopsys translate_off
defparam \vga|drw|Mult1~21 .extended_lut = "off";
defparam \vga|drw|Mult1~21 .lut_mask = 64'h0000055F00005AA5;
defparam \vga|drw|Mult1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N36
cyclonev_lcell_comb \vga|drw|Mult1~1 (
// Equation(s):
// \vga|drw|Mult1~1_sumout  = SUM(( !\vga|drw|Mult1~62  $ (!\vga|drw|Mult0~499  $ (\vga|drw|Mult1~417 )) ) + ( \vga|drw|Mult1~23  ) + ( \vga|drw|Mult1~22  ))
// \vga|drw|Mult1~2  = CARRY(( !\vga|drw|Mult1~62  $ (!\vga|drw|Mult0~499  $ (\vga|drw|Mult1~417 )) ) + ( \vga|drw|Mult1~23  ) + ( \vga|drw|Mult1~22  ))
// \vga|drw|Mult1~3  = SHARE((!\vga|drw|Mult1~62  & (\vga|drw|Mult0~499  & \vga|drw|Mult1~417 )) # (\vga|drw|Mult1~62  & ((\vga|drw|Mult1~417 ) # (\vga|drw|Mult0~499 ))))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~62 ),
	.datac(!\vga|drw|Mult0~499 ),
	.datad(!\vga|drw|Mult1~417 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~22 ),
	.sharein(\vga|drw|Mult1~23 ),
	.combout(),
	.sumout(\vga|drw|Mult1~1_sumout ),
	.cout(\vga|drw|Mult1~2 ),
	.shareout(\vga|drw|Mult1~3 ));
// synopsys translate_off
defparam \vga|drw|Mult1~1 .extended_lut = "off";
defparam \vga|drw|Mult1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \vga|drw|Mult1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \vga|drw|Mult0~21 (
// Equation(s):
// \vga|drw|Mult0~21_sumout  = SUM(( \vga|drw|Mult1~21_sumout  ) + ( \vga|drw|Mult0~139  ) + ( \vga|drw|Mult0~98  ))
// \vga|drw|Mult0~22  = CARRY(( \vga|drw|Mult1~21_sumout  ) + ( \vga|drw|Mult0~139  ) + ( \vga|drw|Mult0~98  ))

	.dataa(!\vga|drw|Mult0~139 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~21_sumout ),
	.cout(\vga|drw|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~21 .extended_lut = "off";
defparam \vga|drw|Mult0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \vga|drw|Mult0~1 (
// Equation(s):
// \vga|drw|Mult0~1_sumout  = SUM(( \vga|drw|Mult1~1_sumout  ) + ( \vga|drw|Mult0~140  ) + ( \vga|drw|Mult0~22  ))
// \vga|drw|Mult0~2  = CARRY(( \vga|drw|Mult1~1_sumout  ) + ( \vga|drw|Mult0~140  ) + ( \vga|drw|Mult0~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Mult1~1_sumout ),
	.datac(!\vga|drw|Mult0~140 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~1_sumout ),
	.cout(\vga|drw|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~1 .extended_lut = "off";
defparam \vga|drw|Mult0~1 .lut_mask = 64'h0000F0F000003333;
defparam \vga|drw|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \vga|drw|LessThan4~4 (
// Equation(s):
// \vga|drw|LessThan4~4_combout  = ( !\vga|drw|Mult0~77_sumout  & ( (!\vga|drw|Mult0~81_sumout  & (!\vga|drw|Mult0~69_sumout  & !\vga|drw|Mult0~73_sumout )) ) )

	.dataa(!\vga|drw|Mult0~81_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~69_sumout ),
	.datad(!\vga|drw|Mult0~73_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~4 .extended_lut = "off";
defparam \vga|drw|LessThan4~4 .lut_mask = 64'hA000A00000000000;
defparam \vga|drw|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N51
cyclonev_lcell_comb \vga|drw|LessThan4~0 (
// Equation(s):
// \vga|drw|LessThan4~0_combout  = ( !\vga|drw|Mult0~53_sumout  & ( !\vga|drw|Mult0~61_sumout  & ( (!\vga|drw|Mult0~57_sumout  & !\vga|drw|Mult0~65_sumout ) ) ) )

	.dataa(!\vga|drw|Mult0~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Mult0~65_sumout ),
	.datae(!\vga|drw|Mult0~53_sumout ),
	.dataf(!\vga|drw|Mult0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~0 .extended_lut = "off";
defparam \vga|drw|LessThan4~0 .lut_mask = 64'hAA00000000000000;
defparam \vga|drw|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N6
cyclonev_lcell_comb \vga|drw|LessThan4~1 (
// Equation(s):
// \vga|drw|LessThan4~1_combout  = ( \vga|drw|Mult0~49_sumout  & ( (\vga|drw|Mult0~41_sumout  & (\vga|drw|Mult0~37_sumout  & \vga|drw|Mult0~45_sumout )) ) ) # ( !\vga|drw|Mult0~49_sumout  & ( (!\vga|drw|LessThan4~0_combout  & (\vga|drw|Mult0~41_sumout  & 
// (\vga|drw|Mult0~37_sumout  & \vga|drw|Mult0~45_sumout ))) ) )

	.dataa(!\vga|drw|LessThan4~0_combout ),
	.datab(!\vga|drw|Mult0~41_sumout ),
	.datac(!\vga|drw|Mult0~37_sumout ),
	.datad(!\vga|drw|Mult0~45_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~1 .extended_lut = "off";
defparam \vga|drw|LessThan4~1 .lut_mask = 64'h0002000200030003;
defparam \vga|drw|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N39
cyclonev_lcell_comb \vga|drw|LessThan4~2 (
// Equation(s):
// \vga|drw|LessThan4~2_combout  = ( !\vga|drw|Mult0~25_sumout  & ( (!\vga|drw|Mult0~33_sumout  & (!\vga|drw|Mult0~29_sumout  & !\vga|drw|LessThan4~1_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Mult0~33_sumout ),
	.datac(!\vga|drw|Mult0~29_sumout ),
	.datad(!\vga|drw|LessThan4~1_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~2 .extended_lut = "off";
defparam \vga|drw|LessThan4~2 .lut_mask = 64'hC000C00000000000;
defparam \vga|drw|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N54
cyclonev_lcell_comb \vga|drw|LessThan4~3 (
// Equation(s):
// \vga|drw|LessThan4~3_combout  = ( !\vga|drw|Mult0~9_sumout  & ( (!\vga|drw|Mult0~21_sumout  & (\vga|drw|LessThan4~2_combout  & (!\vga|drw|Mult0~17_sumout  & !\vga|drw|Mult0~13_sumout ))) ) )

	.dataa(!\vga|drw|Mult0~21_sumout ),
	.datab(!\vga|drw|LessThan4~2_combout ),
	.datac(!\vga|drw|Mult0~17_sumout ),
	.datad(!\vga|drw|Mult0~13_sumout ),
	.datae(!\vga|drw|Mult0~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~3 .extended_lut = "off";
defparam \vga|drw|LessThan4~3 .lut_mask = 64'h2000000020000000;
defparam \vga|drw|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N39
cyclonev_lcell_comb \vga|drw|Mult1~5 (
// Equation(s):
// \vga|drw|Mult1~5_sumout  = SUM(( !\vga|drw|Mult1~63  $ (!\vga|drw|Mult0~500  $ (\vga|drw|Mult1~418 )) ) + ( \vga|drw|Mult1~3  ) + ( \vga|drw|Mult1~2  ))

	.dataa(!\vga|drw|Mult1~63 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult0~500 ),
	.datad(!\vga|drw|Mult1~418 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult1~2 ),
	.sharein(\vga|drw|Mult1~3 ),
	.combout(),
	.sumout(\vga|drw|Mult1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult1~5 .extended_lut = "off";
defparam \vga|drw|Mult1~5 .lut_mask = 64'h0000000000005AA5;
defparam \vga|drw|Mult1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N33
cyclonev_lcell_comb \vga|drw|Mult0~5 (
// Equation(s):
// \vga|drw|Mult0~5_sumout  = SUM(( \vga|drw|Mult1~5_sumout  ) + ( \vga|drw|Mult0~141  ) + ( \vga|drw|Mult0~2  ))

	.dataa(!\vga|drw|Mult0~141 ),
	.datab(gnd),
	.datac(!\vga|drw|Mult1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Mult0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mult0~5 .extended_lut = "off";
defparam \vga|drw|Mult0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|drw|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \vga|drw|LessThan4~7 (
// Equation(s):
// \vga|drw|LessThan4~7_combout  = ( !\vga|drw|Mult0~5_sumout  & ( (!\vga|drw|LessThan4~6_combout ) # (((!\vga|drw|LessThan4~4_combout ) # (!\vga|drw|LessThan4~3_combout )) # (\vga|drw|Mult0~1_sumout )) ) )

	.dataa(!\vga|drw|LessThan4~6_combout ),
	.datab(!\vga|drw|Mult0~1_sumout ),
	.datac(!\vga|drw|LessThan4~4_combout ),
	.datad(!\vga|drw|LessThan4~3_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mult0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|LessThan4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|LessThan4~7 .extended_lut = "off";
defparam \vga|drw|LessThan4~7 .lut_mask = 64'hFFFBFFFB00000000;
defparam \vga|drw|LessThan4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N45
cyclonev_lcell_comb \vga|drw|green[0]~0 (
// Equation(s):
// \vga|drw|green[0]~0_combout  = ( !\vga|drw|LessThan4~7_combout  & ( \vga|drw|always1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|always1~2_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|LessThan4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|green[0]~0 .extended_lut = "off";
defparam \vga|drw|green[0]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \vga|drw|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N0
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N3
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h0000AAAA00005555;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N6
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h0000CCCC00003333;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N9
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h0000F0F000000F0F;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N12
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~14  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .lut_mask = 64'h000000000000F0F0;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N15
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  = SUM(( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10  = CARRY(( \vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 64'h0000AAAA00005555;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N18
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~6  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.shareout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .lut_mask = 64'h000000000000F0F0;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N21
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.sharein(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N54
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout  = (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  & !\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1 .lut_mask = 64'h3030303030303030;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N3
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h5555555500000000;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N0
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N54
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8 .lut_mask = 64'h5555555500000000;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N45
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16 .lut_mask = 64'h5555555500000000;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N57
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  & ( !\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N12
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N15
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~38_cout  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~34  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h000000000000F0F0;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N18
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~34  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~30  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000AF050000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N21
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_8~30  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~26  = CARRY(( (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000000000003F3F;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N24
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~26  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~22  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000F3030000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N27
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout ) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_8~22  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~18  = CARRY(( (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout ) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000055FF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N30
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout )) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~18  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~14  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout )) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000007272;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N33
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_8~14  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_8~10  = CARRY(( (\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF00000FFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N36
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000F5050000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N39
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N42
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  & ( !\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N21
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout  = (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & !\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 64'h5050505050505050;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N51
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout  = (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N9
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  & ( !\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N48
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout  = ( !\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y18_N6
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout  = (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datac(gnd),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N57
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout  = (!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19 .lut_mask = 64'h0FAA0FAA0FAA0FAA;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N24
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N27
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~33_sumout  = SUM(( !\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~38_cout  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~34  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout  ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h000000000000F0F0;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N30
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~34  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~30  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000AF050000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N33
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~30  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~26  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N36
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout )) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~26  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~22  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout )) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N39
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_9~22  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~18  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N42
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout )) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~18  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~14  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout 
//  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout )) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N45
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_9~14  ))
// \vga|drw|Div2|auto_generated|divider|divider|op_9~10  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N48
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_8~9_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h00000000000015BF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N51
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N15
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2_combout  = (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N3
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5_combout  = (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout ) # 
// (\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout )))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5 .lut_mask = 64'h0555055505550555;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N57
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6_combout  = ( !\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N6
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout  & ( \vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N0
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout  & ( (\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout ) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout )) # (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout ))) ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|op_8~21_sumout ),
	.datac(gnd),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13 .lut_mask = 64'h2277227777777777;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N9
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14_combout  = (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N54
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18_combout  = (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18 .lut_mask = 64'h000F000F000F000F;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N12
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout ) ) ) # ( !\vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout  & ( (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout ) ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N18
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( !\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout  ) ) # ( 
// !\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|op_8~33_sumout ),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21 .lut_mask = 64'h33333333F0F0F0F0;
defparam \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N24
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~38 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~38 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N27
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~34_cout  = CARRY(( !\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout  ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_10~38_cout  ))

	.dataa(!\vga|drw|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h000000000000AAAA;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N30
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~30_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h0000AF050000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N33
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_9~29_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21_combout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N36
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~22_cout  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_9~25_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20_combout )) ) + ( VCC ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N39
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~18_cout  = CARRY(( GND ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_9~21_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14_combout ))) ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N42
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~14_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_9~17_sumout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13_combout )) ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N45
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~10_cout  = CARRY(( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|op_9~13_sumout )) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|op_9~13_sumout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000FFFF00002777;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N48
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|op_9~9_sumout )))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2_combout ))) ) + ( 
// \vga|drw|Div2|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div2|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N51
cyclonev_lcell_comb \vga|drw|Div2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div2|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div2|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div2|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N0
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout  = SUM(( \vga|drw|Add1~9_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~6  = CARRY(( \vga|drw|Add1~9_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|drw|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~6 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~7 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~7  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~14  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~7  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~15  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~6 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~7 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~14 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~15 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~15  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~18  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~15  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~19  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~14 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~15 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~18 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~19 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~19  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~18  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~22  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~19  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~18  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~23  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~18 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~19 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~22 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~23 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout  = SUM(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~23  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~26  = CARRY(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~23  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~27  = SHARE(GND)

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~22 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~23 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~26 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~27 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout  = SUM(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~27  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~30  = CARRY(( !\vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~27  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~31  = SHARE(\vga|drw|Add1~29_sumout )

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~26 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~27 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~30 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~31 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~29 .lut_mask = 64'h000055550000AAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~9_sumout  = SUM(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~31  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~10  = CARRY(( \vga|drw|Add1~29_sumout  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~31  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_16~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~30 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~31 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_16~10 ),
	.shareout(\vga|drw|Div1|auto_generated|divider|divider|op_16~11 ));
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~11  ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_16~10 ),
	.sharein(\vga|drw|Div1|auto_generated|divider|divider|op_16~11 ),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_16~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout  = (\vga|drw|Add1~29_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44 .lut_mask = 64'h000F000F000F000F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63_combout  = ( !\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~18 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout  = SUM(( \vga|drw|Add1~5_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~18_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~6  = CARRY(( \vga|drw|Add1~5_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~9_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~10  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~9_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Add1~9_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h00000000000003F3;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout  = SUM(( (\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_17~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~22  = CARRY(( (\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ) ) + ( VCC ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_17~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h0000000000005F5F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~26  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~22  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~30  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~26  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h0000EE2200000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~34  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~30  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~33 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~37 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~37_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_17~38  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~34  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~37_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~37 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~37 .lut_mask = 64'h0000FFFF00001D1D;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~14 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~14_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~29_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~38  ))

	.dataa(!\vga|drw|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_17~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~14 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~14 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_17~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_17~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ) # (\vga|drw|Add1~29_sumout ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & \vga|drw|Add1~29_sumout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout  = (\vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout  & !\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_16~17_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45 .lut_mask = 64'h0F000F000F000F00;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout  = ( \vga|drw|Add1~29_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout  ) ) # ( !\vga|drw|Add1~29_sumout  & ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  ) ) ) # ( \vga|drw|Add1~29_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout  & ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|drw|Add1~29_sumout ),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  & (\vga|drw|Add1~9_sumout ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~9_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N0
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~22 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~22 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~22 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \vga|drw|Add1~1_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~22_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~6  = CARRY(( \vga|drw|Add1~1_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Add1~5_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~10  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Add1~5_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~5_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~14  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h0000000000001B1B;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~26  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_18~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~30  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000D88800000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~34  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~30  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~33 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~37 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~37_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_18~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_18~38  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_18~34  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~37_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~37 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~37 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_17~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_16~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~18_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_17~37_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_18~38  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_18~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_18~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_18~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56 .lut_mask = 64'h1111111155555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout  = ( !\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_17~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46 .lut_mask = 64'h03F303F30FFF0FFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & 
// \vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout  & (\vga|drw|Add1~5_sumout ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~5_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_17~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout  = SUM(( \vga|drw|Add1~25_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~38_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~22  = CARRY(( \vga|drw|Add1~25_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~38_cout  ))

	.dataa(!\vga|drw|Add1~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Add1~1_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~6  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Add1~1_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~22  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000EE440000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~10  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~14  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_19~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~26  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~30  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~33_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_19~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_19~34  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~33 .lut_mask = 64'h0000FFFF00002777;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~18_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_18~37_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_19~34  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~37_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h0000ACA00000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout )) # (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ))) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N0
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout  = ( \vga|drw|Add1~1_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ) ) ) # ( 
// !\vga|drw|Add1~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3 .lut_mask = 64'h2222222277777777;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout  = SUM(( \vga|drw|Add1~21_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~38_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~34  = CARRY(( \vga|drw|Add1~21_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~33 .lut_mask = 64'h0000000000000F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Add1~25_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~22  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Add1~25_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~34  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vga|drw|Add1~25_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000000000001B1B;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~6  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~10  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_20~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~14  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000FFFF00002777;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~26  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~29_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_20~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_20~30  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_20~26  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_18~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53 .lut_mask = 64'h0505050555555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~18_cout  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_19~33_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_19~33_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h0000000000002777;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48 .lut_mask = 64'h0505050555555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ))))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24 .lut_mask = 64'h535F535F535F535F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout  = ( \vga|drw|Add1~25_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ) ) ) # ( 
// !\vga|drw|Add1~25_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_19~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout  = SUM(( \vga|drw|Add1~17_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~38_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~34  = CARRY(( \vga|drw|Add1~17_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~38_cout  ))

	.dataa(!\vga|drw|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~33 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Add1~21_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~30  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Add1~21_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~34  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~22  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h00000000000005AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~6  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~22  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_21~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~10  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~14  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~25_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_21~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_21~26  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000E4A000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~18_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_20~29_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~29_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_21~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~18 .lut_mask = 64'h0000ACA00000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_21~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_21~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N0
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_20~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34 .lut_mask = 64'h0000F0F00000F0F0;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41 .lut_mask = 64'h0505050555555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout )) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout  = (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_20~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout  = ( \vga|drw|Add1~21_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ) ) ) # ( 
// !\vga|drw|Add1~21_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_20~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout  = SUM(( \vga|drw|Add1~13_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~38_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~34  = CARRY(( \vga|drw|Add1~13_sumout  ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~38_cout  ))

	.dataa(!\vga|drw|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~33 .lut_mask = 64'h0000000000005555;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Add1~17_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~30  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Add1~17_sumout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Add1~17_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~26  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~22  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_22~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~6  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000E2C000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~6  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~10  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~6  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~13_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_22~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_22~14  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~18_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_21~25_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout  = (\vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout  & \vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16 .lut_mask = 64'h1111111111111111;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout )) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6 .lut_mask = 64'h05F505F50FFF0FFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_21~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout  = (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31 .lut_mask = 64'h0303030303030303;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// \vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_21~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout  = ( \vga|drw|Add1~17_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ) ) ) # ( 
// !\vga|drw|Add1~17_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_21~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout  = SUM(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~38_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~34  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout )) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~38_cout  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~37_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~33 .lut_mask = 64'h0000ACA00000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Add1~13_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~30  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Add1~13_sumout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~34  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~26  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~22  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~18  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~18  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~10  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~13_sumout  = SUM(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~10  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_23~14  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000E2C000000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26_combout  = (\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout )))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26 .lut_mask = 64'h0333033303330333;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_22~13_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N0
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N3
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17 .lut_mask = 64'h0303030333333333;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout  = (\vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout  & \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7 .lut_mask = 64'h0505050505050505;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61 .lut_mask = 64'h0000000033333333;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_22~29_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66 .lut_mask = 64'h555555550F0F0F0F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ) # (\vga|drw|Add1~13_sumout ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout  & \vga|drw|Add1~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\vga|drw|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_22~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~33_sumout  = SUM(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~38_cout  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~34  = CARRY(( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout )))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ))) ) + ( VCC ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~38_cout  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~45_sumout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~33_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~33 .lut_mask = 64'h0000000000001B5F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N18
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~29_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~34  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~30  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~34  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000EC200000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N21
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~25_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~30  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~26  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~30  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~21_sumout  = SUM(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~26  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~22  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~26  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~22  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~18  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout )))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF00004777;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~13_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~18  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~14  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout )) ) + ( VCC ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~18  ))

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h00000000000003CF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~9_sumout  = SUM(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~14  ))
// \vga|drw|Div1|auto_generated|divider|divider|op_25~10  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout ))) ) + ( GND ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FFFF00001D3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~6_cout  = CARRY(( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_23~13_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9_combout )))) ) + ( VCC ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000000000004777;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N12
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8 .lut_mask = 64'h0303030333333333;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N57
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27_combout  = (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N15
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout )) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N9
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67 .lut_mask = 64'h0000000055555555;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N6
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N54
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # 
// ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout )) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout  & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ))) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61_combout ),
	.datad(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_23~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70 .lut_mask = 64'h05550555AFFFAFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N24
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~38 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~38 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~38 .lut_mask = 64'h000000000000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N27
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~34 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~34_cout  = CARRY(( VCC ) + ( (!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ((\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ))) # 
// (\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout  & (\vga|drw|pixel_count [0])) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_26~38_cout  ))

	.dataa(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|pixel_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mod0|auto_generated|divider|divider|op_11~41_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~34 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~34 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N30
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~30_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_25~33_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout )) # (\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_26~34_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56_combout ),
	.datac(!\vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~33_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h0000EA400000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N33
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_25~29_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~29_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N36
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~22_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_25~25_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N39
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~18_cout  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_25~21_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000D88800000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N42
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~14_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_25~17_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62_combout )) ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N45
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~10_cout  = CARRY(( GND ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_25~13_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27_combout )))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000D88800000000;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N48
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~6_cout  = CARRY(( VCC ) + ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_25~9_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0_combout ))) ) + ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0_combout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8_combout ),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|drw|Div1|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N51
cyclonev_lcell_comb \vga|drw|Div1|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|drw|Div1|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|drw|Div1|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|drw|Div1|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N12
cyclonev_lcell_comb \vga|drw|Mux13~8 (
// Equation(s):
// \vga|drw|Mux13~8_combout  = ( \loader|column6|pos1|Q [0] & ( \loader|column4|pos1|Q [0] & ( ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos1|Q [0]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column6|pos1|Q [0] & ( \loader|column4|pos1|Q [0] & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column5|pos1|Q [0]))) ) ) ) # ( \loader|column6|pos1|Q [0] & ( !\loader|column4|pos1|Q [0] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos1|Q [0] & (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) ) # ( !\loader|column6|pos1|Q [0] & ( !\loader|column4|pos1|Q [0] & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos1|Q [0] & !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\loader|column5|pos1|Q [0]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\loader|column6|pos1|Q [0]),
	.dataf(!\loader|column4|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~8 .extended_lut = "off";
defparam \vga|drw|Mux13~8 .lut_mask = 64'h10101ABA15151FBF;
defparam \vga|drw|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N24
cyclonev_lcell_comb \vga|drw|Mux13~6 (
// Equation(s):
// \vga|drw|Mux13~6_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column5|pos0|Q [0])) 
// # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column4|pos0|Q [0]))) ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column5|pos0|Q [0])) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column4|pos0|Q [0]))) ) ) ) # ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column6|pos0|Q [0] ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column6|pos0|Q [0]) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column5|pos0|Q [0]),
	.datac(!\loader|column6|pos0|Q [0]),
	.datad(!\loader|column4|pos0|Q [0]),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~6 .extended_lut = "off";
defparam \vga|drw|Mux13~6 .lut_mask = 64'h05050F0F22772277;
defparam \vga|drw|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N42
cyclonev_lcell_comb \vga|drw|Mux13~7 (
// Equation(s):
// \vga|drw|Mux13~7_combout  = ( \loader|column1|pos1|Q [0] & ( \loader|column2|pos1|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column3|pos1|Q [0])))) 
// # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\loader|column0|pos1|Q [0]))) ) ) ) # ( !\loader|column1|pos1|Q [0] & ( \loader|column2|pos1|Q [0] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column3|pos1|Q [0])))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column0|pos1|Q 
// [0] & ((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) ) # ( \loader|column1|pos1|Q [0] & ( !\loader|column2|pos1|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column3|pos1|Q [0] & 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\loader|column0|pos1|Q [0]))) ) ) ) # ( 
// !\loader|column1|pos1|Q [0] & ( !\loader|column2|pos1|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column3|pos1|Q [0] & !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column0|pos1|Q [0] & ((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) )

	.dataa(!\loader|column0|pos1|Q [0]),
	.datab(!\loader|column3|pos1|Q [0]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\loader|column1|pos1|Q [0]),
	.dataf(!\loader|column2|pos1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~7 .extended_lut = "off";
defparam \vga|drw|Mux13~7 .lut_mask = 64'h30053F0530F53FF5;
defparam \vga|drw|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N12
cyclonev_lcell_comb \vga|drw|Mux13~5 (
// Equation(s):
// \vga|drw|Mux13~5_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column3|pos0|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column1|pos0|Q [0]))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column0|pos0|Q [0])) ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column3|pos0|Q [0] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column2|pos0|Q [0]) ) ) ) # ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\loader|column3|pos0|Q [0] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column1|pos0|Q [0]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column0|pos0|Q [0])) ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\loader|column3|pos0|Q [0] & ( (\loader|column2|pos0|Q [0] & \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) )

	.dataa(!\loader|column2|pos0|Q [0]),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\loader|column0|pos0|Q [0]),
	.datad(!\loader|column1|pos0|Q [0]),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\loader|column3|pos0|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~5 .extended_lut = "off";
defparam \vga|drw|Mux13~5 .lut_mask = 64'h111103CFDDDD03CF;
defparam \vga|drw|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N30
cyclonev_lcell_comb \vga|drw|Mux13~9 (
// Equation(s):
// \vga|drw|Mux13~9_combout  = ( \vga|drw|Mux13~7_combout  & ( \vga|drw|Mux13~5_combout  & ( ((!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mux13~8_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\vga|drw|Mux13~6_combout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) ) # ( !\vga|drw|Mux13~7_combout  & ( \vga|drw|Mux13~5_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\vga|drw|Mux13~8_combout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Mux13~6_combout 
// )))) ) ) ) # ( \vga|drw|Mux13~7_combout  & ( !\vga|drw|Mux13~5_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # (\vga|drw|Mux13~8_combout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mux13~6_combout  & !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) ) # ( !\vga|drw|Mux13~7_combout  & ( !\vga|drw|Mux13~5_combout  & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mux13~8_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mux13~6_combout 
// ))))) ) ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\vga|drw|Mux13~8_combout ),
	.datac(!\vga|drw|Mux13~6_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\vga|drw|Mux13~7_combout ),
	.dataf(!\vga|drw|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~9 .extended_lut = "off";
defparam \vga|drw|Mux13~9 .lut_mask = 64'h270027AA275527FF;
defparam \vga|drw|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N0
cyclonev_lcell_comb \vga|drw|Mux13~3 (
// Equation(s):
// \vga|drw|Mux13~3_combout  = ( \loader|column4|pos5|Q [0] & ( \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos5|Q [0])) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column5|pos5|Q [0])))) ) ) ) # ( !\loader|column4|pos5|Q [0] & ( 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos5|Q [0])) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column5|pos5|Q [0] 
// & !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) ) # ( \loader|column4|pos5|Q [0] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\loader|column6|pos5|Q [0] & ((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column5|pos5|Q 
// [0])))) ) ) ) # ( !\loader|column4|pos5|Q [0] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos5|Q [0] & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column5|pos5|Q [0] & !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\loader|column6|pos5|Q [0]),
	.datac(!\loader|column5|pos5|Q [0]),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\loader|column4|pos5|Q [0]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~3 .extended_lut = "off";
defparam \vga|drw|Mux13~3 .lut_mask = 64'h0522057727222777;
defparam \vga|drw|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N54
cyclonev_lcell_comb \vga|drw|Mux13~0 (
// Equation(s):
// \vga|drw|Mux13~0_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \loader|column2|pos4|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\loader|column0|pos4|Q [0]) ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \loader|column2|pos4|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column3|pos4|Q [0])) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  
// & ((\loader|column1|pos4|Q [0]))) ) ) ) # ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\loader|column2|pos4|Q [0] & ( (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & \loader|column0|pos4|Q [0]) ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\loader|column2|pos4|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column3|pos4|Q [0])) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout 
//  & ((\loader|column1|pos4|Q [0]))) ) ) )

	.dataa(!\loader|column3|pos4|Q [0]),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\loader|column1|pos4|Q [0]),
	.datad(!\loader|column0|pos4|Q [0]),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\loader|column2|pos4|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~0 .extended_lut = "off";
defparam \vga|drw|Mux13~0 .lut_mask = 64'h474700334747CCFF;
defparam \vga|drw|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N0
cyclonev_lcell_comb \vga|drw|Mux13~1 (
// Equation(s):
// \vga|drw|Mux13~1_combout  = ( \loader|column4|pos4|Q [0] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\loader|column6|pos4|Q [0]) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( !\loader|column4|pos4|Q 
// [0] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & \loader|column6|pos4|Q [0]) ) ) ) # ( \loader|column4|pos4|Q [0] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos4|Q [0] & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column5|pos4|Q [0])))) ) ) ) # ( !\loader|column4|pos4|Q [0] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos4|Q [0] & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column5|pos4|Q 
// [0])))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\loader|column6|pos4|Q [0]),
	.datac(!\loader|column5|pos4|Q [0]),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\loader|column4|pos4|Q [0]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~1 .extended_lut = "off";
defparam \vga|drw|Mux13~1 .lut_mask = 64'h0527052722227777;
defparam \vga|drw|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N39
cyclonev_lcell_comb \vga|drw|Mux13~2 (
// Equation(s):
// \vga|drw|Mux13~2_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \loader|column0|pos5|Q [0] ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \loader|column2|pos5|Q [0] ) ) ) # ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \loader|column1|pos5|Q [0] ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( 
// \loader|column3|pos5|Q [0] ) ) )

	.dataa(!\loader|column0|pos5|Q [0]),
	.datab(!\loader|column2|pos5|Q [0]),
	.datac(!\loader|column1|pos5|Q [0]),
	.datad(!\loader|column3|pos5|Q [0]),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~2 .extended_lut = "off";
defparam \vga|drw|Mux13~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \vga|drw|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N54
cyclonev_lcell_comb \vga|drw|Mux13~4 (
// Equation(s):
// \vga|drw|Mux13~4_combout  = ( \vga|drw|Mux13~1_combout  & ( \vga|drw|Mux13~2_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # (\vga|drw|Mux13~3_combout ))) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Mux13~0_combout )))) ) ) ) # ( !\vga|drw|Mux13~1_combout  & ( \vga|drw|Mux13~2_combout  & ( 
// (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # (\vga|drw|Mux13~3_combout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\vga|drw|Mux13~0_combout  & \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) ) # ( \vga|drw|Mux13~1_combout  & ( !\vga|drw|Mux13~2_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\vga|drw|Mux13~3_combout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # 
// (\vga|drw|Mux13~0_combout )))) ) ) ) # ( !\vga|drw|Mux13~1_combout  & ( !\vga|drw|Mux13~2_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mux13~3_combout  & 
// ((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mux13~0_combout  & \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\vga|drw|Mux13~3_combout ),
	.datac(!\vga|drw|Mux13~0_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\vga|drw|Mux13~1_combout ),
	.dataf(!\vga|drw|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~4 .extended_lut = "off";
defparam \vga|drw|Mux13~4 .lut_mask = 64'h2205770522AF77AF;
defparam \vga|drw|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N36
cyclonev_lcell_comb \vga|drw|Mux13~13 (
// Equation(s):
// \vga|drw|Mux13~13_combout  = ( \loader|column5|pos3|Q [0] & ( \loader|column4|pos3|Q [0] & ( ((\loader|column6|pos3|Q [0] & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) 
// # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( !\loader|column5|pos3|Q [0] & ( \loader|column4|pos3|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos3|Q [0] & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) ) # ( \loader|column5|pos3|Q [0] & ( !\loader|column4|pos3|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos3|Q [0] & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) ) # ( !\loader|column5|pos3|Q [0] & ( !\loader|column4|pos3|Q [0] & ( (\loader|column6|pos3|Q [0] & (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column6|pos3|Q [0]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\loader|column5|pos3|Q [0]),
	.dataf(!\loader|column4|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~13 .extended_lut = "off";
defparam \vga|drw|Mux13~13 .lut_mask = 64'h130013AA135513FF;
defparam \vga|drw|Mux13~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N48
cyclonev_lcell_comb \vga|drw|Mux13~10 (
// Equation(s):
// \vga|drw|Mux13~10_combout  = ( \loader|column0|pos2|Q [0] & ( \loader|column2|pos2|Q [0] & ( ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column3|pos2|Q [0])) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// ((\loader|column1|pos2|Q [0])))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column0|pos2|Q [0] & ( \loader|column2|pos2|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\loader|column3|pos2|Q [0]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column1|pos2|Q [0] & 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) ) # ( \loader|column0|pos2|Q [0] & ( !\loader|column2|pos2|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column3|pos2|Q [0] & 
// ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column1|pos2|Q [0])))) ) ) ) # ( 
// !\loader|column0|pos2|Q [0] & ( !\loader|column2|pos2|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column3|pos2|Q [0])) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\loader|column1|pos2|Q [0]))))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\loader|column3|pos2|Q [0]),
	.datac(!\loader|column1|pos2|Q [0]),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\loader|column0|pos2|Q [0]),
	.dataf(!\loader|column2|pos2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~10 .extended_lut = "off";
defparam \vga|drw|Mux13~10 .lut_mask = 64'h2700275527AA27FF;
defparam \vga|drw|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N12
cyclonev_lcell_comb \vga|drw|Mux13~12 (
// Equation(s):
// \vga|drw|Mux13~12_combout  = ( \loader|column0|pos3|Q [0] & ( \loader|column1|pos3|Q [0] & ( ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos3|Q [0])) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & 
// ((\loader|column2|pos3|Q [0])))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( !\loader|column0|pos3|Q [0] & ( \loader|column1|pos3|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & 
// (((\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout )) # (\loader|column3|pos3|Q [0]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (((\loader|column2|pos3|Q [0] & 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout )))) ) ) ) # ( \loader|column0|pos3|Q [0] & ( !\loader|column1|pos3|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos3|Q [0] & 
// ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\loader|column2|pos3|Q [0])))) ) ) ) # ( 
// !\loader|column0|pos3|Q [0] & ( !\loader|column1|pos3|Q [0] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos3|Q [0])) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column2|pos3|Q [0]))))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column3|pos3|Q [0]),
	.datac(!\loader|column2|pos3|Q [0]),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\loader|column0|pos3|Q [0]),
	.dataf(!\loader|column1|pos3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~12 .extended_lut = "off";
defparam \vga|drw|Mux13~12 .lut_mask = 64'h2700275527AA27FF;
defparam \vga|drw|Mux13~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N18
cyclonev_lcell_comb \vga|drw|Mux13~11 (
// Equation(s):
// \vga|drw|Mux13~11_combout  = ( \loader|column4|pos2|Q [0] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\loader|column6|pos2|Q [0]) ) ) ) # ( !\loader|column4|pos2|Q 
// [0] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\loader|column6|pos2|Q [0] & !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( \loader|column4|pos2|Q [0] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos2|Q [0] & (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column5|pos2|Q [0])))) ) ) ) # ( !\loader|column4|pos2|Q [0] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos2|Q [0] & (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\loader|column5|pos2|Q 
// [0])))) ) ) )

	.dataa(!\loader|column6|pos2|Q [0]),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\loader|column5|pos2|Q [0]),
	.datae(!\loader|column4|pos2|Q [0]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~11 .extended_lut = "off";
defparam \vga|drw|Mux13~11 .lut_mask = 64'h101F101F50505F5F;
defparam \vga|drw|Mux13~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N42
cyclonev_lcell_comb \vga|drw|Mux13~14 (
// Equation(s):
// \vga|drw|Mux13~14_combout  = ( \vga|drw|Mux13~12_combout  & ( \vga|drw|Mux13~11_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # (\vga|drw|Mux13~13_combout 
// ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Mux13~10_combout )))) ) ) ) # ( !\vga|drw|Mux13~12_combout  & ( \vga|drw|Mux13~11_combout  & ( 
// (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mux13~13_combout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Mux13~10_combout )))) ) ) ) # ( \vga|drw|Mux13~12_combout  & ( !\vga|drw|Mux13~11_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # (\vga|drw|Mux13~13_combout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mux13~10_combout  & 
// \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) ) # ( !\vga|drw|Mux13~12_combout  & ( !\vga|drw|Mux13~11_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mux13~13_combout  & 
// ((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Mux13~10_combout  & \vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) )

	.dataa(!\vga|drw|Mux13~13_combout ),
	.datab(!\vga|drw|Mux13~10_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\vga|drw|Mux13~12_combout ),
	.dataf(!\vga|drw|Mux13~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~14 .extended_lut = "off";
defparam \vga|drw|Mux13~14 .lut_mask = 64'h500350F35F035FF3;
defparam \vga|drw|Mux13~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N51
cyclonev_lcell_comb \vga|drw|Mux13~15 (
// Equation(s):
// \vga|drw|Mux13~15_combout  = ( \vga|drw|Mux13~4_combout  & ( \vga|drw|Mux13~14_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout )) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ) # (\vga|drw|Mux13~9_combout ))) ) ) ) # ( !\vga|drw|Mux13~4_combout  & ( \vga|drw|Mux13~14_combout  & ( 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ) # (\vga|drw|Mux13~9_combout ))) ) ) ) # ( \vga|drw|Mux13~4_combout  & ( !\vga|drw|Mux13~14_combout  & ( 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ) # (\vga|drw|Mux13~9_combout ))) ) ) ) # ( !\vga|drw|Mux13~4_combout  & ( !\vga|drw|Mux13~14_combout  & ( 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & \vga|drw|Mux13~9_combout )) ) ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Mux13~9_combout ),
	.datad(gnd),
	.datae(!\vga|drw|Mux13~4_combout ),
	.dataf(!\vga|drw|Mux13~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux13~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux13~15 .extended_lut = "off";
defparam \vga|drw|Mux13~15 .lut_mask = 64'h0101454523236767;
defparam \vga|drw|Mux13~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N30
cyclonev_lcell_comb \vga|drw|Mux12~3 (
// Equation(s):
// \vga|drw|Mux12~3_combout  = ( \loader|column6|pos5|Q [1] & ( \loader|column4|pos5|Q [1] & ( ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos5|Q [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column6|pos5|Q [1] & ( \loader|column4|pos5|Q [1] & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column5|pos5|Q [1]))) ) ) ) # ( \loader|column6|pos5|Q [1] & ( !\loader|column4|pos5|Q [1] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos5|Q [1] & ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) ) # ( !\loader|column6|pos5|Q [1] & ( !\loader|column4|pos5|Q [1] & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos5|Q [1] & !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\loader|column5|pos5|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\loader|column6|pos5|Q [1]),
	.dataf(!\loader|column4|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~3 .extended_lut = "off";
defparam \vga|drw|Mux12~3 .lut_mask = 64'h11001BAA11551BFF;
defparam \vga|drw|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N36
cyclonev_lcell_comb \vga|drw|Mux12~2 (
// Equation(s):
// \vga|drw|Mux12~2_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column1|pos5|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column0|pos5|Q [1]) ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column1|pos5|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos5|Q [1])) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  
// & ((\loader|column2|pos5|Q [1]))) ) ) ) # ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\loader|column1|pos5|Q [1] & ( (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column0|pos5|Q [1]) ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\loader|column1|pos5|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos5|Q [1])) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout 
//  & ((\loader|column2|pos5|Q [1]))) ) ) )

	.dataa(!\loader|column3|pos5|Q [1]),
	.datab(!\loader|column2|pos5|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\loader|column0|pos5|Q [1]),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\loader|column1|pos5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~2 .extended_lut = "off";
defparam \vga|drw|Mux12~2 .lut_mask = 64'h5353000F5353F0FF;
defparam \vga|drw|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N30
cyclonev_lcell_comb \vga|drw|Mux12~1 (
// Equation(s):
// \vga|drw|Mux12~1_combout  = ( \loader|column5|pos4|Q [1] & ( \loader|column4|pos4|Q [1] & ( ((\loader|column6|pos4|Q [1] & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) 
// # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( !\loader|column5|pos4|Q [1] & ( \loader|column4|pos4|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos4|Q [1] & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) ) # ( \loader|column5|pos4|Q [1] & ( !\loader|column4|pos4|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos4|Q [1] & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) ) ) ) # ( !\loader|column5|pos4|Q [1] & ( !\loader|column4|pos4|Q [1] & ( (\loader|column6|pos4|Q [1] & (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column6|pos4|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\loader|column5|pos4|Q [1]),
	.dataf(!\loader|column4|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~1 .extended_lut = "off";
defparam \vga|drw|Mux12~1 .lut_mask = 64'h130013AA135513FF;
defparam \vga|drw|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N12
cyclonev_lcell_comb \vga|drw|Mux12~0 (
// Equation(s):
// \vga|drw|Mux12~0_combout  = ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column0|pos4|Q [1] & ( (\loader|column1|pos4|Q [1]) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( \loader|column0|pos4|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column3|pos4|Q [1]))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column2|pos4|Q [1])) ) ) ) # ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\loader|column0|pos4|Q [1] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column1|pos4|Q [1]) ) ) ) # ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\loader|column0|pos4|Q [1] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column3|pos4|Q [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column2|pos4|Q [1])) ) ) )

	.dataa(!\loader|column2|pos4|Q [1]),
	.datab(!\loader|column3|pos4|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\loader|column1|pos4|Q [1]),
	.datae(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\loader|column0|pos4|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~0 .extended_lut = "off";
defparam \vga|drw|Mux12~0 .lut_mask = 64'h353500F035350FFF;
defparam \vga|drw|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N18
cyclonev_lcell_comb \vga|drw|Mux12~4 (
// Equation(s):
// \vga|drw|Mux12~4_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mux12~0_combout  & ( (\vga|drw|Mux12~1_combout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) ) # ( 
// !\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mux12~0_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mux12~3_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\vga|drw|Mux12~2_combout ))) ) ) ) # ( \vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( !\vga|drw|Mux12~0_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & \vga|drw|Mux12~1_combout ) ) ) ) # ( 
// !\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( !\vga|drw|Mux12~0_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mux12~3_combout )) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  
// & ((\vga|drw|Mux12~2_combout ))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\vga|drw|Mux12~3_combout ),
	.datac(!\vga|drw|Mux12~2_combout ),
	.datad(!\vga|drw|Mux12~1_combout ),
	.datae(!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~4 .extended_lut = "off";
defparam \vga|drw|Mux12~4 .lut_mask = 64'h272700AA272755FF;
defparam \vga|drw|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N12
cyclonev_lcell_comb \vga|drw|Mux12~6 (
// Equation(s):
// \vga|drw|Mux12~6_combout  = ( \loader|column5|pos0|Q [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos0|Q [1])) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\loader|column4|pos0|Q [1]))) ) ) ) # ( !\loader|column5|pos0|Q [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column6|pos0|Q [1])) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\loader|column4|pos0|Q [1]))) ) ) ) # ( \loader|column5|pos0|Q [1] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & \loader|column6|pos0|Q [1])) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( 
// !\loader|column5|pos0|Q [1] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\loader|column6|pos0|Q [1] & !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout )) 
// ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\loader|column6|pos0|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\loader|column4|pos0|Q [1]),
	.datae(!\loader|column5|pos0|Q [1]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~6 .extended_lut = "off";
defparam \vga|drw|Mux12~6 .lut_mask = 64'h10101F1F303F303F;
defparam \vga|drw|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N18
cyclonev_lcell_comb \vga|drw|Mux12~8 (
// Equation(s):
// \vga|drw|Mux12~8_combout  = ( \loader|column4|pos1|Q [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\loader|column5|pos1|Q [1]) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column4|pos1|Q 
// [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column5|pos1|Q [1]) ) ) ) # ( \loader|column4|pos1|Q [1] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\loader|column6|pos1|Q [1] & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) ) # ( 
// !\loader|column4|pos1|Q [1] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\loader|column6|pos1|Q [1] & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout 
// ))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column5|pos1|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\loader|column6|pos1|Q [1]),
	.datae(!\loader|column4|pos1|Q [1]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~8 .extended_lut = "off";
defparam \vga|drw|Mux12~8 .lut_mask = 64'h005F005F22227777;
defparam \vga|drw|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N42
cyclonev_lcell_comb \vga|drw|Mux12~7 (
// Equation(s):
// \vga|drw|Mux12~7_combout  = ( \loader|column0|pos1|Q [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\loader|column1|pos1|Q [1]) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column0|pos1|Q 
// [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column1|pos1|Q [1]) ) ) ) # ( \loader|column0|pos1|Q [1] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column3|pos1|Q [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column2|pos1|Q 
// [1])) ) ) ) # ( !\loader|column0|pos1|Q [1] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column3|pos1|Q [1]))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column2|pos1|Q [1])) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column2|pos1|Q [1]),
	.datac(!\loader|column3|pos1|Q [1]),
	.datad(!\loader|column1|pos1|Q [1]),
	.datae(!\loader|column0|pos1|Q [1]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~7 .extended_lut = "off";
defparam \vga|drw|Mux12~7 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \vga|drw|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N6
cyclonev_lcell_comb \vga|drw|Mux12~5 (
// Equation(s):
// \vga|drw|Mux12~5_combout  = ( \loader|column2|pos0|Q [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) # (\loader|column0|pos0|Q [1]) ) ) ) # ( !\loader|column2|pos0|Q 
// [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & \loader|column0|pos0|Q [1]) ) ) ) # ( \loader|column2|pos0|Q [1] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\loader|column3|pos0|Q [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column1|pos0|Q 
// [1])) ) ) ) # ( !\loader|column2|pos0|Q [1] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\loader|column3|pos0|Q [1]))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column1|pos0|Q [1])) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\loader|column1|pos0|Q [1]),
	.datac(!\loader|column3|pos0|Q [1]),
	.datad(!\loader|column0|pos0|Q [1]),
	.datae(!\loader|column2|pos0|Q [1]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~5 .extended_lut = "off";
defparam \vga|drw|Mux12~5 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \vga|drw|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y21_N48
cyclonev_lcell_comb \vga|drw|Mux12~9 (
// Equation(s):
// \vga|drw|Mux12~9_combout  = ( \vga|drw|Mux12~7_combout  & ( \vga|drw|Mux12~5_combout  & ( ((!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mux12~8_combout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\vga|drw|Mux12~6_combout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) ) # ( !\vga|drw|Mux12~7_combout  & ( \vga|drw|Mux12~5_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\vga|drw|Mux12~8_combout  & !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # 
// (\vga|drw|Mux12~6_combout ))) ) ) ) # ( \vga|drw|Mux12~7_combout  & ( !\vga|drw|Mux12~5_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # 
// (\vga|drw|Mux12~8_combout )))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & (\vga|drw|Mux12~6_combout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )))) ) ) ) # ( !\vga|drw|Mux12~7_combout  & ( 
// !\vga|drw|Mux12~5_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\vga|drw|Mux12~8_combout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout 
//  & (\vga|drw|Mux12~6_combout )))) ) ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\vga|drw|Mux12~6_combout ),
	.datac(!\vga|drw|Mux12~8_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\vga|drw|Mux12~7_combout ),
	.dataf(!\vga|drw|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~9 .extended_lut = "off";
defparam \vga|drw|Mux12~9 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \vga|drw|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N54
cyclonev_lcell_comb \vga|drw|Mux12~10 (
// Equation(s):
// \vga|drw|Mux12~10_combout  = ( \loader|column2|pos2|Q [1] & ( \loader|column3|pos2|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ) # ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column1|pos2|Q 
// [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column0|pos2|Q [1]))) ) ) ) # ( !\loader|column2|pos2|Q [1] & ( \loader|column3|pos2|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column1|pos2|Q [1]))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column0|pos2|Q [1])))) ) ) ) # ( \loader|column2|pos2|Q [1] & ( !\loader|column3|pos2|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column1|pos2|Q [1]))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column0|pos2|Q [1])))) ) ) ) # ( !\loader|column2|pos2|Q [1] & ( !\loader|column3|pos2|Q [1] & ( (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column1|pos2|Q [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column0|pos2|Q [1])))) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\loader|column0|pos2|Q [1]),
	.datad(!\loader|column1|pos2|Q [1]),
	.datae(!\loader|column2|pos2|Q [1]),
	.dataf(!\loader|column3|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~10 .extended_lut = "off";
defparam \vga|drw|Mux12~10 .lut_mask = 64'h0145236789CDABEF;
defparam \vga|drw|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y21_N54
cyclonev_lcell_comb \vga|drw|Mux12~13 (
// Equation(s):
// \vga|drw|Mux12~13_combout  = ( \loader|column6|pos3|Q [1] & ( \loader|column4|pos3|Q [1] & ( ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos3|Q [1]))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column6|pos3|Q [1] & ( \loader|column4|pos3|Q [1] & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\loader|column5|pos3|Q [1]) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) ) # ( \loader|column6|pos3|Q [1] & ( !\loader|column4|pos3|Q [1] & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\loader|column5|pos3|Q [1])))) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (((!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout )))) ) ) ) # ( 
// !\loader|column6|pos3|Q [1] & ( !\loader|column4|pos3|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column5|pos3|Q [1] & \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout )) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(!\loader|column5|pos3|Q [1]),
	.datac(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\loader|column6|pos3|Q [1]),
	.dataf(!\loader|column4|pos3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~13 .extended_lut = "off";
defparam \vga|drw|Mux12~13 .lut_mask = 64'h00225F2200775F77;
defparam \vga|drw|Mux12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N0
cyclonev_lcell_comb \vga|drw|Mux12~11 (
// Equation(s):
// \vga|drw|Mux12~11_combout  = ( \loader|column5|pos2|Q [1] & ( \loader|column6|pos2|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # ((\loader|column4|pos2|Q [1])))) ) ) ) # ( 
// !\loader|column5|pos2|Q [1] & ( \loader|column6|pos2|Q [1] & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (((\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout )) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column4|pos2|Q [1]))) ) ) ) # ( 
// \loader|column5|pos2|Q [1] & ( !\loader|column6|pos2|Q [1] & ( (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ((!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\loader|column4|pos2|Q [1]))) ) ) ) # ( 
// !\loader|column5|pos2|Q [1] & ( !\loader|column6|pos2|Q [1] & ( (\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column4|pos2|Q [1])) ) ) )

	.dataa(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\loader|column4|pos2|Q [1]),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\loader|column5|pos2|Q [1]),
	.dataf(!\loader|column6|pos2|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~11 .extended_lut = "off";
defparam \vga|drw|Mux12~11 .lut_mask = 64'h0101454523AB67EF;
defparam \vga|drw|Mux12~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N6
cyclonev_lcell_comb \vga|drw|Mux12~12 (
// Equation(s):
// \vga|drw|Mux12~12_combout  = ( \loader|column0|pos3|Q [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (\loader|column1|pos3|Q [1]) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\loader|column0|pos3|Q 
// [1] & ( \vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & \loader|column1|pos3|Q [1]) ) ) ) # ( \loader|column0|pos3|Q [1] & ( 
// !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos3|Q [1])) # (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column2|pos3|Q 
// [1]))) ) ) ) # ( !\loader|column0|pos3|Q [1] & ( !\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & (\loader|column3|pos3|Q [1])) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout  & ((\loader|column2|pos3|Q [1]))) ) ) )

	.dataa(!\loader|column3|pos3|Q [1]),
	.datab(!\vga|drw|Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\loader|column1|pos3|Q [1]),
	.datad(!\loader|column2|pos3|Q [1]),
	.datae(!\loader|column0|pos3|Q [1]),
	.dataf(!\vga|drw|Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~12 .extended_lut = "off";
defparam \vga|drw|Mux12~12 .lut_mask = 64'h447744770C0C3F3F;
defparam \vga|drw|Mux12~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N24
cyclonev_lcell_comb \vga|drw|Mux12~14 (
// Equation(s):
// \vga|drw|Mux12~14_combout  = ( \vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mux12~12_combout  & ( (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mux12~11_combout ))) # 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mux12~10_combout )) ) ) ) # ( !\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \vga|drw|Mux12~12_combout  & ( 
// (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\vga|drw|Mux12~13_combout ) ) ) ) # ( \vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( !\vga|drw|Mux12~12_combout  & ( 
// (!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\vga|drw|Mux12~11_combout ))) # (\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout  & (\vga|drw|Mux12~10_combout )) ) ) ) # ( 
// !\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout  & ( !\vga|drw|Mux12~12_combout  & ( (\vga|drw|Mux12~13_combout  & !\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ) ) ) )

	.dataa(!\vga|drw|Mux12~10_combout ),
	.datab(!\vga|drw|Mux12~13_combout ),
	.datac(!\vga|drw|Mux12~11_combout ),
	.datad(!\vga|drw|Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\vga|drw|Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\vga|drw|Mux12~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~14 .extended_lut = "off";
defparam \vga|drw|Mux12~14 .lut_mask = 64'h33000F5533FF0F55;
defparam \vga|drw|Mux12~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N15
cyclonev_lcell_comb \vga|drw|Mux12~15 (
// Equation(s):
// \vga|drw|Mux12~15_combout  = ( \vga|drw|Mux12~14_combout  & ( (!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout )) # (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mux12~4_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mux12~9_combout ))))) ) ) # ( !\vga|drw|Mux12~14_combout  & ( 
// (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & (\vga|drw|Mux12~4_combout )) # (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\vga|drw|Mux12~9_combout ))))) 
// ) )

	.dataa(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga|drw|Mux12~4_combout ),
	.datad(!\vga|drw|Mux12~9_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|Mux12~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|Mux12~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|Mux12~15 .extended_lut = "off";
defparam \vga|drw|Mux12~15 .lut_mask = 64'h0415041526372637;
defparam \vga|drw|Mux12~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N33
cyclonev_lcell_comb \vga|drw|red[0]~0 (
// Equation(s):
// \vga|drw|red[0]~0_combout  = ( \vga|drw|Mux12~15_combout  & ( !\vga|drw|green[0]~0_combout  ) ) # ( !\vga|drw|Mux12~15_combout  & ( (!\vga|drw|green[0]~0_combout ) # (!\vga|drw|Mux13~15_combout ) ) )

	.dataa(!\vga|drw|green[0]~0_combout ),
	.datab(gnd),
	.datac(!\vga|drw|Mux13~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|drw|Mux12~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|red[0]~0 .extended_lut = "off";
defparam \vga|drw|red[0]~0 .lut_mask = 64'hFAFAFAFAAAAAAAAA;
defparam \vga|drw|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N42
cyclonev_lcell_comb \vga|drw|green[0]~1 (
// Equation(s):
// \vga|drw|green[0]~1_combout  = ( \vga|drw|Mux12~9_combout  & ( \vga|drw|Mux12~14_combout  & ( (\vga|drw|green[0]~0_combout  & (((\vga|drw|Mux12~4_combout  & \vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout )) # 
// (\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ))) ) ) ) # ( !\vga|drw|Mux12~9_combout  & ( \vga|drw|Mux12~14_combout  & ( (\vga|drw|green[0]~0_combout  & ((!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ))) # (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & (\vga|drw|Mux12~4_combout  & !\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout )))) ) ) ) # ( 
// \vga|drw|Mux12~9_combout  & ( !\vga|drw|Mux12~14_combout  & ( (\vga|drw|green[0]~0_combout  & (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ) # (\vga|drw|Mux12~4_combout )))) ) 
// ) ) # ( !\vga|drw|Mux12~9_combout  & ( !\vga|drw|Mux12~14_combout  & ( (\vga|drw|green[0]~0_combout  & (\vga|drw|Mux12~4_combout  & (\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout  & !\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout 
// ))) ) ) )

	.dataa(!\vga|drw|green[0]~0_combout ),
	.datab(!\vga|drw|Mux12~4_combout ),
	.datac(!\vga|drw|Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\vga|drw|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\vga|drw|Mux12~9_combout ),
	.dataf(!\vga|drw|Mux12~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|green[0]~1 .extended_lut = "off";
defparam \vga|drw|green[0]~1 .lut_mask = 64'h0100010501500155;
defparam \vga|drw|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N54
cyclonev_lcell_comb \vga|drw|blue[0]~0 (
// Equation(s):
// \vga|drw|blue[0]~0_combout  = ( \vga|drw|always1~2_combout  & ( ((\vga|drw|Mux12~15_combout  & \vga|drw|Mux13~15_combout )) # (\vga|drw|LessThan4~7_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|drw|LessThan4~7_combout ),
	.datac(!\vga|drw|Mux12~15_combout ),
	.datad(!\vga|drw|Mux13~15_combout ),
	.datae(gnd),
	.dataf(!\vga|drw|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|drw|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|drw|blue[0]~0 .extended_lut = "off";
defparam \vga|drw|blue[0]~0 .lut_mask = 64'h00000000333F333F;
defparam \vga|drw|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \sck~input (
	.i(sck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sck~input_o ));
// synopsys translate_off
defparam \sck~input .bus_hold = "false";
defparam \sck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \ss~input (
	.i(ss),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ss~input_o ));
// synopsys translate_off
defparam \ss~input .bus_hold = "false";
defparam \ss~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \mosi~input (
	.i(mosi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mosi~input_o ));
// synopsys translate_off
defparam \mosi~input .bus_hold = "false";
defparam \mosi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \pin_recibido~input (
	.i(pin_recibido),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pin_recibido~input_o ));
// synopsys translate_off
defparam \pin_recibido~input .bus_hold = "false";
defparam \pin_recibido~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
