Release 14.7 - ngc2edif P_INT.20141029 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design prime_FIFO_plain.ngc ...
WARNING:NetListWriters:298 - No output is written to prime_FIFO_plain.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file prime_FIFO_plain.edif ...
ngc2edif: Total memory usage is 78716 kilobytes

Release 14.7 - ngc2edif P_INT.20141029 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design sfifo_15x128.ngc ...
WARNING:NetListWriters:298 - No output is written to sfifo_15x128.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block sfifo_15x128 is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sfifo_15x128.edif ...
ngc2edif: Total memory usage is 79740 kilobytes

