<profile>

<section name = "Vivado HLS Report for 'canny_grad_computation'" level="0">
<item name = "Date">Fri Jul 06 13:00:30 2018
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">cannyedge</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.37, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1053697, 1053697, 1053697, 1053697, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1053696, 1053696, 1029, -, -, 1024, no</column>
<column name=" + Loop 1.1">1027, 1027, 5, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 138</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 88, 10</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="element_grad_fu_177_p2">+, 0, 0, 9, 9, 9</column>
<column name="i_V_fu_111_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_V_fu_123_p2">+, 0, 0, 11, 11, 1</column>
<column name="neg_i1_fu_149_p2">-, 0, 0, 8, 1, 8</column>
<column name="neg_i_fu_129_p2">-, 0, 0, 8, 1, 8</column>
<column name="abs_gx_fu_141_p3">Select, 0, 0, 8, 1, 8</column>
<column name="abs_gy_fu_161_p3">Select, 0, 0, 8, 1, 8</column>
<column name="dir_g_1_fu_288_p3">Select, 0, 0, 3, 1, 3</column>
<column name="dir_g_2_fu_300_p3">Select, 0, 0, 3, 1, 3</column>
<column name="dir_g_3_cast_fu_333_p3">Select, 0, 0, 2, 1, 2</column>
<column name="dir_g_6_fu_349_p3">Select, 0, 0, 2, 1, 2</column>
<column name="sel_tmp1_fu_307_p3">Select, 0, 0, 2, 1, 2</column>
<column name="sel_tmp4_fu_340_p3">Select, 0, 0, 2, 1, 2</column>
<column name="ap_sig_bdd_84">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp3_fu_321_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp6_fu_345_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp10_fu_327_p2">and, 0, 0, 1, 1, 1</column>
<column name="abscond_i1_fu_155_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="abscond_i_fu_135_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="exitcond4_fu_105_p2">icmp, 0, 0, 5, 11, 12</column>
<column name="exitcond_fu_117_p2">icmp, 0, 0, 5, 11, 12</column>
<column name="tmp_36_fu_183_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_37_fu_199_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="tmp_38_fu_189_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_41_fu_244_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ult1_fu_221_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ult2_fu_227_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="ult3_fu_250_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ult_fu_195_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="ap_sig_bdd_161">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_72">or, 0, 0, 1, 1, 1</column>
<column name="or_cond7_fu_261_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_cond8_fu_283_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_266_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp8_fu_203_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp9_fu_279_p2">or, 0, 0, 1, 1, 1</column>
<column name="rev1_fu_231_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_295_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev9_fu_256_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_270_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp2_fu_315_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it4">1, 2, 1, 2</column>
<column name="p_8_reg_94">11, 2, 11, 22</column>
<column name="p_s_reg_83">11, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="abs_gx_reg_392">8, 0, 8, 0</column>
<column name="abs_gy_reg_401">8, 0, 8, 0</column>
<column name="abscond_i_reg_387">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_abscond_i_reg_387_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_36_reg_415_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_38_reg_421_pp0_it2">1, 0, 1, 0</column>
<column name="dir_g_1_reg_463">2, 0, 2, 0</column>
<column name="element_grad_reg_410">9, 0, 9, 0</column>
<column name="exitcond_reg_378">1, 0, 1, 0</column>
<column name="i_V_reg_373">11, 0, 11, 0</column>
<column name="or_cond7_reg_458">1, 0, 1, 0</column>
<column name="p_8_reg_94">11, 0, 11, 0</column>
<column name="p_s_reg_83">11, 0, 11, 0</column>
<column name="rev1_reg_442">1, 0, 1, 0</column>
<column name="rev2_reg_468">1, 0, 1, 0</column>
<column name="sel_tmp1_reg_473">2, 0, 2, 0</column>
<column name="sel_tmp3_reg_478">1, 0, 1, 0</column>
<column name="tmp10_reg_483">1, 0, 1, 0</column>
<column name="tmp8_reg_432">1, 0, 1, 0</column>
<column name="tmp_36_reg_415">1, 0, 1, 0</column>
<column name="tmp_38_reg_421">1, 0, 1, 0</column>
<column name="tmp_41_reg_447">1, 0, 1, 0</column>
<column name="ult1_reg_437">1, 0, 1, 0</column>
<column name="ult3_reg_453">1, 0, 1, 0</column>
<column name="ult_reg_427">1, 0, 1, 0</column>
<column name="element_grad_reg_410">0, 9, 9, 0</column>
<column name="exitcond_reg_378">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, canny_grad_computation, return value</column>
<column name="grad_x_data_stream_V_dout">in, 8, ap_fifo, grad_x_data_stream_V, pointer</column>
<column name="grad_x_data_stream_V_empty_n">in, 1, ap_fifo, grad_x_data_stream_V, pointer</column>
<column name="grad_x_data_stream_V_read">out, 1, ap_fifo, grad_x_data_stream_V, pointer</column>
<column name="grad_y_data_stream_V_dout">in, 8, ap_fifo, grad_y_data_stream_V, pointer</column>
<column name="grad_y_data_stream_V_empty_n">in, 1, ap_fifo, grad_y_data_stream_V, pointer</column>
<column name="grad_y_data_stream_V_read">out, 1, ap_fifo, grad_y_data_stream_V, pointer</column>
<column name="grad_out_data_stream_V_din">out, 16, ap_fifo, grad_out_data_stream_V, pointer</column>
<column name="grad_out_data_stream_V_full_n">in, 1, ap_fifo, grad_out_data_stream_V, pointer</column>
<column name="grad_out_data_stream_V_write">out, 1, ap_fifo, grad_out_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
