// Seed: 2311866470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [1 : -1] id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd44,
    parameter id_3 = 32'd30,
    parameter id_5 = 32'd21
) (
    id_1,
    _id_2
);
  output wire _id_2;
  input wire id_1;
  assign id_2 = id_1;
  logic _id_3;
  ;
  logic [id_2 : 1] id_4;
  wire _id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4
  );
  logic [id_3 : id_5] id_7;
  ;
endmodule
