

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Thu May  9 22:00:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_29 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |        9|        9|         2|          1|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      49|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     122|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_9_4_59_1_1_U39  |mux_9_4_59_1_1  |        0|   0|  0|  49|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  49|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln82_fu_204_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln82_fu_198_p2        |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_76                  |   9|          2|    4|          8|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |   4|   0|    4|          0|
    |tmp_reg_258              |  59|   0|   59|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  66|   0|   66|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                        mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WDATA     |  out|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_WSTRB     |  out|    8|       m_axi|                        mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                        mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RDATA     |   in|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                        mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                        mem|       pointer|
|sext_ln82           |   in|   61|     ap_none|                  sext_ln82|        scalar|
|zext_ln71_1         |   in|   58|     ap_none|                zext_ln71_1|        scalar|
|zext_ln72_1         |   in|   58|     ap_none|                zext_ln72_1|        scalar|
|out1_w_2            |   in|   59|     ap_none|                   out1_w_2|        scalar|
|zext_ln74           |   in|   58|     ap_none|                  zext_ln74|        scalar|
|zext_ln75           |   in|   58|     ap_none|                  zext_ln75|        scalar|
|zext_ln76           |   in|   58|     ap_none|                  zext_ln76|        scalar|
|zext_ln77           |   in|   58|     ap_none|                  zext_ln77|        scalar|
|zext_ln66_18        |   in|   58|     ap_none|               zext_ln66_18|        scalar|
|zext_ln13           |   in|   57|     ap_none|                  zext_ln13|        scalar|
+--------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i57 @_ssdm_op_Read.ap_auto.i57, i57 %zext_ln13"   --->   Operation 6 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln66_18_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln66_18"   --->   Operation 7 'read' 'zext_ln66_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln77_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln77"   --->   Operation 8 'read' 'zext_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln76_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln76"   --->   Operation 9 'read' 'zext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln75_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln75"   --->   Operation 10 'read' 'zext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln74"   --->   Operation 11 'read' 'zext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out1_w_2_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %out1_w_2"   --->   Operation 12 'read' 'out1_w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln72_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln72_1"   --->   Operation 13 'read' 'zext_ln72_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln71_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln71_1"   --->   Operation 14 'read' 'zext_ln71_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln82_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln82"   --->   Operation 15 'read' 'sext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i57 %zext_ln13_read"   --->   Operation 16 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln66_18_cast = zext i58 %zext_ln66_18_read"   --->   Operation 17 'zext' 'zext_ln66_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln77_cast = zext i58 %zext_ln77_read"   --->   Operation 18 'zext' 'zext_ln77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln76_cast = zext i58 %zext_ln76_read"   --->   Operation 19 'zext' 'zext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln75_cast = zext i58 %zext_ln75_read"   --->   Operation 20 'zext' 'zext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln74_cast = zext i58 %zext_ln74_read"   --->   Operation 21 'zext' 'zext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln72_1_cast = zext i58 %zext_ln72_1_read"   --->   Operation 22 'zext' 'zext_ln72_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln71_1_cast = zext i58 %zext_ln71_1_read"   --->   Operation 23 'zext' 'zext_ln71_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln82_cast = sext i61 %sext_ln82_read"   --->   Operation 24 'sext' 'sext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 9, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc389"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d2.cpp:82]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln82_cast" [d2.cpp:82]   --->   Operation 30 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln82 = icmp_eq  i4 %i_1, i4 9" [d2.cpp:82]   --->   Operation 32 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln82 = add i4 %i_1, i4 1" [d2.cpp:82]   --->   Operation 33 'add' 'add_ln82' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc389.split, void %for.end391.exitStub" [d2.cpp:82]   --->   Operation 34 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%tmp = mux i59 @_ssdm_op_Mux.ap_auto.9i59.i4, i59 %zext_ln71_1_cast, i59 %zext_ln72_1_cast, i59 %out1_w_2_read, i59 %zext_ln74_cast, i59 %zext_ln75_cast, i59 %zext_ln76_cast, i59 %zext_ln77_cast, i59 %zext_ln66_18_cast, i59 %zext_ln13_cast, i4 %i_1" [d2.cpp:84]   --->   Operation 35 'mux' 'tmp' <Predicate = (!icmp_ln82)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln82 = store i4 %add_ln82, i4 %i" [d2.cpp:82]   --->   Operation 36 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d2.cpp:82]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d2.cpp:82]   --->   Operation 38 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i59 %tmp" [d2.cpp:84]   --->   Operation 39 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (7.30ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %mem_addr, i64 %zext_ln84, i8 255" [d2.cpp:84]   --->   Operation 40 'write' 'write_ln84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc389" [d2.cpp:82]   --->   Operation 41 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln71_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln72_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1_w_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln76]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln66_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
zext_ln13_read         (read             ) [ 000]
zext_ln66_18_read      (read             ) [ 000]
zext_ln77_read         (read             ) [ 000]
zext_ln76_read         (read             ) [ 000]
zext_ln75_read         (read             ) [ 000]
zext_ln74_read         (read             ) [ 000]
out1_w_2_read          (read             ) [ 000]
zext_ln72_1_read       (read             ) [ 000]
zext_ln71_1_read       (read             ) [ 000]
sext_ln82_read         (read             ) [ 000]
zext_ln13_cast         (zext             ) [ 000]
zext_ln66_18_cast      (zext             ) [ 000]
zext_ln77_cast         (zext             ) [ 000]
zext_ln76_cast         (zext             ) [ 000]
zext_ln75_cast         (zext             ) [ 000]
zext_ln74_cast         (zext             ) [ 000]
zext_ln72_1_cast       (zext             ) [ 000]
zext_ln71_1_cast       (zext             ) [ 000]
sext_ln82_cast         (sext             ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln82              (icmp             ) [ 010]
add_ln82               (add              ) [ 000]
br_ln82                (br               ) [ 000]
tmp                    (mux              ) [ 011]
store_ln82             (store            ) [ 000]
speclooptripcount_ln82 (speclooptripcount) [ 000]
specloopname_ln82      (specloopname     ) [ 000]
zext_ln84              (zext             ) [ 000]
write_ln84             (write            ) [ 000]
br_ln82                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln82">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln71_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln72_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out1_w_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1_w_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln74">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln75">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln76">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln77">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln66_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln66_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i57"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i59.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln13_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="57" slack="0"/>
<pin id="82" dir="0" index="1" bw="57" slack="0"/>
<pin id="83" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln13_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln66_18_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="58" slack="0"/>
<pin id="88" dir="0" index="1" bw="58" slack="0"/>
<pin id="89" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln66_18_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln77_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="58" slack="0"/>
<pin id="94" dir="0" index="1" bw="58" slack="0"/>
<pin id="95" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln77_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln76_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="58" slack="0"/>
<pin id="100" dir="0" index="1" bw="58" slack="0"/>
<pin id="101" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln76_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln75_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="58" slack="0"/>
<pin id="106" dir="0" index="1" bw="58" slack="0"/>
<pin id="107" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln75_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln74_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="58" slack="0"/>
<pin id="112" dir="0" index="1" bw="58" slack="0"/>
<pin id="113" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln74_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out1_w_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="59" slack="0"/>
<pin id="118" dir="0" index="1" bw="59" slack="0"/>
<pin id="119" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_w_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln72_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="58" slack="0"/>
<pin id="124" dir="0" index="1" bw="58" slack="0"/>
<pin id="125" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln72_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln71_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="58" slack="0"/>
<pin id="130" dir="0" index="1" bw="58" slack="0"/>
<pin id="131" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln71_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln82_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="61" slack="0"/>
<pin id="136" dir="0" index="1" bw="61" slack="0"/>
<pin id="137" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln82_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln84_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="0" index="2" bw="59" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln13_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="57" slack="0"/>
<pin id="150" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln66_18_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="58" slack="0"/>
<pin id="154" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_18_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln77_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="58" slack="0"/>
<pin id="158" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln76_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="58" slack="0"/>
<pin id="162" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln75_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="58" slack="0"/>
<pin id="166" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln74_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="58" slack="0"/>
<pin id="170" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln72_1_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="58" slack="0"/>
<pin id="174" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln71_1_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="58" slack="0"/>
<pin id="178" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln82_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="61" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mem_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln82_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln82_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="59" slack="0"/>
<pin id="212" dir="0" index="1" bw="58" slack="0"/>
<pin id="213" dir="0" index="2" bw="58" slack="0"/>
<pin id="214" dir="0" index="3" bw="59" slack="0"/>
<pin id="215" dir="0" index="4" bw="58" slack="0"/>
<pin id="216" dir="0" index="5" bw="58" slack="0"/>
<pin id="217" dir="0" index="6" bw="58" slack="0"/>
<pin id="218" dir="0" index="7" bw="58" slack="0"/>
<pin id="219" dir="0" index="8" bw="58" slack="0"/>
<pin id="220" dir="0" index="9" bw="57" slack="0"/>
<pin id="221" dir="0" index="10" bw="4" slack="0"/>
<pin id="222" dir="1" index="11" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln82_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln84_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="59" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="mem_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="59" slack="1"/>
<pin id="260" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="151"><net_src comp="80" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="86" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="98" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="104" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="110" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="122" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="128" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="134" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="224"><net_src comp="176" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="225"><net_src comp="172" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="226"><net_src comp="116" pin="2"/><net_sink comp="210" pin=3"/></net>

<net id="227"><net_src comp="168" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="228"><net_src comp="164" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="229"><net_src comp="160" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="230"><net_src comp="156" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="231"><net_src comp="152" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="232"><net_src comp="148" pin="1"/><net_sink comp="210" pin=9"/></net>

<net id="233"><net_src comp="189" pin="1"/><net_sink comp="210" pin=10"/></net>

<net id="238"><net_src comp="204" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="246"><net_src comp="76" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="253"><net_src comp="192" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="261"><net_src comp="210" pin="11"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {2 }
 - Input state : 
	Port: test_Pipeline_ARRAY_WRITE : mem | {}
	Port: test_Pipeline_ARRAY_WRITE : sext_ln82 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln71_1 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln72_1 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : out1_w_2 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln74 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln75 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln76 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln77 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln66_18 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln13 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		mem_addr : 1
		icmp_ln82 : 2
		add_ln82 : 2
		br_ln82 : 3
		tmp : 1
		store_ln82 : 3
	State 2
		write_ln84 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    mux   |          tmp_fu_210          |    0    |    49   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln82_fu_198       |    0    |    12   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln82_fu_204       |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |   zext_ln13_read_read_fu_80  |    0    |    0    |
|          | zext_ln66_18_read_read_fu_86 |    0    |    0    |
|          |   zext_ln77_read_read_fu_92  |    0    |    0    |
|          |   zext_ln76_read_read_fu_98  |    0    |    0    |
|   read   |  zext_ln75_read_read_fu_104  |    0    |    0    |
|          |  zext_ln74_read_read_fu_110  |    0    |    0    |
|          |   out1_w_2_read_read_fu_116  |    0    |    0    |
|          | zext_ln72_1_read_read_fu_122 |    0    |    0    |
|          | zext_ln71_1_read_read_fu_128 |    0    |    0    |
|          |  sext_ln82_read_read_fu_134  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln84_write_fu_140   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     zext_ln13_cast_fu_148    |    0    |    0    |
|          |   zext_ln66_18_cast_fu_152   |    0    |    0    |
|          |     zext_ln77_cast_fu_156    |    0    |    0    |
|          |     zext_ln76_cast_fu_160    |    0    |    0    |
|   zext   |     zext_ln75_cast_fu_164    |    0    |    0    |
|          |     zext_ln74_cast_fu_168    |    0    |    0    |
|          |    zext_ln72_1_cast_fu_172   |    0    |    0    |
|          |    zext_ln71_1_cast_fu_176   |    0    |    0    |
|          |       zext_ln84_fu_239       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln82_cast_fu_180    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    73   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_243   |    4   |
|mem_addr_reg_250|   64   |
|   tmp_reg_258  |   59   |
+----------------+--------+
|      Total     |   127  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   73   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   127  |    -   |
+-----------+--------+--------+
|   Total   |   127  |   73   |
+-----------+--------+--------+
