xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Apr 02, 2025 at 18:08:27 EDT
xmverilog
	../testbench/TopModule_tb.v
	+gui
	+access+r
	-timescale
	1ns/1ps
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.coeff_memory:v <0x47c5c120>
			streams:  74, words: 10050
		worklib.dsp_slice:v <0x34852afe>
			streams:   2, words:   793
		worklib.upsampler:v <0x1a505e48>
			streams:   4, words:  2102
		worklib.TopModule:v <0x06c6ce56>
			streams:   4, words:  1177
		worklib.TopModule_tb:v <0x757c1a54>
			streams:   8, words:  6552
		worklib.fir_filter:v <0x3dcc5e03>
			streams:   3, words:   423
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                76       6
		Resolved nets:           0       1
		Registers:             299      19
		Scalar wires:            5       -
		Vectored wires:        224       -
		Always blocks:          75       5
		Initial blocks:          6       6
		Cont. assignments:      75      77
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.TopModule_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm TopModule_tb.uut.clk TopModule_tb.uut.coeff_addr TopModule_tb.uut.coeff_data TopModule_tb.uut.coeff_write_enable TopModule_tb.uut.counter TopModule_tb.uut.data_in TopModule_tb.uut.data_out TopModule_tb.uut.data_out_valid TopModule_tb.uut.data_valid TopModule_tb.uut.input_data_buffer TopModule_tb.uut.rst_n TopModule_tb.uut.upsampled_data TopModule_tb.uut.upsampled_data_valid TopModule_tb.uut.upsampled_data_wire
Created probe 1
xcelium> run
Time =                    0, reset = 1, data_in = 0000, data_out = xxx, data_out_valid = x
Time =                40000, reset = 0, data_in = 0000, data_out = xxx, data_out_valid = x
Time =                60000, reset = 0, data_in = 0010, data_out = xxx, data_out_valid = x
Simulation complete via $finish(1) at time 1070 NS + 0
../testbench/TopModule_tb.v:47         $finish;
xcelium> ^C
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Apr 02, 2025 at 18:10:35 EDT  (total: 00:02:08)
