// Seed: 616485480
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  localparam id_3 = 1 + 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    input wire  _id_3,
    input uwire id_4
);
  parameter [id_3 : 1] id_6 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
program module_2 (
    output supply0 id_0,
    input  supply1 id_1,
    input  supply0 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endprogram
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_11;
  ;
  logic id_12;
  ;
  wire id_13;
  assign id_10[1] = id_8;
  assign id_10 = id_8;
endmodule
module module_4 #(
    parameter id_12 = 32'd51,
    parameter id_14 = 32'd28,
    parameter id_27 = 32'd26,
    parameter id_4  = 32'd23,
    parameter id_6  = 32'd84,
    parameter id_8  = 32'd72
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire _id_4;
  output reg id_3;
  output wire id_2;
  output wire id_1;
  localparam id_13 = 1;
  logic [(  id_8  ) : id_6] _id_14;
  ;
  wire [{  1  -  -1  ,  -1  ,  -1  } : -1] id_15;
  wire [-1 : -1] id_16;
  wire id_17 = id_13[id_14];
  wire  [  id_6  :  id_12  ]  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  _id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ;
  wire id_42;
  ;
  tri0 id_43 = 1;
  wire [~  id_27 : id_4] id_44;
  always @(id_6) id_3 <= -1;
  wire id_45;
  wire id_46;
  wire id_47;
  module_3 modCall_1 (
      id_45,
      id_5,
      id_16,
      id_45,
      id_30,
      id_36,
      id_32,
      id_21,
      id_29,
      id_13
  );
  wire id_48;
endmodule
