
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-214-generic) on Wed May 07 03:44:53 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project avg_pool 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top avg_pool 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 44405
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:10) in function 'avg_pool' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:10) in function 'avg_pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:10) in function 'avg_pool' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:10) in function 'avg_pool' completely with a factor of 7.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'avg_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avg_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'avg_pool' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('in_r_load_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/avg_pool/avg_pool_slow.cpp:13) on array 'in_r' due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 262, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avg_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'avg_pool' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'avg_pool' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avg_pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.238 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for avg_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for avg_pool.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 309.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.36 seconds. CPU system time: 0.92 seconds. Elapsed time: 7.54 seconds; current allocated memory: 41.027 MB.
INFO: [HLS 200-112] Total CPU user time: 8.74 seconds. Total CPU system time: 1.48 seconds. Total elapsed time: 20.68 seconds; peak allocated memory: 1.238 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 03:45:13 2025...
