<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/samd21/cpu.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_3afdddca265d692f4f1402715ed8ffea.html">samd21</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samd21_2cpu_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;periph_conf.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="init_8h.html">periph/init.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;{</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="comment">/* enable clocks for the power, sysctrl and gclk modules */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23c7d58108d99a089ce0824823e6b950">PM</a>-&gt;APBAMASK.reg = (<a class="code" href="group___s_a_m_d21___p_m.html#gad9efaec8fbf691e17a70eba7867a9119">PM_APBAMASK_PM</a> | <a class="code" href="group___s_a_m_d21___p_m.html#ga1991032645cbc3fa3d77ee1f3f18c0bb">PM_APBAMASK_SYSCTRL</a> |</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                        <a class="code" href="group___s_a_m_d21___p_m.html#ga1be238da26174607bfa77e5e7cc85c8e">PM_APBAMASK_GCLK</a>);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">/* adjust NVM wait states, see table 42.30 (p. 1070) in the datasheet */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if (CLOCK_CORECLOCK &gt; 24000000)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23c7d58108d99a089ce0824823e6b950">PM</a>-&gt;APBAMASK.reg |= <a class="code" href="group___s_a_m_d21___p_m.html#ga5f9aada26e0cfed535a02d7340874487">PM_AHBMASK_NVMCTRL</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gad18608913d3d6e423f3a79d84348910a">NVMCTRL</a>-&gt;CTRLB.reg |= <a class="code" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5b3f59c294e4c40249e9b361cb580e6f">NVMCTRL_CTRLB_RWS</a>(1);</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23c7d58108d99a089ce0824823e6b950">PM</a>-&gt;APBAMASK.reg &amp;= ~<a class="code" href="group___s_a_m_d21___p_m.html#ga5f9aada26e0cfed535a02d7340874487">PM_AHBMASK_NVMCTRL</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">/* configure internal 8MHz oscillator to run without prescaler */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;OSC8M.bit.PRESC = 0;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;OSC8M.bit.ONDEMAND = 1;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;OSC8M.bit.RUNSTDBY = 0;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;OSC8M.bit.ENABLE = 1;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;PCLKSR.reg &amp; <a class="code" href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga063723c39bfd90de5f674a4cace292ef">SYSCTRL_PCLKSR_OSC8MRDY</a>)) {}</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if CLOCK_USE_PLL</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">/* reset the GCLK module so it is in a known state */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;CTRL.reg = <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga279d0e7833263a0907ddf09e3600df70">GCLK_CTRL_SWRST</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;STATUS.reg &amp; <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga9e593aac5e38d17fcb837662afa6f6f6">GCLK_STATUS_SYNCBUSY</a>) {}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">/* setup generic clock 1 to feed DPLL with 1MHz */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENDIV.reg = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga030bddfec3401b61cabd3fd51b98624d">GCLK_GENDIV_DIV</a>(8) |</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                        <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga121c30a908238bacb3fefa4e5b301aa5">GCLK_GENDIV_ID</a>(1));</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENCTRL.reg = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#gaaff89a081b47174a1ebf7893d638d911">GCLK_GENCTRL_GENEN</a> |</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga53a17a2e7173521f90740b1f632c7863">GCLK_GENCTRL_SRC_OSC8M</a> |</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gacd482b8619c8d7d70d181e958bea77cb">GCLK_GENCTRL_ID</a>(1));</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;CLKCTRL.reg = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga78548c9373fc66d3d48155222c508728">GCLK_CLKCTRL_GEN</a>(1) |</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga6ca62f336958b605840843748ae83806">GCLK_CLKCTRL_ID</a>(1) |</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gaf59d41452f57905af7c54ef67d5e5349">GCLK_CLKCTRL_CLKEN</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;STATUS.reg &amp; <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga9e593aac5e38d17fcb837662afa6f6f6">GCLK_STATUS_SYNCBUSY</a>) {}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">/* enable PLL */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;DPLLRATIO.reg = (<a class="code" href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga1c5b12f6409f9d10f2451d6cdf116065">SYSCTRL_DPLLRATIO_LDR</a>(<a class="code" href="boards_2arduino-due_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">CLOCK_PLL_MUL</a>));</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;DPLLCTRLB.reg = (<a class="code" href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga48172f2b503ebf47cb2050be5a8d57cf">SYSCTRL_DPLLCTRLB_REFCLK_GCLK</a>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;DPLLCTRLA.reg = (<a class="code" href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga06e90c966dd32b2e344b2a104ea673e2">SYSCTRL_DPLLCTRLA_ENABLE</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">while</span>(!(<a class="code" href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a>-&gt;DPLLSTATUS.reg &amp;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;           (<a class="code" href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga78be53741739614ed674021d1bb59bd4">SYSCTRL_DPLLSTATUS_CLKRDY</a> | <a class="code" href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga62eabd629ae3139285dc945cbccb5c6e">SYSCTRL_DPLLSTATUS_LOCK</a>))) {}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">/* select the PLL as source for clock generator 0 (CPU core clock) */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENDIV.reg =  (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga030bddfec3401b61cabd3fd51b98624d">GCLK_GENDIV_DIV</a>(<a class="code" href="boards_2arduino-due_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">CLOCK_PLL_DIV</a>) |</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                        <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga121c30a908238bacb3fefa4e5b301aa5">GCLK_GENDIV_ID</a>(0));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENCTRL.reg = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#gaaff89a081b47174a1ebf7893d638d911">GCLK_GENCTRL_GENEN</a> |</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gad4a5c9ae337e9e8572d765dc77310ea7">GCLK_GENCTRL_SRC_FDPLL</a> |</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gacd482b8619c8d7d70d181e958bea77cb">GCLK_GENCTRL_ID</a>(0));</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* do not use PLL, use internal 8MHz oscillator directly */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENDIV.reg =  (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga030bddfec3401b61cabd3fd51b98624d">GCLK_GENDIV_DIV</a>(CLOCK_DIV) |</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                        <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga121c30a908238bacb3fefa4e5b301aa5">GCLK_GENDIV_ID</a>(0));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENCTRL.reg = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#gaaff89a081b47174a1ebf7893d638d911">GCLK_GENCTRL_GENEN</a> |</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga53a17a2e7173521f90740b1f632c7863">GCLK_GENCTRL_SRC_OSC8M</a> |</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                         <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gacd482b8619c8d7d70d181e958bea77cb">GCLK_GENCTRL_ID</a>(0));</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">/* make sure we synchronize clock generator 0 before we go on */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;STATUS.reg &amp; <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga9e593aac5e38d17fcb837662afa6f6f6">GCLK_STATUS_SYNCBUSY</a>) {}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/* Setup Clock generator 2 with divider 1 (32.768kHz) */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENDIV.reg  = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga121c30a908238bacb3fefa4e5b301aa5">GCLK_GENDIV_ID</a>(2)  | <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga030bddfec3401b61cabd3fd51b98624d">GCLK_GENDIV_DIV</a>(0));</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;GENCTRL.reg = (<a class="code" href="group___s_a_m_d21___g_c_l_k.html#gacd482b8619c8d7d70d181e958bea77cb">GCLK_GENCTRL_ID</a>(2) | <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gaaff89a081b47174a1ebf7893d638d911">GCLK_GENCTRL_GENEN</a> |</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga892b6d79b97157d48d189804f91df4fa">GCLK_GENCTRL_RUNSTDBY</a> |</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gaeefd6f0d9789f9f1c1ee07d1a256f93c">GCLK_GENCTRL_SRC_OSCULP32K</a>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;STATUS.bit.SYNCBUSY) {}</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">/* redirect all peripherals to a disabled clock generator (7) by default */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> = 0x3; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> &lt;= 0x22; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>++) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;CLKCTRL.reg = ( <a class="code" href="group___s_a_m_d21___g_c_l_k.html#ga6ca62f336958b605840843748ae83806">GCLK_CLKCTRL_ID</a>(<a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>) | <a class="code" href="group___s_a_m_d21___g_c_l_k.html#gae42e43dfe46961959902cb893ce69121">GCLK_CLKCTRL_GEN_GCLK7</a> );</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordflow">while</span> (<a class="code" href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a>-&gt;STATUS.bit.SYNCBUSY) {}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">  103</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">/* disable the watchdog timer */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="cc26x0__wdt_8h.html#a9646f603341e1ee220bf5d9948f05cb0">WDT</a>-&gt;CTRL.bit.ENABLE = 0;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">/* initialize the Cortex-M core */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a>();</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">/* Initialise clock sources and generic clocks */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">/* trigger static peripheral initialization */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a>();</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div><div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga78548c9373fc66d3d48155222c508728"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga78548c9373fc66d3d48155222c508728">GCLK_CLKCTRL_GEN</a></div><div class="ttdeci">#define GCLK_CLKCTRL_GEN(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00192">gclk.h:192</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_ga23c7d58108d99a089ce0824823e6b950"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#ga23c7d58108d99a089ce0824823e6b950">PM</a></div><div class="ttdeci">#define PM</div><div class="ttdoc">(PM) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00466">samd21e15a.h:466</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_gad18608913d3d6e423f3a79d84348910a"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#gad18608913d3d6e423f3a79d84348910a">NVMCTRL</a></div><div class="ttdeci">#define NVMCTRL</div><div class="ttdoc">(NVMCTRL) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00449">samd21e15a.h:449</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga121c30a908238bacb3fefa4e5b301aa5"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga121c30a908238bacb3fefa4e5b301aa5">GCLK_GENDIV_ID</a></div><div class="ttdeci">#define GCLK_GENDIV_ID(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00294">gclk.h:294</a></div></div>
<div class="ttc" id="init_8h_html"><div class="ttname"><a href="init_8h.html">init.h</a></div><div class="ttdoc">Common peripheral driver initialization interface. </div></div>
<div class="ttc" id="boards_2arduino-due_2include_2periph__conf_8h_html_a902a38d6dfe9bc80271132ace0d1ca69"><div class="ttname"><a href="boards_2arduino-due_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">CLOCK_PLL_MUL</a></div><div class="ttdeci">#define CLOCK_PLL_MUL</div><div class="ttdef"><b>Definition:</b> <a href="boards_2arduino-due_2include_2periph__conf_8h_source.html#l00043">periph_conf.h:43</a></div></div>
<div class="ttc" id="group___s_a_m_d21___p_m_html_gad9efaec8fbf691e17a70eba7867a9119"><div class="ttname"><a href="group___s_a_m_d21___p_m.html#gad9efaec8fbf691e17a70eba7867a9119">PM_APBAMASK_PM</a></div><div class="ttdeci">#define PM_APBAMASK_PM</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00313">pm.h:313</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_gacd482b8619c8d7d70d181e958bea77cb"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#gacd482b8619c8d7d70d181e958bea77cb">GCLK_GENCTRL_ID</a></div><div class="ttdeci">#define GCLK_GENCTRL_ID(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00240">gclk.h:240</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_gad4a5c9ae337e9e8572d765dc77310ea7"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#gad4a5c9ae337e9e8572d765dc77310ea7">GCLK_GENCTRL_SRC_FDPLL</a></div><div class="ttdeci">#define GCLK_GENCTRL_SRC_FDPLL</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00261">gclk.h:261</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga030bddfec3401b61cabd3fd51b98624d"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga030bddfec3401b61cabd3fd51b98624d">GCLK_GENDIV_DIV</a></div><div class="ttdeci">#define GCLK_GENDIV_DIV(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00297">gclk.h:297</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga892b6d79b97157d48d189804f91df4fa"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga892b6d79b97157d48d189804f91df4fa">GCLK_GENCTRL_RUNSTDBY</a></div><div class="ttdeci">#define GCLK_GENCTRL_RUNSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00273">gclk.h:273</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_gaaff89a081b47174a1ebf7893d638d911"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#gaaff89a081b47174a1ebf7893d638d911">GCLK_GENCTRL_GENEN</a></div><div class="ttdeci">#define GCLK_GENCTRL_GENEN</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00263">gclk.h:263</a></div></div>
<div class="ttc" id="lpc11u34_2cpu_8c_html_a77a5156421b30155252c84627925814b"><div class="ttname"><a href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a></div><div class="ttdeci">void clk_init(void)</div><div class="ttdoc">Initialize the CPU clock. </div><div class="ttdef"><b>Definition:</b> <a href="lpc11u34_2cpu_8c_source.html#l00039">cpu.c:39</a></div></div>
<div class="ttc" id="group___s_a_m_d21___s_y_s_c_t_r_l_html_ga063723c39bfd90de5f674a4cace292ef"><div class="ttname"><a href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga063723c39bfd90de5f674a4cace292ef">SYSCTRL_PCLKSR_OSC8MRDY</a></div><div class="ttdeci">#define SYSCTRL_PCLKSR_OSC8MRDY</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2sysctrl_8h_source.html#l00278">sysctrl.h:278</a></div></div>
<div class="ttc" id="group___s_a_m_d21___n_v_m_c_t_r_l_html_ga5b3f59c294e4c40249e9b361cb580e6f"><div class="ttname"><a href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5b3f59c294e4c40249e9b361cb580e6f">NVMCTRL_CTRLB_RWS</a></div><div class="ttdeci">#define NVMCTRL_CTRLB_RWS(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2nvmctrl_8h_source.html#l00137">nvmctrl.h:137</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga9e593aac5e38d17fcb837662afa6f6f6"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga9e593aac5e38d17fcb837662afa6f6f6">GCLK_STATUS_SYNCBUSY</a></div><div class="ttdeci">#define GCLK_STATUS_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00092">gclk.h:92</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_gaf94c5196d5506d0a34a0938d9bdb480f"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#gaf94c5196d5506d0a34a0938d9bdb480f">SYSCTRL</a></div><div class="ttdeci">#define SYSCTRL</div><div class="ttdoc">(SYSCTRL) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00490">samd21e15a.h:490</a></div></div>
<div class="ttc" id="pll__freq_8m_html_a6f6ccfcf58b31cb6412107d9d5281426"><div class="ttname"><a href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="pll__freq_8m_source.html#l00005">pll_freq.m:5</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_ga23f9186cfd6ee5e60c8485315183271f"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#ga23f9186cfd6ee5e60c8485315183271f">GCLK</a></div><div class="ttdeci">#define GCLK</div><div class="ttdoc">(GCLK) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00433">samd21e15a.h:433</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga279d0e7833263a0907ddf09e3600df70"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga279d0e7833263a0907ddf09e3600df70">GCLK_CTRL_SWRST</a></div><div class="ttdeci">#define GCLK_CTRL_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00074">gclk.h:74</a></div></div>
<div class="ttc" id="group___s_a_m_d21___p_m_html_ga1be238da26174607bfa77e5e7cc85c8e"><div class="ttname"><a href="group___s_a_m_d21___p_m.html#ga1be238da26174607bfa77e5e7cc85c8e">PM_APBAMASK_GCLK</a></div><div class="ttdeci">#define PM_APBAMASK_GCLK</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00317">pm.h:317</a></div></div>
<div class="ttc" id="group___s_a_m_d21___p_m_html_ga5f9aada26e0cfed535a02d7340874487"><div class="ttname"><a href="group___s_a_m_d21___p_m.html#ga5f9aada26e0cfed535a02d7340874487">PM_AHBMASK_NVMCTRL</a></div><div class="ttdeci">#define PM_AHBMASK_NVMCTRL</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00283">pm.h:283</a></div></div>
<div class="ttc" id="group__drivers__periph__init_html_ga2cd4bdd061501508fe71aa672f690e81"><div class="ttname"><a href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a></div><div class="ttdeci">void periph_init(void)</div><div class="ttdoc">Common peripheral initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="init_8c_source.html#l00023">init.c:23</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_gae42e43dfe46961959902cb893ce69121"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#gae42e43dfe46961959902cb893ce69121">GCLK_CLKCTRL_GEN_GCLK7</a></div><div class="ttdeci">#define GCLK_CLKCTRL_GEN_GCLK7</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00208">gclk.h:208</a></div></div>
<div class="ttc" id="cc26x0__wdt_8h_html_a9646f603341e1ee220bf5d9948f05cb0"><div class="ttname"><a href="cc26x0__wdt_8h.html#a9646f603341e1ee220bf5d9948f05cb0">WDT</a></div><div class="ttdeci">#define WDT</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__wdt_8h_source.html#l00048">cc26x0_wdt.h:48</a></div></div>
<div class="ttc" id="group___s_a_m_d21___s_y_s_c_t_r_l_html_ga06e90c966dd32b2e344b2a104ea673e2"><div class="ttname"><a href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga06e90c966dd32b2e344b2a104ea673e2">SYSCTRL_DPLLCTRLA_ENABLE</a></div><div class="ttdeci">#define SYSCTRL_DPLLCTRLA_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2sysctrl_8h_source.html#l00790">sysctrl.h:790</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga560ad8614ae03841a10b489f4370bc51"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a></div><div class="ttdeci">void cpu_init(void)</div><div class="ttdoc">Initialize the CPU, set IRQ priorities. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2cpu_8c_source.html#l00026">cpu.c:26</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_gaf59d41452f57905af7c54ef67d5e5349"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#gaf59d41452f57905af7c54ef67d5e5349">GCLK_CLKCTRL_CLKEN</a></div><div class="ttdeci">#define GCLK_CLKCTRL_CLKEN</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00210">gclk.h:210</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga618ef3d6a7eede1d913eff0873ff9012"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a></div><div class="ttdeci">void cortexm_init(void)</div><div class="ttdoc">Initialize Cortex-M specific core parts of the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00029">cortexm_init.c:29</a></div></div>
<div class="ttc" id="group___s_a_m_d21___s_y_s_c_t_r_l_html_ga1c5b12f6409f9d10f2451d6cdf116065"><div class="ttname"><a href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga1c5b12f6409f9d10f2451d6cdf116065">SYSCTRL_DPLLRATIO_LDR</a></div><div class="ttdeci">#define SYSCTRL_DPLLRATIO_LDR(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2sysctrl_8h_source.html#l00815">sysctrl.h:815</a></div></div>
<div class="ttc" id="group___s_a_m_d21___s_y_s_c_t_r_l_html_ga62eabd629ae3139285dc945cbccb5c6e"><div class="ttname"><a href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga62eabd629ae3139285dc945cbccb5c6e">SYSCTRL_DPLLSTATUS_LOCK</a></div><div class="ttdeci">#define SYSCTRL_DPLLSTATUS_LOCK</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2sysctrl_8h_source.html#l00906">sysctrl.h:906</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga53a17a2e7173521f90740b1f632c7863"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga53a17a2e7173521f90740b1f632c7863">GCLK_GENCTRL_SRC_OSC8M</a></div><div class="ttdeci">#define GCLK_GENCTRL_SRC_OSC8M</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00259">gclk.h:259</a></div></div>
<div class="ttc" id="group___s_a_m_d21___p_m_html_ga1991032645cbc3fa3d77ee1f3f18c0bb"><div class="ttname"><a href="group___s_a_m_d21___p_m.html#ga1991032645cbc3fa3d77ee1f3f18c0bb">PM_APBAMASK_SYSCTRL</a></div><div class="ttdeci">#define PM_APBAMASK_SYSCTRL</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00315">pm.h:315</a></div></div>
<div class="ttc" id="group___s_a_m_d21___s_y_s_c_t_r_l_html_ga48172f2b503ebf47cb2050be5a8d57cf"><div class="ttname"><a href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga48172f2b503ebf47cb2050be5a8d57cf">SYSCTRL_DPLLCTRLB_REFCLK_GCLK</a></div><div class="ttdeci">#define SYSCTRL_DPLLCTRLB_REFCLK_GCLK</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2sysctrl_8h_source.html#l00867">sysctrl.h:867</a></div></div>
<div class="ttc" id="boards_2arduino-due_2include_2periph__conf_8h_html_ad7c20feb5ba29cd3c6479fa74db3bbb0"><div class="ttname"><a href="boards_2arduino-due_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">CLOCK_PLL_DIV</a></div><div class="ttdeci">#define CLOCK_PLL_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2arduino-due_2include_2periph__conf_8h_source.html#l00044">periph_conf.h:44</a></div></div>
<div class="ttc" id="group___s_a_m_d21___s_y_s_c_t_r_l_html_ga78be53741739614ed674021d1bb59bd4"><div class="ttname"><a href="group___s_a_m_d21___s_y_s_c_t_r_l.html#ga78be53741739614ed674021d1bb59bd4">SYSCTRL_DPLLSTATUS_CLKRDY</a></div><div class="ttdeci">#define SYSCTRL_DPLLSTATUS_CLKRDY</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2sysctrl_8h_source.html#l00908">sysctrl.h:908</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_gaeefd6f0d9789f9f1c1ee07d1a256f93c"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#gaeefd6f0d9789f9f1c1ee07d1a256f93c">GCLK_GENCTRL_SRC_OSCULP32K</a></div><div class="ttdeci">#define GCLK_GENCTRL_SRC_OSCULP32K</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00256">gclk.h:256</a></div></div>
<div class="ttc" id="group___s_a_m_d21___g_c_l_k_html_ga6ca62f336958b605840843748ae83806"><div class="ttname"><a href="group___s_a_m_d21___g_c_l_k.html#ga6ca62f336958b605840843748ae83806">GCLK_CLKCTRL_ID</a></div><div class="ttdeci">#define GCLK_CLKCTRL_ID(value)</div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2gclk_8h_source.html#l00115">gclk.h:115</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
