---
layout: post
title:  "[STM32F407G-DISC1] 5. MCU Bus Interface"
date:   2020-02-05
categories: ARM ST
---

이 포스팅은 `STM32F407G-DISC1을 활용한` 포스팅임을 알려드립니다.

---
### MCU Bus Interface (STM32F407X)

ARM Cortex Bus의 종류는 크게 3가지로 분류된다
1. D-BUS : Data
2. I-BUS : Instruction
3. S-BUS : System

![01](https://drive.google.com/uc?id=1_nGgOzZdvL48oGSBuW7wqf5KFx3a0qpp)

그리고 각 인터페이스는 Flash의 정해진 메모리 영역 안에서만 동작한다. [ARM M4 Technical Manual](https://static.docs.arm.com/100166/0001/arm_cortexm4_processor_trm_100166_0001_00_en.pdf)을 참고하도록 한다

![02](https://drive.google.com/uc?id=1YGXzYtOmcNLra_PzAkijPtUTFqJA6Kym)

1. Instruction fetches from Code memory space, 0x00000000 to 0x1FFFFFFC, are performed over the 32-bit AHB-Lite bus.

2. Data and debug accesses to Code memory space, 0x00000000 to 0x1FFFFFFF, are performed over the 32-bit AHB-Lite bus.

3. But Outside, Instruction fetches and data and debug accesses to address ranges 0x20000000 to 0xDFFFFFFF and 0xE0100000 to 0xFFFFFFFF are performed over the 32-bit AHB-Lite bus.

Flash Memory는 메모리 맵상 0x0800_0000이 base addr이다. 따라서 Instruction은 0x0000_0000 ~ 0x1FFF_FFFC에 존재하므로 I-BUS를 읽을 것이다. 그리고 Read-Only Data 또한 0x0000_0000 ~ 0x1FFF_FFFF에 존재하므로 D-BUS로 읽을 것이다.

하지만 SRAM 혹은 Peripheral 영역은 메모리 맵 상으로 0x2000_0000 이상이므로 S-BUS 인터페이스로 읽어진다. 따라서 이는 AHB, APB로 버스 속도 기준으로 나눠지게 된다

![03](https://drive.google.com/uc?id=1wS8aCY5TgiGzQ_hXc6xRj2xVcd54zZ4r)

---
### Q&A

1. Is it true that, System Bus is not connected to FLASH?

    Yes. FLASH의 base addr은 0x0800_0000이다

    ![04](https://drive.google.com/uc?id=1lTVyiCIafXoAidQWENUEBm5uus4h73VN)


2. Processor can fetch instruction from SRAM over i-code bus T/F?

    No. SRAM의 base addr은 0x2000_0000이다

    ![05](https://drive.google.com/uc?id=13w3bPbnz6lcxi6i8gchrc39iGCCYGG5k)


3. System Bus can operate at the speed up to 168MHz
    Yes. AHB1 ans AHB2 Bus operate up to 168MHz speed

    ![06](https://drive.google.com/uc?id=1cB0SeRiFkocaePSy7PLGfOAbKgiCfBPM)


4. SRAM are connected to System Bus T/F?

    Yes. 2번에서 알 수 있다


5. APB1 bus can operate at the speed up to 168MHz

    No. AHB버스다


6. Processor can fetch instruction as well as data simultaneously from SRAM T/F?

    No. 왜냐하면 SRAM은 System Bus와 연결되어 있는데 System Bus는 data, instruction을 모두 관리하기 때문에 동시는 불가능하다


7. Processor can fetch instruction as well as data simultaneously from FLASH T/F?

    Yes. 왜냐하면 FLASH는 I-BUS, D-BUS를 모두 가지고 있기 때문에 가능하다


8. What is the Max, HCLK clock value of MCU?

    AHB Bus의 Clock을 말한다. 따라서 AHB의 Max Frequency인 168MHz다


9. What is the Max, P1CLK clock value of MCU?

    APB1 Bus의 Clock을 말한다. 따라서 APB1의 Max Frequency인 42MHz다


10. What is the Max, P2CLK clock value of MCU?

    APB2 Bus의 Clock을 말한다. 따라서 APB2의 Max Frequency인 84MHz다

    ![07](https://drive.google.com/uc?id=1tD4MWQoEK4ahVBuh22dJMrDB2M0K-yJ9)


11. GPIOs and Processor communicate over AHB1 bus T/F?

    Yes

    ![08](https://drive.google.com/uc?id=1nuqR8dbx-8SQGCD3Bf7o3Aa3z73yGHaa)


12. USB OTG and Processor communicate over AHB2 bus T/F?

    Yes

    ![09](https://drive.google.com/uc?id=1VR7ht2OP3uGx1nzL-SLDol7TN4inHH3F)


13. USB OTG and GPIOs can communicate to Processor concurrently or simultaneously? T/F?

    No. 같은 System Bus에 있다


14. Processor can talk to flash memory and SRAM simultaneously T/F?

    Yes. FLASH는 IBUS, DBUS 그리고 SRAM은 SBUS다

---
### Bus Matrix

다음 [링크](https://www.st.com/content/ccc/resource/technical/document/application_note/27/46/7c/ea/2d/91/40/a9/DM00046011.pdf/files/DM00046011.pdf/jcr:content/translations/en.DM00046011.pdf)를 열어 17페이지를 확인하면 Bus Matrix를 확인할 수 있다. Master와 Slave간에 연결된 버스를 확인할 수 있다

![10](https://drive.google.com/uc?id=1x0qY_qLN2_amgC5FYbgwu9ZZSs0oCeS3)
