INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sources_1/new/and_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sim_1/new/clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sim_1/new/monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sources_1/new/or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sim_1/new/tpg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/simple_gates/simple_gates.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
