#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Oct 14 13:36:01 2020
# Process ID: 9404
# Current directory: C:/Users/aajos/Documents/GitHub/Lab07/Lab07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11604 C:\Users\aajos\Documents\GitHub\Lab07\Lab07\Lab07.xpr
# Log file: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/vivado.log
# Journal file: C:/Users/aajos/Documents/GitHub/Lab07/Lab07\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/abby_joseph1/Documents/GitHub/Lab07/Lab07' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1', nor could it be found using path 'C:/Users/abby_joseph1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1199.355 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD6b_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj BCD6b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD6b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tens' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD6b_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD6b_test_behav xil_defaultlib.BCD6b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD6b_test_behav xil_defaultlib.BCD6b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD6b
Compiling module xil_defaultlib.BCD6b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD6b_test_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim/xsim.dir/BCD6b_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim/xsim.dir/BCD6b_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 14 13:37:57 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 14 13:37:57 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1199.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD6b_test_behav -key {Behavioral:sim_2:Functional:BCD6b_test} -tclbatch {BCD6b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD6b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 320 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD6b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1199.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.355 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD6b_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj BCD6b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD6b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tens' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD6b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD6b_test_behav xil_defaultlib.BCD6b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD6b_test_behav xil_defaultlib.BCD6b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD6b
Compiling module xil_defaultlib.BCD6b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD6b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD6b_test_behav -key {Behavioral:sim_2:Functional:BCD6b_test} -tclbatch {BCD6b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD6b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 640 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD6b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_3 ]
set_property top BCD11b_test [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim/xsim.dir/BCD11b_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim/xsim.dir/BCD11b_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 14 13:47:24 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 14 13:47:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1199.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1199.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.355 ; gain = 0.000
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv:40]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv:40]
ERROR: [VRFC 10-2865] module 'BCD11b_test' ignored due to previous errors [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.375 ; gain = 0.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.375 ; gain = 0.000
add_bp {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} 105
remove_bps -file {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} -line 105
add_bp {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} 105
remove_bps -file {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} -line 105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:33]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:32]
INFO: [VRFC 10-2458] undeclared symbol C14_out, assumed default net type wire [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:104]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'modnum' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:104]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'num' [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
WARNING: [VRFC 10-3676] redeclaration of ansi port 'thousands' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/sseg1_BCD.sv w ]
add_files C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/sseg1_BCD.sv
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/aajos/Documents/GitHub/Lab06/sseg_decoder.sv C:/Users/aajos/Documents/GitHub/Lab06/sseg1.sv C:/Users/aajos/Documents/GitHub/Lab06/mux2_4b.sv}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/aajos/Documents/GitHub/Lab07/Basys3.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 21:40:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/synth_1/runme.log
[Wed Oct 14 21:40:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 21:44:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 21:47:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
add_files -norecurse C:/Users/aajos/Documents/GitHub/Lab06/sseg1.sv
WARNING: [filemgmt 56-12] File 'C:/Users/aajos/Documents/GitHub/Lab06/sseg1.sv' cannot be added to the project because it already exists in the project, skipping this file
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 21:53:08 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD11b_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj BCD11b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD11b_test_behav xil_defaultlib.BCD11b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.BCD11b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD11b_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD11b_test_behav -key {Behavioral:sim_3:Functional:BCD11b_test} -tclbatch {BCD11b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD11b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b_test.sv" Line 43
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD11b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.375 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 21:59:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.375 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 22:03:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 14 22:46:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'BCD6b_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj BCD6b_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD6b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD6b_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
"xelab -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD6b_test_behav xil_defaultlib.BCD6b_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 40935c865c2c46d89270689a18976eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD6b_test_behav xil_defaultlib.BCD6b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD6b
Compiling module xil_defaultlib.BCD6b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD6b_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCD6b_test_behav -key {Behavioral:sim_2:Functional:BCD6b_test} -tclbatch {BCD6b_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source BCD6b_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 640 ns : File "C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD6b_test.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCD6b_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.375 ; gain = 0.000
