
;; Function ILI9341_SetAddress (ILI9341_SetAddress, funcdef_no=332, decl_uid=9997, cgraph_uid=336, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 122: def dominates all uses has unique first use
Reg 115: def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120: local to bb 4 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 115 not local to one basic block
Ignoring reg 120 with equiv init insn
Reg 122 not local to one basic block
Found def insn 63 for 123 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 60 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r122,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a3(r123,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a4(r122,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a5(r115,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a6(r122,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 31(l0): point = 0
   Insn 27(l0): point = 2
   Insn 21(l0): point = 4
   Insn 25(l0): point = 6
   Insn 2(l0): point = 9
   Insn 60(l0): point = 11
   Insn 63(l0): point = 13
   Insn 17(l1): point = 16
   Insn 16(l1): point = 18
   Insn 12(l1): point = 20
 a0(r120): [3..6]
 a1(r114): [3..4]
 a2(r115): [5..9]
 a3(r123): [10..13]
 a4(r122): [9..11]
 a5(r115): [16..22]
 a6(r122): [16..22]
 a7(r119): [19..20]
      Moving ranges of a6r122 to a4r122:  [16..22]
 Rebuilding regno allocno list for 119
      Moving ranges of a5r115 to a2r115:  [16..22]
Compressing live ranges: from 23 to 9 - 39%
Ranges after the compression:
 a0(r120): [0..3]
 a1(r114): [0..1]
 a2(r115): [7..8] [2..4]
 a3(r123): [5..6]
 a4(r122): [4..8]
 a7(r119): [7..8]
+++Allocating 48 bytes for conflict table (uncompressed size 64)
;; a0(r120,l0) conflicts: a1(r114,l0) a2(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r115,l0) conflicts: a0(r120,l0) a4(r122,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r123,l0) conflicts: a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a2(r115,l0) a3(r123,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r119,l0) conflicts: a2(r115,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r115)<->a3(r123)@110:move
  pref0:a3(r123)<-hr0@220
  regions=2, blocks=5, points=9
    allocnos=8 (big 0), copies=1, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r120 1r114 2r115 3r123 4r122 7r119
    modified regnos: 114 115 119 120 122 123
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@88160
      Allocno a0r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a4r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a2r115-a3r123 (freq=110):
        Result (freq=440): a2r115(220) a3r123(220)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a3(r123,l0)(cost 0)
      Pushing a2(r115,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a7(r119,l0)(cost 0)
      Popping a7(r119,l0)  -- assign reg 3
      Popping a4(r122,l0)  -- assign reg 2
      Popping a2(r115,l0)  -- assign reg 0
      Popping a3(r123,l0)  -- assign reg 0
      Popping a0(r120,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 2
Disposition:
    1:r114 l0     2    2:r115 l0     0    7:r119 l0     3    0:r120 l0     3
    4:r122 l0     2    3:r123 l0     0
New iteration of spill/restore move
+++Costs: overall -3080, reg -3080, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SetAddress

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 56{32d,24u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 63 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 63 6 60 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 60 63 2 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 2 60 15 2 (set (reg/v/f:SI 115 [ address ])
        (reg:SI 123)) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(code_label 15 2 7 3 2 (nil) [1 uses])
(note 7 15 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 14 7 8 3 NOTE_INSN_DELETED)
(debug_insn 8 14 9 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 9 8 12 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 12 9 16 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 12 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 15)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 20 19 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(insn 25 20 21 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 21 25 22 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 115 [ address ]) [1 *address_4(D)+0 S2 A16]))) "../System/lcd_ili9341.c":92:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ address ])
        (nil)))
(debug_insn 22 21 23 4 (var_location:HI address (subreg:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 24 23 27 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 27 24 28 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 28 27 29 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 64 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(note 64 32 0 NOTE_INSN_DELETED)

;; Function ILI9341_SendData (ILI9341_SendData, funcdef_no=333, decl_uid=10000, cgraph_uid=337, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;;
;; Loop 2
;;  header 13, latch 18
;;  depth 1, outer 0
;;  nodes: 13 18 17 16 15 14
;;
;; Loop 3
;;  header 16, latch 16
;;  depth 2, outer 2
;;  nodes: 16
;;
;; Loop 1
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;; 2 succs { 5 3 }
;; 3 succs { 4 8 }
;; 4 succs { 20 }
;; 5 succs { 5 6 }
;; 6 succs { 7 3 }
;; 7 succs { 20 }
;; 8 succs { 9 11 }
;; 9 succs { 12 10 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 16 }
;; 15 succs { 16 }
;; 16 succs { 16 17 }
;; 17 succs { 20 18 }
;; 18 succs { 13 19 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 157: local to bb 2 def dominates all uses has unique first use
Ignoring reg 127, has equiv memory
Reg 158: local to bb 2 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 135 uninteresting
Reg 137 uninteresting
Reg 159 uninteresting
Reg 117 uninteresting
Reg 155: def dominates all uses has unique first use
Reg 156: def dominates all uses has unique first use
Reg 147 uninteresting
Reg 160 uninteresting
Reg 155 not local to one basic block
Reg 156 not local to one basic block
Found def insn 196 for 157 to be not moveable
Found def insn 197 for 158 to be not moveable
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;;
;; Loop 2
;;  header 13, latch 18
;;  depth 1, outer 0
;;  nodes: 13 18 17 16 15 14
;;
;; Loop 3
;;  header 16, latch 16
;;  depth 2, outer 2
;;  nodes: 16
;;
;; Loop 1
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;; 2 succs { 5 3 }
;; 3 succs { 4 8 }
;; 4 succs { 20 }
;; 5 succs { 5 6 }
;; 6 succs { 7 3 }
;; 7 succs { 20 }
;; 8 succs { 9 11 }
;; 9 succs { 12 10 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 16 }
;; 15 succs { 16 }
;; 16 succs { 16 17 }
;; 17 succs { 20 18 }
;; 18 succs { 13 19 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 127: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 129 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 131 (nil))

Pass 1 for finding pseudo/allocno costs

    r160: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a25 (r156,l3) best ALL_REGS, allocno ALL_REGS
    a17 (r156,l2) best GENERAL_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    a24 (r155,l3) best ALL_REGS, allocno ALL_REGS
    a16 (r155,l2) best GENERAL_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r153,l1) best GENERAL_REGS, allocno GENERAL_REGS
    a23 (r153,l3) best GENERAL_REGS, allocno GENERAL_REGS
    a15 (r153,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r125,l1) best GENERAL_REGS, allocno GENERAL_REGS
    a22 (r125,l3) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r123,l0) costs: GENERAL_REGS:46,46 VFP_D0_D7_REGS:1020,1020 VFP_LO_REGS:1020,1020 ALL_REGS:675,675 MEM:680,680
  a1(r125,l0) costs: LO_REGS:0,0 HI_REGS:0,208 CALLER_SAVE_REGS:0,208 EVEN_REG:0,208 GENERAL_REGS:0,208 VFP_D0_D7_REGS:600,9270 VFP_LO_REGS:600,9270 ALL_REGS:600,9270 MEM:400,6180
  a2(r156,l0) costs: LO_REGS:0,220 HI_REGS:22,462 CALLER_SAVE_REGS:22,462 EVEN_REG:22,462 GENERAL_REGS:22,242 VFP_D0_D7_REGS:165,3465 VFP_LO_REGS:165,3465 ALL_REGS:165,1815 MEM:110,2310
  a3(r155,l0) costs: LO_REGS:0,220 HI_REGS:22,462 CALLER_SAVE_REGS:22,462 EVEN_REG:22,462 GENERAL_REGS:22,242 VFP_D0_D7_REGS:165,3465 VFP_LO_REGS:165,3465 ALL_REGS:165,1815 MEM:110,2310
  a4(r124,l0) costs: GENERAL_REGS:0,220 VFP_D0_D7_REGS:345,6765 VFP_LO_REGS:345,6765 ALL_REGS:345,5115 MEM:230,4510
  a5(r153,l0) costs: LO_REGS:0,0 HI_REGS:46,46 CALLER_SAVE_REGS:46,46 EVEN_REG:46,46 GENERAL_REGS:46,46 VFP_D0_D7_REGS:1680,18735 VFP_LO_REGS:1680,18735 ALL_REGS:1680,18735 MEM:1120,12490
  a6(r117,l0) costs: LO_REGS:0,0 HI_REGS:44,44 CALLER_SAVE_REGS:44,44 EVEN_REG:44,44 GENERAL_REGS:44,44 VFP_D0_D7_REGS:495,495 VFP_LO_REGS:495,495 ALL_REGS:495,495 MEM:330,330
  a7(r159,l0) costs: LO_REGS:30,30 HI_REGS:90,90 CALLER_SAVE_REGS:90,90 EVEN_REG:90,90 GENERAL_REGS:60,60 VFP_D0_D7_REGS:675,675 VFP_LO_REGS:675,675 ALL_REGS:450,450 MEM:450,450
  a8(r137,l0) costs: LO_REGS:0,0 HI_REGS:30,30 CALLER_SAVE_REGS:30,30 EVEN_REG:30,30 GENERAL_REGS:30,30 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a9(r131,l0) costs: LO_REGS:0,0 HI_REGS:34,34 CALLER_SAVE_REGS:34,34 EVEN_REG:34,34 GENERAL_REGS:34,34 VFP_D0_D7_REGS:510,510 VFP_LO_REGS:510,510 ALL_REGS:510,510 MEM:340,340
  a10(r127,l0) costs: LO_REGS:0,0 HI_REGS:46,46 CALLER_SAVE_REGS:46,46 EVEN_REG:46,46 GENERAL_REGS:46,46 VFP_D0_D7_REGS:690,690 VFP_LO_REGS:690,690 ALL_REGS:690,690 MEM:0,0
  a11(r158,l0) costs: GENERAL_REGS:46,46 VFP_D0_D7_REGS:1035,1035 VFP_LO_REGS:1035,1035 ALL_REGS:690,690 MEM:690,690
  a12(r157,l0) costs: GENERAL_REGS:46,46 VFP_D0_D7_REGS:1035,1035 VFP_LO_REGS:1035,1035 ALL_REGS:690,690 MEM:690,690
  a13(r124,l2) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:4770,4770 MEM:4280,4280
  a14(r125,l2) costs: LO_REGS:0,0 HI_REGS:208,208 CALLER_SAVE_REGS:208,208 EVEN_REG:208,208 GENERAL_REGS:208,208 VFP_D0_D7_REGS:8670,8670 VFP_LO_REGS:8670,8670 ALL_REGS:8670,8670 MEM:5780,5780
  a15(r153,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,15000 VFP_LO_REGS:0,15000 ALL_REGS:0,15000 MEM:0,10000
  a16(r155,l2) costs: LO_REGS:220,220 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:1650,1650 MEM:2200,2200
  a17(r156,l2) costs: LO_REGS:220,220 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:1650,1650 MEM:2200,2200
  a18(r120,l2) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:6495,6495 VFP_LO_REGS:6495,6495 ALL_REGS:4845,4845 MEM:4330,4330
  a19(r160,l2) costs: LO_REGS:220,220 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:440,440 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a20(r120,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a21(r124,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a22(r125,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a23(r153,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a24(r155,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a25(r156,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a26(r147,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a27(r124,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a28(r125,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a29(r153,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:2055,2055 VFP_LO_REGS:2055,2055 ALL_REGS:2055,2055 MEM:1370,1370
  a30(r135,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4110,4110 VFP_LO_REGS:4110,4110 ALL_REGS:4110,4110 MEM:2740,2740

   Insn 163(l0): point = 0
   Insn 162(l0): point = 2
   Insn 8(l0): point = 5
   Insn 211(l0): point = 8
   Insn 9(l0): point = 10
   Insn 131(l0): point = 13
   Insn 129(l0): point = 15
   Insn 82(l0): point = 18
   Insn 207(l0): point = 21
   Insn 74(l0): point = 23
   Insn 71(l0): point = 26
   Insn 70(l0): point = 28
   Insn 68(l0): point = 31
   Insn 66(l0): point = 33
   Insn 205(l0): point = 36
   Insn 202(l0): point = 39
   Insn 26(l0): point = 42
   Insn 22(l0): point = 44
   Insn 54(l0): point = 47
   Insn 198(l0): point = 49
   Insn 50(l0): point = 51
   Insn 46(l0): point = 53
   Insn 45(l0): point = 55
   Insn 49(l0): point = 57
   Insn 17(l0): point = 60
   Insn 16(l0): point = 62
   Insn 3(l0): point = 64
   Insn 2(l0): point = 66
   Insn 197(l0): point = 68
   Insn 15(l0): point = 70
   Insn 196(l0): point = 72
   Insn 14(l0): point = 74
   Insn 7(l2): point = 77
   Insn 6(l2): point = 79
   Insn 209(l2): point = 82
   Insn 189(l2): point = 84
   Insn 214(l2): point = 86
   Insn 213(l2): point = 88
   Insn 96(l2): point = 91
   Insn 95(l2): point = 93
   Insn 147(l2): point = 96
   Insn 140(l2): point = 98
   Insn 136(l2): point = 101
   Insn 199(l2): point = 103
   Insn 132(l2): point = 105
   Insn 191(l2): point = 107
   Insn 130(l2): point = 109
   Insn 190(l2): point = 111
   Insn 128(l2): point = 113
   Insn 122(l3): point = 116
   Insn 121(l3): point = 118
   Insn 117(l3): point = 120
   Insn 40(l1): point = 123
   Insn 39(l1): point = 125
   Insn 36(l1): point = 127
 a0(r123): [8..10] [3..5]
 a1(r125): [42..64] [11..35]
 a2(r156): [13..13]
 a3(r155): [13..15]
 a4(r124): [42..66] [13..35]
 a5(r153): [42..74] [13..35]
 a6(r117): [29..33]
 a7(r159): [48..49]
 a8(r137): [54..55]
 a9(r131): [43..44]
 a10(r127): [63..70]
 a11(r158): [65..68]
 a12(r157): [67..72]
 a13(r124): [77..115]
 a14(r125): [80..115] [77..77]
 a15(r153): [77..115]
 a16(r155): [77..115]
 a17(r156): [77..115]
 a18(r120): [99..115] [82..84] [77..79]
 a19(r160): [102..103]
 a20(r120): [116..122]
 a21(r124): [116..122]
 a22(r125): [116..122]
 a23(r153): [116..122]
 a24(r155): [116..122]
 a25(r156): [116..122]
 a26(r147): [119..120]
 a27(r124): [123..129]
 a28(r125): [123..129]
 a29(r153): [123..129]
 a30(r135): [126..127]
 Rebuilding regno allocno list for 160
      Moving ranges of a25r156 to a17r156:  [116..122]
      Moving ranges of a17r156 to a2r156:  [77..122]
      Moving ranges of a24r155 to a16r155:  [116..122]
      Moving ranges of a16r155 to a3r155:  [77..122]
      Moving ranges of a29r153 to a5r153:  [123..129]
      Moving ranges of a23r153 to a15r153:  [116..122]
      Moving ranges of a15r153 to a5r153:  [77..122]
 Rebuilding regno allocno list for 147
 Rebuilding regno allocno list for 135
      Moving ranges of a28r125 to a1r125:  [123..129]
      Moving ranges of a22r125 to a14r125:  [116..122]
      Moving ranges of a14r125 to a1r125:  [80..122] [77..77]
      Moving ranges of a27r124 to a4r124:  [123..129]
      Moving ranges of a21r124 to a13r124:  [116..122]
      Moving ranges of a13r124 to a4r124:  [77..122]
      Moving ranges of a20r120 to a18r120:  [116..122]
 Rebuilding regno allocno list for 120
Compressing live ranges: from 130 to 31 - 23%
Ranges after the compression:
 a0(r123): [0..3]
 a1(r125): [23..30] [21..21] [4..16]
 a2(r156): [21..28] [5..5]
 a3(r155): [21..28] [5..6]
 a4(r124): [21..30] [5..18]
 a5(r153): [5..30]
 a6(r117): [7..8]
 a7(r159): [11..12]
 a8(r137): [13..14]
 a9(r131): [9..10]
 a10(r127): [15..20]
 a11(r158): [17..20]
 a12(r157): [19..20]
 a18(r120): [21..28]
 a19(r160): [25..26]
 a26(r147): [27..28]
 a30(r135): [29..30]
+++Allocating 128 bytes for conflict table (uncompressed size 248)
;; a0(r123,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r125,l0) conflicts: a2(r156,l0) a3(r155,l0) a4(r124,l0) a5(r153,l0) a6(r117,l0) a9(r131,l0) a7(r159,l0) a8(r137,l0) a10(r127,l0) a18(r120,l0) a19(r160,l0) a26(r147,l0) a30(r135,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r156,l0) conflicts: a1(r125,l0) a3(r155,l0) a4(r124,l0) a5(r153,l0) a18(r120,l0) a19(r160,l0) a26(r147,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a3(r155,l0) conflicts: a1(r125,l0) a2(r156,l0) a4(r124,l0) a5(r153,l0) a18(r120,l0) a19(r160,l0) a26(r147,l0)
;;     total conflict hard regs: 0-1 3 12 14
;;     conflict hard regs: 0-1 3 12 14

;; a4(r124,l0) conflicts: a1(r125,l0) a2(r156,l0) a3(r155,l0) a5(r153,l0) a6(r117,l0) a9(r131,l0) a7(r159,l0) a8(r137,l0) a10(r127,l0) a11(r158,l0) a18(r120,l0) a19(r160,l0) a26(r147,l0) a30(r135,l0)
;;     total conflict hard regs: 0 2-3 12 14
;;     conflict hard regs: 0 2-3 12 14

;; a5(r153,l0) conflicts: a1(r125,l0) a2(r156,l0) a3(r155,l0) a4(r124,l0) a6(r117,l0) a9(r131,l0) a7(r159,l0) a8(r137,l0) a10(r127,l0) a11(r158,l0) a12(r157,l0) a18(r120,l0) a19(r160,l0) a26(r147,l0) a30(r135,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a6(r117,l0) conflicts: a1(r125,l0) a4(r124,l0) a5(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r159,l0) conflicts: a1(r125,l0) a4(r124,l0) a5(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r137,l0) conflicts: a1(r125,l0) a4(r124,l0) a5(r153,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a9(r131,l0) conflicts: a1(r125,l0) a4(r124,l0) a5(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r127,l0) conflicts: a1(r125,l0) a4(r124,l0) a5(r153,l0) a11(r158,l0) a12(r157,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a11(r158,l0) conflicts: a4(r124,l0) a5(r153,l0) a10(r127,l0) a12(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r157,l0) conflicts: a5(r153,l0) a10(r127,l0) a11(r158,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a18(r120,l0) conflicts: a1(r125,l0) a2(r156,l0) a3(r155,l0) a4(r124,l0) a5(r153,l0) a19(r160,l0) a26(r147,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a19(r160,l0) conflicts: a1(r125,l0) a2(r156,l0) a3(r155,l0) a4(r124,l0) a5(r153,l0) a18(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r147,l0) conflicts: a1(r125,l0) a2(r156,l0) a3(r155,l0) a4(r124,l0) a5(r153,l0) a18(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r135,l0) conflicts: a1(r125,l0) a4(r124,l0) a5(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r123)<->a1(r125)@5:move
  cp1:a4(r124)<->a12(r157)@23:move
  cp2:a1(r125)<->a11(r158)@23:move
  pref0:a0(r123)<-hr0@46
  pref1:a7(r159)<-hr0@30
  pref2:a12(r157)<-hr0@46
  pref3:a11(r158)<-hr1@46
  pref4:a18(r120)<-hr3@110
  pref6:a3(r155)<-hr2@110
  pref8:a4(r124)<-hr1@110
  pref10:a2(r156)<-hr0@110
  pref11:a19(r160)<-hr0@220
  regions=4, blocks=22, points=31
    allocnos=31 (big 0), copies=3, conflicts=0, ranges=22

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r123 1r125 2r156 3r155 4r124 5r153 6r117 7r159 8r137 9r131 10r127 11r158 12r157 18r120 19r160 26r147 30r135
    modified regnos: 117 120 123 124 125 127 131 135 137 147 153 155 156 157 158 159 160
    border:
    Pressure: GENERAL_REGS=12
 Removing pref10:hr0@110
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@66636
          2:( 1 4-11)@8580
            3:( 4-11)@49054
      Allocno a0r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r125 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r156 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-15 48-106)
      Allocno a3r155 of ALL_REGS(46) has 9 avail. regs  2 4-11, ^node:  0-12 14 (confl regs =  0-1 3 12-15 48-106)
      Allocno a4r124 of GENERAL_REGS(14) has 9 avail. regs  1 4-11, node:  1 4-11 (confl regs =  0 2-3 12-106)
      Allocno a5r153 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a6r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r159 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r137 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a9r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r127 of LO_REGS(8) has 7 avail. regs  0 2-7, ^node:  0-12 14 (confl regs =  1 8-106)
      Allocno a11r158 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a12r157 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15 48-106)
      Allocno a18r120 of GENERAL_REGS(14) has 9 avail. regs  3-11, ^node:  0-12 14 (confl regs =  0-2 12-106)
      Allocno a19r160 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a26r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a0r123-a1r125 (freq=5):
        Result (freq=663): a0r123(45) a1r125(618)
      Pushing a8(r137,l0)(cost 0)
      Pushing a7(r159,l0)(cost 0)
      Pushing a6(r117,l0)(cost 0)
      Pushing a9(r131,l0)(cost 0)
      Pushing a12(r157,l0)(cost 0)
      Pushing a11(r158,l0)(cost 0)
      Pushing a10(r127,l0)(cost 0)
      Forming thread by copy 1:a4r124-a12r157 (freq=23):
        Result (freq=387): a4r124(341) a12r157(46)
        Making a4(r124,l0) colorable
      Pushing a3(r155,l0)(cost 0)
      Forming thread by copy 2:a1r125-a11r158 (freq=23):
        Result (freq=709): a0r123(45) a11r158(46) a1r125(618)
        Making a1(r125,l0) colorable
        Making a5(r153,l0) colorable
      Pushing a2(r156,l0)(cost 0)
      Pushing a19(r160,l0)(cost 0)
      Pushing a30(r135,l0)(cost 0)
      Pushing a18(r120,l0)(cost 0)
      Pushing a4(r124,l0)(cost 4290)
      Pushing a0(r123,l0)(cost 0)
      Pushing a1(r125,l0)(cost 6180)
      Pushing a5(r153,l0)(cost 12490)
      Pushing a26(r147,l0)(cost 0)
      Popping a26(r147,l0)  -- assign reg 12
      Popping a5(r153,l0)  -- assign reg 4
      Popping a1(r125,l0)  -- assign reg 5
      Popping a0(r123,l0)  -- assign reg 0
      Popping a4(r124,l0)  -- assign reg 6
      Popping a18(r120,l0)  -- assign reg 7
      Popping a30(r135,l0)  -- assign reg 3
      Popping a19(r160,l0)  -- assign reg 0
      Popping a2(r156,l0)  -- assign reg 8
      Popping a3(r155,l0)  -- assign reg 9
      Popping a10(r127,l0)  -- assign reg 3
      Popping a11(r158,l0)  -- assign reg 1
      Popping a12(r157,l0)  -- assign reg 0
      Popping a9(r131,l0)  -- assign reg 3
      Popping a6(r117,l0)  -- assign reg 3
      Popping a7(r159,l0)  -- assign reg 0
      Popping a8(r137,l0)  -- assign reg 3
Disposition:
    6:r117 l0     3   18:r120 l0     7    0:r123 l0     0    4:r124 l0     6
    1:r125 l0     5   10:r127 l0     3    9:r131 l0     3   30:r135 l0     3
    8:r137 l0     3   26:r147 l0    12    5:r153 l0     4    3:r155 l0     9
    2:r156 l0     8   12:r157 l0     0   11:r158 l0     1    7:r159 l0     0
   19:r160 l0     0
New iteration of spill/restore move
+++Costs: overall -4508, reg -4508, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SendData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,21u} r12={4d} r13={1d,23u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,5u} r101={2d} r102={1d,21u} r103={1d,20u} r104={2d} r105={2d} r106={2d} r117={1d,2u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={6d,15u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r147={1d,1u} r153={1d,6u,1e} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 372{228d,143u,1e} in 98{96 regular + 2 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../System/lcd_ili9341.c":98:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":100:2 -1
     (nil))
(insn 14 13 196 2 (set (reg/f:SI 153)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":100:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 196 14 15 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 15 196 197 2 (set (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])) "../System/lcd_ili9341.c":100:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                        (const_int 12 [0xc]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
            (nil))))
(insn 197 15 2 2 (set (reg:SI 158)
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(insn 2 197 3 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 157)) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 3 2 16 2 (set (reg/v:SI 125 [ length ])
        (reg:SI 158)) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 16 3 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
            (const_int 64 [0x40]))) "../System/lcd_ili9341.c":100:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (nil)))
(jump_insn 17 16 55 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":100:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(code_label 55 17 18 3 11 (nil) [1 uses])
(note 18 55 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 18 25 3 NOTE_INSN_DELETED)
(note 25 24 19 3 NOTE_INSN_DELETED)
(debug_insn 19 25 22 3 (debug_marker) "../System/lcd_ili9341.c":112:2 -1
     (nil))
(insn 22 19 26 3 (set (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 26 22 201 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
                        (const_int 0 [0]))
                    (label_ref:SI 200)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":112:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 200)
(note 201 26 202 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 202 201 203 4 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 203 202 30)
(code_label 30 203 31 5 8 (nil) [2 uses])
(note 31 30 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 38 31 32 5 NOTE_INSN_DELETED)
(debug_insn 32 38 33 5 (debug_marker) "../System/lcd_ili9341.c":103:49 -1
     (nil))
(debug_insn 33 32 36 5 (debug_marker) "../System/lcd_ili9341.c":103:9 -1
     (nil))
(insn 36 33 39 5 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 39 36 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":103:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":103:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 41 40 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 51 41 53 6 NOTE_INSN_DELETED)
(note 53 51 42 6 NOTE_INSN_DELETED)
(debug_insn 42 53 43 6 (debug_marker) "../System/lcd_ili9341.c":103:51 -1
     (nil))
(debug_insn 43 42 49 6 (debug_marker) "../System/lcd_ili9341.c":104:3 -1
     (nil))
(insn 49 43 45 6 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 49 46 6 (set (reg:SI 137)
        (const_int 64 [0x40])) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 46 45 47 6 (set (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (reg:SI 137)) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":105:3 -1
     (nil))
(call_insn 50 47 198 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":105:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 198 50 54 6 (set (reg:SI 159)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 54 198 204 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 159)
                        (const_int 0 [0]))
                    (label_ref:SI 55)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":105:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 55)
(note 204 54 205 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 205 204 206 7 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 206 205 200)
(code_label 200 206 60 8 26 (nil) [1 uses])
(note 60 200 67 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 67 60 61 8 NOTE_INSN_DELETED)
(debug_insn 61 67 62 8 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 62 61 63 8 (var_location:SI length (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker:BLK) "../System/lcd_ili9341.c":96:9 -1
     (nil))
(debug_insn 64 63 66 8 (debug_marker) "../System/lcd_ili9341.c":115:2 -1
     (nil))
(insn 66 64 68 8 (set (reg:SI 117 [ _15 ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 20 [0x14])) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])) "../System/lcd_ili9341.c":115:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 20 [0x14]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])
        (nil)))
(jump_insn 68 66 69 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 117 [ _15 ])
                        (const_int 0 [0]))
                    (label_ref 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":115:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 79)
(note 69 68 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 512 [0x200]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _15 ])
        (nil)))
(jump_insn 71 70 72 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 85)
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 10 (debug_marker) "../System/lcd_ili9341.c":118:4 -1
     (nil))
(insn 74 73 75 10 (set (reg/v:SI 125 [ length ])
        (lshiftrt:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":118:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 75 74 76 10 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":118:8 -1
     (nil))
(debug_insn 76 75 207 10 (debug_marker) "../System/lcd_ili9341.c":119:4 -1
     (nil))
(jump_insn 207 76 208 10 (set (pc)
        (label_ref 85)) "../System/lcd_ili9341.c":119:4 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 208 207 79)
(code_label 79 208 80 11 12 (nil) [1 uses])
(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 11 (debug_marker) "../System/lcd_ili9341.c":121:4 -1
     (nil))
(insn 82 81 83 11 (set (reg/v:SI 125 [ length ])
        (ashift:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":121:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 83 82 84 11 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":121:8 -1
     (nil))
(debug_insn 84 83 85 11 (debug_marker) "../System/lcd_ili9341.c":122:4 -1
     (nil))
(code_label 85 84 86 12 13 (nil) [2 uses])
(note 86 85 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 129 86 131 12 (set (reg:SI 155)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610678272 [0x60010000])
        (nil)))
(insn 131 129 145 12 (set (reg/f:SI 156)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(code_label 145 131 87 13 16 (nil) [1 uses])
(note 87 145 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 13 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 89 88 90 13 (var_location:SI len (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 90 89 91 13 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 91 90 92 13 (debug_marker) "../System/lcd_ili9341.c":131:2 -1
     (nil))
(debug_insn 92 91 95 13 (debug_marker) "../System/lcd_ili9341.c":133:3 -1
     (nil))
(insn 95 92 96 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 65536 [0x10000]))) "../System/lcd_ili9341.c":133:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 13 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/lcd_ili9341.c":133:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 168)
(note 97 96 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 103 97 98 14 NOTE_INSN_DELETED)
(debug_insn 98 103 99 14 (debug_marker) "../System/lcd_ili9341.c":135:4 -1
     (nil))
(debug_insn 99 98 100 14 (var_location:SI len (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
(debug_insn 100 99 213 14 (debug_marker) "../System/lcd_ili9341.c":136:4 -1
     (nil))
(insn 213 100 214 14 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -65280 [0xffffffffffff0100]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (nil))
(insn 214 213 106 14 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -255 [0xffffffffffffff01]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (nil))
(debug_insn 106 214 189 14 (var_location:SI remain (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":136:11 -1
     (nil))
(insn 189 106 209 14 (set (reg/v:SI 120 [ len ])
        (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65535 [0xffff])
        (nil)))
(jump_insn 209 189 210 14 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 210 209 168)
(code_label 168 210 167 15 18 (nil) [1 uses])
(note 167 168 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 167 7 15 (set (reg/v:SI 120 [ len ])
        (reg/v:SI 125 [ length ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 7 6 109 15 (set (reg/v:SI 125 [ length ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":140:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 109 7 120 15 (var_location:SI remain (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":140:11 -1
     (nil))
(code_label 120 109 110 16 15 (nil) [2 uses])
(note 110 120 119 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 119 110 111 16 NOTE_INSN_DELETED)
(debug_insn 111 119 112 16 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 112 111 113 16 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 113 112 114 16 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
(debug_insn 114 113 117 16 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
(insn 117 114 121 16 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 121 117 122 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 122 121 123 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 120)
(note 123 122 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 133 123 135 17 NOTE_INSN_DELETED)
(note 135 133 124 17 NOTE_INSN_DELETED)
(debug_insn 124 135 125 17 (debug_marker) "../System/lcd_ili9341.c":144:51 -1
     (nil))
(debug_insn 125 124 128 17 (debug_marker) "../System/lcd_ili9341.c":146:3 -1
     (nil))
(insn 128 125 190 17 (set (reg:SI 3 r3)
        (reg/v:SI 120 [ len ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 128 130 17 (set (reg:SI 2 r2)
        (reg:SI 155)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 190 191 17 (set (reg:SI 1 r1)
        (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 130 132 17 (set (reg:SI 0 r0)
        (reg/f:SI 156)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 191 199 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":146:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 199 132 136 17 (set (reg:SI 160)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 136 199 137 17 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 160)
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":146:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 151)
(note 137 136 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 139 137 146 18 NOTE_INSN_DELETED)
(note 146 139 138 18 NOTE_INSN_DELETED)
(debug_insn 138 146 140 18 (debug_marker) "../System/lcd_ili9341.c":152:3 -1
     (nil))
(insn 140 138 141 18 (set (reg/v/f:SI 124 [ data ])
        (plus:SI (ashift:SI (reg/v:SI 120 [ len ])
                (const_int 1 [0x1]))
            (reg/v/f:SI 124 [ data ]))) "../System/lcd_ili9341.c":152:8 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 120 [ len ])
        (nil)))
(debug_insn 141 140 142 18 (var_location:SI data (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":152:8 -1
     (nil))
(debug_insn 142 141 143 18 (debug_marker) "../System/lcd_ili9341.c":153:3 -1
     (nil))
(debug_insn 143 142 144 18 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":153:7 -1
     (nil))
(debug_insn 144 143 147 18 (debug_marker) "../System/lcd_ili9341.c":155:8 -1
     (nil))
(jump_insn 147 144 150 18 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 125 [ length ])
                        (const_int 0 [0]))
                    (label_ref:SI 145)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":155:2 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 145)
(note 150 147 9 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 9 150 211 19 (set (reg:SI 123 [ <retval> ])
        (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":157:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 211 9 212 19 (set (pc)
        (label_ref 161)) 284 {*arm_jump}
     (nil)
 -> 161)
(barrier 212 211 151)
(code_label 151 212 152 20 9 (nil) [3 uses])
(note 152 151 8 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 8 152 155 20 (set (reg:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":107:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 155 8 156 20 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 20 (var_location:SI length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 20 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 161 20 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 161 158 164 21 7 (nil) [1 uses])
(note 164 161 162 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 162 164 163 21 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "../System/lcd_ili9341.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ <retval> ])
        (nil)))
(insn 163 162 217 21 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":158:1 -1
     (nil))
(note 217 163 0 NOTE_INSN_DELETED)

;; Function ILI9341_SendRepeatedData (ILI9341_SendRepeatedData, funcdef_no=334, decl_uid=10003, cgraph_uid=338, symbol_order=339)

Starting decreasing number of live ranges...
rescanning insn with uid = 15.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 5 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 115: def dominates all uses has unique first use
Reg 116 uninteresting
Reg 117: def dominates all uses has unique first use
Reg 115 not local to one basic block
Reg 117 not local to one basic block
Found def insn 56 for 121 to be not moveable
Found def insn 57 for 122 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 5 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 22 (nil))

Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a4 (r122,l0) best GENERAL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a9 (r117,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,41505 VFP_LO_REGS:1455,41505 ALL_REGS:1455,41505 MEM:970,27670
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a2(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,15000 VFP_LO_REGS:1650,15000 ALL_REGS:1650,15000 MEM:1100,10000
  a3(r116,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,16650 VFP_LO_REGS:3300,16650 ALL_REGS:3300,16650 MEM:2200,11100
  a4(r122,l0) costs: LO_REGS:220,220 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a5(r121,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a6(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a7(r115,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a8(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a9(r117,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900

   Insn 45(l0): point = 0
   Insn 44(l0): point = 2
   Insn 5(l0): point = 5
   Insn 22(l0): point = 7
   Insn 15(l0): point = 10
   Insn 14(l0): point = 12
   Insn 2(l0): point = 14
   Insn 57(l0): point = 16
   Insn 56(l0): point = 18
   Insn 36(l1): point = 21
   Insn 35(l1): point = 23
   Insn 31(l1): point = 25
   Insn 28(l1): point = 27
   Insn 24(l1): point = 29
 a0(r113): [5..5]
 a1(r117): [5..7]
 a2(r115): [5..14]
 a3(r116): [5..12]
 a4(r122): [13..16]
 a5(r121): [15..18]
 a6(r113): [21..31]
 a7(r115): [21..31]
 a8(r116): [21..31]
 a9(r117): [21..31]
      Moving ranges of a9r117 to a1r117:  [21..31]
      Moving ranges of a8r116 to a3r116:  [21..31]
      Moving ranges of a7r115 to a2r115:  [21..31]
      Moving ranges of a6r113 to a0r113:  [21..31]
Compressing live ranges: from 32 to 8 - 25%
Ranges after the compression:
 a0(r113): [6..7] [0..0]
 a1(r117): [6..7] [0..1]
 a2(r115): [6..7] [0..3]
 a3(r116): [6..7] [0..1]
 a4(r122): [2..5]
 a5(r121): [4..5]
+++Allocating 48 bytes for conflict table (uncompressed size 80)
;; a0(r113,l0) conflicts: a1(r117,l0) a2(r115,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r113,l0) a2(r115,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r115,l0) conflicts: a0(r113,l0) a1(r117,l0) a3(r116,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r116,l0) conflicts: a0(r113,l0) a1(r117,l0) a2(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a2(r115,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a4(r122,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a2(r115)<->a5(r121)@110:move
  cp1:a3(r116)<->a4(r122)@110:move
  pref0:a5(r121)<-hr0@220
  pref1:a4(r122)<-hr1@220
  regions=2, blocks=6, points=8
    allocnos=10 (big 0), copies=2, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r113 1r117 2r115 3r116 4r122 5r121
    modified regnos: 113 115 116 117 121 122
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@129600
          2:( 0 2-12 14)@12760
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r122 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r121 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a2r115-a5r121 (freq=110):
        Result (freq=1220): a2r115(1000) a5r121(220)
      Forming thread by copy 1:a3r116-a4r122 (freq=110):
        Result (freq=1330): a3r116(1110) a4r122(220)
      Pushing a1(r117,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a2(r115,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a3(r116,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 3
      Popping a3(r116,l0)  -- assign reg 1
      Popping a4(r122,l0)  -- assign reg 1
      Popping a2(r115,l0)  -- assign reg 0
      Popping a5(r121,l0)  -- assign reg 0
      Popping a1(r117,l0)  -- assign reg 2
Disposition:
    0:r113 l0     3    2:r115 l0     0    3:r116 l0     1    1:r117 l0     2
    5:r121 l0     0    4:r122 l0     1
New iteration of spill/restore move
+++Costs: overall -5940, reg -5940, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SendRepeatedData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={2d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 70{35d,35u,0e} in 33{33 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/lcd_ili9341.c":163:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI increment (const_int 1 [0x1])) "../System/lcd_ili9341.c":163:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":165:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":165:7 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 56 2 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 56 13 57 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 57 56 2 2 (set (reg:SI 122)
        (reg:SI 1 r1 [ num_copies ])) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ num_copies ])
        (nil)))
(insn 2 57 14 2 (set (reg/v:SI 115 [ data ])
        (reg:SI 121)) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 14 2 15 2 (set (reg/v:SI 116 [ num_copies ])
        (reg:SI 122)) "../System/lcd_ili9341.c":165:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(jump_insn 15 14 47 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 116 [ num_copies ])
                        (const_int 0 [0]))
                    (label_ref:SI 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":165:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 37)
(note 47 15 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 47 5 3 (set (reg/f:SI 117)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":47:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610678272 [0x60010000])
        (nil)))
(insn 5 22 34 3 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":165:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 34 5 16 4 33 (nil) [1 uses])
(note 16 34 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 18 17 19 4 (debug_marker) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 19 18 20 4 (var_location:HI data (subreg:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker:BLK) "../System/lcd_ili9341.c":45:20 -1
     (nil))
(debug_insn 21 20 24 4 (debug_marker) "../System/lcd_ili9341.c":47:2 -1
     (nil))
(insn 24 21 25 4 (set (mem/v:HI (reg/f:SI 117) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])
        (subreg/s/v:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":47:45 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":50:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 28 27 29 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:HI data (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":165:51 -1
     (nil))
(insn 31 30 32 4 (set (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":165:53 7 {*arm_addsi3}
     (nil))
(debug_insn 32 31 33 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 35 33 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (reg/v:SI 113 [ i ]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 34)
(code_label 37 36 38 5 32 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 44 5 (debug_marker) "../System/lcd_ili9341.c":168:2 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd_ili9341.c":169:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 59 5 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":169:1 -1
     (nil))
(note 59 45 0 NOTE_INSN_DELETED)

;; Function ILI9341_RecvData (ILI9341_RecvData, funcdef_no=335, decl_uid=10006, cgraph_uid=339, symbol_order=340)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 5 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 132 uninteresting
Reg 122: def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 123: def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 128: def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 129 uninteresting
Found def insn 8 for 113 to be not moveable
Reg 121 not local to one basic block
Reg 122 not local to one basic block
Reg 123 not local to one basic block
Ignoring reg 124 with equiv init insn
Examining insn 29, def for 127
  all ok
Reg 128 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 5 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 124: (insn_list:REG_DEP_TRUE 12 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 36 (nil))

Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a12 (r128,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a1(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2910,2910 VFP_LO_REGS:2910,2910 ALL_REGS:2910,2910 MEM:1940,1940
  a2(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,41505 VFP_LO_REGS:1455,41505 ALL_REGS:1455,41505 MEM:970,27670
  a3(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6210,6210 VFP_LO_REGS:6210,6210 ALL_REGS:6210,6210 MEM:4140,4140
  a4(r128,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a5(r123,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4755,4755 VFP_LO_REGS:4755,4755 ALL_REGS:4755,4755 MEM:3170,3170
  a6(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r133,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a9(r132,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a10(r114,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a11(r121,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a12(r128,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a13(r129,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800

   Insn 30(l0): point = 1
   Insn 27(l0): point = 3
   Insn 36(l0): point = 5
   Insn 29(l0): point = 7
   Insn 25(l0): point = 10
   Insn 18(l0): point = 12
   Insn 14(l0): point = 14
   Insn 3(l0): point = 16
   Insn 61(l0): point = 18
   Insn 8(l0): point = 20
   Insn 12(l0): point = 22
   Insn 2(l0): point = 24
   Insn 60(l0): point = 26
   Insn 47(l1): point = 29
   Insn 46(l1): point = 31
   Insn 41(l1): point = 33
   Insn 37(l1): point = 35
 a0(r121): [1..1]
 a1(r127): [2..7]
 a2(r114): [1..3]
 a3(r122): [4..24]
 a4(r128): [1..5]
 a5(r123): [8..16]
 a6(r124): [15..22]
 a7(r113): [15..20]
 a8(r133): [17..18]
 a9(r132): [25..26]
 a10(r114): [29..37]
 a11(r121): [29..37]
 a12(r128): [29..37]
 a13(r129): [34..35]
 Rebuilding regno allocno list for 129
      Moving ranges of a12r128 to a4r128:  [29..37]
      Moving ranges of a11r121 to a0r121:  [29..37]
      Moving ranges of a10r114 to a2r114:  [29..37]
Compressing live ranges: from 38 to 13 - 34%
Ranges after the compression:
 a0(r121): [11..12] [0..0]
 a1(r127): [1..4]
 a2(r114): [11..12] [0..2]
 a3(r122): [3..8]
 a4(r128): [11..12] [0..4]
 a5(r123): [5..6]
 a6(r124): [5..8]
 a7(r113): [5..8]
 a8(r133): [7..8]
 a9(r132): [9..10]
 a13(r129): [11..12]
+++Allocating 88 bytes for conflict table (uncompressed size 112)
;; a0(r121,l0) conflicts: a2(r114,l0) a4(r128,l0) a13(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts: a2(r114,l0) a4(r128,l0) a3(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r114,l0) conflicts: a0(r121,l0) a4(r128,l0) a1(r127,l0) a13(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r122,l0) conflicts: a4(r128,l0) a1(r127,l0) a5(r123,l0) a6(r124,l0) a7(r113,l0) a8(r133,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a4(r128,l0) conflicts: a0(r121,l0) a2(r114,l0) a1(r127,l0) a3(r122,l0) a13(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r123,l0) conflicts: a3(r122,l0) a6(r124,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r124,l0) conflicts: a3(r122,l0) a5(r123,l0) a7(r113,l0) a8(r133,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a7(r113,l0) conflicts: a3(r122,l0) a5(r123,l0) a6(r124,l0) a8(r133,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a8(r133,l0) conflicts: a3(r122,l0) a6(r124,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r132,l0) conflicts:
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a13(r129,l0) conflicts: a0(r121,l0) a2(r114,l0) a4(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r127)<->a5(r123)@12:shuffle
  cp1:a2(r114)<->a3(r122)@12:shuffle
  cp2:a0(r121)<->a1(r127)@12:shuffle
  cp3:a3(r122)<->a9(r132)@110:move
  cp4:a5(r123)<->a8(r133)@110:move
  pref0:a9(r132)<-hr0@220
  pref1:a8(r133)<-hr1@220
  regions=2, blocks=6, points=13
    allocnos=14 (big 0), copies=5, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r121 1r127 2r114 3r122 4r128 5r123 6r124 7r113 8r133 9r132 13r129
    modified regnos: 113 114 121 122 123 124 127 128 129 132 133
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@153400
          2:( 0 2-12 14)@29840
      Allocno a0r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r122 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a4r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r124 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a8r133 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a9r132 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a13r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 3:a3r122-a9r132 (freq=110):
        Result (freq=634): a3r122(414) a9r132(220)
      Forming thread by copy 4:a5r123-a8r133 (freq=110):
        Result (freq=537): a5r123(317) a8r133(220)
      Forming thread by copy 0:a1r127-a5r123 (freq=12):
        Result (freq=731): a1r127(194) a5r123(317) a8r133(220)
      Forming thread by copy 1:a2r114-a3r122 (freq=12):
        Result (freq=3401): a2r114(2767) a3r122(414) a9r132(220)
      Forming thread by copy 2:a0r121-a1r127 (freq=12):
        Result (freq=1718): a0r121(987) a1r127(194) a5r123(317) a8r133(220)
      Pushing a7(r113,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Pushing a4(r128,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a8(r133,l0)(cost 0)
      Pushing a5(r123,l0)(cost 0)
      Pushing a0(r121,l0)(cost 0)
      Pushing a13(r129,l0)(cost 0)
      Pushing a9(r132,l0)(cost 0)
      Pushing a3(r122,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Popping a2(r114,l0)  -- assign reg 0
      Popping a3(r122,l0)  -- assign reg 0
      Popping a9(r132,l0)  -- assign reg 0
      Popping a13(r129,l0)  -- assign reg 3
      Popping a0(r121,l0)  -- assign reg 2
      Popping a5(r123,l0)  -- assign reg 1
      Popping a8(r133,l0)  -- assign reg 1
      Popping a1(r127,l0)  -- assign reg 1
      Popping a4(r128,l0)  -- assign reg 4
      Popping a6(r124,l0)  -- assign reg 3
      Popping a7(r113,l0)  -- assign reg 2
Disposition:
    7:r113 l0     2    2:r114 l0     0    0:r121 l0     2    3:r122 l0     0
    5:r123 l0     1    6:r124 l0     3    1:r127 l0     1    4:r128 l0     4
   13:r129 l0     3    9:r132 l0     0    8:r133 l0     1
New iteration of spill/restore move
+++Costs: overall -6160, reg -6160, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_RecvData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,2u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 77{39d,38u,0e} in 36{36 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 24 2 NOTE_INSN_FUNCTION_BEG)
(note 24 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 24 60 2 (debug_marker) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(insn 60 7 2 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 2 60 12 2 (set (reg/v/f:SI 122 [ address ])
        (reg:SI 132)) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 12 2 8 2 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 8 12 9 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 122 [ address ]) [1 *address_7(D)+0 S2 A16]))) "../System/lcd_ili9341.c":272:2 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(debug_insn 9 8 10 2 (var_location:HI address (subreg:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 11 10 61 2 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 61 11 3 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(insn 3 61 14 2 (set (reg/v:SI 123 [ length ])
        (reg:SI 133)) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 14 3 15 2 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 18 17 19 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/lcd_ili9341.c":274:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd_ili9341.c":274:7 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(jump_insn 25 23 26 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 123 [ length ])
                        (const_int 0 [0]))
                    (label_ref:SI 50)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":274:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 50)
(note 26 25 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 26 29 3 NOTE_INSN_DELETED)
(insn 29 28 36 3 (set (reg:SI 127)
        (plus:SI (ashift:SI (reg/v:SI 123 [ length ])
                (const_int 1 [0x1]))
            (reg/v/f:SI 122 [ address ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 123 [ length ])
        (nil)))
(insn 36 29 27 3 (set (reg/f:SI 128)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":62:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610678272 [0x60010000])
        (nil)))
(insn 27 36 30 3 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ address ])
        (nil)))
(insn 30 27 45 3 (set (reg:SI 121 [ _23 ])
        (plus:SI (reg:SI 127)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(code_label 45 30 31 4 42 (nil) [1 uses])
(note 31 45 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 31 32 4 NOTE_INSN_DELETED)
(debug_insn 32 38 33 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":275:3 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker:BLK) "../System/lcd_ili9341.c":60:24 -1
     (nil))
(debug_insn 35 34 37 4 (debug_marker) "../System/lcd_ili9341.c":62:2 -1
     (nil))
(insn 37 35 41 4 (set (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (mem/v:HI (reg/f:SI 128) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])) "../System/lcd_ili9341.c":62:9 724 {*thumb2_movhi_vfp}
     (nil))
(insn 41 37 42 4 (set (mem:HI (pre_inc:SI (reg:SI 114 [ ivtmp.41 ])) [1 MEM[base: _14, offset: 0B]+0 S2 A16])
        (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])) "../System/lcd_ili9341.c":275:14 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (expr_list:REG_INC (reg:SI 114 [ ivtmp.41 ])
            (nil))))
(debug_insn 42 41 43 4 (debug_marker) "../System/lcd_ili9341.c":274:35 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 46 44 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.41 ])
            (reg:SI 121 [ _23 ]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 50 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 45)
(code_label 50 47 51 5 40 (nil) [1 uses])
(note 51 50 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 63 51 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetOrientation (ILI9341_SetOrientation, funcdef_no=336, decl_uid=10008, cgraph_uid=340, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 134: def dominates all uses has unique first use
Reg 118 uninteresting
Reg 123 uninteresting
Reg 115: def dominates all uses has unique first use
Reg 124: local to bb 4 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 129 uninteresting
Reg 131 uninteresting
Reg 115 not local to one basic block
Ignoring reg 117 with equiv init insn
Ignoring reg 124 with equiv init insn
Reg 134 not local to one basic block
Found def insn 97 for 135 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 9 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 34 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 86 (nil))

Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a12 (r134,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r116,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r133,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:440,440 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a2(r131,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:1650,1650 MEM:1100,1100
  a3(r129,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:1650,1650 MEM:1100,1100
  a4(r115,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,18300 VFP_LO_REGS:3300,18300 ALL_REGS:1650,16650 MEM:2200,12200
  a5(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a6(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r118,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r117,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a9(r134,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a10(r135,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a11(r116,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a12(r134,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r115,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a14(r123,l1) costs: GENERAL_REGS:0,0 MEM:30000,30000

   Insn 77(l0): point = 0
   Insn 71(l0): point = 3
   Insn 70(l0): point = 5
   Insn 69(l0): point = 7
   Insn 98(l0): point = 10
   Insn 61(l0): point = 12
   Insn 60(l0): point = 14
   Insn 59(l0): point = 16
   Insn 54(l0): point = 19
   Insn 53(l0): point = 21
   Insn 51(l0): point = 24
   Insn 48(l0): point = 26
   Insn 47(l0): point = 28
   Insn 46(l0): point = 30
   Insn 41(l0): point = 32
   Insn 37(l0): point = 34
   Insn 35(l0): point = 36
   Insn 34(l0): point = 38
   Insn 12(l0): point = 41
   Insn 10(l0): point = 43
   Insn 86(l0): point = 45
   Insn 2(l0): point = 47
   Insn 9(l0): point = 49
   Insn 97(l0): point = 51
   Insn 27(l1): point = 54
   Insn 26(l1): point = 56
   Insn 24(l1): point = 58
   Insn 22(l1): point = 60
 a0(r133): [10..16] [1..7]
 a1(r116): [1..47]
 a2(r131 [0]): [4..5]
 a2(r131 [1]): [4..5]
 a3(r129 [0]): [13..14]
 a3(r129 [1]): [13..14]
 a4(r115): [31..40]
 a5(r124): [35..38]
 a6(r126): [35..36]
 a7(r118): [42..43]
 a8(r117): [44..49]
 a9(r134): [41..45]
 a10(r135): [48..51]
 a11(r116): [54..62]
 a12(r134): [54..62]
 a13(r115): [54..58]
 a14(r123): [57..60]
      Moving ranges of a12r134 to a9r134:  [54..62]
 Rebuilding regno allocno list for 123
      Moving ranges of a11r116 to a1r116:  [54..62]
      Moving ranges of a13r115 to a4r115:  [54..58]
Compressing live ranges: from 63 to 14 - 22%
Ranges after the compression:
 a0(r133): [0..3]
 a1(r116): [12..13] [0..9]
 a2(r131 [0]): [0..1]
 a2(r131 [1]): [0..1]
 a3(r129 [0]): [2..3]
 a3(r129 [1]): [2..3]
 a4(r115): [12..13] [4..5]
 a5(r124): [4..5]
 a6(r126): [4..5]
 a7(r118): [6..7]
 a8(r117): [8..11]
 a9(r134): [12..13] [6..9]
 a10(r135): [10..11]
 a14(r123): [12..13]
+++Allocating 112 bytes for conflict table (uncompressed size 136)
;; a0(r133,l0) conflicts: a2(r131,w0,l0) a2(r131,w1,l0) a1(r116,l0) a3(r129,w0,l0) a3(r129,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a2(r131,w0,l0) a2(r131,w1,l0) a0(r133,l0) a3(r129,w0,l0) a3(r129,w1,l0) a5(r124,l0) a6(r126,l0) a4(r115,l0) a7(r118,l0) a9(r134,l0) a8(r117,l0) a14(r123,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a2(r131,l0) conflicts:
;;   subobject 0: a0(r133,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r133,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r129,l0) conflicts:
;;   subobject 0: a0(r133,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r133,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a1(r116,l0) a5(r124,l0) a6(r126,l0) a9(r134,l0) a14(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a1(r116,l0) a6(r126,l0) a4(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r126,l0) conflicts: a1(r116,l0) a5(r124,l0) a4(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r118,l0) conflicts: a1(r116,l0) a9(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r117,l0) conflicts: a1(r116,l0) a9(r134,l0) a10(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r134,l0) conflicts: a1(r116,l0) a4(r115,l0) a7(r118,l0) a8(r117,l0) a14(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r135,l0) conflicts: a8(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r123,l0) conflicts: a1(r116,l0) a4(r115,l0) a9(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r116)<->a10(r135)@110:move
  pref0:a4(r115)<-hr1@220
  pref1:a10(r135)<-hr0@220
  regions=2, blocks=9, points=14
    allocnos=15 (big 2), copies=1, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r133 1r116 2r131 3r129 4r115 5r124 6r126 7r118 8r117 9r134 10r135 14r123
    modified regnos: 115 116 117 118 123 124 126 129 131 133 134 135
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@144000
          2:( 2-11)@11000
      Allocno a0r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a2r131 of ALL_REGS(46) has 45 avail. regs  0-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a3r129 of ALL_REGS(46) has 45 avail. regs  0-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a4r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r135 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a14r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a3(r129,l0)(cost 0)
      Pushing a2(r131,l0)(cost 0)
      Forming thread by copy 0:a1r116-a10r135 (freq=110):
        Result (freq=770): a1r116(550) a10r135(220)
        Making a1(r116,l0) colorable
      Pushing a10(r135,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a7(r118,l0)(cost 0)
      Pushing a6(r126,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a0(r133,l0)(cost 0)
      Pushing a1(r116,l0)(cost 5500)
      Pushing a9(r134,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
      Pushing a14(r123,l0)(cost 0)
      Popping a14(r123,l0)  -- assign reg 3
      Popping a4(r115,l0)  -- assign reg 1
      Popping a9(r134,l0)  -- assign reg 2
      Popping a1(r116,l0)  -- assign reg 4
      Popping a0(r133,l0)  -- assign reg 3
      Popping a5(r124,l0)  -- assign reg 3
      Popping a6(r126,l0)  -- assign reg 2
      Popping a7(r118,l0)  -- assign reg 3
      Popping a8(r117,l0)  -- assign reg 3
      Popping a10(r135,l0)  -- assign reg 0
      Popping a2(r131,l0)  -- assign reg 0
      Popping a3(r129,l0)  -- assign reg 0
Disposition:
    4:r115 l0     1    1:r116 l0     4    8:r117 l0     3    7:r118 l0     3
   14:r123 l0     3    5:r124 l0     3    6:r126 l0     2    3:r129 l0     0
    2:r131 l0     0    0:r133 l0     3    9:r134 l0     2   10:r135 l0     0
New iteration of spill/restore move
+++Costs: overall -3300, reg -3300, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SetOrientation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,2u} r101={1d} r102={1d,10u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,1u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 182{124d,57u,1e} in 57{56 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 8 7 97 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 97 8 9 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ orientation ])) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ orientation ])
        (nil)))
(insn 9 97 2 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 2 9 86 2 (set (reg/v:SI 116 [ orientation ])
        (reg:SI 135)) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 86 2 10 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 10 86 12 2 (set (reg:SI 118 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 117)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 12 10 13 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter+0 S2 A16])
        (subreg:HI (reg:SI 118 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 16 15 25 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 25 16 17 3 54 (nil) [1 uses])
(note 17 25 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 26 3 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 24 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(note 28 27 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 45 28 50 4 NOTE_INSN_DELETED)
(note 50 45 29 4 NOTE_INSN_DELETED)
(debug_insn 29 50 30 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 126)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 54 [0x36])
        (nil)))
(insn 37 35 38 4 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 126) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 41 40 42 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 42 41 43 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 46 44 47 4 (set (reg:SI 1 r1)
        (reg:SI 115 [ _14 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 47 46 48 4 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 49 48 51 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(jump_insn 51 49 52 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 116 [ orientation ])
                        (const_int 0 [0]))
                    (label_ref:SI 55)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":290:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 55)
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 65)
(code_label 55 54 56 6 55 (nil) [1 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 59 58 60 6 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 60 59 61 6 (set (reg:DI 129)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 1030792151360 [0xf000000140])
        (nil)))
(insn 61 60 62 6 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 129)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(debug_insn 62 61 98 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(jump_insn 98 62 99 6 (set (pc)
        (label_ref 73)) "../System/lcd_ili9341.c":295:3 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 99 98 65)
(code_label 65 99 66 7 56 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 69 68 70 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 70 69 71 7 (set (reg:DI 131)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 1374389534960 [0x140000000f0])
        (nil)))
(insn 71 70 72 7 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 131)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 131)
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 73 72 74 8 57 (nil) [1 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 77 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 77 75 78 8 (set (mem/c:SI (plus:SI (reg/f:SI 133)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 116 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg/v:SI 116 [ orientation ])
            (nil))))
(debug_insn 78 77 100 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 100 78 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetDisplayWindow (ILI9341_SetDisplayWindow, funcdef_no=337, decl_uid=10013, cgraph_uid=341, symbol_order=342)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 3
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 1 }
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 3
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 201: local to bb 2 def dominates all uses has unique first use
Reg 203: local to bb 2 def dominates all uses has unique first use
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 148: local to bb 2 def dominates all uses has unique first use
Reg 202: local to bb 2 def dominates all uses has unique first use
Reg 204: local to bb 2 def dominates all uses has unique first use
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 141: def dominates all uses has unique first use
Reg 143: def dominates all uses has unique first use
Reg 146 uninteresting
Reg 149: local to bb 2 def dominates all uses has unique first use
Reg 155: local to bb 2 def dominates all uses has unique first use
Reg 150: local to bb 2 def dominates all uses has unique first use
Reg 157: local to bb 2 def dominates all uses has unique first use
Reg 200: def dominates all uses has unique first use
Reg 163 uninteresting
Reg 164: local to bb 4 def dominates all uses has unique first use
Reg 166 uninteresting
Reg 199: def dominates all uses has unique first use
Reg 172: local to bb 4 def dominates all uses has unique first use
Reg 168 uninteresting
Reg 170 uninteresting
Reg 173: local to bb 4 def dominates all uses has unique first use
Reg 179: local to bb 4 def dominates all uses has unique first use
Reg 174: local to bb 4 def dominates all uses has unique first use
Reg 181: local to bb 4 def dominates all uses has unique first use
Reg 187 uninteresting
Reg 188: local to bb 6 def dominates all uses has unique first use
Reg 190 uninteresting
Reg 195 uninteresting
Reg 196: local to bb 8 def dominates all uses has unique first use
Reg 198 uninteresting
Examining insn 2, def for 140
  all ok
Reg 141 not local to one basic block
Reg 143 not local to one basic block
Examining insn 14, def for 144
  all ok
Examining insn 23, def for 148
  all ok
Examining insn 24, def for 149
  all ok
Examining insn 25, def for 150
  all ok
Examining insn 32, def for 155
  all ok
Examining insn 35, def for 157
  all ok
Ignoring reg 164 with equiv init insn
Examining insn 86, def for 172
  all ok
Examining insn 87, def for 173
  all ok
Examining insn 88, def for 174
  all ok
Examining insn 95, def for 179
  all ok
Examining insn 98, def for 181
  all ok
Ignoring reg 188 with equiv init insn
Ignoring reg 196 with equiv init insn
Reg 199 not local to one basic block
Reg 200 not local to one basic block
Found def insn 183 for 201 to be not moveable
Found def insn 184 for 202 to be not moveable
Found def insn 185 for 203 to be not moveable
Found def insn 186 for 204 to be not moveable
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 3
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 2
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 164: (insn_list:REG_DEP_TRUE 59 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 121 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 122 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 158 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 159 (nil))
init_insns for 199: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 175 (nil))
Reg 199 has equivalence, initial gains 440

Pass 1 for finding pseudo/allocno costs

    r204: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r203: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r202: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a36 (r200,l1) best GENERAL_REGS, allocno GENERAL_REGS
    a32 (r200,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a29 (r200,l3) best GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a31 (r199,l2) best NO_REGS, allocno NO_REGS
    a2 (r199,l0) best NO_REGS, allocno NO_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r196,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r198,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r199,l0) costs: GENERAL_REGS:660,660 VFP_D0_D7_REGS:8470,8470 VFP_LO_REGS:8470,8470 ALL_REGS:5170,5170 MEM:5720,5720
  a3(r188,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r190,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a5(r200,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,46650 VFP_LO_REGS:1650,46650 ALL_REGS:1650,46650 MEM:1100,31100
  a6(r181,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r174,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r179,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a9(r173,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a10(r172,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a11(r141,l0) costs: GENERAL_REGS:0,0 MEM:5500,5500
  a12(r170,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a13(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a14(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a15(r164,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a16(r166,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a17(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a18(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a19(r155,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a20(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a21(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a22(r140,l0) costs: GENERAL_REGS:0,0 MEM:5500,5500
  a23(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a24(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a25(r204,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a26(r202,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a27(r203,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a28(r201,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a29(r200,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a30(r195,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a31(r199,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a32(r200,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a33(r187,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a34(r141,l1) costs: GENERAL_REGS:0,0 MEM:0,0
  a35(r143,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a36(r200,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a37(r163,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 165(l0): point = 0
   Insn 161(l0): point = 2
   Insn 159(l0): point = 4
   Insn 158(l0): point = 6
   Insn 135(l0): point = 9
   Insn 134(l0): point = 11
   Insn 133(l0): point = 13
   Insn 128(l0): point = 15
   Insn 124(l0): point = 17
   Insn 122(l0): point = 19
   Insn 121(l0): point = 21
   Insn 100(l0): point = 24
   Insn 90(l0): point = 26
   Insn 98(l0): point = 28
   Insn 88(l0): point = 30
   Insn 95(l0): point = 32
   Insn 87(l0): point = 34
   Insn 84(l0): point = 36
   Insn 82(l0): point = 38
   Insn 79(l0): point = 40
   Insn 77(l0): point = 42
   Insn 86(l0): point = 44
   Insn 73(l0): point = 46
   Insn 72(l0): point = 48
   Insn 71(l0): point = 50
   Insn 70(l0): point = 52
   Insn 66(l0): point = 54
   Insn 62(l0): point = 56
   Insn 60(l0): point = 58
   Insn 59(l0): point = 60
   Insn 37(l0): point = 63
   Insn 27(l0): point = 65
   Insn 175(l0): point = 67
   Insn 35(l0): point = 69
   Insn 25(l0): point = 71
   Insn 32(l0): point = 73
   Insn 24(l0): point = 75
   Insn 21(l0): point = 77
   Insn 19(l0): point = 79
   Insn 16(l0): point = 81
   Insn 5(l0): point = 83
   Insn 3(l0): point = 85
   Insn 14(l0): point = 87
   Insn 186(l0): point = 89
   Insn 184(l0): point = 91
   Insn 23(l0): point = 93
   Insn 2(l0): point = 95
   Insn 185(l0): point = 97
   Insn 183(l0): point = 99
   Insn 151(l3): point = 102
   Insn 150(l3): point = 104
   Insn 146(l3): point = 106
   Insn 114(l2): point = 109
   Insn 113(l2): point = 111
   Insn 109(l2): point = 113
   Insn 52(l1): point = 116
   Insn 51(l1): point = 118
   Insn 47(l1): point = 120
 a0(r196): [3..6]
 a1(r198): [3..4]
 a2(r199): [12..52]
 a3(r188): [18..21]
 a4(r190): [18..19]
 a5(r200): [9..67]
 a6(r181): [25..28]
 a7(r174): [27..30]
 a8(r179): [29..32]
 a9(r173): [31..34]
 a10(r172): [33..44]
 a11(r141): [33..85]
 a12(r170): [37..38]
 a13(r168): [41..42]
 a14(r143): [45..83]
 a15(r164): [57..60]
 a16(r166): [57..58]
 a17(r157): [64..69]
 a18(r150): [66..71]
 a19(r155): [70..73]
 a20(r149): [72..75]
 a21(r148): [74..93]
 a22(r140): [74..95]
 a23(r146): [78..79]
 a24(r144): [82..87]
 a25(r204): [84..89]
 a26(r202): [86..91]
 a27(r203): [94..97]
 a28(r201): [96..99]
 a29(r200): [102..108]
 a30(r195): [105..106]
 a31(r199): [109..115]
 a32(r200): [109..115]
 a33(r187): [112..113]
 a34(r141): [116..122]
 a35(r143): [116..122]
 a36(r200): [116..122]
 a37(r163): [119..120]
      Moving ranges of a36r200 to a5r200:  [116..122]
      Moving ranges of a32r200 to a5r200:  [109..115]
      Moving ranges of a29r200 to a5r200:  [102..108]
      Moving ranges of a31r199 to a2r199:  [109..115]
 Rebuilding regno allocno list for 195
 Rebuilding regno allocno list for 187
 Rebuilding regno allocno list for 163
      Moving ranges of a35r143 to a14r143:  [116..122]
      Moving ranges of a34r141 to a11r141:  [116..122]
Compressing live ranges: from 123 to 46 - 37%
Ranges after the compression:
 a0(r196): [0..1]
 a1(r198): [0..1]
 a2(r199): [42..43] [2..17]
 a3(r188): [2..3]
 a4(r190): [2..3]
 a5(r200): [40..45] [2..21]
 a6(r181): [4..5]
 a7(r174): [4..7]
 a8(r179): [6..9]
 a9(r173): [8..11]
 a10(r172): [10..15]
 a11(r141): [44..45] [10..33]
 a12(r170): [12..13]
 a13(r168): [14..15]
 a14(r143): [44..45] [16..31]
 a15(r164): [18..19]
 a16(r166): [18..19]
 a17(r157): [20..21]
 a18(r150): [20..23]
 a19(r155): [22..25]
 a20(r149): [24..27]
 a21(r148): [26..35]
 a22(r140): [26..37]
 a23(r146): [28..29]
 a24(r144): [30..35]
 a25(r204): [32..35]
 a26(r202): [34..35]
 a27(r203): [36..39]
 a28(r201): [38..39]
 a30(r195): [40..41]
 a33(r187): [42..43]
 a37(r163): [44..45]
+++Allocating 256 bytes for conflict table (uncompressed size 304)
;; a0(r196,l0) conflicts: a1(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r198,l0) conflicts: a0(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r199,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r188,l0) conflicts: a4(r190,l0) a5(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r190,l0) conflicts: a3(r188,l0) a5(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r200,l0) conflicts: a3(r188,l0) a4(r190,l0) a6(r181,l0) a7(r174,l0) a8(r179,l0) a9(r173,l0) a10(r172,l0) a11(r141,l0) a12(r170,l0) a13(r168,l0) a14(r143,l0) a15(r164,l0) a16(r166,l0) a17(r157,l0) a18(r150,l0) a30(r195,l0) a33(r187,l0) a37(r163,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a6(r181,l0) conflicts: a5(r200,l0) a7(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r174,l0) conflicts: a5(r200,l0) a6(r181,l0) a8(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r179,l0) conflicts: a5(r200,l0) a7(r174,l0) a9(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r173,l0) conflicts: a5(r200,l0) a8(r179,l0) a10(r172,l0) a11(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r172,l0) conflicts: a5(r200,l0) a9(r173,l0) a11(r141,l0) a12(r170,l0) a13(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r141,l0) conflicts: a5(r200,l0) a9(r173,l0) a10(r172,l0) a12(r170,l0) a13(r168,l0) a14(r143,l0) a15(r164,l0) a16(r166,l0) a17(r157,l0) a18(r150,l0) a19(r155,l0) a20(r149,l0) a21(r148,l0) a22(r140,l0) a23(r146,l0) a24(r144,l0) a25(r204,l0) a37(r163,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a12(r170,l0) conflicts: a5(r200,l0) a10(r172,l0) a11(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r168,l0) conflicts: a5(r200,l0) a10(r172,l0) a11(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r143,l0) conflicts: a5(r200,l0) a11(r141,l0) a15(r164,l0) a16(r166,l0) a17(r157,l0) a18(r150,l0) a19(r155,l0) a20(r149,l0) a21(r148,l0) a22(r140,l0) a23(r146,l0) a24(r144,l0) a37(r163,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a15(r164,l0) conflicts: a5(r200,l0) a11(r141,l0) a14(r143,l0) a16(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r166,l0) conflicts: a5(r200,l0) a11(r141,l0) a14(r143,l0) a15(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r157,l0) conflicts: a5(r200,l0) a11(r141,l0) a14(r143,l0) a18(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r150,l0) conflicts: a5(r200,l0) a11(r141,l0) a14(r143,l0) a17(r157,l0) a19(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r155,l0) conflicts: a11(r141,l0) a14(r143,l0) a18(r150,l0) a20(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r149,l0) conflicts: a11(r141,l0) a14(r143,l0) a19(r155,l0) a21(r148,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r148,l0) conflicts: a11(r141,l0) a14(r143,l0) a20(r149,l0) a22(r140,l0) a23(r146,l0) a24(r144,l0) a25(r204,l0) a26(r202,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a22(r140,l0) conflicts: a11(r141,l0) a14(r143,l0) a20(r149,l0) a21(r148,l0) a23(r146,l0) a24(r144,l0) a25(r204,l0) a26(r202,l0) a27(r203,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a23(r146,l0) conflicts: a11(r141,l0) a14(r143,l0) a21(r148,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r144,l0) conflicts: a11(r141,l0) a14(r143,l0) a21(r148,l0) a22(r140,l0) a25(r204,l0) a26(r202,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r204,l0) conflicts: a11(r141,l0) a21(r148,l0) a22(r140,l0) a24(r144,l0) a26(r202,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r202,l0) conflicts: a21(r148,l0) a22(r140,l0) a24(r144,l0) a25(r204,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a27(r203,l0) conflicts: a22(r140,l0) a28(r201,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a28(r201,l0) conflicts: a27(r203,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a30(r195,l0) conflicts: a5(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r187,l0) conflicts: a5(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r163,l0) conflicts: a5(r200,l0) a11(r141,l0) a14(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a10(r172)<->a14(r143)@13:shuffle
  cp1:a8(r179)<->a11(r141)@13:shuffle
  cp2:a8(r179)<->a10(r172)@13:shuffle
  cp3:a7(r174)<->a9(r173)@13:shuffle
  cp4:a6(r181)<->a8(r179)@13:shuffle
  cp5:a22(r140)<->a28(r201)@110:move
  cp6:a21(r148)<->a27(r203)@13:shuffle
  cp7:a11(r141)<->a26(r202)@110:move
  cp8:a14(r143)<->a25(r204)@110:move
  cp9:a19(r155)<->a22(r140)@13:shuffle
  cp10:a19(r155)<->a21(r148)@13:shuffle
  cp11:a18(r150)<->a20(r149)@13:shuffle
  cp12:a17(r157)<->a19(r155)@13:shuffle
  pref0:a28(r201)<-hr0@220
  pref1:a27(r203)<-hr2@220
  pref2:a26(r202)<-hr1@220
  pref3:a25(r204)<-hr3@220
  regions=4, blocks=9, points=46
    allocnos=38 (big 0), copies=13, conflicts=0, ranges=36

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r196 1r198 2r199 3r188 4r190 5r200 6r181 7r174 8r179 9r173 10r172 11r141 12r170 13r168 14r143 15r164 16r166 17r157 18r150 19r155 20r149 21r148 22r140 23r146 24r144 25r204 26r202 27r203 28r201 30r195 33r187 37r163
    modified regnos: 140 141 143 144 146 148 149 150 155 157 163 164 166 168 170 172 173 174 179 181 187 188 190 195 196 198 199 200 201 202 203 204
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@218560
          2:( 2-11)@77600
      Spill a2(r199,l0)
      Allocno a0r196 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r198 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r188 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r200 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a6r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r141 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a12r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r143 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a15r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r148 of GENERAL_REGS(14) has 12 avail. regs  0 2 4-12 14, ^node:  0-12 14 (confl regs =  1 3 13 15-106)
      Allocno a22r140 of GENERAL_REGS(14) has 12 avail. regs  0 2 4-12 14, ^node:  0-12 14 (confl regs =  1 3 13 15-106)
      Allocno a23r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r204 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a26r202 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, ^node:  0-12 14 (confl regs =  3 13 15 48-106)
      Allocno a27r203 of ALL_REGS(46) has 12 avail. regs  0 2 4-12 14, ^node:  0-12 14 (confl regs =  1 3 13 15 48-106)
      Allocno a28r201 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, ^node:  0-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a30r195 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 5:a22r140-a28r201 (freq=110):
        Result (freq=770): a22r140(550) a28r201(220)
      Forming thread by copy 0:a10r172-a14r143 (freq=13):
        Result (freq=550): a10r172(330) a14r143(220)
      Forming thread by copy 1:a8r179-a11r141 (freq=13):
        Result (freq=770): a8r179(220) a11r141(550)
      Forming thread by copy 3:a7r174-a9r173 (freq=13):
        Result (freq=440): a7r174(220) a9r173(220)
      Forming thread by copy 4:a6r181-a8r179 (freq=13):
        Result (freq=990): a6r181(220) a8r179(220) a11r141(550)
      Forming thread by copy 6:a21r148-a27r203 (freq=13):
        Result (freq=550): a21r148(330) a27r203(220)
      Forming thread by copy 9:a19r155-a22r140 (freq=13):
        Result (freq=990): a19r155(220) a22r140(550) a28r201(220)
      Forming thread by copy 11:a18r150-a20r149 (freq=13):
        Result (freq=440): a18r150(220) a20r149(220)
      Forming thread by copy 12:a17r157-a19r155 (freq=13):
        Result (freq=1210): a17r157(220) a19r155(220) a22r140(550) a28r201(220)
      Pushing a26(r202,l0)(cost 0)
      Pushing a25(r204,l0)(cost 0)
      Pushing a24(r144,l0)(cost 0)
      Pushing a23(r146,l0)(cost 0)
      Pushing a16(r166,l0)(cost 0)
      Pushing a15(r164,l0)(cost 0)
      Forming thread by copy 8:a14r143-a25r204 (freq=110):
        Result (freq=770): a10r172(330) a25r204(220) a14r143(220)
        Making a14(r143,l0) colorable
      Pushing a13(r168,l0)(cost 0)
      Pushing a12(r170,l0)(cost 0)
      Pushing a4(r190,l0)(cost 0)
      Pushing a3(r188,l0)(cost 0)
      Pushing a1(r198,l0)(cost 0)
      Pushing a0(r196,l0)(cost 0)
      Pushing a20(r149,l0)(cost 0)
      Pushing a18(r150,l0)(cost 0)
      Forming thread by copy 7:a11r141-a26r202 (freq=110):
        Result (freq=1210): a6r181(220) a26r202(220) a8r179(220) a11r141(550)
        Making a11(r141,l0) colorable
      Pushing a9(r173,l0)(cost 0)
      Pushing a7(r174,l0)(cost 0)
        Making a5(r200,l0) colorable
      Pushing a27(r203,l0)(cost 0)
      Pushing a21(r148,l0)(cost 0)
      Pushing a14(r143,l0)(cost 2200)
      Pushing a10(r172,l0)(cost 0)
      Pushing a8(r179,l0)(cost 0)
      Pushing a6(r181,l0)(cost 0)
      Pushing a19(r155,l0)(cost 0)
      Pushing a17(r157,l0)(cost 0)
      Pushing a28(r201,l0)(cost 0)
      Pushing a22(r140,l0)(cost 0)
      Pushing a11(r141,l0)(cost 5500)
      Pushing a37(r163,l0)(cost 0)
      Pushing a33(r187,l0)(cost 0)
      Pushing a30(r195,l0)(cost 0)
      Pushing a5(r200,l0)(cost 31100)
      Popping a5(r200,l0)  -- assign reg 4
      Popping a30(r195,l0)  -- assign reg 3
      Popping a33(r187,l0)  -- assign reg 3
      Popping a37(r163,l0)  -- assign reg 2
      Popping a11(r141,l0)  -- assign reg 5
      Popping a22(r140,l0)  -- assign reg 0
      Popping a28(r201,l0)  -- assign reg 0
      Popping a17(r157,l0)  -- assign reg 0
      Popping a19(r155,l0)  -- assign reg 0
      Popping a6(r181,l0)  -- assign reg 5
      Popping a8(r179,l0)  -- assign reg 5
      Popping a10(r172,l0)  -- assign reg 3
      Popping a14(r143,l0)  -- assign reg 6
      Popping a21(r148,l0)  -- assign reg 2
      Popping a27(r203,l0)  -- assign reg 2
      Popping a7(r174,l0)  -- assign reg 3
      Popping a9(r173,l0)  -- assign reg 2
      Popping a18(r150,l0)  -- assign reg 3
      Popping a20(r149,l0)  -- assign reg 3
      Popping a0(r196,l0)  -- assign reg 3
      Popping a1(r198,l0)  -- assign reg 2
      Popping a3(r188,l0)  -- assign reg 3
      Popping a4(r190,l0)  -- assign reg 2
      Popping a12(r170,l0)  -- assign reg 2
      Popping a13(r168,l0)  -- assign reg 2
      Popping a15(r164,l0)  -- assign reg 3
      Popping a16(r166,l0)  -- assign reg 2
      Popping a23(r146,l0)  -- assign reg 3
      Popping a24(r144,l0)  -- assign reg 4
      Popping a25(r204,l0)  -- assign reg 3
      Popping a26(r202,l0)  -- assign reg 1
Disposition:
   22:r140 l0     0   11:r141 l0     5   14:r143 l0     6   24:r144 l0     4
   23:r146 l0     3   21:r148 l0     2   20:r149 l0     3   18:r150 l0     3
   19:r155 l0     0   17:r157 l0     0   37:r163 l0     2   15:r164 l0     3
   16:r166 l0     2   13:r168 l0     2   12:r170 l0     2   10:r172 l0     3
    9:r173 l0     2    7:r174 l0     3    8:r179 l0     5    6:r181 l0     5
   33:r187 l0     3    3:r188 l0     3    4:r190 l0     2   30:r195 l0     3
    0:r196 l0     3    1:r198 l0     2    2:r199 l0   mem    5:r200 l0     4
   28:r201 l0     0   26:r202 l0     1   27:r203 l0     2   25:r204 l0     3
New iteration of spill/restore move
+++Costs: overall -6600, reg -12320, mem 5720, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SetDisplayWindow

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,17u,3e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r140={1d,4u} r141={1d,4u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} 
;;    total ref usage 325{226d,96u,3e} in 123{121 regular + 2 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 6 2 NOTE_INSN_DELETED)
(note 6 4 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 6 9 2 NOTE_INSN_DELETED)
(debug_insn 9 18 10 2 (debug_marker) "../System/lcd_ili9341.c":315:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":316:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":319:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI command (const_int 42 [0x2a])) "../System/lcd_ili9341.c":319:10 -1
     (nil))
(debug_insn 13 12 183 2 (debug_marker) "../System/lcd_ili9341.c":320:2 -1
     (nil))
(insn 183 13 185 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ Xpos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Xpos ])
        (nil)))
(insn 185 183 2 2 (set (reg:SI 203)
        (reg:SI 2 r2 [ Width ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Width ])
        (nil)))
(insn 2 185 23 2 (set (reg/v:SI 140 [ Xpos ])
        (reg:SI 201)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 23 2 184 2 (set (reg:SI 148)
        (plus:SI (reg:SI 203)
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 184 23 186 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ Ypos ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Ypos ])
        (nil)))
(insn 186 184 14 2 (set (reg:SI 204)
        (reg:SI 3 r3 [ Height ])) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Height ])
        (nil)))
(insn 14 186 3 2 (set (reg:SI 144)
        (lshiftrt:SI (reg/v:SI 140 [ Xpos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":320:39 147 {*arm_shiftsi3}
     (nil))
(insn 3 14 5 2 (set (reg/v:SI 141 [ Ypos ])
        (reg:SI 202)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(insn 5 3 16 2 (set (reg/v:SI 143 [ Height ])
        (reg:SI 204)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 16 5 17 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":320:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 17 16 19 2 (debug_marker) "../System/lcd_ili9341.c":321:2 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 146 [ _3 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 140 [ Xpos ]) 0))) "../System/lcd_ili9341.c":321:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 146 [ _3 ]) 0)) "../System/lcd_ili9341.c":321:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _3 ])
        (nil)))
(debug_insn 22 21 24 2 (debug_marker) "../System/lcd_ili9341.c":322:2 -1
     (nil))
(insn 24 22 32 2 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (reg/v:SI 140 [ Xpos ]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (nil))
(insn 32 24 25 2 (set (reg:SI 155)
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 140 [ Xpos ]) 0))
            (reg:SI 148))) "../System/lcd_ili9341.c":323:48 174 {*arm_zero_extendhisi2addsi}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/v:SI 140 [ Xpos ])
            (nil))))
(insn 25 32 35 2 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 149)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":322:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 35 25 175 2 (set (reg:SI 157)
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../System/lcd_ili9341.c":323:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 175 35 27 2 (set (reg/f:SI 200)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 27 175 28 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 150) 0)) "../System/lcd_ili9341.c":322:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 28 27 37 2 (debug_marker) "../System/lcd_ili9341.c":323:2 -1
     (nil))
(insn 37 28 38 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":323:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 38 37 39 2 (debug_marker) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 41 40 50 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 50 41 42 3 66 (nil) [1 uses])
(note 42 50 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 49 42 43 3 NOTE_INSN_DELETED)
(debug_insn 43 49 44 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 44 43 47 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 47 44 51 3 (set (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 51 47 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 52 51 53 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 50)
(note 53 52 81 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 81 53 54 4 NOTE_INSN_DELETED)
(debug_insn 54 81 55 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:HI address (const_int 42 [0x2a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 164)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 60 59 62 4 (set (reg:SI 166)
        (const_int 42 [0x2a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 42 [0x2a])
        (nil)))
(insn 62 60 63 4 (set (mem/v:HI (reg/f:SI 164) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 166) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 66 65 67 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker) "../System/lcd_ili9341.c":325:2 -1
     (nil))
(insn 70 69 71 4 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) "../System/lcd_ili9341.c":325:2 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(insn 71 70 72 4 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 73 72 74 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":325:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":328:2 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:HI command (const_int 43 [0x2b])) "../System/lcd_ili9341.c":328:10 -1
     (nil))
(debug_insn 76 75 86 4 (debug_marker) "../System/lcd_ili9341.c":329:2 -1
     (nil))
(insn 86 76 77 4 (set (reg:SI 172)
        (plus:SI (reg/v:SI 143 [ Height ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 143 [ Height ])
        (nil)))
(insn 77 86 79 4 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 141 [ Ypos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":329:40 147 {*arm_shiftsi3}
     (nil))
(insn 79 77 80 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":329:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 80 79 82 4 (debug_marker) "../System/lcd_ili9341.c":330:2 -1
     (nil))
(insn 82 80 84 4 (set (reg:SI 170 [ _15 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 141 [ Ypos ]) 0))) "../System/lcd_ili9341.c":330:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 84 82 85 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 170 [ _15 ]) 0)) "../System/lcd_ili9341.c":330:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _15 ])
        (nil)))
(debug_insn 85 84 87 4 (debug_marker) "../System/lcd_ili9341.c":331:2 -1
     (nil))
(insn 87 85 95 4 (set (reg:SI 173)
        (plus:SI (reg:SI 172)
            (reg/v:SI 141 [ Ypos ]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (nil))
(insn 95 87 88 4 (set (reg:SI 179)
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 141 [ Ypos ]) 0))
            (reg:SI 172))) "../System/lcd_ili9341.c":332:50 174 {*arm_zero_extendhisi2addsi}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg/v:SI 141 [ Ypos ])
            (nil))))
(insn 88 95 98 4 (set (reg:SI 174)
        (lshiftrt:SI (reg:SI 173)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":331:56 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 98 88 90 4 (set (reg:SI 181)
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/lcd_ili9341.c":332:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 90 98 91 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) "../System/lcd_ili9341.c":331:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 91 90 100 4 (debug_marker) "../System/lcd_ili9341.c":332:2 -1
     (nil))
(insn 100 91 101 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 181) 0)) "../System/lcd_ili9341.c":332:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(debug_insn 101 100 102 4 (debug_marker) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 102 101 103 4 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 103 102 112 4 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 112 103 104 5 67 (nil) [1 uses])
(note 104 112 111 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 111 104 105 5 NOTE_INSN_DELETED)
(debug_insn 105 111 106 5 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 106 105 109 5 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 109 106 113 5 (set (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 113 109 114 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 114 113 115 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 112)
(note 115 114 116 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 6 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 117 116 118 6 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 6 (var_location:HI address (const_int 43 [0x2b])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 119 118 120 6 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 120 119 121 6 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 121 120 122 6 (set (reg/f:SI 188)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 122 121 124 6 (set (reg:SI 190)
        (const_int 43 [0x2b])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 43 [0x2b])
        (nil)))
(insn 124 122 125 6 (set (mem/v:HI (reg/f:SI 188) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 190) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg/f:SI 188)
            (nil))))
(debug_insn 125 124 126 6 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 126 125 127 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 127 126 128 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 128 127 129 6 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 130 129 131 6 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 131 130 133 6 (debug_marker) "../System/lcd_ili9341.c":334:2 -1
     (nil))
(insn 133 131 134 6 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 6 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(call_insn 135 134 136 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":334:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 136 135 137 6 (debug_marker) "../System/lcd_ili9341.c":337:2 -1
     (nil))
(debug_insn 137 136 138 6 (var_location:HI command (const_int 44 [0x2c])) "../System/lcd_ili9341.c":337:10 -1
     (nil))
(debug_insn 138 137 139 6 (debug_marker) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 139 138 140 6 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 140 139 149 6 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 149 140 141 7 68 (nil) [1 uses])
(note 141 149 148 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 148 141 142 7 NOTE_INSN_DELETED)
(debug_insn 142 148 143 7 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 143 142 146 7 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 146 143 150 7 (set (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 150 146 151 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 151 150 152 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 149)
(note 152 151 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 154 153 155 8 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 155 154 156 8 (var_location:HI address (const_int 44 [0x2c])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 156 155 157 8 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 157 156 158 8 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 158 157 159 8 (set (reg/f:SI 196)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 159 158 161 8 (set (reg:SI 198)
        (const_int 44 [0x2c])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 44 [0x2c])
        (nil)))
(insn 161 159 162 8 (set (mem/v:HI (reg/f:SI 196) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 198) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg/f:SI 196)
            (nil))))
(debug_insn 162 161 163 8 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 163 162 164 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 164 163 165 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 165 164 166 8 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 166 165 167 8 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 167 166 168 8 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 168 167 187 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 187 168 0 NOTE_INSN_DELETED)

;; Function ILI9341_Init (ILI9341_Init, funcdef_no=338, decl_uid=10016, cgraph_uid=342, symbol_order=343)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 8 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 7
;;  header 19, latch 19
;;  depth 1, outer 0
;;  nodes: 19
;;
;; Loop 6
;;  header 17, latch 17
;;  depth 1, outer 0
;;  nodes: 17
;;
;; Loop 5
;;  header 15, latch 15
;;  depth 1, outer 0
;;  nodes: 15
;;
;; Loop 4
;;  header 13, latch 13
;;  depth 1, outer 0
;;  nodes: 13
;;
;; Loop 3
;;  header 11, latch 11
;;  depth 1, outer 0
;;  nodes: 11
;;
;; Loop 2
;;  header 9, latch 9
;;  depth 1, outer 0
;;  nodes: 9
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 }
;; 9 succs { 9 10 }
;; 10 succs { 11 }
;; 11 succs { 11 12 }
;; 12 succs { 13 }
;; 13 succs { 13 14 }
;; 14 succs { 15 }
;; 15 succs { 15 16 }
;; 16 succs { 17 }
;; 17 succs { 17 18 }
;; 18 succs { 19 }
;; 19 succs { 19 20 }
;; 20 succs { 1 }
;; 8 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 7
;;  header 19, latch 19
;;  depth 1, outer 0
;;  nodes: 19
;;
;; Loop 6
;;  header 17, latch 17
;;  depth 1, outer 0
;;  nodes: 17
;;
;; Loop 5
;;  header 15, latch 15
;;  depth 1, outer 0
;;  nodes: 15
;;
;; Loop 4
;;  header 13, latch 13
;;  depth 1, outer 0
;;  nodes: 13
;;
;; Loop 3
;;  header 11, latch 11
;;  depth 1, outer 0
;;  nodes: 11
;;
;; Loop 2
;;  header 9, latch 9
;;  depth 1, outer 0
;;  nodes: 9
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 }
;; 9 succs { 9 10 }
;; 10 succs { 11 }
;; 11 succs { 11 12 }
;; 12 succs { 13 }
;; 13 succs { 13 14 }
;; 14 succs { 15 }
;; 15 succs { 15 16 }
;; 16 succs { 17 }
;; 17 succs { 17 18 }
;; 18 succs { 19 }
;; 19 succs { 19 20 }
;; 20 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 200: local to bb 2 def dominates all uses has unique first use
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 199: local to bb 2 def dominates all uses has unique first use
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 198: def dominates all uses has unique first use
Reg 125: def dominates all uses has unique first use
Reg 133 uninteresting
Reg 122: def dominates all uses has unique first use
Reg 134: local to bb 4 def dominates all uses has unique first use
Reg 136 uninteresting
Reg 196: def dominates all uses has unique first use
Reg 139 uninteresting
Reg 141 uninteresting
Reg 146 uninteresting
Reg 147: local to bb 10 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 153 uninteresting
Reg 154: local to bb 12 def dominates all uses has unique first use
Reg 156 uninteresting
Reg 161 uninteresting
Reg 117: def dominates all uses has unique first use
Reg 162: local to bb 14 def dominates all uses has unique first use
Reg 164 uninteresting
Reg 166: local to bb 14 def dominates all uses has unique first use
Reg 168: local to bb 14 def dominates all uses has unique first use
Reg 172 uninteresting
Reg 116: def dominates all uses has unique first use
Reg 173: local to bb 16 def dominates all uses has unique first use
Reg 175 uninteresting
Reg 182 uninteresting
Reg 115: def dominates all uses has unique first use
Reg 183: local to bb 18 def dominates all uses has unique first use
Reg 185 uninteresting
Reg 187 uninteresting
Reg 191 uninteresting
Reg 192: local to bb 20 def dominates all uses has unique first use
Reg 194 uninteresting
Reg 115 not local to one basic block
Reg 116 not local to one basic block
Reg 117 not local to one basic block
Reg 122 not local to one basic block
Reg 125 not local to one basic block
Ignoring reg 127 with equiv init insn
Examining insn 20, def for 128
  all ok
Ignoring reg 134 with equiv init insn
Ignoring reg 147 with equiv init insn
Ignoring reg 154 with equiv init insn
Ignoring reg 162 with equiv init insn
Ignoring reg 166 with equiv init insn
Ignoring reg 168 with equiv init insn
Ignoring reg 173 with equiv init insn
Ignoring reg 183 with equiv init insn
Ignoring reg 192 with equiv init insn
Reg 196 not local to one basic block
Reg 198 not local to one basic block
Found def insn 386 for 199 to be not moveable
Found def insn 387 for 200 to be not moveable
;; 8 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 7
;;  header 19, latch 19
;;  depth 1, outer 0
;;  nodes: 19
;;
;; Loop 6
;;  header 17, latch 17
;;  depth 1, outer 0
;;  nodes: 17
;;
;; Loop 5
;;  header 15, latch 15
;;  depth 1, outer 0
;;  nodes: 15
;;
;; Loop 4
;;  header 13, latch 13
;;  depth 1, outer 0
;;  nodes: 13
;;
;; Loop 3
;;  header 11, latch 11
;;  depth 1, outer 0
;;  nodes: 11
;;
;; Loop 2
;;  header 9, latch 9
;;  depth 1, outer 0
;;  nodes: 9
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 }
;; 9 succs { 9 10 }
;; 10 succs { 11 }
;; 11 succs { 11 12 }
;; 12 succs { 13 }
;; 13 succs { 13 14 }
;; 14 succs { 15 }
;; 15 succs { 15 16 }
;; 16 succs { 17 }
;; 17 succs { 17 18 }
;; 18 succs { 19 }
;; 19 succs { 19 20 }
;; 20 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 127: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 80 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 120 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 121 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 155 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 156 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 193 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 194 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 215 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 218 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 241 (nil))
init_insns for 175: (insn_list:REG_DEP_TRUE 242 (nil))
init_insns for 183: (insn_list:REG_DEP_TRUE 282 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 283 (nil))
init_insns for 187: (insn_list:REG_DEP_TRUE 304 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 326 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 327 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 362 (nil))
Reg 196 has equivalence, initial gains 440

Pass 1 for finding pseudo/allocno costs

    r200: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r199: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a59 (r198,l1) best GENERAL_REGS, allocno GENERAL_REGS
    a55 (r198,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a51 (r198,l3) best GENERAL_REGS, allocno GENERAL_REGS
    a46 (r198,l4) best GENERAL_REGS, allocno GENERAL_REGS
    a42 (r198,l5) best GENERAL_REGS, allocno GENERAL_REGS
    a38 (r198,l6) best GENERAL_REGS, allocno GENERAL_REGS
    a35 (r198,l7) best GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a54 (r196,l2) best NO_REGS, allocno NO_REGS
    a50 (r196,l3) best NO_REGS, allocno NO_REGS
    a45 (r196,l4) best NO_REGS, allocno NO_REGS
    a41 (r196,l5) best NO_REGS, allocno NO_REGS
    a37 (r196,l6) best NO_REGS, allocno NO_REGS
    a34 (r196,l7) best NO_REGS, allocno NO_REGS
    a0 (r196,l0) best NO_REGS, allocno NO_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a58 (r126,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r196,l0) costs: GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:18370,18370 VFP_LO_REGS:18370,18370 ALL_REGS:10120,10120 MEM:12320,12320
  a1(r192,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r194,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a3(r187,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r115,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,18300 VFP_LO_REGS:3300,18300 ALL_REGS:1650,16650 MEM:2200,12200
  a5(r183,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a6(r185,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r198,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,106650 VFP_LO_REGS:1650,106650 ALL_REGS:1650,106650 MEM:1100,71100
  a8(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a9(r173,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a10(r175,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a11(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a12(r166,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a13(r117,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,18300 VFP_LO_REGS:3300,18300 ALL_REGS:1650,16650 MEM:2200,12200
  a14(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a15(r164,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a16(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a17(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a18(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a19(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a20(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a21(r124,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a22(r123,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a23(r197,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a24(r126,l0) costs: LO_REGS:0,0 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:440,440 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a25(r141,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:1650,1650 MEM:1100,1100
  a26(r139,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:1650,1650 MEM:1100,1100
  a27(r122,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,18300 VFP_LO_REGS:3300,18300 ALL_REGS:1650,16650 MEM:2200,12200
  a28(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a29(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a30(r128,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a31(r199,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a32(r127,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a33(r200,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a34(r196,l7) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a35(r198,l7) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a36(r191,l7) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a37(r196,l6) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a38(r198,l6) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a39(r115,l6) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a40(r182,l6) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a41(r196,l5) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a42(r198,l5) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a43(r116,l5) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a44(r172,l5) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a45(r196,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a46(r198,l4) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a47(r117,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a48(r161,l4) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a49(r125,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a50(r196,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a51(r198,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a52(r153,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a53(r125,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a54(r196,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a55(r198,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a56(r146,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a57(r125,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a58(r126,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a59(r198,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a60(r122,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a61(r133,l1) costs: GENERAL_REGS:0,0 MEM:30000,30000

   Insn 343(l0): point = 0
   Insn 342(l0): point = 2
   Insn 340(l0): point = 4
   Insn 339(l0): point = 6
   Insn 338(l0): point = 8
   Insn 333(l0): point = 10
   Insn 329(l0): point = 12
   Insn 327(l0): point = 14
   Insn 326(l0): point = 16
   Insn 305(l0): point = 19
   Insn 304(l0): point = 21
   Insn 299(l0): point = 23
   Insn 298(l0): point = 25
   Insn 296(l0): point = 27
   Insn 295(l0): point = 29
   Insn 294(l0): point = 31
   Insn 289(l0): point = 33
   Insn 285(l0): point = 35
   Insn 283(l0): point = 37
   Insn 282(l0): point = 39
   Insn 261(l0): point = 42
   Insn 255(l0): point = 44
   Insn 254(l0): point = 46
   Insn 253(l0): point = 48
   Insn 248(l0): point = 50
   Insn 244(l0): point = 52
   Insn 242(l0): point = 54
   Insn 241(l0): point = 56
   Insn 220(l0): point = 59
   Insn 216(l0): point = 61
   Insn 218(l0): point = 63
   Insn 215(l0): point = 65
   Insn 210(l0): point = 67
   Insn 209(l0): point = 69
   Insn 207(l0): point = 71
   Insn 206(l0): point = 73
   Insn 205(l0): point = 75
   Insn 200(l0): point = 77
   Insn 196(l0): point = 79
   Insn 194(l0): point = 81
   Insn 193(l0): point = 83
   Insn 172(l0): point = 86
   Insn 167(l0): point = 88
   Insn 166(l0): point = 90
   Insn 162(l0): point = 92
   Insn 158(l0): point = 94
   Insn 156(l0): point = 96
   Insn 155(l0): point = 98
   Insn 132(l0): point = 101
   Insn 131(l0): point = 103
   Insn 127(l0): point = 105
   Insn 123(l0): point = 107
   Insn 121(l0): point = 109
   Insn 120(l0): point = 111
   Insn 96(l0): point = 114
   Insn 95(l0): point = 116
   Insn 94(l0): point = 118
   Insn 93(l0): point = 120
   Insn 92(l0): point = 122
   Insn 87(l0): point = 124
   Insn 81(l0): point = 127
   Insn 80(l0): point = 129
   Insn 8(l0): point = 131
   Insn 7(l0): point = 133
   Insn 79(l0): point = 135
   Insn 388(l0): point = 138
   Insn 71(l0): point = 140
   Insn 70(l0): point = 142
   Insn 6(l0): point = 144
   Insn 5(l0): point = 146
   Insn 69(l0): point = 148
   Insn 64(l0): point = 151
   Insn 63(l0): point = 153
   Insn 61(l0): point = 156
   Insn 58(l0): point = 158
   Insn 57(l0): point = 160
   Insn 56(l0): point = 162
   Insn 55(l0): point = 164
   Insn 51(l0): point = 166
   Insn 47(l0): point = 168
   Insn 45(l0): point = 170
   Insn 44(l0): point = 172
   Insn 22(l0): point = 175
   Insn 2(l0): point = 177
   Insn 362(l0): point = 179
   Insn 20(l0): point = 181
   Insn 386(l0): point = 183
   Insn 3(l0): point = 185
   Insn 19(l0): point = 187
   Insn 387(l0): point = 189
   Insn 319(l7): point = 192
   Insn 318(l7): point = 194
   Insn 314(l7): point = 196
   Insn 275(l6): point = 199
   Insn 274(l6): point = 201
   Insn 272(l6): point = 203
   Insn 270(l6): point = 205
   Insn 234(l5): point = 208
   Insn 233(l5): point = 210
   Insn 231(l5): point = 212
   Insn 229(l5): point = 214
   Insn 186(l4): point = 217
   Insn 185(l4): point = 219
   Insn 183(l4): point = 221
   Insn 181(l4): point = 223
   Insn 148(l3): point = 226
   Insn 147(l3): point = 228
   Insn 143(l3): point = 230
   Insn 113(l2): point = 233
   Insn 112(l2): point = 235
   Insn 108(l2): point = 237
   Insn 37(l1): point = 240
   Insn 36(l1): point = 242
   Insn 34(l1): point = 244
   Insn 32(l1): point = 246
 a0(r196): [7..164]
 a1(r192): [13..16]
 a2(r194): [13..14]
 a3(r187): [20..21]
 a4(r115): [32..41]
 a5(r183): [36..39]
 a6(r185): [36..37]
 a7(r198): [19..179]
 a8(r116): [43..58]
 a9(r173): [53..56]
 a10(r175): [53..54]
 a11(r168): [60..63]
 a12(r166): [62..65]
 a13(r117): [76..85]
 a14(r162): [80..83]
 a15(r164): [80..81]
 a16(r125): [87..177]
 a17(r154): [95..98]
 a18(r156): [95..96]
 a19(r147): [108..111]
 a20(r149): [108..109]
 a21(r124): [138..144] [121..131]
 a22(r123): [138..146] [123..133]
 a23(r197): [138..148] [125..135]
 a24(r126): [125..185]
 a25(r141 [0]): [128..129]
 a25(r141 [1]): [128..129]
 a26(r139 [0]): [141..142]
 a26(r139 [1]): [141..142]
 a27(r122): [163..174]
 a28(r134): [169..172]
 a29(r136): [169..170]
 a30(r128): [176..181]
 a31(r199): [178..183]
 a32(r127): [182..187]
 a33(r200): [186..189]
 a34(r196): [192..198]
 a35(r198): [192..198]
 a36(r191): [195..196]
 a37(r196): [199..207]
 a38(r198): [199..207]
 a39(r115): [199..203]
 a40(r182): [202..205]
 a41(r196): [208..216]
 a42(r198): [208..216]
 a43(r116): [208..212]
 a44(r172): [211..214]
 a45(r196): [217..225]
 a46(r198): [217..225]
 a47(r117): [217..221]
 a48(r161): [220..223]
 a49(r125): [226..232]
 a50(r196): [226..232]
 a51(r198): [226..232]
 a52(r153): [229..230]
 a53(r125): [233..239]
 a54(r196): [233..239]
 a55(r198): [233..239]
 a56(r146): [236..237]
 a57(r125): [240..248]
 a58(r126): [240..248]
 a59(r198): [240..248]
 a60(r122): [240..244]
 a61(r133): [243..246]
      Moving ranges of a59r198 to a7r198:  [240..248]
      Moving ranges of a55r198 to a7r198:  [233..239]
      Moving ranges of a51r198 to a7r198:  [226..232]
      Moving ranges of a46r198 to a7r198:  [217..225]
      Moving ranges of a42r198 to a7r198:  [208..216]
      Moving ranges of a38r198 to a7r198:  [199..207]
      Moving ranges of a35r198 to a7r198:  [192..198]
      Moving ranges of a54r196 to a0r196:  [233..239]
      Moving ranges of a50r196 to a0r196:  [226..232]
      Moving ranges of a45r196 to a0r196:  [217..225]
      Moving ranges of a41r196 to a0r196:  [208..216]
      Moving ranges of a37r196 to a0r196:  [199..207]
      Moving ranges of a34r196 to a0r196:  [192..198]
 Rebuilding regno allocno list for 191
 Rebuilding regno allocno list for 182
 Rebuilding regno allocno list for 172
 Rebuilding regno allocno list for 161
 Rebuilding regno allocno list for 153
 Rebuilding regno allocno list for 146
 Rebuilding regno allocno list for 133
      Moving ranges of a58r126 to a24r126:  [240..248]
      Moving ranges of a57r125 to a16r125:  [240..248]
      Moving ranges of a53r125 to a16r125:  [233..239]
      Moving ranges of a49r125 to a16r125:  [226..232]
      Moving ranges of a60r122 to a27r122:  [240..244]
      Moving ranges of a47r117 to a13r117:  [217..221]
      Moving ranges of a43r116 to a8r116:  [208..212]
      Moving ranges of a39r115 to a4r115:  [199..203]
Compressing live ranges: from 249 to 46 - 18%
Ranges after the compression:
 a0(r196): [32..43] [0..21]
 a1(r192): [0..1]
 a2(r194): [0..1]
 a3(r187): [2..3]
 a4(r115): [34..35] [4..5]
 a5(r183): [4..5]
 a6(r185): [4..5]
 a7(r198): [32..45] [2..27]
 a8(r116): [36..37] [6..7]
 a9(r173): [6..7]
 a10(r175): [6..7]
 a11(r168): [8..9]
 a12(r166): [8..9]
 a13(r117): [38..39] [10..11]
 a14(r162): [10..11]
 a15(r164): [10..11]
 a16(r125): [40..45] [12..25]
 a17(r154): [12..13]
 a18(r156): [12..13]
 a19(r147): [14..15]
 a20(r149): [14..15]
 a21(r124): [16..19]
 a22(r123): [16..19]
 a23(r197): [16..19]
 a24(r126): [44..45] [16..29]
 a25(r141 [0]): [16..17]
 a25(r141 [1]): [16..17]
 a26(r139 [0]): [18..19]
 a26(r139 [1]): [18..19]
 a27(r122): [44..45] [20..23]
 a28(r134): [22..23]
 a29(r136): [22..23]
 a30(r128): [24..27]
 a31(r199): [26..29]
 a32(r127): [28..31]
 a33(r200): [30..31]
 a36(r191): [32..33]
 a40(r182): [34..35]
 a44(r172): [36..37]
 a48(r161): [38..39]
 a52(r153): [40..41]
 a56(r146): [42..43]
 a61(r133): [44..45]
+++Allocating 344 bytes for conflict table (uncompressed size 512)
;; a0(r196,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r192,l0) conflicts: a2(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r194,l0) conflicts: a1(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r187,l0) conflicts: a7(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a7(r198,l0) a5(r183,l0) a6(r185,l0) a40(r182,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r183,l0) conflicts: a7(r198,l0) a6(r185,l0) a4(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r185,l0) conflicts: a7(r198,l0) a5(r183,l0) a4(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r198,l0) conflicts: a3(r187,l0) a5(r183,l0) a6(r185,l0) a4(r115,l0) a9(r173,l0) a10(r175,l0) a8(r116,l0) a11(r168,l0) a12(r166,l0) a14(r162,l0) a15(r164,l0) a13(r117,l0) a17(r154,l0) a18(r156,l0) a16(r125,l0) a19(r147,l0) a20(r149,l0) a25(r141,w0,l0) a25(r141,w1,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0) a26(r139,w0,l0) a26(r139,w1,l0) a27(r122,l0) a28(r134,l0) a29(r136,l0) a30(r128,l0) a31(r199,l0) a36(r191,l0) a40(r182,l0) a44(r172,l0) a48(r161,l0) a52(r153,l0) a56(r146,l0) a61(r133,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a8(r116,l0) conflicts: a7(r198,l0) a9(r173,l0) a10(r175,l0) a44(r172,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a9(r173,l0) conflicts: a7(r198,l0) a10(r175,l0) a8(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r175,l0) conflicts: a7(r198,l0) a9(r173,l0) a8(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r168,l0) conflicts: a7(r198,l0) a12(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r166,l0) conflicts: a7(r198,l0) a11(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r117,l0) conflicts: a7(r198,l0) a14(r162,l0) a15(r164,l0) a48(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r162,l0) conflicts: a7(r198,l0) a15(r164,l0) a13(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r164,l0) conflicts: a7(r198,l0) a14(r162,l0) a13(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r125,l0) conflicts: a7(r198,l0) a17(r154,l0) a18(r156,l0) a19(r147,l0) a20(r149,l0) a25(r141,w0,l0) a25(r141,w1,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0) a26(r139,w0,l0) a26(r139,w1,l0) a27(r122,l0) a28(r134,l0) a29(r136,l0) a30(r128,l0) a52(r153,l0) a56(r146,l0) a61(r133,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a17(r154,l0) conflicts: a7(r198,l0) a18(r156,l0) a16(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r156,l0) conflicts: a7(r198,l0) a17(r154,l0) a16(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r147,l0) conflicts: a7(r198,l0) a16(r125,l0) a20(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r149,l0) conflicts: a7(r198,l0) a16(r125,l0) a19(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r124,l0) conflicts: a7(r198,l0) a16(r125,l0) a25(r141,w0,l0) a25(r141,w1,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0) a26(r139,w0,l0) a26(r139,w1,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a22(r123,l0) conflicts: a7(r198,l0) a16(r125,l0) a25(r141,w0,l0) a25(r141,w1,l0) a21(r124,l0) a23(r197,l0) a24(r126,l0) a26(r139,w0,l0) a26(r139,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r197,l0) conflicts: a7(r198,l0) a16(r125,l0) a25(r141,w0,l0) a25(r141,w1,l0) a21(r124,l0) a22(r123,l0) a24(r126,l0) a26(r139,w0,l0) a26(r139,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r126,l0) conflicts: a7(r198,l0) a16(r125,l0) a25(r141,w0,l0) a25(r141,w1,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a26(r139,w0,l0) a26(r139,w1,l0) a27(r122,l0) a28(r134,l0) a29(r136,l0) a30(r128,l0) a31(r199,l0) a32(r127,l0) a61(r133,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a25(r141,l0) conflicts:
;;   subobject 0: a7(r198,l0) a16(r125,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a7(r198,l0) a16(r125,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r139,l0) conflicts:
;;   subobject 0: a7(r198,l0) a16(r125,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a7(r198,l0) a16(r125,l0) a21(r124,l0) a22(r123,l0) a23(r197,l0) a24(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r122,l0) conflicts: a7(r198,l0) a16(r125,l0) a24(r126,l0) a28(r134,l0) a29(r136,l0) a61(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r134,l0) conflicts: a7(r198,l0) a16(r125,l0) a24(r126,l0) a27(r122,l0) a29(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r136,l0) conflicts: a7(r198,l0) a16(r125,l0) a24(r126,l0) a27(r122,l0) a28(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r128,l0) conflicts: a7(r198,l0) a16(r125,l0) a24(r126,l0) a31(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r199,l0) conflicts: a7(r198,l0) a24(r126,l0) a30(r128,l0) a32(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r127,l0) conflicts: a24(r126,l0) a31(r199,l0) a33(r200,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a33(r200,l0) conflicts: a32(r127,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a36(r191,l0) conflicts: a7(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r182,l0) conflicts: a7(r198,l0) a4(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r172,l0) conflicts: a7(r198,l0) a8(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r161,l0) conflicts: a7(r198,l0) a13(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r153,l0) conflicts: a7(r198,l0) a16(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r146,l0) conflicts: a7(r198,l0) a16(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r133,l0) conflicts: a7(r198,l0) a16(r125,l0) a24(r126,l0) a27(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a24(r126)<->a33(r200)@110:move
  cp1:a16(r125)<->a31(r199)@110:move
  pref0:a4(r115)<-hr1@220
  pref1:a13(r117)<-hr1@220
  pref2:a22(r123)<-hr3@220
  pref3:a21(r124)<-hr2@220
  pref4:a27(r122)<-hr1@220
  pref5:a33(r200)<-hr1@220
  pref6:a31(r199)<-hr0@220
  regions=8, blocks=21, points=46
    allocnos=62 (big 2), copies=2, conflicts=0, ranges=51

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r196 1r192 2r194 3r187 4r115 5r183 6r185 7r198 8r116 9r173 10r175 11r168 12r166 13r117 14r162 15r164 16r125 17r154 18r156 19r147 20r149 21r124 22r123 23r197 24r126 25r141 26r139 27r122 28r134 29r136 30r128 31r199 32r127 33r200 36r191 40r182 44r172 48r161 52r153 56r146 61r133
    modified regnos: 115 116 117 122 123 124 125 126 127 128 133 134 136 139 141 146 147 149 153 154 156 161 162 164 166 168 172 173 175 182 183 185 187 191 192 194 196 197 198 199 200
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@545840
          2:( 1-12 14)@17160
            3:( 2-11)@33200
              4:( 4-11)@146600
      Spill a0(r196,l0)
      Allocno a1r192 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r198 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a8r116 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a9r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r125 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a17r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r124 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, ^node:  0-12 14 (confl regs =  3 13 15 48-106)
      Allocno a22r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a23r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r126 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a25r141 of ALL_REGS(46) has 45 avail. regs  0-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a26r139 of ALL_REGS(46) has 45 avail. regs  0-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a27r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r199 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a32r127 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a33r200 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a36r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r182 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a52r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a26(r139,l0)(cost 0)
      Pushing a25(r141,l0)(cost 0)
      Pushing a33(r200,l0)(cost 0)
      Pushing a32(r127,l0)(cost 0)
      Pushing a31(r199,l0)(cost 0)
      Pushing a30(r128,l0)(cost 0)
      Forming thread by copy 0:a24r126-a33r200 (freq=110):
        Result (freq=770): a24r126(550) a33r200(220)
        Making a24(r126,l0) colorable
      Pushing a29(r136,l0)(cost 0)
      Pushing a28(r134,l0)(cost 0)
      Pushing a22(r123,l0)(cost 0)
      Pushing a21(r124,l0)(cost 0)
      Pushing a20(r149,l0)(cost 0)
      Pushing a19(r147,l0)(cost 0)
      Pushing a18(r156,l0)(cost 0)
      Pushing a17(r154,l0)(cost 0)
      Forming thread by copy 1:a16r125-a31r199 (freq=110):
        Result (freq=440): a16r125(220) a31r199(220)
        Making a16(r125,l0) colorable
      Pushing a15(r164,l0)(cost 0)
      Pushing a14(r162,l0)(cost 0)
      Pushing a12(r166,l0)(cost 0)
      Pushing a11(r168,l0)(cost 0)
      Pushing a10(r175,l0)(cost 0)
      Pushing a9(r173,l0)(cost 0)
      Pushing a6(r185,l0)(cost 0)
      Pushing a5(r183,l0)(cost 0)
      Pushing a3(r187,l0)(cost 0)
      Pushing a2(r194,l0)(cost 0)
      Pushing a1(r192,l0)(cost 0)
      Pushing a23(r197,l0)(cost 0)
      Pushing a16(r125,l0)(cost 2200)
      Pushing a24(r126,l0)(cost 5500)
      Pushing a27(r122,l0)(cost 0)
      Pushing a13(r117,l0)(cost 0)
      Pushing a8(r116,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
        Making a7(r198,l0) colorable
      Pushing a56(r146,l0)(cost 0)
      Pushing a52(r153,l0)(cost 0)
      Pushing a36(r191,l0)(cost 0)
      Pushing a61(r133,l0)(cost 0)
      Pushing a48(r161,l0)(cost 0)
      Pushing a44(r172,l0)(cost 0)
      Pushing a40(r182,l0)(cost 0)
      Pushing a7(r198,l0)(cost 71100)
      Popping a7(r198,l0)  -- assign reg 4
      Popping a40(r182,l0)  -- assign reg 3
      Popping a44(r172,l0)  -- assign reg 3
      Popping a48(r161,l0)  -- assign reg 3
      Popping a61(r133,l0)  -- assign reg 3
      Popping a36(r191,l0)  -- assign reg 3
      Popping a52(r153,l0)  -- assign reg 3
      Popping a56(r146,l0)  -- assign reg 3
      Popping a4(r115,l0)  -- assign reg 1
      Popping a8(r116,l0)  -- assign reg 5
      Popping a13(r117,l0)  -- assign reg 1
      Popping a27(r122,l0)  -- assign reg 1
      Popping a24(r126,l0)  -- assign reg 5
      Popping a16(r125,l0)  -- assign reg 6
      Popping a23(r197,l0)  -- assign reg 1
      Popping a1(r192,l0)  -- assign reg 3
      Popping a2(r194,l0)  -- assign reg 2
      Popping a3(r187,l0)  -- assign reg 3
      Popping a5(r183,l0)  -- assign reg 3
      Popping a6(r185,l0)  -- assign reg 2
      Popping a9(r173,l0)  -- assign reg 3
      Popping a10(r175,l0)  -- assign reg 2
      Popping a11(r168,l0)  -- assign reg 3
      Popping a12(r166,l0)  -- assign reg 2
      Popping a14(r162,l0)  -- assign reg 3
      Popping a15(r164,l0)  -- assign reg 2
      Popping a17(r154,l0)  -- assign reg 3
      Popping a18(r156,l0)  -- assign reg 2
      Popping a19(r147,l0)  -- assign reg 3
      Popping a20(r149,l0)  -- assign reg 2
      Popping a21(r124,l0)  -- assign reg 2
      Popping a22(r123,l0)  -- assign reg 3
      Popping a28(r134,l0)  -- assign reg 3
      Popping a29(r136,l0)  -- assign reg 2
      Popping a30(r128,l0)  -- assign reg 3
      Popping a31(r199,l0)  -- assign reg 0
      Popping a32(r127,l0)  -- assign reg 3
      Popping a33(r200,l0)  -- assign reg 1
      Popping a25(r141,l0)  -- assign reg 30
      Popping a26(r139,l0)  -- assign reg 30
Disposition:
    4:r115 l0     1    8:r116 l0     5   13:r117 l0     1   27:r122 l0     1
   22:r123 l0     3   21:r124 l0     2   16:r125 l0     6   24:r126 l0     5
   32:r127 l0     3   30:r128 l0     3   61:r133 l0     3   28:r134 l0     3
   29:r136 l0     2   26:r139 l0    30   25:r141 l0    30   56:r146 l0     3
   19:r147 l0     3   20:r149 l0     2   52:r153 l0     3   17:r154 l0     3
   18:r156 l0     2   48:r161 l0     3   14:r162 l0     3   15:r164 l0     2
   12:r166 l0     2   11:r168 l0     3   44:r172 l0     3    9:r173 l0     3
   10:r175 l0     2   40:r182 l0     3    5:r183 l0     3    6:r185 l0     2
    3:r187 l0     3   36:r191 l0     3    1:r192 l0     3    2:r194 l0     2
    0:r196 l0   mem   23:r197 l0     1    7:r198 l0     4   31:r199 l0     0
   33:r200 l0     1
New iteration of spill/restore move
+++Costs: overall -660, reg -12980, mem 12320, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,20u} r12={22d} r13={1d,31u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,8u} r101={11d} r102={1d,27u,6e} r103={1d,19u} r104={11d} r105={11d} r106={11d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,2u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,2u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,2u} r173={1d,1u} r175={1d,1u} r182={1d,2u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} r199={1d,1u} r200={1d,1u} 
;;    total ref usage 1183{988d,188u,7e} in 272{261 regular + 11 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/lcd_ili9341.c":349:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/lcd_ili9341.c":350:2 -1
     (nil))
(debug_insn 13 12 387 2 (debug_marker) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(insn 387 13 19 2 (set (reg:SI 200)
        (reg:SI 1 r1 [ orientation ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ orientation ])
        (nil)))
(insn 19 387 3 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 3 19 14 2 (set (reg/v:SI 126 [ orientation ])
        (reg:SI 200)) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI orientation (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":282:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 18 17 386 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 386 18 20 2 (set (reg:SI 199)
        (reg:SI 0 r0 [ color_space ])) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ color_space ])
        (nil)))
(insn 20 386 362 2 (set (reg:SI 128 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 127)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 362 20 2 2 (set (reg/f:SI 198)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 2 362 22 2 (set (reg/v:SI 125 [ color_space ])
        (reg:SI 199)) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 22 2 23 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(short unsigned int *)_63]+0 S2 A32])
        (subreg:HI (reg:SI 128 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 26 25 35 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 35 26 27 3 76 (nil) [1 uses])
(note 27 35 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 32 29 34 3 (set (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 32 36 3 (set (reg:SI 122 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 37 36 38 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 35)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 35)
(note 38 37 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 60 38 39 4 NOTE_INSN_DELETED)
(debug_insn 39 60 40 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 134)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 45 44 47 4 (set (reg:SI 136)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 54 [0x36])
        (nil)))
(insn 47 45 48 4 (set (mem/v:HI (reg/f:SI 134) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 51 50 52 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 52 51 53 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 53 52 54 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 55 54 56 4 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(insn 56 55 57 4 (set (reg:SI 1 r1)
        (reg:SI 122 [ _46 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _46 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 57 56 58 4 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 58 57 59 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 61 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(jump_insn 61 59 62 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 126 [ orientation ])
                        (const_int 0 [0]))
                    (label_ref:SI 65)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":290:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 65)
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 75)
(code_label 65 64 66 6 77 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 69 68 5 6 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 5 69 6 6 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(insn 6 5 70 6 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 320 [0x140])
        (nil)))
(insn 70 6 71 6 (set (reg:DI 139)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 1030792151360 [0xf000000140])
        (nil)))
(insn 71 70 72 6 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 139)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(debug_insn 72 71 388 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(jump_insn 388 72 389 6 (set (pc)
        (label_ref 83)) "../System/lcd_ili9341.c":295:3 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 389 388 75)
(code_label 75 389 76 7 78 (nil) [1 uses])
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 79 78 7 7 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 7 79 8 7 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 320 [0x140])
        (nil)))
(insn 8 7 80 7 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(insn 80 8 81 7 (set (reg:DI 141)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 1374389534960 [0x140000000f0])
        (nil)))
(insn 81 80 82 7 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 141)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 141)
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 83 82 84 8 79 (nil) [1 uses])
(note 84 83 85 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 87 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 87 85 88 8 (set (mem/c:SI (plus:SI (reg/f:SI 197)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 126 [ orientation ])
            (nil))))
(debug_insn 88 87 89 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI orientation (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:HI parameter (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../System/lcd_ili9341.c":353:2 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 3 r3)
        (reg:SI 123 [ prephitmp_59 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ prephitmp_59 ])
        (nil)))
(insn 93 92 94 8 (set (reg:SI 2 r2)
        (reg:SI 124 [ prephitmp_60 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_60 ])
        (nil)))
(insn 94 93 95 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 8 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 96 95 97 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":353:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 97 96 98 8 (debug_marker) "../System/lcd_ili9341.c":356:2 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:HI command (const_int 17 [0x11])) "../System/lcd_ili9341.c":356:10 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 100 99 101 8 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 102 101 111 8 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 111 102 103 9 80 (nil) [1 uses])
(note 103 111 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 110 103 104 9 NOTE_INSN_DELETED)
(debug_insn 104 110 105 9 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 105 104 108 9 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 108 105 112 9 (set (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 112 108 113 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 113 112 114 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 111)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 111)
(note 114 113 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 10 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:HI address (const_int 17 [0x11])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 119 118 120 10 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 120 119 121 10 (set (reg/f:SI 147)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 121 120 123 10 (set (reg:SI 149)
        (const_int 17 [0x11])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17 [0x11])
        (nil)))
(insn 123 121 124 10 (set (mem/v:HI (reg/f:SI 147) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 149) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 124 123 125 10 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 127 126 128 10 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../System/lcd_ili9341.c":358:2 -1
     (nil))
(insn 131 130 132 10 (set (reg:SI 0 r0)
        (const_int 200 [0xc8])) "../System/lcd_ili9341.c":358:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 131 133 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":358:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 133 132 134 10 (debug_marker) "../System/lcd_ili9341.c":361:2 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:HI command (const_int 19 [0x13])) "../System/lcd_ili9341.c":361:10 -1
     (nil))
(debug_insn 135 134 136 10 (debug_marker) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 136 135 137 10 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 137 136 146 10 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 146 137 138 11 81 (nil) [1 uses])
(note 138 146 145 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 145 138 139 11 NOTE_INSN_DELETED)
(debug_insn 139 145 140 11 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 140 139 143 11 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 143 140 147 11 (set (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 147 143 148 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 148 147 149 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 146)
(note 149 148 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 12 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 151 150 152 12 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 152 151 153 12 (var_location:HI address (const_int 19 [0x13])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 153 152 154 12 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 154 153 155 12 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 155 154 156 12 (set (reg/f:SI 154)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 156 155 158 12 (set (reg:SI 156)
        (const_int 19 [0x13])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 19 [0x13])
        (nil)))
(insn 158 156 159 12 (set (mem/v:HI (reg/f:SI 154) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 156) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 154)
            (nil))))
(debug_insn 159 158 160 12 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 160 159 161 12 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 161 160 162 12 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 162 161 163 12 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 163 162 164 12 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 164 163 165 12 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 165 164 166 12 (debug_marker) "../System/lcd_ili9341.c":363:2 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":363:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 167 166 168 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":363:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 168 167 169 12 (debug_marker) "../System/lcd_ili9341.c":366:2 -1
     (nil))
(debug_insn 169 168 170 12 (var_location:HI command (const_int 58 [0x3a])) "../System/lcd_ili9341.c":366:10 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../System/lcd_ili9341.c":367:2 -1
     (nil))
(insn 172 170 173 12 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg/v:SI 125 [ color_space ]) 0)) "../System/lcd_ili9341.c":367:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color_space ])
        (nil)))
(debug_insn 173 172 174 12 (debug_marker) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 174 173 175 12 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 175 174 184 12 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 184 175 176 13 82 (nil) [1 uses])
(note 176 184 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 178 177 181 13 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 181 178 183 13 (set (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 183 181 185 13 (set (reg:SI 117 [ _29 ])
        (zero_extend:SI (subreg:QI (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 186 185 187 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 184)
(note 187 186 188 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 14 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 189 188 190 14 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 190 189 191 14 (var_location:HI address (const_int 58 [0x3a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 191 190 192 14 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 192 191 193 14 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 193 192 194 14 (set (reg/f:SI 162)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 194 193 196 14 (set (reg:SI 164)
        (const_int 58 [0x3a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 58 [0x3a])
        (nil)))
(insn 196 194 197 14 (set (mem/v:HI (reg/f:SI 162) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 164) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 162)
            (nil))))
(debug_insn 197 196 198 14 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 198 197 199 14 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 199 198 200 14 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 200 199 201 14 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 201 200 202 14 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 202 201 203 14 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 203 202 205 14 (debug_marker) "../System/lcd_ili9341.c":369:2 -1
     (nil))
(insn 205 203 206 14 (set (reg:SI 1 r1)
        (reg:SI 117 [ _29 ])) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _29 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 206 205 207 14 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 207 206 208 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":369:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 208 207 209 14 (debug_marker) "../System/lcd_ili9341.c":370:2 -1
     (nil))
(insn 209 208 210 14 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 210 209 211 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":370:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 211 210 212 14 (debug_marker) "../System/lcd_ili9341.c":373:2 -1
     (nil))
(debug_insn 212 211 213 14 (var_location:HI command (const_int 246 [0xf6])) "../System/lcd_ili9341.c":373:10 -1
     (nil))
(debug_insn 213 212 214 14 (debug_marker) "../System/lcd_ili9341.c":374:2 -1
     (nil))
(debug_insn 214 213 215 14 (debug_marker) "../System/lcd_ili9341.c":375:2 -1
     (nil))
(insn 215 214 218 14 (set (reg:SI 166)
        (const_int 73 [0x49])) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 73 [0x49])
        (nil)))
(insn 218 215 216 14 (set (reg:SI 168)
        (const_int 32 [0x20])) "../System/lcd_ili9341.c":376:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 216 218 217 14 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 166)) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 217 216 220 14 (debug_marker) "../System/lcd_ili9341.c":376:2 -1
     (nil))
(insn 220 217 221 14 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(ILI9341_Data_t[5] *)_63][2]+0 S2 A32])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":376:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 221 220 222 14 (debug_marker) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 222 221 223 14 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 223 222 232 14 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 232 223 224 15 83 (nil) [1 uses])
(note 224 232 225 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 15 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 226 225 229 15 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 229 226 231 15 (set (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 231 229 233 15 (set (reg:SI 116 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 233 231 234 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 234 233 235 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 232)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 232)
(note 235 234 236 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 236 235 237 16 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 237 236 238 16 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 238 237 239 16 (var_location:HI address (const_int 246 [0xf6])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 239 238 240 16 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 240 239 241 16 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 241 240 242 16 (set (reg/f:SI 173)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 242 241 244 16 (set (reg:SI 175)
        (const_int 246 [0xf6])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 246 [0xf6])
        (nil)))
(insn 244 242 245 16 (set (mem/v:HI (reg/f:SI 173) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 173)
            (nil))))
(debug_insn 245 244 246 16 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 246 245 247 16 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 247 246 248 16 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 248 247 249 16 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 249 248 250 16 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 250 249 251 16 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 251 250 253 16 (debug_marker) "../System/lcd_ili9341.c":378:2 -1
     (nil))
(insn 253 251 254 16 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 16 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 255 254 256 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":378:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 256 255 257 16 (debug_marker) "../System/lcd_ili9341.c":381:2 -1
     (nil))
(debug_insn 257 256 258 16 (var_location:HI command (const_int 53 [0x35])) "../System/lcd_ili9341.c":381:10 -1
     (nil))
(debug_insn 258 257 261 16 (debug_marker) "../System/lcd_ili9341.c":382:2 -1
     (nil))
(insn 261 258 262 16 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg:SI 116 [ _28 ]) 0)) "../System/lcd_ili9341.c":382:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _28 ])
        (nil)))
(debug_insn 262 261 263 16 (debug_marker) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 263 262 264 16 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 264 263 273 16 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 273 264 265 17 84 (nil) [1 uses])
(note 265 273 266 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 17 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 267 266 270 17 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 270 267 272 17 (set (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 272 270 274 17 (set (reg:SI 115 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 274 272 275 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 275 274 276 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 273)
(note 276 275 277 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 18 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 278 277 279 18 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 279 278 280 18 (var_location:HI address (const_int 53 [0x35])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 280 279 281 18 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 281 280 282 18 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 282 281 283 18 (set (reg/f:SI 183)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 283 282 285 18 (set (reg:SI 185)
        (const_int 53 [0x35])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 53 [0x35])
        (nil)))
(insn 285 283 286 18 (set (mem/v:HI (reg/f:SI 183) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 185) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
(debug_insn 286 285 287 18 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 287 286 288 18 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 288 287 289 18 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 289 288 290 18 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 290 289 291 18 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 291 290 292 18 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 292 291 294 18 (debug_marker) "../System/lcd_ili9341.c":384:2 -1
     (nil))
(insn 294 292 295 18 (set (reg:SI 1 r1)
        (reg:SI 115 [ _27 ])) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _27 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 295 294 296 18 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 296 295 297 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":384:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 297 296 298 18 (debug_marker) "../System/lcd_ili9341.c":385:2 -1
     (nil))
(insn 298 297 299 18 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":385:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 299 298 300 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":385:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 300 299 301 18 (debug_marker) "../System/lcd_ili9341.c":388:2 -1
     (nil))
(debug_insn 301 300 302 18 (var_location:HI command (const_int 68 [0x44])) "../System/lcd_ili9341.c":388:10 -1
     (nil))
(debug_insn 302 301 303 18 (debug_marker) "../System/lcd_ili9341.c":389:2 -1
     (nil))
(debug_insn 303 302 304 18 (debug_marker) "../System/lcd_ili9341.c":390:2 -1
     (nil))
(insn 304 303 305 18 (set (reg:SI 187)
        (const_int 0 [0])) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 305 304 306 18 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 187)) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 306 305 307 18 (debug_marker) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 307 306 308 18 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 308 307 317 18 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 317 308 309 19 85 (nil) [1 uses])
(note 309 317 316 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 316 309 310 19 NOTE_INSN_DELETED)
(debug_insn 310 316 311 19 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 311 310 314 19 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 314 311 318 19 (set (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 318 314 319 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 319 318 320 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 317)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 317)
(note 320 319 321 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 321 320 322 20 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 322 321 323 20 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 323 322 324 20 (var_location:HI address (const_int 68 [0x44])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 324 323 325 20 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 325 324 326 20 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 326 325 327 20 (set (reg/f:SI 192)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 327 326 329 20 (set (reg:SI 194)
        (const_int 68 [0x44])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 68 [0x44])
        (nil)))
(insn 329 327 330 20 (set (mem/v:HI (reg/f:SI 192) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/f:SI 192)
            (nil))))
(debug_insn 330 329 331 20 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 331 330 332 20 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 332 331 333 20 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 333 332 334 20 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 334 333 335 20 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 335 334 336 20 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 336 335 338 20 (debug_marker) "../System/lcd_ili9341.c":392:2 -1
     (nil))
(insn 338 336 339 20 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 20 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 340 339 341 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":392:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 341 340 342 20 (debug_marker) "../System/lcd_ili9341.c":393:2 -1
     (nil))
(insn 342 341 343 20 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":393:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 343 342 344 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":393:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 344 343 390 20 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 390 344 0 NOTE_INSN_DELETED)

;; Function ILI9341_WaitTransfer (ILI9341_WaitTransfer, funcdef_no=339, decl_uid=10017, cgraph_uid=343, symbol_order=344)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



   Insn 7(l0): point = 0
   Insn 6(l0): point = 2
Compressing live ranges: from 5 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_WaitTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 116{107d,9u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":401:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 50 [0x32])) "../System/lcd_ili9341.c":401:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 7 6 8 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd_ili9341.c":401:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 8 7 0)

;; Function ILI9341_DisplayOn (ILI9341_DisplayOn, funcdef_no=340, decl_uid=10018, cgraph_uid=344, symbol_order=345)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121: def dominates all uses has unique first use
Reg 117 uninteresting
Reg 118: local to bb 4 def dominates all uses has unique first use
Reg 120 uninteresting
Ignoring reg 118 with equiv init insn
Reg 121 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 28 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 42 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r121,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a3(r121,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 35(l0): point = 0
   Insn 31(l0): point = 2
   Insn 29(l0): point = 4
   Insn 28(l0): point = 6
   Insn 42(l0): point = 9
   Insn 21(l1): point = 12
   Insn 20(l1): point = 14
   Insn 16(l1): point = 16
 a0(r118): [3..6]
 a1(r120): [3..4]
 a2(r121): [9..9]
 a3(r121): [12..18]
 a4(r117): [15..16]
      Moving ranges of a3r121 to a2r121:  [12..18]
 Rebuilding regno allocno list for 117
Compressing live ranges: from 19 to 5 - 26%
Ranges after the compression:
 a0(r118): [0..1]
 a1(r120): [0..1]
 a2(r121): [2..4]
 a4(r117): [3..4]
+++Allocating 32 bytes for conflict table (uncompressed size 40)
;; a0(r118,l0) conflicts: a1(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r120,l0) conflicts: a0(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a2(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=2, blocks=5, points=5
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r118 1r120 2r121 4r117
    modified regnos: 117 118 120 121
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@71000
      Allocno a0r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r120,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Popping a4(r117,l0)  -- assign reg 3
      Popping a2(r121,l0)  -- assign reg 2
      Popping a0(r118,l0)  -- assign reg 3
      Popping a1(r120,l0)  -- assign reg 2
Disposition:
    4:r117 l0     3    0:r118 l0     3    1:r120 l0     2    2:r121 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_DisplayOn

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 50{30d,20u,0e} in 27{27 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":407:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 41 [0x29])) "../System/lcd_ili9341.c":407:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(code_label 19 42 11 3 101 (nil) [1 uses])
(note 11 19 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 18 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 20 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 16 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 41 [0x29])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 41 [0x29])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 41 [0x29])
        (nil)))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 38 37 45 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 45 38 0 NOTE_INSN_DELETED)

;; Function ILI9341_DisplayOff (ILI9341_DisplayOff, funcdef_no=341, decl_uid=10019, cgraph_uid=345, symbol_order=346)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121: def dominates all uses has unique first use
Reg 117 uninteresting
Reg 118: local to bb 4 def dominates all uses has unique first use
Reg 120 uninteresting
Ignoring reg 118 with equiv init insn
Reg 121 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 28 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 42 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r121,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a3(r121,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 35(l0): point = 0
   Insn 31(l0): point = 2
   Insn 29(l0): point = 4
   Insn 28(l0): point = 6
   Insn 42(l0): point = 9
   Insn 21(l1): point = 12
   Insn 20(l1): point = 14
   Insn 16(l1): point = 16
 a0(r118): [3..6]
 a1(r120): [3..4]
 a2(r121): [9..9]
 a3(r121): [12..18]
 a4(r117): [15..16]
      Moving ranges of a3r121 to a2r121:  [12..18]
 Rebuilding regno allocno list for 117
Compressing live ranges: from 19 to 5 - 26%
Ranges after the compression:
 a0(r118): [0..1]
 a1(r120): [0..1]
 a2(r121): [2..4]
 a4(r117): [3..4]
+++Allocating 32 bytes for conflict table (uncompressed size 40)
;; a0(r118,l0) conflicts: a1(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r120,l0) conflicts: a0(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a2(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=2, blocks=5, points=5
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r118 1r120 2r121 4r117
    modified regnos: 117 118 120 121
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@71000
      Allocno a0r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r120,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Popping a4(r117,l0)  -- assign reg 3
      Popping a2(r121,l0)  -- assign reg 2
      Popping a0(r118,l0)  -- assign reg 3
      Popping a1(r120,l0)  -- assign reg 2
Disposition:
    4:r117 l0     3    0:r118 l0     3    1:r120 l0     2    2:r121 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_DisplayOff

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 50{30d,20u,0e} in 27{27 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":414:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 40 [0x28])) "../System/lcd_ili9341.c":414:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(code_label 19 42 11 3 106 (nil) [1 uses])
(note 11 19 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 18 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 20 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 16 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 40 [0x28])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 40 [0x28])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 40 [0x28])
        (nil)))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 38 37 45 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 45 38 0 NOTE_INSN_DELETED)

;; Function ILI9341_InvertDisplay (ILI9341_InvertDisplay, funcdef_no=342, decl_uid=10021, cgraph_uid=346, symbol_order=347)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123 uninteresting
Reg 122: def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120 uninteresting
Reg 113 not local to one basic block
Reg 122 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 54 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r122,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r122,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a3(r123,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a4(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a5(r122,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 43(l0): point = 0
   Insn 39(l0): point = 2
   Insn 37(l0): point = 4
   Insn 56(l0): point = 7
   Insn 54(l0): point = 9
   Insn 55(l0): point = 11
   Insn 59(l0): point = 13
   Insn 30(l1): point = 16
   Insn 29(l1): point = 18
   Insn 25(l1): point = 20
 a0(r120): [3..4]
 a1(r113): [3..7]
 a2(r122): [7..9]
 a3(r123): [12..13]
 a4(r113): [16..22]
 a5(r122): [16..22]
 a6(r119): [19..20]
      Moving ranges of a5r122 to a2r122:  [16..22]
 Rebuilding regno allocno list for 119
      Moving ranges of a4r113 to a1r113:  [16..22]
Compressing live ranges: from 23 to 8 - 34%
Ranges after the compression:
 a0(r120): [0..1]
 a1(r113): [6..7] [0..2]
 a2(r122): [6..7] [2..3]
 a3(r123): [4..5]
 a6(r119): [6..7]
+++Allocating 40 bytes for conflict table (uncompressed size 56)
;; a0(r120,l0) conflicts: a1(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r113,l0) conflicts: a0(r120,l0) a2(r122,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r122,l0) conflicts: a1(r113,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r123,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a1(r113,l0) a2(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a3(r123)<-hr0@220
  regions=2, blocks=5, points=8
    allocnos=7 (big 0), copies=0, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r120 1r113 2r122 3r123 6r119
    modified regnos: 113 119 120 122 123
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@83760
      Allocno a0r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a3(r123,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a2(r122,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Popping a6(r119,l0)  -- assign reg 3
      Popping a2(r122,l0)  -- assign reg 2
      Popping a0(r120,l0)  -- assign reg 3
      Popping a1(r113,l0)  -- assign reg 1
      Popping a3(r123,l0)  -- assign reg 0
Disposition:
    1:r113 l0     1    6:r119 l0     3    0:r120 l0     3    2:r122 l0     2
    3:r123 l0     0
New iteration of spill/restore move
+++Costs: overall -3080, reg -3080, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_InvertDisplay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 57{32d,25u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":421:2 -1
     (nil))
(debug_insn 9 8 59 2 (debug_marker) "../System/lcd_ili9341.c":423:2 -1
     (nil))
(insn 59 9 55 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ invert ])) "../System/lcd_ili9341.c":420:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ invert ])
        (nil)))
(insn 55 59 54 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":423:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 54 55 56 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 56 54 15 2 (set (reg:SI 113 [ iftmp.1_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 33 [0x21])
            (const_int 32 [0x20]))) "../System/lcd_ili9341.c":423:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":423:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 28 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 28 19 20 3 112 (nil) [1 uses])
(note 20 28 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 27 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 29 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 25 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.1_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 46 45 60 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 60 46 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetSleep (ILI9341_SetSleep, funcdef_no=343, decl_uid=10023, cgraph_uid=347, symbol_order=348)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123 uninteresting
Reg 122: def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120 uninteresting
Reg 113 not local to one basic block
Reg 122 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 54 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r122,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r122,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a3(r123,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a4(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a5(r122,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 43(l0): point = 0
   Insn 39(l0): point = 2
   Insn 37(l0): point = 4
   Insn 56(l0): point = 7
   Insn 54(l0): point = 9
   Insn 55(l0): point = 11
   Insn 59(l0): point = 13
   Insn 30(l1): point = 16
   Insn 29(l1): point = 18
   Insn 25(l1): point = 20
 a0(r120): [3..4]
 a1(r113): [3..7]
 a2(r122): [7..9]
 a3(r123): [12..13]
 a4(r113): [16..22]
 a5(r122): [16..22]
 a6(r119): [19..20]
      Moving ranges of a5r122 to a2r122:  [16..22]
 Rebuilding regno allocno list for 119
      Moving ranges of a4r113 to a1r113:  [16..22]
Compressing live ranges: from 23 to 8 - 34%
Ranges after the compression:
 a0(r120): [0..1]
 a1(r113): [6..7] [0..2]
 a2(r122): [6..7] [2..3]
 a3(r123): [4..5]
 a6(r119): [6..7]
+++Allocating 40 bytes for conflict table (uncompressed size 56)
;; a0(r120,l0) conflicts: a1(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r113,l0) conflicts: a0(r120,l0) a2(r122,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r122,l0) conflicts: a1(r113,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r123,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a1(r113,l0) a2(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a3(r123)<-hr0@220
  regions=2, blocks=5, points=8
    allocnos=7 (big 0), copies=0, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r120 1r113 2r122 3r123 6r119
    modified regnos: 113 119 120 122 123
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@83760
      Allocno a0r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a3(r123,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a2(r122,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Popping a6(r119,l0)  -- assign reg 3
      Popping a2(r122,l0)  -- assign reg 2
      Popping a0(r120,l0)  -- assign reg 3
      Popping a1(r113,l0)  -- assign reg 1
      Popping a3(r123,l0)  -- assign reg 0
Disposition:
    1:r113 l0     1    6:r119 l0     3    0:r120 l0     3    2:r122 l0     2
    3:r123 l0     0
New iteration of spill/restore move
+++Costs: overall -3080, reg -3080, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SetSleep

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 57{32d,25u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":430:2 -1
     (nil))
(debug_insn 9 8 59 2 (debug_marker) "../System/lcd_ili9341.c":432:2 -1
     (nil))
(insn 59 9 55 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ state ])) "../System/lcd_ili9341.c":429:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ state ])
        (nil)))
(insn 55 59 54 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":432:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 54 55 56 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 56 54 15 2 (set (reg:SI 113 [ iftmp.2_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 16 [0x10])
            (const_int 17 [0x11]))) "../System/lcd_ili9341.c":432:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":432:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 28 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 28 19 20 3 119 (nil) [1 uses])
(note 20 28 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 27 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 29 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 25 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.2_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 46 45 60 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 60 46 0 NOTE_INSN_DELETED)

;; Function ILI9341_SetScrollArea (ILI9341_SetScrollArea, funcdef_no=344, decl_uid=10026, cgraph_uid=348, symbol_order=349)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 160: local to bb 2 def dominates all uses has unique first use
Reg 161: local to bb 2 def dominates all uses has unique first use
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 130 uninteresting
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 143: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 133: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 148: local to bb 2 def dominates all uses has unique first use
Reg 159: def dominates all uses has unique first use
Reg 154 uninteresting
Reg 155: local to bb 4 def dominates all uses has unique first use
Reg 157 uninteresting
Examining insn 2, def for 129
  all ok
Examining insn 12, def for 131
  all ok
Examining insn 16, def for 133
  all ok
Examining insn 20, def for 135
  all ok
Examining insn 21, def for 136
  all ok
Examining insn 28, def for 140
  all ok
Examining insn 32, def for 143
  all ok
Examining insn 33, def for 144
  all ok
Examining insn 40, def for 148
  all ok
Ignoring reg 155 with equiv init insn
Reg 159 not local to one basic block
Found def insn 86 for 160 to be not moveable
Found def insn 87 for 161 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 155: (insn_list:REG_DEP_TRUE 64 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 83 (nil))

Pass 1 for finding pseudo/allocno costs

    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a15 (r159,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a3(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a5(r159,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a6(r143,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a7(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a9(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a10(r135,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a11(r129,l0) costs: GENERAL_REGS:0,0 MEM:4400,4400
  a12(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a13(r161,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a14(r160,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a15(r159,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r154,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 78(l0): point = 0
   Insn 77(l0): point = 2
   Insn 76(l0): point = 4
   Insn 71(l0): point = 6
   Insn 67(l0): point = 8
   Insn 65(l0): point = 10
   Insn 64(l0): point = 12
   Insn 42(l0): point = 15
   Insn 35(l0): point = 17
   Insn 30(l0): point = 19
   Insn 83(l0): point = 21
   Insn 40(l0): point = 23
   Insn 33(l0): point = 25
   Insn 23(l0): point = 27
   Insn 18(l0): point = 29
   Insn 14(l0): point = 31
   Insn 28(l0): point = 33
   Insn 21(l0): point = 35
   Insn 16(l0): point = 37
   Insn 12(l0): point = 39
   Insn 32(l0): point = 41
   Insn 20(l0): point = 43
   Insn 3(l0): point = 45
   Insn 2(l0): point = 47
   Insn 87(l0): point = 49
   Insn 86(l0): point = 51
   Insn 57(l1): point = 54
   Insn 56(l1): point = 56
   Insn 52(l1): point = 58
 a0(r155): [9..12]
 a1(r157): [9..10]
 a2(r148): [16..23]
 a3(r144): [18..25]
 a4(r140): [20..33]
 a5(r159): [15..21]
 a6(r143): [24..41]
 a7(r136): [28..35]
 a8(r133): [30..37]
 a9(r131): [32..39]
 a10(r135): [34..43]
 a11(r129): [38..47]
 a12(r130): [42..45]
 a13(r161): [46..49]
 a14(r160): [48..51]
 a15(r159): [54..60]
 a16(r154): [57..58]
      Moving ranges of a15r159 to a5r159:  [54..60]
 Rebuilding regno allocno list for 154
Compressing live ranges: from 61 to 20 - 32%
Ranges after the compression:
 a0(r155): [0..1]
 a1(r157): [0..1]
 a2(r148): [2..3]
 a3(r144): [2..5]
 a4(r140): [2..7]
 a5(r159): [18..19] [2..3]
 a6(r143): [4..11]
 a7(r136): [6..9]
 a8(r133): [6..9]
 a9(r131): [6..11]
 a10(r135): [8..13]
 a11(r129): [10..15]
 a12(r130): [12..13]
 a13(r161): [14..17]
 a14(r160): [16..17]
 a16(r154): [18..19]
+++Allocating 128 bytes for conflict table (uncompressed size 136)
;; a0(r155,l0) conflicts: a1(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r157,l0) conflicts: a0(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r148,l0) conflicts: a3(r144,l0) a4(r140,l0) a5(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r144,l0) conflicts: a2(r148,l0) a4(r140,l0) a5(r159,l0) a6(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r140,l0) conflicts: a2(r148,l0) a3(r144,l0) a5(r159,l0) a6(r143,l0) a7(r136,l0) a8(r133,l0) a9(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r159,l0) conflicts: a2(r148,l0) a3(r144,l0) a4(r140,l0) a16(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r143,l0) conflicts: a3(r144,l0) a4(r140,l0) a7(r136,l0) a8(r133,l0) a9(r131,l0) a10(r135,l0) a11(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r136,l0) conflicts: a4(r140,l0) a6(r143,l0) a8(r133,l0) a9(r131,l0) a10(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r133,l0) conflicts: a4(r140,l0) a6(r143,l0) a7(r136,l0) a9(r131,l0) a10(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r131,l0) conflicts: a4(r140,l0) a6(r143,l0) a7(r136,l0) a8(r133,l0) a10(r135,l0) a11(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r135,l0) conflicts: a6(r143,l0) a7(r136,l0) a8(r133,l0) a9(r131,l0) a11(r129,l0) a12(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r129,l0) conflicts: a6(r143,l0) a9(r131,l0) a10(r135,l0) a12(r130,l0) a13(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r130,l0) conflicts: a10(r135,l0) a11(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r161,l0) conflicts: a11(r129,l0) a14(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r160,l0) conflicts: a13(r161,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a16(r154,l0) conflicts: a5(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a11(r129)<->a14(r160)@110:move
  cp1:a12(r130)<->a13(r161)@110:move
  cp2:a6(r143)<->a12(r130)@13:shuffle
  cp3:a8(r133)<->a11(r129)@13:shuffle
  cp4:a4(r140)<->a10(r135)@13:shuffle
  cp5:a2(r148)<->a6(r143)@13:shuffle
  pref0:a14(r160)<-hr0@220
  pref1:a13(r161)<-hr1@220
  regions=2, blocks=5, points=20
    allocnos=17 (big 0), copies=6, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r155 1r157 2r148 3r144 4r140 5r159 6r143 7r136 8r133 9r131 10r135 11r129 12r130 13r161 14r160 16r154
    modified regnos: 129 130 131 133 135 136 140 143 144 148 154 155 157 159 160 161
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@138760
          2:( 0 2-12 14)@12760
      Allocno a0r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r161 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a14r160 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a16r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a11r129-a14r160 (freq=110):
        Result (freq=660): a11r129(440) a14r160(220)
      Forming thread by copy 1:a12r130-a13r161 (freq=110):
        Result (freq=550): a12r130(330) a13r161(220)
      Forming thread by copy 2:a6r143-a12r130 (freq=13):
        Result (freq=880): a6r143(330) a12r130(330) a13r161(220)
      Forming thread by copy 3:a8r133-a11r129 (freq=13):
        Result (freq=880): a8r133(220) a11r129(440) a14r160(220)
      Forming thread by copy 4:a4r140-a10r135 (freq=13):
        Result (freq=550): a4r140(220) a10r135(330)
      Forming thread by copy 5:a2r148-a6r143 (freq=13):
        Result (freq=1100): a2r148(220) a6r143(330) a12r130(330) a13r161(220)
      Pushing a9(r131,l0)(cost 0)
      Pushing a7(r136,l0)(cost 0)
      Pushing a3(r144,l0)(cost 0)
      Pushing a1(r157,l0)(cost 0)
      Pushing a0(r155,l0)(cost 0)
      Pushing a4(r140,l0)(cost 0)
      Pushing a10(r135,l0)(cost 0)
      Pushing a8(r133,l0)(cost 0)
      Pushing a14(r160,l0)(cost 0)
      Pushing a11(r129,l0)(cost 0)
      Pushing a2(r148,l0)(cost 0)
      Pushing a13(r161,l0)(cost 0)
      Pushing a12(r130,l0)(cost 0)
      Pushing a6(r143,l0)(cost 0)
      Pushing a5(r159,l0)(cost 0)
      Pushing a16(r154,l0)(cost 0)
      Popping a16(r154,l0)  -- assign reg 3
      Popping a5(r159,l0)  -- assign reg 2
      Popping a6(r143,l0)  -- assign reg 1
      Popping a12(r130,l0)  -- assign reg 1
      Popping a13(r161,l0)  -- assign reg 1
      Popping a2(r148,l0)  -- assign reg 1
      Popping a11(r129,l0)  -- assign reg 0
      Popping a14(r160,l0)  -- assign reg 0
      Popping a8(r133,l0)  -- assign reg 0
      Popping a10(r135,l0)  -- assign reg 3
      Popping a4(r140,l0)  -- assign reg 3
      Popping a0(r155,l0)  -- assign reg 3
      Popping a1(r157,l0)  -- assign reg 2
      Popping a3(r144,l0)  -- assign reg 0
      Popping a7(r136,l0)  -- assign reg 2
      Popping a9(r131,l0)  -- assign reg 12
Disposition:
   11:r129 l0     0   12:r130 l0     1    9:r131 l0    12    8:r133 l0     0
   10:r135 l0     3    7:r136 l0     2    4:r140 l0     3    6:r143 l0     1
    3:r144 l0     0    2:r148 l0     1   16:r154 l0     3    0:r155 l0     3
    1:r157 l0     2    5:r159 l0     2   14:r160 l0     0   13:r161 l0     1
New iteration of spill/restore move
+++Costs: overall -6160, reg -6160, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_SetScrollArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} 
;;    total ref usage 174{125d,49u,0e} in 57{56 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":443:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":444:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":448:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 51 [0x33])) "../System/lcd_ili9341.c":448:10 -1
     (nil))
(debug_insn 11 10 86 2 (debug_marker) "../System/lcd_ili9341.c":449:2 -1
     (nil))
(insn 86 11 87 2 (set (reg:SI 160)
        (reg:SI 0 r0 [ start_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ start_pos ])
        (nil)))
(insn 87 86 2 2 (set (reg:SI 161)
        (reg:SI 1 r1 [ end_pos ])) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ end_pos ])
        (nil)))
(insn 2 87 3 2 (set (reg/v:SI 129 [ start_pos ])
        (reg:SI 160)) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 3 2 20 2 (set (reg/v:SI 130 [ end_pos ])
        (reg:SI 161)) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 20 3 32 2 (set (reg:SI 135)
        (minus:SI (reg/v:SI 130 [ end_pos ])
            (reg/v:SI 129 [ start_pos ]))) "../System/lcd_ili9341.c":451:43 45 {*arm_subsi3_insn}
     (nil))
(insn 32 20 12 2 (set (reg:SI 143)
        (minus:SI (const_int 320 [0x140])
            (reg/v:SI 130 [ end_pos ]))) "../System/lcd_ili9341.c":453:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ end_pos ])
        (nil)))
(insn 12 32 16 2 (set (reg:SI 131)
        (lshiftrt:SI (reg/v:SI 129 [ start_pos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":449:17 147 {*arm_shiftsi3}
     (nil))
(insn 16 12 21 2 (set (reg:SI 133 [ start_pos ])
        (zero_extend:SI (subreg:QI (reg/v:SI 129 [ start_pos ]) 0))) "../System/lcd_ili9341.c":450:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 129 [ start_pos ])
        (nil)))
(insn 21 16 28 2 (set (reg:SI 136)
        (ashiftrt:SI (reg:SI 135)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":451:56 147 {*arm_shiftsi3}
     (nil))
(insn 28 21 14 2 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/lcd_ili9341.c":452:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 14 28 15 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 parameter[0]+0 S2 A32])
        (subreg:HI (reg:SI 131) 0)) "../System/lcd_ili9341.c":449:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 15 14 18 2 (debug_marker) "../System/lcd_ili9341.c":450:2 -1
     (nil))
(insn 18 15 19 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 133 [ start_pos ]) 0)) "../System/lcd_ili9341.c":450:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ start_pos ])
        (nil)))
(debug_insn 19 18 23 2 (debug_marker) "../System/lcd_ili9341.c":451:2 -1
     (nil))
(insn 23 19 24 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":451:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 24 23 33 2 (debug_marker) "../System/lcd_ili9341.c":452:2 -1
     (nil))
(insn 33 24 40 2 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 143)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":453:61 147 {*arm_shiftsi3}
     (nil))
(insn 40 33 83 2 (set (reg:SI 148)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/lcd_ili9341.c":454:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 83 40 30 2 (set (reg/f:SI 159)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 30 83 31 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 140) 0)) "../System/lcd_ili9341.c":452:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 31 30 35 2 (debug_marker) "../System/lcd_ili9341.c":453:2 -1
     (nil))
(insn 35 31 36 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[4]+0 S2 A32])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":453:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 36 35 42 2 (debug_marker) "../System/lcd_ili9341.c":454:2 -1
     (nil))
(insn 42 36 43 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[5]+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) "../System/lcd_ili9341.c":454:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 43 42 44 2 (debug_marker) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 46 45 55 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 55 46 47 3 125 (nil) [1 uses])
(note 47 55 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 54 47 48 3 NOTE_INSN_DELETED)
(debug_insn 48 54 49 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 52 49 56 3 (set (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 159)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 52 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 57 56 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(note 58 57 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 58 59 4 NOTE_INSN_DELETED)
(debug_insn 59 75 60 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:HI address (const_int 51 [0x33])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 64 63 65 4 (set (reg/f:SI 155)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 65 64 67 4 (set (reg:SI 157)
        (const_int 51 [0x33])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 51 [0x33])
        (nil)))
(insn 67 65 68 4 (set (mem/v:HI (reg/f:SI 155) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (nil))))
(debug_insn 68 67 69 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 71 70 72 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 72 71 73 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 73 72 74 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 74 73 76 4 (debug_marker) "../System/lcd_ili9341.c":456:2 -1
     (nil))
(insn 76 74 77 4 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 4 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":456:2 7 {*arm_addsi3}
     (nil))
(call_insn 78 77 79 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":456:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 79 78 88 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 88 79 0 NOTE_INSN_DELETED)

;; Function ILI9341_ScrollScreen (ILI9341_ScrollScreen, funcdef_no=345, decl_uid=10029, cgraph_uid=349, symbol_order=350)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 1 }
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 141: local to bb 2 def dominates all uses has unique first use
Reg 142: local to bb 2 def dominates all uses has unique first use
Reg 120 uninteresting (no unique first use)
Reg 124 uninteresting
Reg 140: def dominates all uses has unique first use
Reg 135 uninteresting
Reg 136: local to bb 7 def dominates all uses has unique first use
Reg 138 uninteresting
Ignoring reg 136 with equiv init insn
Reg 140 not local to one basic block
Found def insn 84 for 141 to be not moveable
Found def insn 85 for 142 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 136: (insn_list:REG_DEP_TRUE 62 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 63 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 81 (nil))

Pass 1 for finding pseudo/allocno costs

    r142: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a9 (r140,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a3(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r140,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a5(r124,l0) costs: GENERAL_REGS:0,0 MEM:1650,1650
  a6(r120,l0) costs: GENERAL_REGS:0,0 MEM:2750,2750
  a7(r142,l0) costs: LO_REGS:220,220 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:440,440 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a8(r141,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a9(r140,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a10(r135,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 76(l0): point = 0
   Insn 75(l0): point = 2
   Insn 74(l0): point = 4
   Insn 69(l0): point = 6
   Insn 65(l0): point = 8
   Insn 63(l0): point = 10
   Insn 62(l0): point = 12
   Insn 40(l0): point = 15
   Insn 38(l0): point = 17
   Insn 81(l0): point = 19
   Insn 34(l0): point = 22
   Insn 28(l0): point = 24
   Insn 26(l0): point = 26
   Insn 86(l0): point = 29
   Insn 20(l0): point = 31
   Insn 17(l0): point = 33
   Insn 13(l0): point = 36
   Insn 2(l0): point = 38
   Insn 85(l0): point = 40
   Insn 84(l0): point = 42
   Insn 55(l1): point = 45
   Insn 54(l1): point = 47
   Insn 50(l1): point = 49
 a0(r136): [9..12]
 a1(r138): [9..10]
 a2(r113): [29..33] [16..24]
 a3(r114): [29..31] [18..22]
 a4(r140): [15..19]
 a5(r124): [23..26]
 a6(r120): [32..38] [27..28]
 a7(r142): [37..40]
 a8(r141): [39..42]
 a9(r140): [45..51]
 a10(r135): [48..49]
      Moving ranges of a9r140 to a4r140:  [45..51]
 Rebuilding regno allocno list for 135
Compressing live ranges: from 52 to 18 - 34%
Ranges after the compression:
 a0(r136): [0..1]
 a1(r138): [0..1]
 a2(r113): [8..11] [2..5]
 a3(r114): [8..9] [2..3]
 a4(r140): [16..17] [2..3]
 a5(r124): [4..5]
 a6(r120): [10..13] [6..7]
 a7(r142): [12..15]
 a8(r141): [14..15]
 a10(r135): [16..17]
+++Allocating 80 bytes for conflict table (uncompressed size 88)
;; a0(r136,l0) conflicts: a1(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r138,l0) conflicts: a0(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a3(r114,l0) a4(r140,l0) a5(r124,l0) a6(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r114,l0) conflicts: a2(r113,l0) a4(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r140,l0) conflicts: a3(r114,l0) a2(r113,l0) a10(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r120,l0) conflicts: a2(r113,l0) a7(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r142,l0) conflicts: a6(r120,l0) a8(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r141,l0) conflicts: a7(r142,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a10(r135,l0) conflicts: a4(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r124)<->a6(r120)@6:shuffle
  cp1:a3(r114)<->a5(r124)@6:shuffle
  cp2:a3(r114)<->a6(r120)@6:shuffle
  cp3:a6(r120)<->a8(r141)@110:move
  pref0:a8(r141)<-hr0@220
  pref1:a7(r142)<-hr1@220
  regions=2, blocks=8, points=18
    allocnos=11 (big 0), copies=4, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r136 1r138 2r113 3r114 4r140 5r124 6r120 7r142 8r141 10r135
    modified regnos: 113 114 120 124 135 136 138 140 141 142
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@101360
          2:( 0 2-12 14)@12760
      Allocno a0r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r142 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r141 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a10r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 3:a6r120-a8r141 (freq=110):
        Result (freq=495): a6r120(275) a8r141(220)
      Forming thread by copy 0:a5r124-a6r120 (freq=6):
        Result (freq=660): a5r124(165) a6r120(275) a8r141(220)
      Forming thread by copy 1:a3r114-a5r124 (freq=6):
        Result (freq=880): a3r114(220) a5r124(165) a6r120(275) a8r141(220)
      Pushing a7(r142,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r138,l0)(cost 0)
      Pushing a0(r136,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a3(r114,l0)(cost 0)
      Pushing a8(r141,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Pushing a4(r140,l0)(cost 0)
      Pushing a10(r135,l0)(cost 0)
      Popping a10(r135,l0)  -- assign reg 3
      Popping a4(r140,l0)  -- assign reg 2
      Popping a6(r120,l0)  -- assign reg 0
      Popping a8(r141,l0)  -- assign reg 0
      Popping a3(r114,l0)  -- assign reg 0
      Popping a5(r124,l0)  -- assign reg 0
      Popping a0(r136,l0)  -- assign reg 3
      Popping a1(r138,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 3
      Popping a7(r142,l0)  -- assign reg 1
Disposition:
    2:r113 l0     3    3:r114 l0     0    6:r120 l0     0    5:r124 l0     0
   10:r135 l0     3    0:r136 l0     3    1:r138 l0     2    4:r140 l0     2
    8:r141 l0     0    7:r142 l0     1
New iteration of spill/restore move
+++Costs: overall -6160, reg -6160, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_ScrollScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,10u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r120={1d,3u} r124={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 171{122d,49u,0e} in 50{49 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 12 8 2 (debug_marker) "../System/lcd_ili9341.c":466:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":467:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":469:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 55 [0x37])) "../System/lcd_ili9341.c":469:10 -1
     (nil))
(debug_insn 11 10 84 2 (debug_marker) "../System/lcd_ili9341.c":471:2 -1
     (nil))
(insn 84 11 85 2 (set (reg:SI 141)
        (reg:SI 0 r0 [ position ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ position ])
        (nil)))
(insn 85 84 2 2 (set (reg:SI 142)
        (reg:SI 1 r1 [ direction ])) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ direction ])
        (nil)))
(insn 2 85 13 2 (set (reg/v:SI 120 [ position ])
        (reg:SI 141)) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 13 2 14 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 142)
                        (const_int 0 [0]))
                    (label_ref 23)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":471:4 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 23)
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 16 14 19 3 NOTE_INSN_DELETED)
(note 19 16 15 3 NOTE_INSN_DELETED)
(debug_insn 15 19 17 3 (debug_marker) "../System/lcd_ili9341.c":472:3 -1
     (nil))
(insn 17 15 18 3 (set (reg:SI 113 [ _1 ])
        (lshiftrt:SI (reg/v:SI 120 [ position ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":472:18 147 {*arm_shiftsi3}
     (nil))
(debug_insn 18 17 20 3 (debug_marker) "../System/lcd_ili9341.c":473:3 -1
     (nil))
(insn 20 18 86 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 120 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(jump_insn 86 20 87 3 (set (pc)
        (label_ref 35)) 284 {*arm_jump}
     (nil)
 -> 35)
(barrier 87 86 23)
(code_label 23 87 24 4 131 (nil) [1 uses])
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 27 24 33 4 NOTE_INSN_DELETED)
(note 33 27 25 4 NOTE_INSN_DELETED)
(debug_insn 25 33 26 4 (debug_marker) "../System/lcd_ili9341.c":475:3 -1
     (nil))
(insn 26 25 28 4 (set (reg:SI 124)
        (minus:SI (const_int 240 [0xf0])
            (reg/v:SI 120 [ position ]))) "../System/lcd_ili9341.c":475:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(insn 28 26 29 4 (set (reg:SI 113 [ _1 ])
        (zero_extract:SI (reg:SI 124)
            (const_int 16 [0x10])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":475:18 161 {extzv_t2}
     (nil))
(debug_insn 29 28 34 4 (debug_marker) "../System/lcd_ili9341.c":476:3 -1
     (nil))
(insn 34 29 35 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/lcd_ili9341.c":476:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(code_label 35 34 36 5 132 (nil) [1 uses])
(note 36 35 81 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 81 36 38 5 (set (reg/f:SI 140)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
        (nil)))
(insn 38 81 40 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[1]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 38 41 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[0]+0 S2 A32])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 42 41 43 5 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 44 43 53 5 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 53 44 45 6 133 (nil) [1 uses])
(note 45 53 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 52 45 46 6 NOTE_INSN_DELETED)
(debug_insn 46 52 47 6 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 50 47 54 6 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 140)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 50 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 53)
(note 56 55 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 73 56 57 7 NOTE_INSN_DELETED)
(debug_insn 57 73 58 7 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:HI address (const_int 55 [0x37])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 62 61 63 7 (set (reg/f:SI 136)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1610612736 [0x60000000])
        (nil)))
(insn 63 62 65 7 (set (reg:SI 138)
        (const_int 55 [0x37])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 55 [0x37])
        (nil)))
(insn 65 63 66 7 (set (mem/v:HI (reg/f:SI 136) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 138) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 66 65 67 7 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 69 68 70 7 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 72 71 74 7 (debug_marker) "../System/lcd_ili9341.c":480:2 -1
     (nil))
(insn 74 72 75 7 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd_ili9341.c":480:2 7 {*arm_addsi3}
     (nil))
(call_insn 76 75 77 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":480:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 77 76 88 7 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(note 88 77 0 NOTE_INSN_DELETED)

;; Function ILI9341_GetParam (ILI9341_GetParam, funcdef_no=346, decl_uid=10031, cgraph_uid=350, symbol_order=351)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 4 5 3 6 }
;; 3 succs { 8 }
;; 4 succs { 8 }
;; 5 succs { 8 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 4 5 3 6 }
;; 3 succs { 8 }
;; 4 succs { 8 }
;; 5 succs { 8 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 22 (nil))
init_insns for 116: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 40 (nil))

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r113,l0) costs: LO_REGS:2000,2000 HI_REGS:5200,5200 CALLER_SAVE_REGS:5200,5200 EVEN_REG:5200,5200 GENERAL_REGS:3200,3200 VFP_D0_D7_REGS:42765,42765 VFP_LO_REGS:42765,42765 ALL_REGS:27765,27765 MEM:28510,28510
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a4(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 52(l0): point = 0
   Insn 51(l0): point = 2
   Insn 4(l0): point = 5
   Insn 65(l0): point = 8
   Insn 41(l0): point = 10
   Insn 40(l0): point = 12
   Insn 63(l0): point = 15
   Insn 32(l0): point = 17
   Insn 31(l0): point = 19
   Insn 61(l0): point = 22
   Insn 23(l0): point = 24
   Insn 22(l0): point = 26
   Insn 59(l0): point = 29
   Insn 5(l0): point = 31
   Insn 11(l0): point = 34
   Insn 58(l0): point = 36
 a0(r113): [29..31] [22..24] [15..17] [8..10] [3..5]
 a1(r117): [11..12]
 a2(r116): [18..19]
 a3(r115): [25..26]
 a4(r119): [35..36]
Compressing live ranges: from 39 to 18 - 46%
Ranges after the compression:
 a0(r113): [14..15] [10..11] [6..7] [0..3]
 a1(r117): [4..5]
 a2(r116): [8..9]
 a3(r115): [12..13]
 a4(r119): [16..17]
+++Allocating 32 bytes for conflict table (uncompressed size 40)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r113)<-hr0@2000
  pref1:a4(r119)<-hr0@2000
  regions=1, blocks=9, points=18
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r113 1r117 2r116 3r115 4r119
    modified regnos: 113 115 116 117 119
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@253020
      Allocno a0r113 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r119 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Pushing a3(r115,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Popping a4(r119,l0)  -- assign reg 0
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r117,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
      Popping a3(r115,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    3:r115 l0     3    2:r116 l0     3    1:r117 l0     3
    4:r119 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


ILI9341_GetParam

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,2u} 
;;    total ref usage 79{36d,43u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":492:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI value (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 -1
     (nil))
(debug_insn 10 9 58 2 (debug_marker) "../System/lcd_ili9341.c":494:2 -1
     (nil))
(insn 58 10 11 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ param ])) "../System/lcd_ili9341.c":491:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ param ])
        (nil)))
(jump_insn 11 58 12 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 119)
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 119)
                                (const_int 4 [0x4]))
                            (label_ref:SI 12)) [0  S4 A32])
                    (label_ref:SI 57)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 12))
        ]) "../System/lcd_ili9341.c":494:2 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 57 (nil))))
 -> 12)
(code_label 12 11 13 141 (nil) [2 uses])
(jump_table_data 13 12 14 (addr_diff_vec:SI (label_ref:SI 12)
         [
            (label_ref:SI 19)
            (label_ref:SI 28)
            (label_ref:SI 15)
            (label_ref:SI 37)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 14 13 15)
(code_label 15 14 16 3 142 (nil) [1 uses])
(note 16 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 16 59 3 (set (reg/v:SI 113 [ <retval> ])
        (const_int 76800 [0x12c00])) "../System/lcd_ili9341.c":494:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 76800 [0x12c00])
        (nil)))
(jump_insn 59 5 60 3 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 60 59 19)
(code_label 19 60 20 4 144 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../System/lcd_ili9341.c":496:3 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 23 22 24 4 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (reg/f:SI 115) [2 LCD.width+0 S4 A64])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [2 LCD.width+0 S4 A64])
            (nil))))
(debug_insn 24 23 25 4 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":496:9 -1
     (nil))
(debug_insn 25 24 61 4 (debug_marker) "../System/lcd_ili9341.c":497:3 -1
     (nil))
(jump_insn 61 25 62 4 (set (pc)
        (label_ref 50)) "../System/lcd_ili9341.c":497:3 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 62 61 28)
(code_label 28 62 29 5 143 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/lcd_ili9341.c":499:3 -1
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 32 31 33 5 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 LCD.height+0 S4 A32])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [2 LCD.height+0 S4 A32])
            (nil))))
(debug_insn 33 32 34 5 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":499:9 -1
     (nil))
(debug_insn 34 33 63 5 (debug_marker) "../System/lcd_ili9341.c":500:3 -1
     (nil))
(jump_insn 63 34 64 5 (set (pc)
        (label_ref 50)) "../System/lcd_ili9341.c":500:3 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 64 63 37)
(code_label 37 64 38 6 140 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (debug_marker) "../System/lcd_ili9341.c":505:3 -1
     (nil))
(insn 40 39 41 6 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 41 40 42 6 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 117)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 8 [0x8]))) [2 LCD.orientation+0 S4 A64])
            (nil))))
(debug_insn 42 41 43 6 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":505:9 -1
     (nil))
(debug_insn 43 42 65 6 (debug_marker) "../System/lcd_ili9341.c":506:3 -1
     (nil))
(jump_insn 65 43 66 6 (set (pc)
        (label_ref 50)) "../System/lcd_ili9341.c":506:3 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 66 65 57)
(code_label 57 66 56 7 145 (nil) [1 uses])
(note 56 57 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 56 46 7 (set (reg/v:SI 113 [ <retval> ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 4 47 7 (var_location:SI value (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 50 7 (debug_marker) "../System/lcd_ili9341.c":511:2 -1
     (nil))
(code_label 50 47 53 8 138 (nil) [4 uses])
(note 53 50 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 53 52 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":512:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 113 [ <retval> ])
        (nil)))
(insn 52 51 67 8 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":512:1 -1
     (nil))
(note 67 52 0 NOTE_INSN_DELETED)
