property a2;
@(posedge clk) (Rx_dv_dl2 == 0 & Line_loop_en == 0) |=> (MCrs_dv == 0);
endproperty
assert_a2: assert property(a2);

property a5;
@(posedge clk) (Rx_dv_dl2 == 1 & Line_loop_en == 0) |=> (MCrs_dv == 1);
endproperty
assert_a5: assert property(a5);

property a1;
@(posedge clk) (Tx_en == 0 & Line_loop_en == 1) |=> (MCrs_dv == 0);
endproperty
assert_a1: assert property(a1);

property a4;
@(posedge clk) (Tx_en == 1 & Line_loop_en == 1) |=> (MCrs_dv == 1);
endproperty
assert_a4: assert property(a4);

property a0;
@(posedge clk) (Tx_en == 0 & Rx_dv_dl2 == 0) |=> (MCrs_dv == 0);
endproperty
assert_a0: assert property(a0);

property a3;
@(posedge clk) (Rx_dv_dl2 == 1 & Tx_en == 1) |=> (MCrs_dv == 1);
endproperty
assert_a3: assert property(a3);

