$comment
	File created using the following command:
		vcd file proc.msim.vcd -direction
$end
$date
	Sat Nov 15 14:23:11 2014
$end
$version
	ModelSim Version 10.1e
$end
$timescale
	1ps
$end
$scope module proc_vlg_vec_tst $end
$var reg 1 ! Clock_CI $end
$var reg 1 " Reset $end
$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) Clock_CI~input_o $end
$var wire 1 * Reset~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
x%
1&
1'
1(
0)
0*
$end
#50000
1!
1)
#100000
0!
0)
#150000
1!
1)
#200000
0!
0)
#250000
1!
1)
#300000
0!
0)
#350000
1!
1)
#400000
0!
0)
#450000
1!
1)
#500000
0!
0)
#550000
1!
1)
#600000
0!
0)
#650000
1!
1)
#700000
0!
0)
#750000
1!
1)
#800000
0!
0)
#850000
1!
1)
#900000
0!
0)
#950000
1!
1)
#1000000
