

================================================================
== Vitis HLS Report for 'bnn_xcel'
================================================================
* Date:           Sun Nov 10 15:47:11 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3702|     3702|  37.020 us|  37.020 us|  3702|  3702|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reshaped_loc = alloca i64 1"   --->   Operation 40 'alloca' 'reshaped_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_padded = alloca i64 1" [bnn.cpp:47]   --->   Operation 41 'alloca' 'input_padded' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_padded_1 = alloca i64 1" [bnn.cpp:47]   --->   Operation 42 'alloca' 'input_padded_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_padded_2 = alloca i64 1" [bnn.cpp:47]   --->   Operation 43 'alloca' 'input_padded_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_padded_3 = alloca i64 1" [bnn.cpp:47]   --->   Operation 44 'alloca' 'input_padded_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_padded_4 = alloca i64 1" [bnn.cpp:47]   --->   Operation 45 'alloca' 'input_padded_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_padded_5 = alloca i64 1" [bnn.cpp:47]   --->   Operation 46 'alloca' 'input_padded_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_padded_6 = alloca i64 1" [bnn.cpp:47]   --->   Operation 47 'alloca' 'input_padded_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_padded_7 = alloca i64 1" [bnn.cpp:47]   --->   Operation 48 'alloca' 'input_padded_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_padded_8 = alloca i64 1" [bnn.cpp:47]   --->   Operation 49 'alloca' 'input_padded_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_padded_9 = alloca i64 1" [bnn.cpp:47]   --->   Operation 50 'alloca' 'input_padded_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_padded_10 = alloca i64 1" [bnn.cpp:47]   --->   Operation 51 'alloca' 'input_padded_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_padded_11 = alloca i64 1" [bnn.cpp:47]   --->   Operation 52 'alloca' 'input_padded_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_padded_12 = alloca i64 1" [bnn.cpp:47]   --->   Operation 53 'alloca' 'input_padded_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_padded_13 = alloca i64 1" [bnn.cpp:47]   --->   Operation 54 'alloca' 'input_padded_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_padded_14 = alloca i64 1" [bnn.cpp:47]   --->   Operation 55 'alloca' 'input_padded_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_padded_15 = alloca i64 1" [bnn.cpp:47]   --->   Operation 56 'alloca' 'input_padded_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv1 = alloca i64 1" [bnn.cpp:49]   --->   Operation 57 'alloca' 'conv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv1_1 = alloca i64 1" [bnn.cpp:49]   --->   Operation 58 'alloca' 'conv1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1_2 = alloca i64 1" [bnn.cpp:49]   --->   Operation 59 'alloca' 'conv1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_3 = alloca i64 1" [bnn.cpp:49]   --->   Operation 60 'alloca' 'conv1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_4 = alloca i64 1" [bnn.cpp:49]   --->   Operation 61 'alloca' 'conv1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_5 = alloca i64 1" [bnn.cpp:49]   --->   Operation 62 'alloca' 'conv1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_6 = alloca i64 1" [bnn.cpp:49]   --->   Operation 63 'alloca' 'conv1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_7 = alloca i64 1" [bnn.cpp:49]   --->   Operation 64 'alloca' 'conv1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_8 = alloca i64 1" [bnn.cpp:49]   --->   Operation 65 'alloca' 'conv1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_9 = alloca i64 1" [bnn.cpp:49]   --->   Operation 66 'alloca' 'conv1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_10 = alloca i64 1" [bnn.cpp:49]   --->   Operation 67 'alloca' 'conv1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv1_11 = alloca i64 1" [bnn.cpp:49]   --->   Operation 68 'alloca' 'conv1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv1_12 = alloca i64 1" [bnn.cpp:49]   --->   Operation 69 'alloca' 'conv1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_13 = alloca i64 1" [bnn.cpp:49]   --->   Operation 70 'alloca' 'conv1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv1_14 = alloca i64 1" [bnn.cpp:49]   --->   Operation 71 'alloca' 'conv1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv1_15 = alloca i64 1" [bnn.cpp:49]   --->   Operation 72 'alloca' 'conv1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv1_16 = alloca i64 1" [bnn.cpp:49]   --->   Operation 73 'alloca' 'conv1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv1_17 = alloca i64 1" [bnn.cpp:49]   --->   Operation 74 'alloca' 'conv1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv1_18 = alloca i64 1" [bnn.cpp:49]   --->   Operation 75 'alloca' 'conv1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv1_19 = alloca i64 1" [bnn.cpp:49]   --->   Operation 76 'alloca' 'conv1_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv1_20 = alloca i64 1" [bnn.cpp:49]   --->   Operation 77 'alloca' 'conv1_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv1_21 = alloca i64 1" [bnn.cpp:49]   --->   Operation 78 'alloca' 'conv1_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv1_22 = alloca i64 1" [bnn.cpp:49]   --->   Operation 79 'alloca' 'conv1_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv1_23 = alloca i64 1" [bnn.cpp:49]   --->   Operation 80 'alloca' 'conv1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv1_24 = alloca i64 1" [bnn.cpp:49]   --->   Operation 81 'alloca' 'conv1_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv1_25 = alloca i64 1" [bnn.cpp:49]   --->   Operation 82 'alloca' 'conv1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_26 = alloca i64 1" [bnn.cpp:49]   --->   Operation 83 'alloca' 'conv1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_27 = alloca i64 1" [bnn.cpp:49]   --->   Operation 84 'alloca' 'conv1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv1_28 = alloca i64 1" [bnn.cpp:49]   --->   Operation 85 'alloca' 'conv1_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv1_29 = alloca i64 1" [bnn.cpp:49]   --->   Operation 86 'alloca' 'conv1_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv1_30 = alloca i64 1" [bnn.cpp:49]   --->   Operation 87 'alloca' 'conv1_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv1_31 = alloca i64 1" [bnn.cpp:49]   --->   Operation 88 'alloca' 'conv1_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv1_pooled_0 = alloca i64 1"   --->   Operation 89 'alloca' 'conv1_pooled_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv1_pooled_1 = alloca i64 1"   --->   Operation 90 'alloca' 'conv1_pooled_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv1_pooled_2 = alloca i64 1"   --->   Operation 91 'alloca' 'conv1_pooled_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv1_pooled_3 = alloca i64 1"   --->   Operation 92 'alloca' 'conv1_pooled_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv1_pooled_4 = alloca i64 1"   --->   Operation 93 'alloca' 'conv1_pooled_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv1_pooled_5 = alloca i64 1"   --->   Operation 94 'alloca' 'conv1_pooled_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_pooled_6 = alloca i64 1"   --->   Operation 95 'alloca' 'conv1_pooled_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv1_pooled_7 = alloca i64 1"   --->   Operation 96 'alloca' 'conv1_pooled_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv1_pooled_padded = alloca i64 1" [bnn.cpp:51]   --->   Operation 97 'alloca' 'conv1_pooled_padded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_1 = alloca i64 1" [bnn.cpp:51]   --->   Operation 98 'alloca' 'conv1_pooled_padded_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_2 = alloca i64 1" [bnn.cpp:51]   --->   Operation 99 'alloca' 'conv1_pooled_padded_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_3 = alloca i64 1" [bnn.cpp:51]   --->   Operation 100 'alloca' 'conv1_pooled_padded_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_4 = alloca i64 1" [bnn.cpp:51]   --->   Operation 101 'alloca' 'conv1_pooled_padded_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_5 = alloca i64 1" [bnn.cpp:51]   --->   Operation 102 'alloca' 'conv1_pooled_padded_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_6 = alloca i64 1" [bnn.cpp:51]   --->   Operation 103 'alloca' 'conv1_pooled_padded_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_7 = alloca i64 1" [bnn.cpp:51]   --->   Operation 104 'alloca' 'conv1_pooled_padded_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_8 = alloca i64 1" [bnn.cpp:51]   --->   Operation 105 'alloca' 'conv1_pooled_padded_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_9 = alloca i64 1" [bnn.cpp:51]   --->   Operation 106 'alloca' 'conv1_pooled_padded_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_10 = alloca i64 1" [bnn.cpp:51]   --->   Operation 107 'alloca' 'conv1_pooled_padded_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_11 = alloca i64 1" [bnn.cpp:51]   --->   Operation 108 'alloca' 'conv1_pooled_padded_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_12 = alloca i64 1" [bnn.cpp:51]   --->   Operation 109 'alloca' 'conv1_pooled_padded_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_13 = alloca i64 1" [bnn.cpp:51]   --->   Operation 110 'alloca' 'conv1_pooled_padded_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_14 = alloca i64 1" [bnn.cpp:51]   --->   Operation 111 'alloca' 'conv1_pooled_padded_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv1_pooled_padded_15 = alloca i64 1" [bnn.cpp:51]   --->   Operation 112 'alloca' 'conv1_pooled_padded_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv2_0_0 = alloca i64 1"   --->   Operation 113 'alloca' 'conv2_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv2_0_1 = alloca i64 1"   --->   Operation 114 'alloca' 'conv2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv2_0_2 = alloca i64 1"   --->   Operation 115 'alloca' 'conv2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv2_0_3 = alloca i64 1"   --->   Operation 116 'alloca' 'conv2_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv2_0_4 = alloca i64 1"   --->   Operation 117 'alloca' 'conv2_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv2_0_5 = alloca i64 1"   --->   Operation 118 'alloca' 'conv2_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv2_0_6 = alloca i64 1"   --->   Operation 119 'alloca' 'conv2_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv2_0_7 = alloca i64 1"   --->   Operation 120 'alloca' 'conv2_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv2_1_0 = alloca i64 1"   --->   Operation 121 'alloca' 'conv2_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv2_1_1 = alloca i64 1"   --->   Operation 122 'alloca' 'conv2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv2_1_2 = alloca i64 1"   --->   Operation 123 'alloca' 'conv2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv2_1_3 = alloca i64 1"   --->   Operation 124 'alloca' 'conv2_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv2_1_4 = alloca i64 1"   --->   Operation 125 'alloca' 'conv2_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv2_1_5 = alloca i64 1"   --->   Operation 126 'alloca' 'conv2_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv2_1_6 = alloca i64 1"   --->   Operation 127 'alloca' 'conv2_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv2_1_7 = alloca i64 1"   --->   Operation 128 'alloca' 'conv2_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv2_2_0 = alloca i64 1"   --->   Operation 129 'alloca' 'conv2_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv2_2_1 = alloca i64 1"   --->   Operation 130 'alloca' 'conv2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv2_2_2 = alloca i64 1"   --->   Operation 131 'alloca' 'conv2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv2_2_3 = alloca i64 1"   --->   Operation 132 'alloca' 'conv2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv2_2_4 = alloca i64 1"   --->   Operation 133 'alloca' 'conv2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv2_2_5 = alloca i64 1"   --->   Operation 134 'alloca' 'conv2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv2_2_6 = alloca i64 1"   --->   Operation 135 'alloca' 'conv2_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv2_2_7 = alloca i64 1"   --->   Operation 136 'alloca' 'conv2_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv2_3_0 = alloca i64 1"   --->   Operation 137 'alloca' 'conv2_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv2_3_1 = alloca i64 1"   --->   Operation 138 'alloca' 'conv2_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv2_3_2 = alloca i64 1"   --->   Operation 139 'alloca' 'conv2_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv2_3_3 = alloca i64 1"   --->   Operation 140 'alloca' 'conv2_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv2_3_4 = alloca i64 1"   --->   Operation 141 'alloca' 'conv2_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv2_3_5 = alloca i64 1"   --->   Operation 142 'alloca' 'conv2_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv2_3_6 = alloca i64 1"   --->   Operation 143 'alloca' 'conv2_3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv2_3_7 = alloca i64 1"   --->   Operation 144 'alloca' 'conv2_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv2_4_0 = alloca i64 1"   --->   Operation 145 'alloca' 'conv2_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv2_4_1 = alloca i64 1"   --->   Operation 146 'alloca' 'conv2_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv2_4_2 = alloca i64 1"   --->   Operation 147 'alloca' 'conv2_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv2_4_3 = alloca i64 1"   --->   Operation 148 'alloca' 'conv2_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv2_4_4 = alloca i64 1"   --->   Operation 149 'alloca' 'conv2_4_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv2_4_5 = alloca i64 1"   --->   Operation 150 'alloca' 'conv2_4_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv2_4_6 = alloca i64 1"   --->   Operation 151 'alloca' 'conv2_4_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv2_4_7 = alloca i64 1"   --->   Operation 152 'alloca' 'conv2_4_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv2_5_0 = alloca i64 1"   --->   Operation 153 'alloca' 'conv2_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv2_5_1 = alloca i64 1"   --->   Operation 154 'alloca' 'conv2_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv2_5_2 = alloca i64 1"   --->   Operation 155 'alloca' 'conv2_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv2_5_3 = alloca i64 1"   --->   Operation 156 'alloca' 'conv2_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv2_5_4 = alloca i64 1"   --->   Operation 157 'alloca' 'conv2_5_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv2_5_5 = alloca i64 1"   --->   Operation 158 'alloca' 'conv2_5_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv2_5_6 = alloca i64 1"   --->   Operation 159 'alloca' 'conv2_5_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv2_5_7 = alloca i64 1"   --->   Operation 160 'alloca' 'conv2_5_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv2_6_0 = alloca i64 1"   --->   Operation 161 'alloca' 'conv2_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv2_6_1 = alloca i64 1"   --->   Operation 162 'alloca' 'conv2_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv2_6_2 = alloca i64 1"   --->   Operation 163 'alloca' 'conv2_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv2_6_3 = alloca i64 1"   --->   Operation 164 'alloca' 'conv2_6_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv2_6_4 = alloca i64 1"   --->   Operation 165 'alloca' 'conv2_6_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv2_6_5 = alloca i64 1"   --->   Operation 166 'alloca' 'conv2_6_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv2_6_6 = alloca i64 1"   --->   Operation 167 'alloca' 'conv2_6_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv2_6_7 = alloca i64 1"   --->   Operation 168 'alloca' 'conv2_6_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv2_7_0 = alloca i64 1"   --->   Operation 169 'alloca' 'conv2_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv2_7_1 = alloca i64 1"   --->   Operation 170 'alloca' 'conv2_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv2_7_2 = alloca i64 1"   --->   Operation 171 'alloca' 'conv2_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv2_7_3 = alloca i64 1"   --->   Operation 172 'alloca' 'conv2_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv2_7_4 = alloca i64 1"   --->   Operation 173 'alloca' 'conv2_7_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv2_7_5 = alloca i64 1"   --->   Operation 174 'alloca' 'conv2_7_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv2_7_6 = alloca i64 1"   --->   Operation 175 'alloca' 'conv2_7_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv2_7_7 = alloca i64 1"   --->   Operation 176 'alloca' 'conv2_7_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv2_pooled = alloca i64 1" [bnn.cpp:56]   --->   Operation 177 'alloca' 'conv2_pooled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv2_pooled_1 = alloca i64 1" [bnn.cpp:56]   --->   Operation 178 'alloca' 'conv2_pooled_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv2_pooled_2 = alloca i64 1" [bnn.cpp:56]   --->   Operation 179 'alloca' 'conv2_pooled_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv2_pooled_3 = alloca i64 1" [bnn.cpp:56]   --->   Operation 180 'alloca' 'conv2_pooled_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%dense1_V = alloca i64 1" [bnn.cpp:59]   --->   Operation 181 'alloca' 'dense1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%dense2_V = alloca i64 1" [bnn.cpp:61]   --->   Operation 182 'alloca' 'dense2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%input_padded_addr = getelementptr i1 %input_padded, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 183 'getelementptr' 'input_padded_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr" [bnn.cpp:48]   --->   Operation 184 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%input_padded_1_addr = getelementptr i1 %input_padded_1, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 185 'getelementptr' 'input_padded_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr" [bnn.cpp:48]   --->   Operation 186 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%input_padded_2_addr = getelementptr i1 %input_padded_2, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 187 'getelementptr' 'input_padded_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr" [bnn.cpp:48]   --->   Operation 188 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%input_padded_3_addr = getelementptr i1 %input_padded_3, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 189 'getelementptr' 'input_padded_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr" [bnn.cpp:48]   --->   Operation 190 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%input_padded_4_addr = getelementptr i1 %input_padded_4, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 191 'getelementptr' 'input_padded_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr" [bnn.cpp:48]   --->   Operation 192 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%input_padded_5_addr = getelementptr i1 %input_padded_5, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 193 'getelementptr' 'input_padded_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr" [bnn.cpp:48]   --->   Operation 194 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%input_padded_6_addr = getelementptr i1 %input_padded_6, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 195 'getelementptr' 'input_padded_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr" [bnn.cpp:48]   --->   Operation 196 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%input_padded_7_addr = getelementptr i1 %input_padded_7, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 197 'getelementptr' 'input_padded_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr" [bnn.cpp:48]   --->   Operation 198 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%input_padded_8_addr = getelementptr i1 %input_padded_8, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 199 'getelementptr' 'input_padded_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr" [bnn.cpp:48]   --->   Operation 200 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%input_padded_9_addr = getelementptr i1 %input_padded_9, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 201 'getelementptr' 'input_padded_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr" [bnn.cpp:48]   --->   Operation 202 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%input_padded_10_addr = getelementptr i1 %input_padded_10, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 203 'getelementptr' 'input_padded_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr" [bnn.cpp:48]   --->   Operation 204 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%input_padded_11_addr = getelementptr i1 %input_padded_11, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 205 'getelementptr' 'input_padded_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr" [bnn.cpp:48]   --->   Operation 206 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%input_padded_12_addr = getelementptr i1 %input_padded_12, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 207 'getelementptr' 'input_padded_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr" [bnn.cpp:48]   --->   Operation 208 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%input_padded_13_addr = getelementptr i1 %input_padded_13, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 209 'getelementptr' 'input_padded_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr" [bnn.cpp:48]   --->   Operation 210 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%input_padded_14_addr = getelementptr i1 %input_padded_14, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 211 'getelementptr' 'input_padded_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr" [bnn.cpp:48]   --->   Operation 212 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%input_padded_15_addr = getelementptr i1 %input_padded_15, i64 0, i64 0" [bnn.cpp:48]   --->   Operation 213 'getelementptr' 'input_padded_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr" [bnn.cpp:48]   --->   Operation 214 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%input_padded_addr_1 = getelementptr i1 %input_padded, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 215 'getelementptr' 'input_padded_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_1" [bnn.cpp:48]   --->   Operation 216 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%input_padded_1_addr_1 = getelementptr i1 %input_padded_1, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 217 'getelementptr' 'input_padded_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_1" [bnn.cpp:48]   --->   Operation 218 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%input_padded_2_addr_1 = getelementptr i1 %input_padded_2, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 219 'getelementptr' 'input_padded_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_1" [bnn.cpp:48]   --->   Operation 220 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%input_padded_3_addr_1 = getelementptr i1 %input_padded_3, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 221 'getelementptr' 'input_padded_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_1" [bnn.cpp:48]   --->   Operation 222 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%input_padded_4_addr_1 = getelementptr i1 %input_padded_4, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 223 'getelementptr' 'input_padded_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_1" [bnn.cpp:48]   --->   Operation 224 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%input_padded_5_addr_1 = getelementptr i1 %input_padded_5, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 225 'getelementptr' 'input_padded_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_1" [bnn.cpp:48]   --->   Operation 226 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%input_padded_6_addr_1 = getelementptr i1 %input_padded_6, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 227 'getelementptr' 'input_padded_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_1" [bnn.cpp:48]   --->   Operation 228 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%input_padded_7_addr_1 = getelementptr i1 %input_padded_7, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 229 'getelementptr' 'input_padded_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_1" [bnn.cpp:48]   --->   Operation 230 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%input_padded_8_addr_1 = getelementptr i1 %input_padded_8, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 231 'getelementptr' 'input_padded_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_1" [bnn.cpp:48]   --->   Operation 232 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%input_padded_9_addr_1 = getelementptr i1 %input_padded_9, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 233 'getelementptr' 'input_padded_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_1" [bnn.cpp:48]   --->   Operation 234 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%input_padded_10_addr_1 = getelementptr i1 %input_padded_10, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 235 'getelementptr' 'input_padded_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_1" [bnn.cpp:48]   --->   Operation 236 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%input_padded_11_addr_1 = getelementptr i1 %input_padded_11, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 237 'getelementptr' 'input_padded_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_1" [bnn.cpp:48]   --->   Operation 238 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%input_padded_12_addr_1 = getelementptr i1 %input_padded_12, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 239 'getelementptr' 'input_padded_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_1" [bnn.cpp:48]   --->   Operation 240 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%input_padded_13_addr_1 = getelementptr i1 %input_padded_13, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 241 'getelementptr' 'input_padded_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_1" [bnn.cpp:48]   --->   Operation 242 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%input_padded_14_addr_1 = getelementptr i1 %input_padded_14, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 243 'getelementptr' 'input_padded_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_1" [bnn.cpp:48]   --->   Operation 244 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%input_padded_15_addr_1 = getelementptr i1 %input_padded_15, i64 0, i64 1" [bnn.cpp:48]   --->   Operation 245 'getelementptr' 'input_padded_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_1" [bnn.cpp:48]   --->   Operation 246 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 0.63>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%input_padded_addr_2 = getelementptr i1 %input_padded, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 247 'getelementptr' 'input_padded_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_2" [bnn.cpp:48]   --->   Operation 248 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%input_padded_1_addr_2 = getelementptr i1 %input_padded_1, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 249 'getelementptr' 'input_padded_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_2" [bnn.cpp:48]   --->   Operation 250 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%input_padded_2_addr_2 = getelementptr i1 %input_padded_2, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 251 'getelementptr' 'input_padded_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_2" [bnn.cpp:48]   --->   Operation 252 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%input_padded_3_addr_2 = getelementptr i1 %input_padded_3, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 253 'getelementptr' 'input_padded_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_2" [bnn.cpp:48]   --->   Operation 254 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%input_padded_4_addr_2 = getelementptr i1 %input_padded_4, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 255 'getelementptr' 'input_padded_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_2" [bnn.cpp:48]   --->   Operation 256 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%input_padded_5_addr_2 = getelementptr i1 %input_padded_5, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 257 'getelementptr' 'input_padded_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_2" [bnn.cpp:48]   --->   Operation 258 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%input_padded_6_addr_2 = getelementptr i1 %input_padded_6, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 259 'getelementptr' 'input_padded_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_2" [bnn.cpp:48]   --->   Operation 260 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%input_padded_7_addr_2 = getelementptr i1 %input_padded_7, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 261 'getelementptr' 'input_padded_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_2" [bnn.cpp:48]   --->   Operation 262 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%input_padded_8_addr_2 = getelementptr i1 %input_padded_8, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 263 'getelementptr' 'input_padded_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_2" [bnn.cpp:48]   --->   Operation 264 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%input_padded_9_addr_2 = getelementptr i1 %input_padded_9, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 265 'getelementptr' 'input_padded_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_2" [bnn.cpp:48]   --->   Operation 266 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%input_padded_10_addr_2 = getelementptr i1 %input_padded_10, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 267 'getelementptr' 'input_padded_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_2" [bnn.cpp:48]   --->   Operation 268 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%input_padded_11_addr_2 = getelementptr i1 %input_padded_11, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 269 'getelementptr' 'input_padded_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_2" [bnn.cpp:48]   --->   Operation 270 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%input_padded_12_addr_2 = getelementptr i1 %input_padded_12, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 271 'getelementptr' 'input_padded_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_2" [bnn.cpp:48]   --->   Operation 272 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%input_padded_13_addr_2 = getelementptr i1 %input_padded_13, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 273 'getelementptr' 'input_padded_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_2" [bnn.cpp:48]   --->   Operation 274 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%input_padded_14_addr_2 = getelementptr i1 %input_padded_14, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 275 'getelementptr' 'input_padded_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_2" [bnn.cpp:48]   --->   Operation 276 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%input_padded_15_addr_2 = getelementptr i1 %input_padded_15, i64 0, i64 2" [bnn.cpp:48]   --->   Operation 277 'getelementptr' 'input_padded_15_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_2" [bnn.cpp:48]   --->   Operation 278 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 0.63>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%input_padded_addr_3 = getelementptr i1 %input_padded, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 279 'getelementptr' 'input_padded_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_3" [bnn.cpp:48]   --->   Operation 280 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%input_padded_1_addr_3 = getelementptr i1 %input_padded_1, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 281 'getelementptr' 'input_padded_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_3" [bnn.cpp:48]   --->   Operation 282 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%input_padded_2_addr_3 = getelementptr i1 %input_padded_2, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 283 'getelementptr' 'input_padded_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_3" [bnn.cpp:48]   --->   Operation 284 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%input_padded_3_addr_3 = getelementptr i1 %input_padded_3, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 285 'getelementptr' 'input_padded_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_3" [bnn.cpp:48]   --->   Operation 286 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%input_padded_4_addr_3 = getelementptr i1 %input_padded_4, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 287 'getelementptr' 'input_padded_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_3" [bnn.cpp:48]   --->   Operation 288 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%input_padded_5_addr_3 = getelementptr i1 %input_padded_5, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 289 'getelementptr' 'input_padded_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_3" [bnn.cpp:48]   --->   Operation 290 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%input_padded_6_addr_3 = getelementptr i1 %input_padded_6, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 291 'getelementptr' 'input_padded_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_3" [bnn.cpp:48]   --->   Operation 292 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%input_padded_7_addr_3 = getelementptr i1 %input_padded_7, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 293 'getelementptr' 'input_padded_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_3" [bnn.cpp:48]   --->   Operation 294 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%input_padded_8_addr_3 = getelementptr i1 %input_padded_8, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 295 'getelementptr' 'input_padded_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_3" [bnn.cpp:48]   --->   Operation 296 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%input_padded_9_addr_3 = getelementptr i1 %input_padded_9, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 297 'getelementptr' 'input_padded_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_3" [bnn.cpp:48]   --->   Operation 298 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%input_padded_10_addr_3 = getelementptr i1 %input_padded_10, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 299 'getelementptr' 'input_padded_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_3" [bnn.cpp:48]   --->   Operation 300 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%input_padded_11_addr_3 = getelementptr i1 %input_padded_11, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 301 'getelementptr' 'input_padded_11_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_3" [bnn.cpp:48]   --->   Operation 302 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%input_padded_12_addr_3 = getelementptr i1 %input_padded_12, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 303 'getelementptr' 'input_padded_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_3" [bnn.cpp:48]   --->   Operation 304 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%input_padded_13_addr_3 = getelementptr i1 %input_padded_13, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 305 'getelementptr' 'input_padded_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_3" [bnn.cpp:48]   --->   Operation 306 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%input_padded_14_addr_3 = getelementptr i1 %input_padded_14, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 307 'getelementptr' 'input_padded_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_3" [bnn.cpp:48]   --->   Operation 308 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%input_padded_15_addr_3 = getelementptr i1 %input_padded_15, i64 0, i64 3" [bnn.cpp:48]   --->   Operation 309 'getelementptr' 'input_padded_15_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_3" [bnn.cpp:48]   --->   Operation 310 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 0.63>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%input_padded_addr_4 = getelementptr i1 %input_padded, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 311 'getelementptr' 'input_padded_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_4" [bnn.cpp:48]   --->   Operation 312 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%input_padded_1_addr_4 = getelementptr i1 %input_padded_1, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 313 'getelementptr' 'input_padded_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_4" [bnn.cpp:48]   --->   Operation 314 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%input_padded_2_addr_4 = getelementptr i1 %input_padded_2, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 315 'getelementptr' 'input_padded_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_4" [bnn.cpp:48]   --->   Operation 316 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%input_padded_3_addr_4 = getelementptr i1 %input_padded_3, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 317 'getelementptr' 'input_padded_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_4" [bnn.cpp:48]   --->   Operation 318 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%input_padded_4_addr_4 = getelementptr i1 %input_padded_4, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 319 'getelementptr' 'input_padded_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_4" [bnn.cpp:48]   --->   Operation 320 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%input_padded_5_addr_4 = getelementptr i1 %input_padded_5, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 321 'getelementptr' 'input_padded_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_4" [bnn.cpp:48]   --->   Operation 322 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%input_padded_6_addr_4 = getelementptr i1 %input_padded_6, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 323 'getelementptr' 'input_padded_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_4" [bnn.cpp:48]   --->   Operation 324 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%input_padded_7_addr_4 = getelementptr i1 %input_padded_7, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 325 'getelementptr' 'input_padded_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_4" [bnn.cpp:48]   --->   Operation 326 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%input_padded_8_addr_4 = getelementptr i1 %input_padded_8, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 327 'getelementptr' 'input_padded_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_4" [bnn.cpp:48]   --->   Operation 328 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%input_padded_9_addr_4 = getelementptr i1 %input_padded_9, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 329 'getelementptr' 'input_padded_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_4" [bnn.cpp:48]   --->   Operation 330 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%input_padded_10_addr_4 = getelementptr i1 %input_padded_10, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 331 'getelementptr' 'input_padded_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_4" [bnn.cpp:48]   --->   Operation 332 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%input_padded_11_addr_4 = getelementptr i1 %input_padded_11, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 333 'getelementptr' 'input_padded_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_4" [bnn.cpp:48]   --->   Operation 334 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%input_padded_12_addr_4 = getelementptr i1 %input_padded_12, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 335 'getelementptr' 'input_padded_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_4" [bnn.cpp:48]   --->   Operation 336 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%input_padded_13_addr_4 = getelementptr i1 %input_padded_13, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 337 'getelementptr' 'input_padded_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_4" [bnn.cpp:48]   --->   Operation 338 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%input_padded_14_addr_4 = getelementptr i1 %input_padded_14, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 339 'getelementptr' 'input_padded_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_4" [bnn.cpp:48]   --->   Operation 340 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%input_padded_15_addr_4 = getelementptr i1 %input_padded_15, i64 0, i64 4" [bnn.cpp:48]   --->   Operation 341 'getelementptr' 'input_padded_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_4" [bnn.cpp:48]   --->   Operation 342 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 6 <SV = 5> <Delay = 0.63>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%input_padded_addr_5 = getelementptr i1 %input_padded, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 343 'getelementptr' 'input_padded_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_5" [bnn.cpp:48]   --->   Operation 344 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%input_padded_1_addr_5 = getelementptr i1 %input_padded_1, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 345 'getelementptr' 'input_padded_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_5" [bnn.cpp:48]   --->   Operation 346 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%input_padded_2_addr_5 = getelementptr i1 %input_padded_2, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 347 'getelementptr' 'input_padded_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_5" [bnn.cpp:48]   --->   Operation 348 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%input_padded_3_addr_5 = getelementptr i1 %input_padded_3, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 349 'getelementptr' 'input_padded_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_5" [bnn.cpp:48]   --->   Operation 350 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%input_padded_4_addr_5 = getelementptr i1 %input_padded_4, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 351 'getelementptr' 'input_padded_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_5" [bnn.cpp:48]   --->   Operation 352 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%input_padded_5_addr_5 = getelementptr i1 %input_padded_5, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 353 'getelementptr' 'input_padded_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_5" [bnn.cpp:48]   --->   Operation 354 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%input_padded_6_addr_5 = getelementptr i1 %input_padded_6, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 355 'getelementptr' 'input_padded_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_5" [bnn.cpp:48]   --->   Operation 356 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%input_padded_7_addr_5 = getelementptr i1 %input_padded_7, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 357 'getelementptr' 'input_padded_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_5" [bnn.cpp:48]   --->   Operation 358 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%input_padded_8_addr_5 = getelementptr i1 %input_padded_8, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 359 'getelementptr' 'input_padded_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_5" [bnn.cpp:48]   --->   Operation 360 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%input_padded_9_addr_5 = getelementptr i1 %input_padded_9, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 361 'getelementptr' 'input_padded_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_5" [bnn.cpp:48]   --->   Operation 362 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%input_padded_10_addr_5 = getelementptr i1 %input_padded_10, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 363 'getelementptr' 'input_padded_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_5" [bnn.cpp:48]   --->   Operation 364 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%input_padded_11_addr_5 = getelementptr i1 %input_padded_11, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 365 'getelementptr' 'input_padded_11_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_5" [bnn.cpp:48]   --->   Operation 366 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%input_padded_12_addr_5 = getelementptr i1 %input_padded_12, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 367 'getelementptr' 'input_padded_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_5" [bnn.cpp:48]   --->   Operation 368 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%input_padded_13_addr_5 = getelementptr i1 %input_padded_13, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 369 'getelementptr' 'input_padded_13_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_5" [bnn.cpp:48]   --->   Operation 370 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%input_padded_14_addr_5 = getelementptr i1 %input_padded_14, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 371 'getelementptr' 'input_padded_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_5" [bnn.cpp:48]   --->   Operation 372 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%input_padded_15_addr_5 = getelementptr i1 %input_padded_15, i64 0, i64 5" [bnn.cpp:48]   --->   Operation 373 'getelementptr' 'input_padded_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_5" [bnn.cpp:48]   --->   Operation 374 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 7 <SV = 6> <Delay = 0.63>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%input_padded_addr_6 = getelementptr i1 %input_padded, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 375 'getelementptr' 'input_padded_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_6" [bnn.cpp:48]   --->   Operation 376 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%input_padded_1_addr_6 = getelementptr i1 %input_padded_1, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 377 'getelementptr' 'input_padded_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_6" [bnn.cpp:48]   --->   Operation 378 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%input_padded_2_addr_6 = getelementptr i1 %input_padded_2, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 379 'getelementptr' 'input_padded_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_6" [bnn.cpp:48]   --->   Operation 380 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%input_padded_3_addr_6 = getelementptr i1 %input_padded_3, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 381 'getelementptr' 'input_padded_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_6" [bnn.cpp:48]   --->   Operation 382 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%input_padded_4_addr_6 = getelementptr i1 %input_padded_4, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 383 'getelementptr' 'input_padded_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_6" [bnn.cpp:48]   --->   Operation 384 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%input_padded_5_addr_6 = getelementptr i1 %input_padded_5, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 385 'getelementptr' 'input_padded_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_6" [bnn.cpp:48]   --->   Operation 386 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%input_padded_6_addr_6 = getelementptr i1 %input_padded_6, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 387 'getelementptr' 'input_padded_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_6" [bnn.cpp:48]   --->   Operation 388 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%input_padded_7_addr_6 = getelementptr i1 %input_padded_7, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 389 'getelementptr' 'input_padded_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_6" [bnn.cpp:48]   --->   Operation 390 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%input_padded_8_addr_6 = getelementptr i1 %input_padded_8, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 391 'getelementptr' 'input_padded_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_6" [bnn.cpp:48]   --->   Operation 392 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%input_padded_9_addr_6 = getelementptr i1 %input_padded_9, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 393 'getelementptr' 'input_padded_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_6" [bnn.cpp:48]   --->   Operation 394 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%input_padded_10_addr_6 = getelementptr i1 %input_padded_10, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 395 'getelementptr' 'input_padded_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_6" [bnn.cpp:48]   --->   Operation 396 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%input_padded_11_addr_6 = getelementptr i1 %input_padded_11, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 397 'getelementptr' 'input_padded_11_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_6" [bnn.cpp:48]   --->   Operation 398 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%input_padded_12_addr_6 = getelementptr i1 %input_padded_12, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 399 'getelementptr' 'input_padded_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_6" [bnn.cpp:48]   --->   Operation 400 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%input_padded_13_addr_6 = getelementptr i1 %input_padded_13, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 401 'getelementptr' 'input_padded_13_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_6" [bnn.cpp:48]   --->   Operation 402 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%input_padded_14_addr_6 = getelementptr i1 %input_padded_14, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 403 'getelementptr' 'input_padded_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_6" [bnn.cpp:48]   --->   Operation 404 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%input_padded_15_addr_6 = getelementptr i1 %input_padded_15, i64 0, i64 6" [bnn.cpp:48]   --->   Operation 405 'getelementptr' 'input_padded_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_6" [bnn.cpp:48]   --->   Operation 406 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 8 <SV = 7> <Delay = 0.63>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%input_padded_addr_7 = getelementptr i1 %input_padded, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 407 'getelementptr' 'input_padded_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_7" [bnn.cpp:48]   --->   Operation 408 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%input_padded_1_addr_7 = getelementptr i1 %input_padded_1, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 409 'getelementptr' 'input_padded_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_7" [bnn.cpp:48]   --->   Operation 410 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%input_padded_2_addr_7 = getelementptr i1 %input_padded_2, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 411 'getelementptr' 'input_padded_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_7" [bnn.cpp:48]   --->   Operation 412 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%input_padded_3_addr_7 = getelementptr i1 %input_padded_3, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 413 'getelementptr' 'input_padded_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_7" [bnn.cpp:48]   --->   Operation 414 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%input_padded_4_addr_7 = getelementptr i1 %input_padded_4, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 415 'getelementptr' 'input_padded_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_7" [bnn.cpp:48]   --->   Operation 416 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%input_padded_5_addr_7 = getelementptr i1 %input_padded_5, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 417 'getelementptr' 'input_padded_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_7" [bnn.cpp:48]   --->   Operation 418 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%input_padded_6_addr_7 = getelementptr i1 %input_padded_6, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 419 'getelementptr' 'input_padded_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_7" [bnn.cpp:48]   --->   Operation 420 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%input_padded_7_addr_7 = getelementptr i1 %input_padded_7, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 421 'getelementptr' 'input_padded_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_7" [bnn.cpp:48]   --->   Operation 422 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%input_padded_8_addr_7 = getelementptr i1 %input_padded_8, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 423 'getelementptr' 'input_padded_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_7" [bnn.cpp:48]   --->   Operation 424 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%input_padded_9_addr_7 = getelementptr i1 %input_padded_9, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 425 'getelementptr' 'input_padded_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_7" [bnn.cpp:48]   --->   Operation 426 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%input_padded_10_addr_7 = getelementptr i1 %input_padded_10, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 427 'getelementptr' 'input_padded_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_7" [bnn.cpp:48]   --->   Operation 428 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%input_padded_11_addr_7 = getelementptr i1 %input_padded_11, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 429 'getelementptr' 'input_padded_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 430 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_7" [bnn.cpp:48]   --->   Operation 430 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%input_padded_12_addr_7 = getelementptr i1 %input_padded_12, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 431 'getelementptr' 'input_padded_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_7" [bnn.cpp:48]   --->   Operation 432 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%input_padded_13_addr_7 = getelementptr i1 %input_padded_13, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 433 'getelementptr' 'input_padded_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_7" [bnn.cpp:48]   --->   Operation 434 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%input_padded_14_addr_7 = getelementptr i1 %input_padded_14, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 435 'getelementptr' 'input_padded_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_7" [bnn.cpp:48]   --->   Operation 436 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%input_padded_15_addr_7 = getelementptr i1 %input_padded_15, i64 0, i64 7" [bnn.cpp:48]   --->   Operation 437 'getelementptr' 'input_padded_15_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_7" [bnn.cpp:48]   --->   Operation 438 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 9 <SV = 8> <Delay = 0.63>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%input_padded_addr_8 = getelementptr i1 %input_padded, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 439 'getelementptr' 'input_padded_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_8" [bnn.cpp:48]   --->   Operation 440 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%input_padded_1_addr_8 = getelementptr i1 %input_padded_1, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 441 'getelementptr' 'input_padded_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_8" [bnn.cpp:48]   --->   Operation 442 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%input_padded_2_addr_8 = getelementptr i1 %input_padded_2, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 443 'getelementptr' 'input_padded_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_8" [bnn.cpp:48]   --->   Operation 444 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%input_padded_3_addr_8 = getelementptr i1 %input_padded_3, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 445 'getelementptr' 'input_padded_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_8" [bnn.cpp:48]   --->   Operation 446 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%input_padded_4_addr_8 = getelementptr i1 %input_padded_4, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 447 'getelementptr' 'input_padded_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_8" [bnn.cpp:48]   --->   Operation 448 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%input_padded_5_addr_8 = getelementptr i1 %input_padded_5, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 449 'getelementptr' 'input_padded_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_8" [bnn.cpp:48]   --->   Operation 450 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%input_padded_6_addr_8 = getelementptr i1 %input_padded_6, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 451 'getelementptr' 'input_padded_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_8" [bnn.cpp:48]   --->   Operation 452 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%input_padded_7_addr_8 = getelementptr i1 %input_padded_7, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 453 'getelementptr' 'input_padded_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_8" [bnn.cpp:48]   --->   Operation 454 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%input_padded_8_addr_8 = getelementptr i1 %input_padded_8, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 455 'getelementptr' 'input_padded_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_8" [bnn.cpp:48]   --->   Operation 456 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%input_padded_9_addr_8 = getelementptr i1 %input_padded_9, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 457 'getelementptr' 'input_padded_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_8" [bnn.cpp:48]   --->   Operation 458 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%input_padded_10_addr_8 = getelementptr i1 %input_padded_10, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 459 'getelementptr' 'input_padded_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_8" [bnn.cpp:48]   --->   Operation 460 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%input_padded_11_addr_8 = getelementptr i1 %input_padded_11, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 461 'getelementptr' 'input_padded_11_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_8" [bnn.cpp:48]   --->   Operation 462 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%input_padded_12_addr_8 = getelementptr i1 %input_padded_12, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 463 'getelementptr' 'input_padded_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_8" [bnn.cpp:48]   --->   Operation 464 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%input_padded_13_addr_8 = getelementptr i1 %input_padded_13, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 465 'getelementptr' 'input_padded_13_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_8" [bnn.cpp:48]   --->   Operation 466 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%input_padded_14_addr_8 = getelementptr i1 %input_padded_14, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 467 'getelementptr' 'input_padded_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_8" [bnn.cpp:48]   --->   Operation 468 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%input_padded_15_addr_8 = getelementptr i1 %input_padded_15, i64 0, i64 8" [bnn.cpp:48]   --->   Operation 469 'getelementptr' 'input_padded_15_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_8" [bnn.cpp:48]   --->   Operation 470 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 10 <SV = 9> <Delay = 0.63>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%input_padded_addr_9 = getelementptr i1 %input_padded, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 471 'getelementptr' 'input_padded_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_9" [bnn.cpp:48]   --->   Operation 472 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%input_padded_1_addr_9 = getelementptr i1 %input_padded_1, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 473 'getelementptr' 'input_padded_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_9" [bnn.cpp:48]   --->   Operation 474 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%input_padded_2_addr_9 = getelementptr i1 %input_padded_2, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 475 'getelementptr' 'input_padded_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_9" [bnn.cpp:48]   --->   Operation 476 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%input_padded_3_addr_9 = getelementptr i1 %input_padded_3, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 477 'getelementptr' 'input_padded_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_9" [bnn.cpp:48]   --->   Operation 478 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%input_padded_4_addr_9 = getelementptr i1 %input_padded_4, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 479 'getelementptr' 'input_padded_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_9" [bnn.cpp:48]   --->   Operation 480 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%input_padded_5_addr_9 = getelementptr i1 %input_padded_5, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 481 'getelementptr' 'input_padded_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_9" [bnn.cpp:48]   --->   Operation 482 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%input_padded_6_addr_9 = getelementptr i1 %input_padded_6, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 483 'getelementptr' 'input_padded_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_9" [bnn.cpp:48]   --->   Operation 484 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%input_padded_7_addr_9 = getelementptr i1 %input_padded_7, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 485 'getelementptr' 'input_padded_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_9" [bnn.cpp:48]   --->   Operation 486 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%input_padded_8_addr_9 = getelementptr i1 %input_padded_8, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 487 'getelementptr' 'input_padded_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_9" [bnn.cpp:48]   --->   Operation 488 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%input_padded_9_addr_9 = getelementptr i1 %input_padded_9, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 489 'getelementptr' 'input_padded_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_9" [bnn.cpp:48]   --->   Operation 490 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%input_padded_10_addr_9 = getelementptr i1 %input_padded_10, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 491 'getelementptr' 'input_padded_10_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 492 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_9" [bnn.cpp:48]   --->   Operation 492 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%input_padded_11_addr_9 = getelementptr i1 %input_padded_11, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 493 'getelementptr' 'input_padded_11_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_9" [bnn.cpp:48]   --->   Operation 494 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%input_padded_12_addr_9 = getelementptr i1 %input_padded_12, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 495 'getelementptr' 'input_padded_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_9" [bnn.cpp:48]   --->   Operation 496 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%input_padded_13_addr_9 = getelementptr i1 %input_padded_13, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 497 'getelementptr' 'input_padded_13_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_9" [bnn.cpp:48]   --->   Operation 498 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%input_padded_14_addr_9 = getelementptr i1 %input_padded_14, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 499 'getelementptr' 'input_padded_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_9" [bnn.cpp:48]   --->   Operation 500 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%input_padded_15_addr_9 = getelementptr i1 %input_padded_15, i64 0, i64 9" [bnn.cpp:48]   --->   Operation 501 'getelementptr' 'input_padded_15_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_9" [bnn.cpp:48]   --->   Operation 502 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 11 <SV = 10> <Delay = 0.63>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%input_padded_addr_10 = getelementptr i1 %input_padded, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 503 'getelementptr' 'input_padded_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 504 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_10" [bnn.cpp:48]   --->   Operation 504 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%input_padded_1_addr_10 = getelementptr i1 %input_padded_1, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 505 'getelementptr' 'input_padded_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 506 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_10" [bnn.cpp:48]   --->   Operation 506 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%input_padded_2_addr_10 = getelementptr i1 %input_padded_2, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 507 'getelementptr' 'input_padded_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_10" [bnn.cpp:48]   --->   Operation 508 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%input_padded_3_addr_10 = getelementptr i1 %input_padded_3, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 509 'getelementptr' 'input_padded_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_10" [bnn.cpp:48]   --->   Operation 510 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 511 [1/1] (0.00ns)   --->   "%input_padded_4_addr_10 = getelementptr i1 %input_padded_4, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 511 'getelementptr' 'input_padded_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 512 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_10" [bnn.cpp:48]   --->   Operation 512 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 513 [1/1] (0.00ns)   --->   "%input_padded_5_addr_10 = getelementptr i1 %input_padded_5, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 513 'getelementptr' 'input_padded_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 514 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_10" [bnn.cpp:48]   --->   Operation 514 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 515 [1/1] (0.00ns)   --->   "%input_padded_6_addr_10 = getelementptr i1 %input_padded_6, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 515 'getelementptr' 'input_padded_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 516 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_10" [bnn.cpp:48]   --->   Operation 516 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%input_padded_7_addr_10 = getelementptr i1 %input_padded_7, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 517 'getelementptr' 'input_padded_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 518 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_10" [bnn.cpp:48]   --->   Operation 518 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%input_padded_8_addr_10 = getelementptr i1 %input_padded_8, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 519 'getelementptr' 'input_padded_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_10" [bnn.cpp:48]   --->   Operation 520 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 521 [1/1] (0.00ns)   --->   "%input_padded_9_addr_10 = getelementptr i1 %input_padded_9, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 521 'getelementptr' 'input_padded_9_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 522 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_10" [bnn.cpp:48]   --->   Operation 522 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%input_padded_10_addr_10 = getelementptr i1 %input_padded_10, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 523 'getelementptr' 'input_padded_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_10" [bnn.cpp:48]   --->   Operation 524 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%input_padded_11_addr_10 = getelementptr i1 %input_padded_11, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 525 'getelementptr' 'input_padded_11_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_10" [bnn.cpp:48]   --->   Operation 526 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%input_padded_12_addr_10 = getelementptr i1 %input_padded_12, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 527 'getelementptr' 'input_padded_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_10" [bnn.cpp:48]   --->   Operation 528 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%input_padded_13_addr_10 = getelementptr i1 %input_padded_13, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 529 'getelementptr' 'input_padded_13_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_10" [bnn.cpp:48]   --->   Operation 530 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%input_padded_14_addr_10 = getelementptr i1 %input_padded_14, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 531 'getelementptr' 'input_padded_14_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_10" [bnn.cpp:48]   --->   Operation 532 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%input_padded_15_addr_10 = getelementptr i1 %input_padded_15, i64 0, i64 10" [bnn.cpp:48]   --->   Operation 533 'getelementptr' 'input_padded_15_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_10" [bnn.cpp:48]   --->   Operation 534 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 12 <SV = 11> <Delay = 0.63>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%input_padded_addr_11 = getelementptr i1 %input_padded, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 535 'getelementptr' 'input_padded_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 536 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_11" [bnn.cpp:48]   --->   Operation 536 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%input_padded_1_addr_11 = getelementptr i1 %input_padded_1, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 537 'getelementptr' 'input_padded_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_11" [bnn.cpp:48]   --->   Operation 538 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%input_padded_2_addr_11 = getelementptr i1 %input_padded_2, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 539 'getelementptr' 'input_padded_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_11" [bnn.cpp:48]   --->   Operation 540 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%input_padded_3_addr_11 = getelementptr i1 %input_padded_3, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 541 'getelementptr' 'input_padded_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 542 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_11" [bnn.cpp:48]   --->   Operation 542 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%input_padded_4_addr_11 = getelementptr i1 %input_padded_4, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 543 'getelementptr' 'input_padded_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 544 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_11" [bnn.cpp:48]   --->   Operation 544 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%input_padded_5_addr_11 = getelementptr i1 %input_padded_5, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 545 'getelementptr' 'input_padded_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_11" [bnn.cpp:48]   --->   Operation 546 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 547 [1/1] (0.00ns)   --->   "%input_padded_6_addr_11 = getelementptr i1 %input_padded_6, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 547 'getelementptr' 'input_padded_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_11" [bnn.cpp:48]   --->   Operation 548 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%input_padded_7_addr_11 = getelementptr i1 %input_padded_7, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 549 'getelementptr' 'input_padded_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_11" [bnn.cpp:48]   --->   Operation 550 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%input_padded_8_addr_11 = getelementptr i1 %input_padded_8, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 551 'getelementptr' 'input_padded_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 552 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_11" [bnn.cpp:48]   --->   Operation 552 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%input_padded_9_addr_11 = getelementptr i1 %input_padded_9, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 553 'getelementptr' 'input_padded_9_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_11" [bnn.cpp:48]   --->   Operation 554 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%input_padded_10_addr_11 = getelementptr i1 %input_padded_10, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 555 'getelementptr' 'input_padded_10_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_11" [bnn.cpp:48]   --->   Operation 556 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%input_padded_11_addr_11 = getelementptr i1 %input_padded_11, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 557 'getelementptr' 'input_padded_11_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_11" [bnn.cpp:48]   --->   Operation 558 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%input_padded_12_addr_11 = getelementptr i1 %input_padded_12, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 559 'getelementptr' 'input_padded_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_11" [bnn.cpp:48]   --->   Operation 560 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%input_padded_13_addr_11 = getelementptr i1 %input_padded_13, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 561 'getelementptr' 'input_padded_13_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_11" [bnn.cpp:48]   --->   Operation 562 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%input_padded_14_addr_11 = getelementptr i1 %input_padded_14, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 563 'getelementptr' 'input_padded_14_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_11" [bnn.cpp:48]   --->   Operation 564 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%input_padded_15_addr_11 = getelementptr i1 %input_padded_15, i64 0, i64 11" [bnn.cpp:48]   --->   Operation 565 'getelementptr' 'input_padded_15_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_11" [bnn.cpp:48]   --->   Operation 566 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 13 <SV = 12> <Delay = 0.63>
ST_13 : Operation 567 [1/1] (0.00ns)   --->   "%input_padded_addr_12 = getelementptr i1 %input_padded, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 567 'getelementptr' 'input_padded_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 568 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_12" [bnn.cpp:48]   --->   Operation 568 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 569 [1/1] (0.00ns)   --->   "%input_padded_1_addr_12 = getelementptr i1 %input_padded_1, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 569 'getelementptr' 'input_padded_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 570 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_12" [bnn.cpp:48]   --->   Operation 570 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 571 [1/1] (0.00ns)   --->   "%input_padded_2_addr_12 = getelementptr i1 %input_padded_2, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 571 'getelementptr' 'input_padded_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 572 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_12" [bnn.cpp:48]   --->   Operation 572 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 573 [1/1] (0.00ns)   --->   "%input_padded_3_addr_12 = getelementptr i1 %input_padded_3, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 573 'getelementptr' 'input_padded_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 574 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_12" [bnn.cpp:48]   --->   Operation 574 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 575 [1/1] (0.00ns)   --->   "%input_padded_4_addr_12 = getelementptr i1 %input_padded_4, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 575 'getelementptr' 'input_padded_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 576 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_12" [bnn.cpp:48]   --->   Operation 576 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%input_padded_5_addr_12 = getelementptr i1 %input_padded_5, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 577 'getelementptr' 'input_padded_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_12" [bnn.cpp:48]   --->   Operation 578 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 579 [1/1] (0.00ns)   --->   "%input_padded_6_addr_12 = getelementptr i1 %input_padded_6, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 579 'getelementptr' 'input_padded_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 580 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_12" [bnn.cpp:48]   --->   Operation 580 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%input_padded_7_addr_12 = getelementptr i1 %input_padded_7, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 581 'getelementptr' 'input_padded_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 582 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_12" [bnn.cpp:48]   --->   Operation 582 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 583 [1/1] (0.00ns)   --->   "%input_padded_8_addr_12 = getelementptr i1 %input_padded_8, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 583 'getelementptr' 'input_padded_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 584 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_12" [bnn.cpp:48]   --->   Operation 584 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 585 [1/1] (0.00ns)   --->   "%input_padded_9_addr_12 = getelementptr i1 %input_padded_9, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 585 'getelementptr' 'input_padded_9_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 586 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_12" [bnn.cpp:48]   --->   Operation 586 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 587 [1/1] (0.00ns)   --->   "%input_padded_10_addr_12 = getelementptr i1 %input_padded_10, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 587 'getelementptr' 'input_padded_10_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 588 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_12" [bnn.cpp:48]   --->   Operation 588 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%input_padded_11_addr_12 = getelementptr i1 %input_padded_11, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 589 'getelementptr' 'input_padded_11_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_12" [bnn.cpp:48]   --->   Operation 590 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%input_padded_12_addr_12 = getelementptr i1 %input_padded_12, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 591 'getelementptr' 'input_padded_12_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_12" [bnn.cpp:48]   --->   Operation 592 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%input_padded_13_addr_12 = getelementptr i1 %input_padded_13, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 593 'getelementptr' 'input_padded_13_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_12" [bnn.cpp:48]   --->   Operation 594 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%input_padded_14_addr_12 = getelementptr i1 %input_padded_14, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 595 'getelementptr' 'input_padded_14_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_12" [bnn.cpp:48]   --->   Operation 596 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%input_padded_15_addr_12 = getelementptr i1 %input_padded_15, i64 0, i64 12" [bnn.cpp:48]   --->   Operation 597 'getelementptr' 'input_padded_15_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_12" [bnn.cpp:48]   --->   Operation 598 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 14 <SV = 13> <Delay = 0.63>
ST_14 : Operation 599 [1/1] (0.00ns)   --->   "%input_padded_addr_13 = getelementptr i1 %input_padded, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 599 'getelementptr' 'input_padded_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 600 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_13" [bnn.cpp:48]   --->   Operation 600 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 601 [1/1] (0.00ns)   --->   "%input_padded_1_addr_13 = getelementptr i1 %input_padded_1, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 601 'getelementptr' 'input_padded_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 602 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_13" [bnn.cpp:48]   --->   Operation 602 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 603 [1/1] (0.00ns)   --->   "%input_padded_2_addr_13 = getelementptr i1 %input_padded_2, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 603 'getelementptr' 'input_padded_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 604 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_13" [bnn.cpp:48]   --->   Operation 604 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 605 [1/1] (0.00ns)   --->   "%input_padded_3_addr_13 = getelementptr i1 %input_padded_3, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 605 'getelementptr' 'input_padded_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 606 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_13" [bnn.cpp:48]   --->   Operation 606 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 607 [1/1] (0.00ns)   --->   "%input_padded_4_addr_13 = getelementptr i1 %input_padded_4, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 607 'getelementptr' 'input_padded_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 608 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_13" [bnn.cpp:48]   --->   Operation 608 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%input_padded_5_addr_13 = getelementptr i1 %input_padded_5, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 609 'getelementptr' 'input_padded_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 610 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_13" [bnn.cpp:48]   --->   Operation 610 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 611 [1/1] (0.00ns)   --->   "%input_padded_6_addr_13 = getelementptr i1 %input_padded_6, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 611 'getelementptr' 'input_padded_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 612 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_13" [bnn.cpp:48]   --->   Operation 612 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%input_padded_7_addr_13 = getelementptr i1 %input_padded_7, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 613 'getelementptr' 'input_padded_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_13" [bnn.cpp:48]   --->   Operation 614 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 615 [1/1] (0.00ns)   --->   "%input_padded_8_addr_13 = getelementptr i1 %input_padded_8, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 615 'getelementptr' 'input_padded_8_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 616 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_13" [bnn.cpp:48]   --->   Operation 616 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%input_padded_9_addr_13 = getelementptr i1 %input_padded_9, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 617 'getelementptr' 'input_padded_9_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 618 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_13" [bnn.cpp:48]   --->   Operation 618 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%input_padded_10_addr_13 = getelementptr i1 %input_padded_10, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 619 'getelementptr' 'input_padded_10_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 620 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_13" [bnn.cpp:48]   --->   Operation 620 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 621 [1/1] (0.00ns)   --->   "%input_padded_11_addr_13 = getelementptr i1 %input_padded_11, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 621 'getelementptr' 'input_padded_11_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 622 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_13" [bnn.cpp:48]   --->   Operation 622 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 623 [1/1] (0.00ns)   --->   "%input_padded_12_addr_13 = getelementptr i1 %input_padded_12, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 623 'getelementptr' 'input_padded_12_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 624 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_13" [bnn.cpp:48]   --->   Operation 624 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%input_padded_13_addr_13 = getelementptr i1 %input_padded_13, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 625 'getelementptr' 'input_padded_13_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 626 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_13" [bnn.cpp:48]   --->   Operation 626 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 627 [1/1] (0.00ns)   --->   "%input_padded_14_addr_13 = getelementptr i1 %input_padded_14, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 627 'getelementptr' 'input_padded_14_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 628 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_13" [bnn.cpp:48]   --->   Operation 628 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_14 : Operation 629 [1/1] (0.00ns)   --->   "%input_padded_15_addr_13 = getelementptr i1 %input_padded_15, i64 0, i64 13" [bnn.cpp:48]   --->   Operation 629 'getelementptr' 'input_padded_15_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 630 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_13" [bnn.cpp:48]   --->   Operation 630 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 15 <SV = 14> <Delay = 0.63>
ST_15 : Operation 631 [1/1] (0.00ns)   --->   "%input_padded_addr_14 = getelementptr i1 %input_padded, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 631 'getelementptr' 'input_padded_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 632 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_14" [bnn.cpp:48]   --->   Operation 632 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 633 [1/1] (0.00ns)   --->   "%input_padded_1_addr_14 = getelementptr i1 %input_padded_1, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 633 'getelementptr' 'input_padded_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_14" [bnn.cpp:48]   --->   Operation 634 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 635 [1/1] (0.00ns)   --->   "%input_padded_2_addr_14 = getelementptr i1 %input_padded_2, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 635 'getelementptr' 'input_padded_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 636 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_14" [bnn.cpp:48]   --->   Operation 636 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 637 [1/1] (0.00ns)   --->   "%input_padded_3_addr_14 = getelementptr i1 %input_padded_3, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 637 'getelementptr' 'input_padded_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 638 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_14" [bnn.cpp:48]   --->   Operation 638 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 639 [1/1] (0.00ns)   --->   "%input_padded_4_addr_14 = getelementptr i1 %input_padded_4, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 639 'getelementptr' 'input_padded_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_14" [bnn.cpp:48]   --->   Operation 640 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 641 [1/1] (0.00ns)   --->   "%input_padded_5_addr_14 = getelementptr i1 %input_padded_5, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 641 'getelementptr' 'input_padded_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 642 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_14" [bnn.cpp:48]   --->   Operation 642 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%input_padded_6_addr_14 = getelementptr i1 %input_padded_6, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 643 'getelementptr' 'input_padded_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_14" [bnn.cpp:48]   --->   Operation 644 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%input_padded_7_addr_14 = getelementptr i1 %input_padded_7, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 645 'getelementptr' 'input_padded_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_14" [bnn.cpp:48]   --->   Operation 646 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%input_padded_8_addr_14 = getelementptr i1 %input_padded_8, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 647 'getelementptr' 'input_padded_8_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 648 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_14" [bnn.cpp:48]   --->   Operation 648 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%input_padded_9_addr_14 = getelementptr i1 %input_padded_9, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 649 'getelementptr' 'input_padded_9_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 650 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_14" [bnn.cpp:48]   --->   Operation 650 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%input_padded_10_addr_14 = getelementptr i1 %input_padded_10, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 651 'getelementptr' 'input_padded_10_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 652 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_14" [bnn.cpp:48]   --->   Operation 652 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%input_padded_11_addr_14 = getelementptr i1 %input_padded_11, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 653 'getelementptr' 'input_padded_11_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 654 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_14" [bnn.cpp:48]   --->   Operation 654 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%input_padded_12_addr_14 = getelementptr i1 %input_padded_12, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 655 'getelementptr' 'input_padded_12_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 656 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_14" [bnn.cpp:48]   --->   Operation 656 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%input_padded_13_addr_14 = getelementptr i1 %input_padded_13, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 657 'getelementptr' 'input_padded_13_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 658 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_14" [bnn.cpp:48]   --->   Operation 658 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%input_padded_14_addr_14 = getelementptr i1 %input_padded_14, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 659 'getelementptr' 'input_padded_14_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 660 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_14" [bnn.cpp:48]   --->   Operation 660 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%input_padded_15_addr_14 = getelementptr i1 %input_padded_15, i64 0, i64 14" [bnn.cpp:48]   --->   Operation 661 'getelementptr' 'input_padded_15_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_14" [bnn.cpp:48]   --->   Operation 662 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 16 <SV = 15> <Delay = 0.63>
ST_16 : Operation 663 [1/1] (0.00ns)   --->   "%input_padded_addr_15 = getelementptr i1 %input_padded, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 663 'getelementptr' 'input_padded_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 664 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_15" [bnn.cpp:48]   --->   Operation 664 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%input_padded_1_addr_15 = getelementptr i1 %input_padded_1, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 665 'getelementptr' 'input_padded_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_15" [bnn.cpp:48]   --->   Operation 666 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 667 [1/1] (0.00ns)   --->   "%input_padded_2_addr_15 = getelementptr i1 %input_padded_2, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 667 'getelementptr' 'input_padded_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 668 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_15" [bnn.cpp:48]   --->   Operation 668 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 669 [1/1] (0.00ns)   --->   "%input_padded_3_addr_15 = getelementptr i1 %input_padded_3, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 669 'getelementptr' 'input_padded_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 670 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_15" [bnn.cpp:48]   --->   Operation 670 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 671 [1/1] (0.00ns)   --->   "%input_padded_4_addr_15 = getelementptr i1 %input_padded_4, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 671 'getelementptr' 'input_padded_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 672 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_15" [bnn.cpp:48]   --->   Operation 672 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 673 [1/1] (0.00ns)   --->   "%input_padded_5_addr_15 = getelementptr i1 %input_padded_5, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 673 'getelementptr' 'input_padded_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 674 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_15" [bnn.cpp:48]   --->   Operation 674 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 675 [1/1] (0.00ns)   --->   "%input_padded_6_addr_15 = getelementptr i1 %input_padded_6, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 675 'getelementptr' 'input_padded_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 676 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_15" [bnn.cpp:48]   --->   Operation 676 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 677 [1/1] (0.00ns)   --->   "%input_padded_7_addr_15 = getelementptr i1 %input_padded_7, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 677 'getelementptr' 'input_padded_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 678 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_15" [bnn.cpp:48]   --->   Operation 678 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 679 [1/1] (0.00ns)   --->   "%input_padded_8_addr_15 = getelementptr i1 %input_padded_8, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 679 'getelementptr' 'input_padded_8_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 680 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_15" [bnn.cpp:48]   --->   Operation 680 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 681 [1/1] (0.00ns)   --->   "%input_padded_9_addr_15 = getelementptr i1 %input_padded_9, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 681 'getelementptr' 'input_padded_9_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 682 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_15" [bnn.cpp:48]   --->   Operation 682 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 683 [1/1] (0.00ns)   --->   "%input_padded_10_addr_15 = getelementptr i1 %input_padded_10, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 683 'getelementptr' 'input_padded_10_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 684 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_15" [bnn.cpp:48]   --->   Operation 684 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 685 [1/1] (0.00ns)   --->   "%input_padded_11_addr_15 = getelementptr i1 %input_padded_11, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 685 'getelementptr' 'input_padded_11_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 686 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_15" [bnn.cpp:48]   --->   Operation 686 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 687 [1/1] (0.00ns)   --->   "%input_padded_12_addr_15 = getelementptr i1 %input_padded_12, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 687 'getelementptr' 'input_padded_12_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 688 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_15" [bnn.cpp:48]   --->   Operation 688 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%input_padded_13_addr_15 = getelementptr i1 %input_padded_13, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 689 'getelementptr' 'input_padded_13_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_15" [bnn.cpp:48]   --->   Operation 690 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 691 [1/1] (0.00ns)   --->   "%input_padded_14_addr_15 = getelementptr i1 %input_padded_14, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 691 'getelementptr' 'input_padded_14_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 692 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_15" [bnn.cpp:48]   --->   Operation 692 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%input_padded_15_addr_15 = getelementptr i1 %input_padded_15, i64 0, i64 15" [bnn.cpp:48]   --->   Operation 693 'getelementptr' 'input_padded_15_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 694 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_15" [bnn.cpp:48]   --->   Operation 694 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 17 <SV = 16> <Delay = 0.63>
ST_17 : Operation 695 [1/1] (0.00ns)   --->   "%input_padded_addr_16 = getelementptr i1 %input_padded, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 695 'getelementptr' 'input_padded_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 696 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_16" [bnn.cpp:48]   --->   Operation 696 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 697 [1/1] (0.00ns)   --->   "%input_padded_1_addr_16 = getelementptr i1 %input_padded_1, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 697 'getelementptr' 'input_padded_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 698 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_16" [bnn.cpp:48]   --->   Operation 698 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 699 [1/1] (0.00ns)   --->   "%input_padded_2_addr_16 = getelementptr i1 %input_padded_2, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 699 'getelementptr' 'input_padded_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 700 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_16" [bnn.cpp:48]   --->   Operation 700 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 701 [1/1] (0.00ns)   --->   "%input_padded_3_addr_16 = getelementptr i1 %input_padded_3, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 701 'getelementptr' 'input_padded_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 702 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_16" [bnn.cpp:48]   --->   Operation 702 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 703 [1/1] (0.00ns)   --->   "%input_padded_4_addr_16 = getelementptr i1 %input_padded_4, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 703 'getelementptr' 'input_padded_4_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 704 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_16" [bnn.cpp:48]   --->   Operation 704 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 705 [1/1] (0.00ns)   --->   "%input_padded_5_addr_16 = getelementptr i1 %input_padded_5, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 705 'getelementptr' 'input_padded_5_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 706 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_16" [bnn.cpp:48]   --->   Operation 706 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 707 [1/1] (0.00ns)   --->   "%input_padded_6_addr_16 = getelementptr i1 %input_padded_6, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 707 'getelementptr' 'input_padded_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 708 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_16" [bnn.cpp:48]   --->   Operation 708 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 709 [1/1] (0.00ns)   --->   "%input_padded_7_addr_16 = getelementptr i1 %input_padded_7, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 709 'getelementptr' 'input_padded_7_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 710 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_16" [bnn.cpp:48]   --->   Operation 710 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 711 [1/1] (0.00ns)   --->   "%input_padded_8_addr_16 = getelementptr i1 %input_padded_8, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 711 'getelementptr' 'input_padded_8_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 712 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_16" [bnn.cpp:48]   --->   Operation 712 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 713 [1/1] (0.00ns)   --->   "%input_padded_9_addr_16 = getelementptr i1 %input_padded_9, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 713 'getelementptr' 'input_padded_9_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 714 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_16" [bnn.cpp:48]   --->   Operation 714 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 715 [1/1] (0.00ns)   --->   "%input_padded_10_addr_16 = getelementptr i1 %input_padded_10, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 715 'getelementptr' 'input_padded_10_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 716 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_16" [bnn.cpp:48]   --->   Operation 716 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 717 [1/1] (0.00ns)   --->   "%input_padded_11_addr_16 = getelementptr i1 %input_padded_11, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 717 'getelementptr' 'input_padded_11_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 718 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_16" [bnn.cpp:48]   --->   Operation 718 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%input_padded_12_addr_16 = getelementptr i1 %input_padded_12, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 719 'getelementptr' 'input_padded_12_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_16" [bnn.cpp:48]   --->   Operation 720 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 721 [1/1] (0.00ns)   --->   "%input_padded_13_addr_16 = getelementptr i1 %input_padded_13, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 721 'getelementptr' 'input_padded_13_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 722 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_16" [bnn.cpp:48]   --->   Operation 722 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%input_padded_14_addr_16 = getelementptr i1 %input_padded_14, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 723 'getelementptr' 'input_padded_14_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_16" [bnn.cpp:48]   --->   Operation 724 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_17 : Operation 725 [1/1] (0.00ns)   --->   "%input_padded_15_addr_16 = getelementptr i1 %input_padded_15, i64 0, i64 16" [bnn.cpp:48]   --->   Operation 725 'getelementptr' 'input_padded_15_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 726 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_16" [bnn.cpp:48]   --->   Operation 726 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 0.63>
ST_18 : Operation 727 [1/1] (0.00ns)   --->   "%input_padded_addr_17 = getelementptr i1 %input_padded, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 727 'getelementptr' 'input_padded_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 728 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_addr_17" [bnn.cpp:48]   --->   Operation 728 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 729 [1/1] (0.00ns)   --->   "%input_padded_1_addr_17 = getelementptr i1 %input_padded_1, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 729 'getelementptr' 'input_padded_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_1_addr_17" [bnn.cpp:48]   --->   Operation 730 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 731 [1/1] (0.00ns)   --->   "%input_padded_2_addr_17 = getelementptr i1 %input_padded_2, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 731 'getelementptr' 'input_padded_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 732 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_2_addr_17" [bnn.cpp:48]   --->   Operation 732 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 733 [1/1] (0.00ns)   --->   "%input_padded_3_addr_17 = getelementptr i1 %input_padded_3, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 733 'getelementptr' 'input_padded_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 734 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_3_addr_17" [bnn.cpp:48]   --->   Operation 734 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 735 [1/1] (0.00ns)   --->   "%input_padded_4_addr_17 = getelementptr i1 %input_padded_4, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 735 'getelementptr' 'input_padded_4_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 736 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_4_addr_17" [bnn.cpp:48]   --->   Operation 736 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 737 [1/1] (0.00ns)   --->   "%input_padded_5_addr_17 = getelementptr i1 %input_padded_5, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 737 'getelementptr' 'input_padded_5_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 738 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_5_addr_17" [bnn.cpp:48]   --->   Operation 738 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 739 [1/1] (0.00ns)   --->   "%input_padded_6_addr_17 = getelementptr i1 %input_padded_6, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 739 'getelementptr' 'input_padded_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 740 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_6_addr_17" [bnn.cpp:48]   --->   Operation 740 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 741 [1/1] (0.00ns)   --->   "%input_padded_7_addr_17 = getelementptr i1 %input_padded_7, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 741 'getelementptr' 'input_padded_7_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 742 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_7_addr_17" [bnn.cpp:48]   --->   Operation 742 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 743 [1/1] (0.00ns)   --->   "%input_padded_8_addr_17 = getelementptr i1 %input_padded_8, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 743 'getelementptr' 'input_padded_8_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 744 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_8_addr_17" [bnn.cpp:48]   --->   Operation 744 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 745 [1/1] (0.00ns)   --->   "%input_padded_9_addr_17 = getelementptr i1 %input_padded_9, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 745 'getelementptr' 'input_padded_9_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 746 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_9_addr_17" [bnn.cpp:48]   --->   Operation 746 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 747 [1/1] (0.00ns)   --->   "%input_padded_10_addr_17 = getelementptr i1 %input_padded_10, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 747 'getelementptr' 'input_padded_10_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 748 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_10_addr_17" [bnn.cpp:48]   --->   Operation 748 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 749 [1/1] (0.00ns)   --->   "%input_padded_11_addr_17 = getelementptr i1 %input_padded_11, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 749 'getelementptr' 'input_padded_11_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 750 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_11_addr_17" [bnn.cpp:48]   --->   Operation 750 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 751 [1/1] (0.00ns)   --->   "%input_padded_12_addr_17 = getelementptr i1 %input_padded_12, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 751 'getelementptr' 'input_padded_12_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 752 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_12_addr_17" [bnn.cpp:48]   --->   Operation 752 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 753 [1/1] (0.00ns)   --->   "%input_padded_13_addr_17 = getelementptr i1 %input_padded_13, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 753 'getelementptr' 'input_padded_13_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 754 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_13_addr_17" [bnn.cpp:48]   --->   Operation 754 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 755 [1/1] (0.00ns)   --->   "%input_padded_14_addr_17 = getelementptr i1 %input_padded_14, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 755 'getelementptr' 'input_padded_14_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 756 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_14_addr_17" [bnn.cpp:48]   --->   Operation 756 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>
ST_18 : Operation 757 [1/1] (0.00ns)   --->   "%input_padded_15_addr_17 = getelementptr i1 %input_padded_15, i64 0, i64 17" [bnn.cpp:48]   --->   Operation 757 'getelementptr' 'input_padded_15_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 758 [1/1] (0.63ns)   --->   "%store_ln48 = store i1 1, i5 %input_padded_15_addr_17" [bnn.cpp:48]   --->   Operation 758 'store' 'store_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 18> <RAM>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 759 [2/2] (0.00ns)   --->   "%call_ln53 = call void @initialize_padded_memory<16, 10, 0>, i10 %conv1_pooled_padded, i10 %conv1_pooled_padded_1, i10 %conv1_pooled_padded_2, i10 %conv1_pooled_padded_3, i10 %conv1_pooled_padded_4, i10 %conv1_pooled_padded_5, i10 %conv1_pooled_padded_6, i10 %conv1_pooled_padded_7, i10 %conv1_pooled_padded_8, i10 %conv1_pooled_padded_9, i10 %conv1_pooled_padded_10, i10 %conv1_pooled_padded_11, i10 %conv1_pooled_padded_12, i10 %conv1_pooled_padded_13, i10 %conv1_pooled_padded_14, i10 %conv1_pooled_padded_15" [bnn.cpp:53]   --->   Operation 759 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 760 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, i1 %input_0, i1 %input_padded, i1 %input_padded_1, i1 %input_padded_2, i1 %input_padded_3, i1 %input_padded_4, i1 %input_padded_5, i1 %input_padded_6, i1 %input_padded_7, i1 %input_padded_8, i1 %input_padded_9, i1 %input_padded_10, i1 %input_padded_11, i1 %input_padded_12, i1 %input_padded_13, i1 %input_padded_14, i1 %input_padded_15"   --->   Operation 760 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 761 [1/2] (0.00ns)   --->   "%call_ln53 = call void @initialize_padded_memory<16, 10, 0>, i10 %conv1_pooled_padded, i10 %conv1_pooled_padded_1, i10 %conv1_pooled_padded_2, i10 %conv1_pooled_padded_3, i10 %conv1_pooled_padded_4, i10 %conv1_pooled_padded_5, i10 %conv1_pooled_padded_6, i10 %conv1_pooled_padded_7, i10 %conv1_pooled_padded_8, i10 %conv1_pooled_padded_9, i10 %conv1_pooled_padded_10, i10 %conv1_pooled_padded_11, i10 %conv1_pooled_padded_12, i10 %conv1_pooled_padded_13, i10 %conv1_pooled_padded_14, i10 %conv1_pooled_padded_15" [bnn.cpp:53]   --->   Operation 761 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 762 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, i1 %input_0, i1 %input_padded, i1 %input_padded_1, i1 %input_padded_2, i1 %input_padded_3, i1 %input_padded_4, i1 %input_padded_5, i1 %input_padded_6, i1 %input_padded_7, i1 %input_padded_8, i1 %input_padded_9, i1 %input_padded_10, i1 %input_padded_11, i1 %input_padded_12, i1 %input_padded_13, i1 %input_padded_14, i1 %input_padded_15"   --->   Operation 762 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 763 [2/2] (0.00ns)   --->   "%call_ln66 = call void @conv1_f, i1 %input_padded, i1 %input_padded_1, i1 %input_padded_2, i1 %input_padded_3, i1 %input_padded_4, i1 %input_padded_5, i1 %input_padded_6, i1 %input_padded_7, i1 %input_padded_8, i1 %input_padded_9, i1 %input_padded_10, i1 %input_padded_11, i1 %input_padded_12, i1 %input_padded_13, i1 %input_padded_14, i1 %input_padded_15, i1 %conv1, i1 %conv1_1, i1 %conv1_2, i1 %conv1_3, i1 %conv1_4, i1 %conv1_5, i1 %conv1_6, i1 %conv1_7, i1 %conv1_8, i1 %conv1_9, i1 %conv1_10, i1 %conv1_11, i1 %conv1_12, i1 %conv1_13, i1 %conv1_14, i1 %conv1_15, i1 %conv1_16, i1 %conv1_17, i1 %conv1_18, i1 %conv1_19, i1 %conv1_20, i1 %conv1_21, i1 %conv1_22, i1 %conv1_23, i1 %conv1_24, i1 %conv1_25, i1 %conv1_26, i1 %conv1_27, i1 %conv1_28, i1 %conv1_29, i1 %conv1_30, i1 %conv1_31, i4 %threshold_conv1_V, i1 %p_ZL7w_conv1_0_0_88, i1 %p_ZL7w_conv1_1_0_85, i1 %p_ZL7w_conv1_2_0_82, i1 %p_ZL7w_conv1_0_1_87, i1 %p_ZL7w_conv1_1_1_84, i1 %p_ZL7w_conv1_2_1_81, i1 %p_ZL7w_conv1_0_2_86, i1 %p_ZL7w_conv1_1_2_83, i1 %p_ZL7w_conv1_2_2_80, i1 %input_padded_0230, i1 %input_padded_17247" [bnn.cpp:66]   --->   Operation 763 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 764 [1/2] (0.00ns)   --->   "%call_ln66 = call void @conv1_f, i1 %input_padded, i1 %input_padded_1, i1 %input_padded_2, i1 %input_padded_3, i1 %input_padded_4, i1 %input_padded_5, i1 %input_padded_6, i1 %input_padded_7, i1 %input_padded_8, i1 %input_padded_9, i1 %input_padded_10, i1 %input_padded_11, i1 %input_padded_12, i1 %input_padded_13, i1 %input_padded_14, i1 %input_padded_15, i1 %conv1, i1 %conv1_1, i1 %conv1_2, i1 %conv1_3, i1 %conv1_4, i1 %conv1_5, i1 %conv1_6, i1 %conv1_7, i1 %conv1_8, i1 %conv1_9, i1 %conv1_10, i1 %conv1_11, i1 %conv1_12, i1 %conv1_13, i1 %conv1_14, i1 %conv1_15, i1 %conv1_16, i1 %conv1_17, i1 %conv1_18, i1 %conv1_19, i1 %conv1_20, i1 %conv1_21, i1 %conv1_22, i1 %conv1_23, i1 %conv1_24, i1 %conv1_25, i1 %conv1_26, i1 %conv1_27, i1 %conv1_28, i1 %conv1_29, i1 %conv1_30, i1 %conv1_31, i4 %threshold_conv1_V, i1 %p_ZL7w_conv1_0_0_88, i1 %p_ZL7w_conv1_1_0_85, i1 %p_ZL7w_conv1_2_0_82, i1 %p_ZL7w_conv1_0_1_87, i1 %p_ZL7w_conv1_1_1_84, i1 %p_ZL7w_conv1_2_1_81, i1 %p_ZL7w_conv1_0_2_86, i1 %p_ZL7w_conv1_1_2_83, i1 %p_ZL7w_conv1_2_2_80, i1 %input_padded_0230, i1 %input_padded_17247" [bnn.cpp:66]   --->   Operation 764 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 765 [2/2] (0.00ns)   --->   "%call_ln67 = call void @max_pool<16, 16>, i1 %conv1, i1 %conv1_1, i1 %conv1_2, i1 %conv1_3, i1 %conv1_4, i1 %conv1_5, i1 %conv1_6, i1 %conv1_7, i1 %conv1_8, i1 %conv1_9, i1 %conv1_10, i1 %conv1_11, i1 %conv1_12, i1 %conv1_13, i1 %conv1_14, i1 %conv1_15, i1 %conv1_16, i1 %conv1_17, i1 %conv1_18, i1 %conv1_19, i1 %conv1_20, i1 %conv1_21, i1 %conv1_22, i1 %conv1_23, i1 %conv1_24, i1 %conv1_25, i1 %conv1_26, i1 %conv1_27, i1 %conv1_28, i1 %conv1_29, i1 %conv1_30, i1 %conv1_31, i1 %conv1_pooled_0, i1 %conv1_pooled_1, i1 %conv1_pooled_2, i1 %conv1_pooled_3, i1 %conv1_pooled_4, i1 %conv1_pooled_5, i1 %conv1_pooled_6, i1 %conv1_pooled_7" [bnn.cpp:67]   --->   Operation 765 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 766 [1/2] (0.00ns)   --->   "%call_ln67 = call void @max_pool<16, 16>, i1 %conv1, i1 %conv1_1, i1 %conv1_2, i1 %conv1_3, i1 %conv1_4, i1 %conv1_5, i1 %conv1_6, i1 %conv1_7, i1 %conv1_8, i1 %conv1_9, i1 %conv1_10, i1 %conv1_11, i1 %conv1_12, i1 %conv1_13, i1 %conv1_14, i1 %conv1_15, i1 %conv1_16, i1 %conv1_17, i1 %conv1_18, i1 %conv1_19, i1 %conv1_20, i1 %conv1_21, i1 %conv1_22, i1 %conv1_23, i1 %conv1_24, i1 %conv1_25, i1 %conv1_26, i1 %conv1_27, i1 %conv1_28, i1 %conv1_29, i1 %conv1_30, i1 %conv1_31, i1 %conv1_pooled_0, i1 %conv1_pooled_1, i1 %conv1_pooled_2, i1 %conv1_pooled_3, i1 %conv1_pooled_4, i1 %conv1_pooled_5, i1 %conv1_pooled_6, i1 %conv1_pooled_7" [bnn.cpp:67]   --->   Operation 766 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 767 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i10 %conv1_pooled_padded_15, i10 %conv1_pooled_padded_14, i10 %conv1_pooled_padded_13, i10 %conv1_pooled_padded_12, i10 %conv1_pooled_padded_11, i10 %conv1_pooled_padded_10, i10 %conv1_pooled_padded_9, i10 %conv1_pooled_padded_8, i10 %conv1_pooled_padded_7, i10 %conv1_pooled_padded_6, i10 %conv1_pooled_padded_5, i10 %conv1_pooled_padded_4, i10 %conv1_pooled_padded_3, i10 %conv1_pooled_padded_2, i10 %conv1_pooled_padded_1, i10 %conv1_pooled_padded, i1 %conv1_pooled_0, i1 %conv1_pooled_1, i1 %conv1_pooled_2, i1 %conv1_pooled_3, i1 %conv1_pooled_4, i1 %conv1_pooled_5, i1 %conv1_pooled_6, i1 %conv1_pooled_7"   --->   Operation 767 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 768 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i10 %conv1_pooled_padded_15, i10 %conv1_pooled_padded_14, i10 %conv1_pooled_padded_13, i10 %conv1_pooled_padded_12, i10 %conv1_pooled_padded_11, i10 %conv1_pooled_padded_10, i10 %conv1_pooled_padded_9, i10 %conv1_pooled_padded_8, i10 %conv1_pooled_padded_7, i10 %conv1_pooled_padded_6, i10 %conv1_pooled_padded_5, i10 %conv1_pooled_padded_4, i10 %conv1_pooled_padded_3, i10 %conv1_pooled_padded_2, i10 %conv1_pooled_padded_1, i10 %conv1_pooled_padded, i1 %conv1_pooled_0, i1 %conv1_pooled_1, i1 %conv1_pooled_2, i1 %conv1_pooled_3, i1 %conv1_pooled_4, i1 %conv1_pooled_5, i1 %conv1_pooled_6, i1 %conv1_pooled_7"   --->   Operation 768 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 769 [2/2] (0.00ns)   --->   "%call_ln71 = call void @conv2_f, i10 %conv1_pooled_padded, i10 %conv1_pooled_padded_1, i10 %conv1_pooled_padded_2, i10 %conv1_pooled_padded_3, i10 %conv1_pooled_padded_4, i10 %conv1_pooled_padded_5, i10 %conv1_pooled_padded_6, i10 %conv1_pooled_padded_7, i10 %conv1_pooled_padded_8, i10 %conv1_pooled_padded_9, i10 %conv1_pooled_padded_10, i10 %conv1_pooled_padded_11, i10 %conv1_pooled_padded_12, i10 %conv1_pooled_padded_13, i10 %conv1_pooled_padded_14, i10 %conv1_pooled_padded_15, i1 %conv2_0_0, i1 %conv2_0_1, i1 %conv2_0_2, i1 %conv2_0_3, i1 %conv2_0_4, i1 %conv2_0_5, i1 %conv2_0_6, i1 %conv2_0_7, i1 %conv2_1_0, i1 %conv2_1_1, i1 %conv2_1_2, i1 %conv2_1_3, i1 %conv2_1_4, i1 %conv2_1_5, i1 %conv2_1_6, i1 %conv2_1_7, i1 %conv2_2_0, i1 %conv2_2_1, i1 %conv2_2_2, i1 %conv2_2_3, i1 %conv2_2_4, i1 %conv2_2_5, i1 %conv2_2_6, i1 %conv2_2_7, i1 %conv2_3_0, i1 %conv2_3_1, i1 %conv2_3_2, i1 %conv2_3_3, i1 %conv2_3_4, i1 %conv2_3_5, i1 %conv2_3_6, i1 %conv2_3_7, i1 %conv2_4_0, i1 %conv2_4_1, i1 %conv2_4_2, i1 %conv2_4_3, i1 %conv2_4_4, i1 %conv2_4_5, i1 %conv2_4_6, i1 %conv2_4_7, i1 %conv2_5_0, i1 %conv2_5_1, i1 %conv2_5_2, i1 %conv2_5_3, i1 %conv2_5_4, i1 %conv2_5_5, i1 %conv2_5_6, i1 %conv2_5_7, i1 %conv2_6_0, i1 %conv2_6_1, i1 %conv2_6_2, i1 %conv2_6_3, i1 %conv2_6_4, i1 %conv2_6_5, i1 %conv2_6_6, i1 %conv2_6_7, i1 %conv2_7_0, i1 %conv2_7_1, i1 %conv2_7_2, i1 %conv2_7_3, i1 %conv2_7_4, i1 %conv2_7_5, i1 %conv2_7_6, i1 %conv2_7_7, i1 %p_ZL7w_conv2_0_0_0, i1 %p_ZL7w_conv2_1_0_0, i1 %p_ZL7w_conv2_2_0_0, i1 %p_ZL7w_conv2_3_0_0, i1 %p_ZL7w_conv2_4_0_0, i1 %p_ZL7w_conv2_5_0_0, i1 %p_ZL7w_conv2_6_0_0, i1 %p_ZL7w_conv2_7_0_0, i1 %p_ZL7w_conv2_8_0_0, i1 %p_ZL7w_conv2_9_0_0, i1 %p_ZL7w_conv2_10_0_0, i1 %p_ZL7w_conv2_11_0_0, i1 %p_ZL7w_conv2_12_0_0, i1 %p_ZL7w_conv2_13_0_0, i1 %p_ZL7w_conv2_14_0_0, i1 %p_ZL7w_conv2_15_0_0, i1 %p_ZL7w_conv2_0_1_0, i1 %p_ZL7w_conv2_1_1_0, i1 %p_ZL7w_conv2_2_1_0, i1 %p_ZL7w_conv2_3_1_0, i1 %p_ZL7w_conv2_4_1_0, i1 %p_ZL7w_conv2_5_1_0, i1 %p_ZL7w_conv2_6_1_0, i1 %p_ZL7w_conv2_7_1_0, i1 %p_ZL7w_conv2_8_1_0, i1 %p_ZL7w_conv2_9_1_0, i1 %p_ZL7w_conv2_10_1_0, i1 %p_ZL7w_conv2_11_1_0, i1 %p_ZL7w_conv2_12_1_0, i1 %p_ZL7w_conv2_13_1_0, i1 %p_ZL7w_conv2_14_1_0, i1 %p_ZL7w_conv2_15_1_0, i1 %p_ZL7w_conv2_0_2_0, i1 %p_ZL7w_conv2_1_2_0, i1 %p_ZL7w_conv2_2_2_0, i1 %p_ZL7w_conv2_3_2_0, i1 %p_ZL7w_conv2_4_2_0, i1 %p_ZL7w_conv2_5_2_0, i1 %p_ZL7w_conv2_6_2_0, i1 %p_ZL7w_conv2_7_2_0, i1 %p_ZL7w_conv2_8_2_0, i1 %p_ZL7w_conv2_9_2_0, i1 %p_ZL7w_conv2_10_2_0, i1 %p_ZL7w_conv2_11_2_0, i1 %p_ZL7w_conv2_12_2_0, i1 %p_ZL7w_conv2_13_2_0, i1 %p_ZL7w_conv2_14_2_0, i1 %p_ZL7w_conv2_15_2_0, i1 %p_ZL7w_conv2_0_0_1, i1 %p_ZL7w_conv2_1_0_1, i1 %p_ZL7w_conv2_2_0_1, i1 %p_ZL7w_conv2_3_0_1, i1 %p_ZL7w_conv2_4_0_1, i1 %p_ZL7w_conv2_5_0_1, i1 %p_ZL7w_conv2_6_0_1, i1 %p_ZL7w_conv2_7_0_1, i1 %p_ZL7w_conv2_8_0_1, i1 %p_ZL7w_conv2_9_0_1, i1 %p_ZL7w_conv2_10_0_1, i1 %p_ZL7w_conv2_11_0_1, i1 %p_ZL7w_conv2_12_0_1, i1 %p_ZL7w_conv2_13_0_1, i1 %p_ZL7w_conv2_14_0_1, i1 %p_ZL7w_conv2_15_0_1, i1 %p_ZL7w_conv2_0_1_1, i1 %p_ZL7w_conv2_1_1_1, i1 %p_ZL7w_conv2_2_1_1, i1 %p_ZL7w_conv2_3_1_1, i1 %p_ZL7w_conv2_4_1_1, i1 %p_ZL7w_conv2_5_1_1, i1 %p_ZL7w_conv2_6_1_1, i1 %p_ZL7w_conv2_7_1_1, i1 %p_ZL7w_conv2_8_1_1, i1 %p_ZL7w_conv2_9_1_1, i1 %p_ZL7w_conv2_10_1_1, i1 %p_ZL7w_conv2_11_1_1, i1 %p_ZL7w_conv2_12_1_1, i1 %p_ZL7w_conv2_13_1_1, i1 %p_ZL7w_conv2_14_1_1, i1 %p_ZL7w_conv2_15_1_1, i1 %p_ZL7w_conv2_0_2_1, i1 %p_ZL7w_conv2_1_2_1, i1 %p_ZL7w_conv2_2_2_1, i1 %p_ZL7w_conv2_3_2_1, i1 %p_ZL7w_conv2_4_2_1, i1 %p_ZL7w_conv2_5_2_1, i1 %p_ZL7w_conv2_6_2_1, i1 %p_ZL7w_conv2_7_2_1, i1 %p_ZL7w_conv2_8_2_1, i1 %p_ZL7w_conv2_9_2_1, i1 %p_ZL7w_conv2_10_2_1, i1 %p_ZL7w_conv2_11_2_1, i1 %p_ZL7w_conv2_12_2_1, i1 %p_ZL7w_conv2_13_2_1, i1 %p_ZL7w_conv2_14_2_1, i1 %p_ZL7w_conv2_15_2_1, i1 %p_ZL7w_conv2_0_0_2, i1 %p_ZL7w_conv2_1_0_2, i1 %p_ZL7w_conv2_2_0_2, i1 %p_ZL7w_conv2_3_0_2, i1 %p_ZL7w_conv2_4_0_2, i1 %p_ZL7w_conv2_5_0_2, i1 %p_ZL7w_conv2_6_0_2, i1 %p_ZL7w_conv2_7_0_2, i1 %p_ZL7w_conv2_8_0_2, i1 %p_ZL7w_conv2_9_0_2, i1 %p_ZL7w_conv2_10_0_2, i1 %p_ZL7w_conv2_11_0_2, i1 %p_ZL7w_conv2_12_0_2, i1 %p_ZL7w_conv2_13_0_2, i1 %p_ZL7w_conv2_14_0_2, i1 %p_ZL7w_conv2_15_0_2, i1 %p_ZL7w_conv2_0_1_2, i1 %p_ZL7w_conv2_1_1_2, i1 %p_ZL7w_conv2_2_1_2, i1 %p_ZL7w_conv2_3_1_2, i1 %p_ZL7w_conv2_4_1_2, i1 %p_ZL7w_conv2_5_1_2, i1 %p_ZL7w_conv2_6_1_2, i1 %p_ZL7w_conv2_7_1_2, i1 %p_ZL7w_conv2_8_1_2, i1 %p_ZL7w_conv2_9_1_2, i1 %p_ZL7w_conv2_10_1_2, i1 %p_ZL7w_conv2_11_1_2, i1 %p_ZL7w_conv2_12_1_2, i1 %p_ZL7w_conv2_13_1_2, i1 %p_ZL7w_conv2_14_1_2, i1 %p_ZL7w_conv2_15_1_2, i1 %p_ZL7w_conv2_0_2_2, i1 %p_ZL7w_conv2_1_2_2, i1 %p_ZL7w_conv2_2_2_2, i1 %p_ZL7w_conv2_3_2_2, i1 %p_ZL7w_conv2_4_2_2, i1 %p_ZL7w_conv2_5_2_2, i1 %p_ZL7w_conv2_6_2_2, i1 %p_ZL7w_conv2_7_2_2, i1 %p_ZL7w_conv2_8_2_2, i1 %p_ZL7w_conv2_9_2_2, i1 %p_ZL7w_conv2_10_2_2, i1 %p_ZL7w_conv2_11_2_2, i1 %p_ZL7w_conv2_12_2_2, i1 %p_ZL7w_conv2_13_2_2, i1 %p_ZL7w_conv2_14_2_2, i1 %p_ZL7w_conv2_15_2_2, i5 %threshold_conv2_V" [bnn.cpp:71]   --->   Operation 769 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 770 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv2_f, i10 %conv1_pooled_padded, i10 %conv1_pooled_padded_1, i10 %conv1_pooled_padded_2, i10 %conv1_pooled_padded_3, i10 %conv1_pooled_padded_4, i10 %conv1_pooled_padded_5, i10 %conv1_pooled_padded_6, i10 %conv1_pooled_padded_7, i10 %conv1_pooled_padded_8, i10 %conv1_pooled_padded_9, i10 %conv1_pooled_padded_10, i10 %conv1_pooled_padded_11, i10 %conv1_pooled_padded_12, i10 %conv1_pooled_padded_13, i10 %conv1_pooled_padded_14, i10 %conv1_pooled_padded_15, i1 %conv2_0_0, i1 %conv2_0_1, i1 %conv2_0_2, i1 %conv2_0_3, i1 %conv2_0_4, i1 %conv2_0_5, i1 %conv2_0_6, i1 %conv2_0_7, i1 %conv2_1_0, i1 %conv2_1_1, i1 %conv2_1_2, i1 %conv2_1_3, i1 %conv2_1_4, i1 %conv2_1_5, i1 %conv2_1_6, i1 %conv2_1_7, i1 %conv2_2_0, i1 %conv2_2_1, i1 %conv2_2_2, i1 %conv2_2_3, i1 %conv2_2_4, i1 %conv2_2_5, i1 %conv2_2_6, i1 %conv2_2_7, i1 %conv2_3_0, i1 %conv2_3_1, i1 %conv2_3_2, i1 %conv2_3_3, i1 %conv2_3_4, i1 %conv2_3_5, i1 %conv2_3_6, i1 %conv2_3_7, i1 %conv2_4_0, i1 %conv2_4_1, i1 %conv2_4_2, i1 %conv2_4_3, i1 %conv2_4_4, i1 %conv2_4_5, i1 %conv2_4_6, i1 %conv2_4_7, i1 %conv2_5_0, i1 %conv2_5_1, i1 %conv2_5_2, i1 %conv2_5_3, i1 %conv2_5_4, i1 %conv2_5_5, i1 %conv2_5_6, i1 %conv2_5_7, i1 %conv2_6_0, i1 %conv2_6_1, i1 %conv2_6_2, i1 %conv2_6_3, i1 %conv2_6_4, i1 %conv2_6_5, i1 %conv2_6_6, i1 %conv2_6_7, i1 %conv2_7_0, i1 %conv2_7_1, i1 %conv2_7_2, i1 %conv2_7_3, i1 %conv2_7_4, i1 %conv2_7_5, i1 %conv2_7_6, i1 %conv2_7_7, i1 %p_ZL7w_conv2_0_0_0, i1 %p_ZL7w_conv2_1_0_0, i1 %p_ZL7w_conv2_2_0_0, i1 %p_ZL7w_conv2_3_0_0, i1 %p_ZL7w_conv2_4_0_0, i1 %p_ZL7w_conv2_5_0_0, i1 %p_ZL7w_conv2_6_0_0, i1 %p_ZL7w_conv2_7_0_0, i1 %p_ZL7w_conv2_8_0_0, i1 %p_ZL7w_conv2_9_0_0, i1 %p_ZL7w_conv2_10_0_0, i1 %p_ZL7w_conv2_11_0_0, i1 %p_ZL7w_conv2_12_0_0, i1 %p_ZL7w_conv2_13_0_0, i1 %p_ZL7w_conv2_14_0_0, i1 %p_ZL7w_conv2_15_0_0, i1 %p_ZL7w_conv2_0_1_0, i1 %p_ZL7w_conv2_1_1_0, i1 %p_ZL7w_conv2_2_1_0, i1 %p_ZL7w_conv2_3_1_0, i1 %p_ZL7w_conv2_4_1_0, i1 %p_ZL7w_conv2_5_1_0, i1 %p_ZL7w_conv2_6_1_0, i1 %p_ZL7w_conv2_7_1_0, i1 %p_ZL7w_conv2_8_1_0, i1 %p_ZL7w_conv2_9_1_0, i1 %p_ZL7w_conv2_10_1_0, i1 %p_ZL7w_conv2_11_1_0, i1 %p_ZL7w_conv2_12_1_0, i1 %p_ZL7w_conv2_13_1_0, i1 %p_ZL7w_conv2_14_1_0, i1 %p_ZL7w_conv2_15_1_0, i1 %p_ZL7w_conv2_0_2_0, i1 %p_ZL7w_conv2_1_2_0, i1 %p_ZL7w_conv2_2_2_0, i1 %p_ZL7w_conv2_3_2_0, i1 %p_ZL7w_conv2_4_2_0, i1 %p_ZL7w_conv2_5_2_0, i1 %p_ZL7w_conv2_6_2_0, i1 %p_ZL7w_conv2_7_2_0, i1 %p_ZL7w_conv2_8_2_0, i1 %p_ZL7w_conv2_9_2_0, i1 %p_ZL7w_conv2_10_2_0, i1 %p_ZL7w_conv2_11_2_0, i1 %p_ZL7w_conv2_12_2_0, i1 %p_ZL7w_conv2_13_2_0, i1 %p_ZL7w_conv2_14_2_0, i1 %p_ZL7w_conv2_15_2_0, i1 %p_ZL7w_conv2_0_0_1, i1 %p_ZL7w_conv2_1_0_1, i1 %p_ZL7w_conv2_2_0_1, i1 %p_ZL7w_conv2_3_0_1, i1 %p_ZL7w_conv2_4_0_1, i1 %p_ZL7w_conv2_5_0_1, i1 %p_ZL7w_conv2_6_0_1, i1 %p_ZL7w_conv2_7_0_1, i1 %p_ZL7w_conv2_8_0_1, i1 %p_ZL7w_conv2_9_0_1, i1 %p_ZL7w_conv2_10_0_1, i1 %p_ZL7w_conv2_11_0_1, i1 %p_ZL7w_conv2_12_0_1, i1 %p_ZL7w_conv2_13_0_1, i1 %p_ZL7w_conv2_14_0_1, i1 %p_ZL7w_conv2_15_0_1, i1 %p_ZL7w_conv2_0_1_1, i1 %p_ZL7w_conv2_1_1_1, i1 %p_ZL7w_conv2_2_1_1, i1 %p_ZL7w_conv2_3_1_1, i1 %p_ZL7w_conv2_4_1_1, i1 %p_ZL7w_conv2_5_1_1, i1 %p_ZL7w_conv2_6_1_1, i1 %p_ZL7w_conv2_7_1_1, i1 %p_ZL7w_conv2_8_1_1, i1 %p_ZL7w_conv2_9_1_1, i1 %p_ZL7w_conv2_10_1_1, i1 %p_ZL7w_conv2_11_1_1, i1 %p_ZL7w_conv2_12_1_1, i1 %p_ZL7w_conv2_13_1_1, i1 %p_ZL7w_conv2_14_1_1, i1 %p_ZL7w_conv2_15_1_1, i1 %p_ZL7w_conv2_0_2_1, i1 %p_ZL7w_conv2_1_2_1, i1 %p_ZL7w_conv2_2_2_1, i1 %p_ZL7w_conv2_3_2_1, i1 %p_ZL7w_conv2_4_2_1, i1 %p_ZL7w_conv2_5_2_1, i1 %p_ZL7w_conv2_6_2_1, i1 %p_ZL7w_conv2_7_2_1, i1 %p_ZL7w_conv2_8_2_1, i1 %p_ZL7w_conv2_9_2_1, i1 %p_ZL7w_conv2_10_2_1, i1 %p_ZL7w_conv2_11_2_1, i1 %p_ZL7w_conv2_12_2_1, i1 %p_ZL7w_conv2_13_2_1, i1 %p_ZL7w_conv2_14_2_1, i1 %p_ZL7w_conv2_15_2_1, i1 %p_ZL7w_conv2_0_0_2, i1 %p_ZL7w_conv2_1_0_2, i1 %p_ZL7w_conv2_2_0_2, i1 %p_ZL7w_conv2_3_0_2, i1 %p_ZL7w_conv2_4_0_2, i1 %p_ZL7w_conv2_5_0_2, i1 %p_ZL7w_conv2_6_0_2, i1 %p_ZL7w_conv2_7_0_2, i1 %p_ZL7w_conv2_8_0_2, i1 %p_ZL7w_conv2_9_0_2, i1 %p_ZL7w_conv2_10_0_2, i1 %p_ZL7w_conv2_11_0_2, i1 %p_ZL7w_conv2_12_0_2, i1 %p_ZL7w_conv2_13_0_2, i1 %p_ZL7w_conv2_14_0_2, i1 %p_ZL7w_conv2_15_0_2, i1 %p_ZL7w_conv2_0_1_2, i1 %p_ZL7w_conv2_1_1_2, i1 %p_ZL7w_conv2_2_1_2, i1 %p_ZL7w_conv2_3_1_2, i1 %p_ZL7w_conv2_4_1_2, i1 %p_ZL7w_conv2_5_1_2, i1 %p_ZL7w_conv2_6_1_2, i1 %p_ZL7w_conv2_7_1_2, i1 %p_ZL7w_conv2_8_1_2, i1 %p_ZL7w_conv2_9_1_2, i1 %p_ZL7w_conv2_10_1_2, i1 %p_ZL7w_conv2_11_1_2, i1 %p_ZL7w_conv2_12_1_2, i1 %p_ZL7w_conv2_13_1_2, i1 %p_ZL7w_conv2_14_1_2, i1 %p_ZL7w_conv2_15_1_2, i1 %p_ZL7w_conv2_0_2_2, i1 %p_ZL7w_conv2_1_2_2, i1 %p_ZL7w_conv2_2_2_2, i1 %p_ZL7w_conv2_3_2_2, i1 %p_ZL7w_conv2_4_2_2, i1 %p_ZL7w_conv2_5_2_2, i1 %p_ZL7w_conv2_6_2_2, i1 %p_ZL7w_conv2_7_2_2, i1 %p_ZL7w_conv2_8_2_2, i1 %p_ZL7w_conv2_9_2_2, i1 %p_ZL7w_conv2_10_2_2, i1 %p_ZL7w_conv2_11_2_2, i1 %p_ZL7w_conv2_12_2_2, i1 %p_ZL7w_conv2_13_2_2, i1 %p_ZL7w_conv2_14_2_2, i1 %p_ZL7w_conv2_15_2_2, i5 %threshold_conv2_V" [bnn.cpp:71]   --->   Operation 770 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 771 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_m_loop_x_loop, i1 %conv2_0_0, i1 %conv2_0_2, i1 %conv2_0_4, i1 %conv2_0_6, i1 %conv2_1_0, i1 %conv2_1_2, i1 %conv2_1_4, i1 %conv2_1_6, i1 %conv2_0_1, i1 %conv2_0_3, i1 %conv2_0_5, i1 %conv2_0_7, i1 %conv2_1_1, i1 %conv2_1_3, i1 %conv2_1_5, i1 %conv2_1_7, i1 %conv2_2_0, i1 %conv2_2_2, i1 %conv2_2_4, i1 %conv2_2_6, i1 %conv2_3_0, i1 %conv2_3_2, i1 %conv2_3_4, i1 %conv2_3_6, i1 %conv2_2_1, i1 %conv2_2_3, i1 %conv2_2_5, i1 %conv2_2_7, i1 %conv2_3_1, i1 %conv2_3_3, i1 %conv2_3_5, i1 %conv2_3_7, i1 %conv2_4_0, i1 %conv2_4_2, i1 %conv2_4_4, i1 %conv2_4_6, i1 %conv2_5_0, i1 %conv2_5_2, i1 %conv2_5_4, i1 %conv2_5_6, i1 %conv2_4_1, i1 %conv2_4_3, i1 %conv2_4_5, i1 %conv2_4_7, i1 %conv2_5_1, i1 %conv2_5_3, i1 %conv2_5_5, i1 %conv2_5_7, i1 %conv2_6_0, i1 %conv2_6_2, i1 %conv2_6_4, i1 %conv2_6_6, i1 %conv2_7_0, i1 %conv2_7_2, i1 %conv2_7_4, i1 %conv2_7_6, i1 %conv2_6_1, i1 %conv2_6_3, i1 %conv2_6_5, i1 %conv2_6_7, i1 %conv2_7_1, i1 %conv2_7_3, i1 %conv2_7_5, i1 %conv2_7_7, i1 %conv2_pooled, i1 %conv2_pooled_1, i1 %conv2_pooled_2, i1 %conv2_pooled_3"   --->   Operation 771 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 772 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_m_loop_x_loop, i1 %conv2_0_0, i1 %conv2_0_2, i1 %conv2_0_4, i1 %conv2_0_6, i1 %conv2_1_0, i1 %conv2_1_2, i1 %conv2_1_4, i1 %conv2_1_6, i1 %conv2_0_1, i1 %conv2_0_3, i1 %conv2_0_5, i1 %conv2_0_7, i1 %conv2_1_1, i1 %conv2_1_3, i1 %conv2_1_5, i1 %conv2_1_7, i1 %conv2_2_0, i1 %conv2_2_2, i1 %conv2_2_4, i1 %conv2_2_6, i1 %conv2_3_0, i1 %conv2_3_2, i1 %conv2_3_4, i1 %conv2_3_6, i1 %conv2_2_1, i1 %conv2_2_3, i1 %conv2_2_5, i1 %conv2_2_7, i1 %conv2_3_1, i1 %conv2_3_3, i1 %conv2_3_5, i1 %conv2_3_7, i1 %conv2_4_0, i1 %conv2_4_2, i1 %conv2_4_4, i1 %conv2_4_6, i1 %conv2_5_0, i1 %conv2_5_2, i1 %conv2_5_4, i1 %conv2_5_6, i1 %conv2_4_1, i1 %conv2_4_3, i1 %conv2_4_5, i1 %conv2_4_7, i1 %conv2_5_1, i1 %conv2_5_3, i1 %conv2_5_5, i1 %conv2_5_7, i1 %conv2_6_0, i1 %conv2_6_2, i1 %conv2_6_4, i1 %conv2_6_6, i1 %conv2_7_0, i1 %conv2_7_2, i1 %conv2_7_4, i1 %conv2_7_6, i1 %conv2_6_1, i1 %conv2_6_3, i1 %conv2_6_5, i1 %conv2_6_7, i1 %conv2_7_1, i1 %conv2_7_3, i1 %conv2_7_5, i1 %conv2_7_7, i1 %conv2_pooled, i1 %conv2_pooled_1, i1 %conv2_pooled_2, i1 %conv2_pooled_3"   --->   Operation 772 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 773 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_outer, i1 %conv2_pooled, i1 %conv2_pooled_1, i1 %conv2_pooled_2, i1 %conv2_pooled_3, i512 %reshaped_loc"   --->   Operation 773 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.00>
ST_32 : Operation 774 [1/2] (1.00ns)   --->   "%call_ln0 = call void @bnn_xcel_Pipeline_outer, i1 %conv2_pooled, i1 %conv2_pooled_1, i1 %conv2_pooled_2, i1 %conv2_pooled_3, i512 %reshaped_loc"   --->   Operation 774 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 775 [1/1] (0.00ns)   --->   "%reshaped_loc_load = load i512 %reshaped_loc"   --->   Operation 775 'load' 'reshaped_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 776 [2/2] (0.00ns)   --->   "%call_ln77 = call void @dense<512, 256>, i512 %reshaped_loc_load, i11 %dense1_V, i512 %w_fc1" [bnn.cpp:77]   --->   Operation 776 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 777 [1/2] (0.00ns)   --->   "%call_ln77 = call void @dense<512, 256>, i512 %reshaped_loc_load, i11 %dense1_V, i512 %w_fc1" [bnn.cpp:77]   --->   Operation 777 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 778 [2/2] (0.00ns)   --->   "%signed1 = call i256 @sign, i11 %dense1_V" [bnn.cpp:78]   --->   Operation 778 'call' 'signed1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 779 [1/2] (0.00ns)   --->   "%signed1 = call i256 @sign, i11 %dense1_V" [bnn.cpp:78]   --->   Operation 779 'call' 'signed1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 780 [2/2] (0.00ns)   --->   "%call_ln79 = call void @dense<256, 10>, i256 %signed1, i10 %dense2_V, i256 %w_fc2" [bnn.cpp:79]   --->   Operation 780 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 781 [1/2] (0.00ns)   --->   "%call_ln79 = call void @dense<256, 10>, i256 %signed1, i10 %dense2_V, i256 %w_fc2" [bnn.cpp:79]   --->   Operation 781 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 782 [2/2] (0.00ns)   --->   "%output_V = call i4 @argmax, i10 %dense2_V" [bnn.cpp:80]   --->   Operation 782 'call' 'output_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 783 [1/2] (0.00ns)   --->   "%output_V = call i4 @argmax, i10 %dense2_V" [bnn.cpp:80]   --->   Operation 783 'call' 'output_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 784 [1/1] (0.00ns)   --->   "%ret_ln83 = ret i4 %output_V" [bnn.cpp:83]   --->   Operation 784 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.639ns
The critical path consists of the following:
	'alloca' operation ('input_padded', bnn.cpp:47) [162]  (0 ns)
	'getelementptr' operation ('input_padded_addr', bnn.cpp:48) [304]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [305]  (0.639 ns)

 <State 2>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_1', bnn.cpp:48) [306]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [307]  (0.639 ns)

 <State 3>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_2', bnn.cpp:48) [308]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [309]  (0.639 ns)

 <State 4>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_3', bnn.cpp:48) [310]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [311]  (0.639 ns)

 <State 5>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_4', bnn.cpp:48) [312]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [313]  (0.639 ns)

 <State 6>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_5', bnn.cpp:48) [314]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [315]  (0.639 ns)

 <State 7>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_6', bnn.cpp:48) [316]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [317]  (0.639 ns)

 <State 8>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_7', bnn.cpp:48) [318]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [319]  (0.639 ns)

 <State 9>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_8', bnn.cpp:48) [320]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [321]  (0.639 ns)

 <State 10>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_9', bnn.cpp:48) [322]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [323]  (0.639 ns)

 <State 11>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_10', bnn.cpp:48) [324]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [325]  (0.639 ns)

 <State 12>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_11', bnn.cpp:48) [326]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [327]  (0.639 ns)

 <State 13>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_12', bnn.cpp:48) [328]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [329]  (0.639 ns)

 <State 14>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_13', bnn.cpp:48) [330]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [331]  (0.639 ns)

 <State 15>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_14', bnn.cpp:48) [332]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [333]  (0.639 ns)

 <State 16>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_15', bnn.cpp:48) [334]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [335]  (0.639 ns)

 <State 17>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_16', bnn.cpp:48) [336]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [337]  (0.639 ns)

 <State 18>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('input_padded_addr_17', bnn.cpp:48) [338]  (0 ns)
	'store' operation ('store_ln48', bnn.cpp:48) of constant 1 on array 'input_padded', bnn.cpp:47 [339]  (0.639 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.01ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'bnn_xcel_Pipeline_outer' [887]  (1.01 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
