[INF:CM0023] Creating log file ../../build/regression/PortComplex/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<223> s<222> l<1:1> el<1:0>
n<> u<1> t<Package> p<27> s<2> l<1:1> el<1:8>
n<pr_pkg> u<2> t<StringConst> p<27> s<25> l<1:9> el<1:15>
n<> u<3> t<Struct_keyword> p<4> l<2:11> el<2:17>
n<> u<4> t<Struct_union> p<20> c<3> s<5> l<2:11> el<2:17>
n<> u<5> t<Packed_keyword> p<20> s<12> l<2:18> el<2:24>
n<> u<6> t<IntVec_TypeLogic> p<7> l<3:5> el<3:10>
n<> u<7> t<Data_type> p<8> c<6> l<3:5> el<3:10>
n<> u<8> t<Data_type_or_void> p<12> c<7> s<11> l<3:5> el<3:10>
n<alert_p> u<9> t<StringConst> p<10> l<3:11> el<3:18>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<3:11> el<3:18>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<3:11> el<3:18>
n<> u<12> t<Struct_union_member> p<20> c<8> s<19> l<3:5> el<3:19>
n<> u<13> t<IntVec_TypeLogic> p<14> l<4:5> el<4:10>
n<> u<14> t<Data_type> p<15> c<13> l<4:5> el<4:10>
n<> u<15> t<Data_type_or_void> p<19> c<14> s<18> l<4:5> el<4:10>
n<alert_n> u<16> t<StringConst> p<17> l<4:11> el<4:18>
n<> u<17> t<Variable_decl_assignment> p<18> c<16> l<4:11> el<4:18>
n<> u<18> t<List_of_variable_decl_assignments> p<19> c<17> l<4:11> el<4:18>
n<> u<19> t<Struct_union_member> p<20> c<15> l<4:5> el<4:19>
n<> u<20> t<Data_type> p<22> c<4> s<21> l<2:11> el<5:4>
n<alert_tx_t> u<21> t<StringConst> p<22> l<5:5> el<5:15>
n<> u<22> t<Type_declaration> p<23> c<20> l<2:3> el<5:16>
n<> u<23> t<Data_declaration> p<24> c<22> l<2:3> el<5:16>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:3> el<5:16>
n<> u<25> t<Package_item> p<27> c<24> s<26> l<2:3> el<5:16>
n<> u<26> t<Endpackage> p<27> l<7:1> el<7:11>
n<> u<27> t<Package_declaration> p<28> c<1> l<1:1> el<7:11>
n<> u<28> t<Description> p<222> c<27> s<55> l<1:1> el<7:11>
n<> u<29> t<Module_keyword> p<53> s<30> l<9:1> el<9:7>
n<dut> u<30> t<StringConst> p<53> s<52> l<9:8> el<9:11>
n<> u<31> t<PortDir_Out> p<49> s<48> l<10:1> el<10:7>
n<pr_pkg> u<32> t<StringConst> p<33> l<10:8> el<10:14>
n<> u<33> t<Class_type> p<34> c<32> l<10:8> el<10:14>
n<> u<34> t<Class_scope> p<46> c<33> s<35> l<10:8> el<10:16>
n<alert_tx_t> u<35> t<StringConst> p<46> s<45> l<10:16> el<10:26>
n<2> u<36> t<IntConst> p<37> l<10:28> el<10:29>
n<> u<37> t<Primary_literal> p<38> c<36> l<10:28> el<10:29>
n<> u<38> t<Constant_primary> p<39> c<37> l<10:28> el<10:29>
n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<10:28> el<10:29>
n<0> u<40> t<IntConst> p<41> l<10:30> el<10:31>
n<> u<41> t<Primary_literal> p<42> c<40> l<10:30> el<10:31>
n<> u<42> t<Constant_primary> p<43> c<41> l<10:30> el<10:31>
n<> u<43> t<Constant_expression> p<44> c<42> l<10:30> el<10:31>
n<> u<44> t<Constant_range> p<45> c<39> l<10:28> el<10:31>
n<> u<45> t<Packed_dimension> p<46> c<44> l<10:27> el<10:32>
n<> u<46> t<Data_type> p<47> c<34> l<10:8> el<10:32>
n<> u<47> t<Data_type_or_implicit> p<48> c<46> l<10:8> el<10:32>
n<> u<48> t<Net_port_type> p<49> c<47> l<10:8> el<10:32>
n<> u<49> t<Net_port_header> p<51> c<31> s<50> l<10:1> el<10:32>
n<alert_tx_o> u<50> t<StringConst> p<51> l<10:33> el<10:43>
n<> u<51> t<Ansi_port_declaration> p<52> c<49> l<10:1> el<10:43>
n<> u<52> t<List_of_port_declarations> p<53> c<51> l<9:11> el<11:2>
n<> u<53> t<Module_ansi_header> p<54> c<29> l<9:1> el<11:3>
n<> u<54> t<Module_declaration> p<55> c<53> l<9:1> el<13:10>
n<> u<55> t<Description> p<222> c<54> s<161> l<9:1> el<13:10>
n<> u<56> t<Package> p<160> s<57> l<15:1> el<15:8>
n<dm> u<57> t<StringConst> p<160> s<158> l<15:9> el<15:11>
n<> u<58> t<Struct_keyword> p<59> l<16:9> el<16:15>
n<> u<59> t<Struct_union> p<153> c<58> s<60> l<16:9> el<16:15>
n<> u<60> t<Packed_keyword> p<153> s<77> l<16:16> el<16:22>
n<> u<61> t<IntVec_TypeLogic> p<72> s<71> l<17:3> el<17:8>
n<31> u<62> t<IntConst> p<63> l<17:10> el<17:12>
n<> u<63> t<Primary_literal> p<64> c<62> l<17:10> el<17:12>
n<> u<64> t<Constant_primary> p<65> c<63> l<17:10> el<17:12>
n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<17:10> el<17:12>
n<24> u<66> t<IntConst> p<67> l<17:13> el<17:15>
n<> u<67> t<Primary_literal> p<68> c<66> l<17:13> el<17:15>
n<> u<68> t<Constant_primary> p<69> c<67> l<17:13> el<17:15>
n<> u<69> t<Constant_expression> p<70> c<68> l<17:13> el<17:15>
n<> u<70> t<Constant_range> p<71> c<65> l<17:10> el<17:15>
n<> u<71> t<Packed_dimension> p<72> c<70> l<17:9> el<17:16>
n<> u<72> t<Data_type> p<73> c<61> l<17:3> el<17:16>
n<> u<73> t<Data_type_or_void> p<77> c<72> s<76> l<17:3> el<17:16>
n<zero1> u<74> t<StringConst> p<75> l<17:17> el<17:22>
n<> u<75> t<Variable_decl_assignment> p<76> c<74> l<17:17> el<17:22>
n<> u<76> t<List_of_variable_decl_assignments> p<77> c<75> l<17:17> el<17:22>
n<> u<77> t<Struct_union_member> p<153> c<73> s<94> l<17:3> el<17:23>
n<> u<78> t<IntVec_TypeLogic> p<89> s<88> l<18:3> el<18:8>
n<23> u<79> t<IntConst> p<80> l<18:10> el<18:12>
n<> u<80> t<Primary_literal> p<81> c<79> l<18:10> el<18:12>
n<> u<81> t<Constant_primary> p<82> c<80> l<18:10> el<18:12>
n<> u<82> t<Constant_expression> p<87> c<81> s<86> l<18:10> el<18:12>
n<20> u<83> t<IntConst> p<84> l<18:13> el<18:15>
n<> u<84> t<Primary_literal> p<85> c<83> l<18:13> el<18:15>
n<> u<85> t<Constant_primary> p<86> c<84> l<18:13> el<18:15>
n<> u<86> t<Constant_expression> p<87> c<85> l<18:13> el<18:15>
n<> u<87> t<Constant_range> p<88> c<82> l<18:10> el<18:15>
n<> u<88> t<Packed_dimension> p<89> c<87> l<18:9> el<18:16>
n<> u<89> t<Data_type> p<90> c<78> l<18:3> el<18:16>
n<> u<90> t<Data_type_or_void> p<94> c<89> s<93> l<18:3> el<18:16>
n<nscratch> u<91> t<StringConst> p<92> l<18:17> el<18:25>
n<> u<92> t<Variable_decl_assignment> p<93> c<91> l<18:17> el<18:25>
n<> u<93> t<List_of_variable_decl_assignments> p<94> c<92> l<18:17> el<18:25>
n<> u<94> t<Struct_union_member> p<153> c<90> s<111> l<18:3> el<18:26>
n<> u<95> t<IntVec_TypeLogic> p<106> s<105> l<19:3> el<19:8>
n<19> u<96> t<IntConst> p<97> l<19:10> el<19:12>
n<> u<97> t<Primary_literal> p<98> c<96> l<19:10> el<19:12>
n<> u<98> t<Constant_primary> p<99> c<97> l<19:10> el<19:12>
n<> u<99> t<Constant_expression> p<104> c<98> s<103> l<19:10> el<19:12>
n<17> u<100> t<IntConst> p<101> l<19:13> el<19:15>
n<> u<101> t<Primary_literal> p<102> c<100> l<19:13> el<19:15>
n<> u<102> t<Constant_primary> p<103> c<101> l<19:13> el<19:15>
n<> u<103> t<Constant_expression> p<104> c<102> l<19:13> el<19:15>
n<> u<104> t<Constant_range> p<105> c<99> l<19:10> el<19:15>
n<> u<105> t<Packed_dimension> p<106> c<104> l<19:9> el<19:16>
n<> u<106> t<Data_type> p<107> c<95> l<19:3> el<19:16>
n<> u<107> t<Data_type_or_void> p<111> c<106> s<110> l<19:3> el<19:16>
n<zero0> u<108> t<StringConst> p<109> l<19:17> el<19:22>
n<> u<109> t<Variable_decl_assignment> p<110> c<108> l<19:17> el<19:22>
n<> u<110> t<List_of_variable_decl_assignments> p<111> c<109> l<19:17> el<19:22>
n<> u<111> t<Struct_union_member> p<153> c<107> s<118> l<19:3> el<19:23>
n<> u<112> t<IntVec_TypeLogic> p<113> l<20:3> el<20:8>
n<> u<113> t<Data_type> p<114> c<112> l<20:3> el<20:8>
n<> u<114> t<Data_type_or_void> p<118> c<113> s<117> l<20:3> el<20:8>
n<dataaccess> u<115> t<StringConst> p<116> l<20:17> el<20:27>
n<> u<116> t<Variable_decl_assignment> p<117> c<115> l<20:17> el<20:27>
n<> u<117> t<List_of_variable_decl_assignments> p<118> c<116> l<20:17> el<20:27>
n<> u<118> t<Struct_union_member> p<153> c<114> s<135> l<20:3> el<20:28>
n<> u<119> t<IntVec_TypeLogic> p<130> s<129> l<21:3> el<21:8>
n<15> u<120> t<IntConst> p<121> l<21:10> el<21:12>
n<> u<121> t<Primary_literal> p<122> c<120> l<21:10> el<21:12>
n<> u<122> t<Constant_primary> p<123> c<121> l<21:10> el<21:12>
n<> u<123> t<Constant_expression> p<128> c<122> s<127> l<21:10> el<21:12>
n<12> u<124> t<IntConst> p<125> l<21:13> el<21:15>
n<> u<125> t<Primary_literal> p<126> c<124> l<21:13> el<21:15>
n<> u<126> t<Constant_primary> p<127> c<125> l<21:13> el<21:15>
n<> u<127> t<Constant_expression> p<128> c<126> l<21:13> el<21:15>
n<> u<128> t<Constant_range> p<129> c<123> l<21:10> el<21:15>
n<> u<129> t<Packed_dimension> p<130> c<128> l<21:9> el<21:16>
n<> u<130> t<Data_type> p<131> c<119> l<21:3> el<21:16>
n<> u<131> t<Data_type_or_void> p<135> c<130> s<134> l<21:3> el<21:16>
n<datasize> u<132> t<StringConst> p<133> l<21:17> el<21:25>
n<> u<133> t<Variable_decl_assignment> p<134> c<132> l<21:17> el<21:25>
n<> u<134> t<List_of_variable_decl_assignments> p<135> c<133> l<21:17> el<21:25>
n<> u<135> t<Struct_union_member> p<153> c<131> s<152> l<21:3> el<21:26>
n<> u<136> t<IntVec_TypeLogic> p<147> s<146> l<22:3> el<22:8>
n<11> u<137> t<IntConst> p<138> l<22:10> el<22:12>
n<> u<138> t<Primary_literal> p<139> c<137> l<22:10> el<22:12>
n<> u<139> t<Constant_primary> p<140> c<138> l<22:10> el<22:12>
n<> u<140> t<Constant_expression> p<145> c<139> s<144> l<22:10> el<22:12>
n<0> u<141> t<IntConst> p<142> l<22:13> el<22:14>
n<> u<142> t<Primary_literal> p<143> c<141> l<22:13> el<22:14>
n<> u<143> t<Constant_primary> p<144> c<142> l<22:13> el<22:14>
n<> u<144> t<Constant_expression> p<145> c<143> l<22:13> el<22:14>
n<> u<145> t<Constant_range> p<146> c<140> l<22:10> el<22:14>
n<> u<146> t<Packed_dimension> p<147> c<145> l<22:9> el<22:15>
n<> u<147> t<Data_type> p<148> c<136> l<22:3> el<22:15>
n<> u<148> t<Data_type_or_void> p<152> c<147> s<151> l<22:3> el<22:15>
n<dataaddr> u<149> t<StringConst> p<150> l<22:17> el<22:25>
n<> u<150> t<Variable_decl_assignment> p<151> c<149> l<22:17> el<22:25>
n<> u<151> t<List_of_variable_decl_assignments> p<152> c<150> l<22:17> el<22:25>
n<> u<152> t<Struct_union_member> p<153> c<148> l<22:3> el<22:26>
n<> u<153> t<Data_type> p<155> c<59> s<154> l<16:9> el<23:2>
n<hartinfo_t> u<154> t<StringConst> p<155> l<23:3> el<23:13>
n<> u<155> t<Type_declaration> p<156> c<153> l<16:1> el<23:14>
n<> u<156> t<Data_declaration> p<157> c<155> l<16:1> el<23:14>
n<> u<157> t<Package_or_generate_item_declaration> p<158> c<156> l<16:1> el<23:14>
n<> u<158> t<Package_item> p<160> c<157> s<159> l<16:1> el<23:14>
n<> u<159> t<Endpackage> p<160> l<24:1> el<24:11>
n<> u<160> t<Package_declaration> p<161> c<56> l<15:1> el<24:11>
n<> u<161> t<Description> p<222> c<160> s<221> l<15:1> el<24:11>
n<> u<162> t<Module_keyword> p<219> s<163> l<26:1> el<26:7>
n<dut2> u<163> t<StringConst> p<219> s<179> l<26:8> el<26:12>
n<> u<164> t<IntegerAtomType_Int> p<166> s<165> l<27:11> el<27:14>
n<> u<165> t<Signing_Unsigned> p<166> l<27:15> el<27:23>
n<> u<166> t<Data_type> p<167> c<164> l<27:11> el<27:23>
n<> u<167> t<Data_type_or_implicit> p<177> c<166> s<176> l<27:11> el<27:23>
n<NrHarts> u<168> t<StringConst> p<175> s<174> l<27:31> el<27:38>
n<1> u<169> t<IntConst> p<170> l<27:50> el<27:51>
n<> u<170> t<Primary_literal> p<171> c<169> l<27:50> el<27:51>
n<> u<171> t<Constant_primary> p<172> c<170> l<27:50> el<27:51>
n<> u<172> t<Constant_expression> p<173> c<171> l<27:50> el<27:51>
n<> u<173> t<Constant_mintypmax_expression> p<174> c<172> l<27:50> el<27:51>
n<> u<174> t<Constant_param_expression> p<175> c<173> l<27:50> el<27:51>
n<> u<175> t<Param_assignment> p<176> c<168> l<27:31> el<27:51>
n<> u<176> t<List_of_param_assignments> p<177> c<175> l<27:31> el<27:51>
n<> u<177> t<Parameter_declaration> p<178> c<167> l<27:1> el<27:51>
n<> u<178> t<Parameter_port_declaration> p<179> c<177> l<27:1> el<27:51>
n<> u<179> t<Parameter_port_list> p<219> c<178> s<218> l<26:13> el<28:2>
n<> u<180> t<PortDir_Inp> p<204> s<203> l<30:3> el<30:8>
n<dm> u<181> t<StringConst> p<182> l<30:9> el<30:11>
n<> u<182> t<Class_type> p<183> c<181> l<30:9> el<30:11>
n<> u<183> t<Class_scope> p<201> c<182> s<184> l<30:9> el<30:13>
n<hartinfo_t> u<184> t<StringConst> p<201> s<200> l<30:13> el<30:23>
n<NrHarts> u<185> t<StringConst> p<186> l<30:25> el<30:32>
n<> u<186> t<Primary_literal> p<187> c<185> l<30:25> el<30:32>
n<> u<187> t<Constant_primary> p<188> c<186> l<30:25> el<30:32>
n<> u<188> t<Constant_expression> p<194> c<187> s<193> l<30:25> el<30:32>
n<1> u<189> t<IntConst> p<190> l<30:33> el<30:34>
n<> u<190> t<Primary_literal> p<191> c<189> l<30:33> el<30:34>
n<> u<191> t<Constant_primary> p<192> c<190> l<30:33> el<30:34>
n<> u<192> t<Constant_expression> p<194> c<191> l<30:33> el<30:34>
n<> u<193> t<BinOp_Minus> p<194> s<192> l<30:32> el<30:33>
n<> u<194> t<Constant_expression> p<199> c<188> s<198> l<30:25> el<30:34>
n<0> u<195> t<IntConst> p<196> l<30:35> el<30:36>
n<> u<196> t<Primary_literal> p<197> c<195> l<30:35> el<30:36>
n<> u<197> t<Constant_primary> p<198> c<196> l<30:35> el<30:36>
n<> u<198> t<Constant_expression> p<199> c<197> l<30:35> el<30:36>
n<> u<199> t<Constant_range> p<200> c<194> l<30:25> el<30:36>
n<> u<200> t<Packed_dimension> p<201> c<199> l<30:24> el<30:37>
n<> u<201> t<Data_type> p<202> c<183> l<30:9> el<30:37>
n<> u<202> t<Data_type_or_implicit> p<203> c<201> l<30:9> el<30:37>
n<> u<203> t<Net_port_type> p<204> c<202> l<30:9> el<30:37>
n<> u<204> t<Net_port_header> p<206> c<180> s<205> l<30:3> el<30:37>
n<hartinfo_i> u<205> t<StringConst> p<206> l<30:44> el<30:54>
n<> u<206> t<Ansi_port_declaration> p<218> c<204> s<217> l<30:3> el<30:54>
n<> u<207> t<PortDir_Inp> p<215> s<214> l<31:3> el<31:8>
n<dm> u<208> t<StringConst> p<209> l<31:9> el<31:11>
n<> u<209> t<Class_type> p<210> c<208> l<31:9> el<31:11>
n<> u<210> t<Class_scope> p<212> c<209> s<211> l<31:9> el<31:13>
n<hartinfo_t> u<211> t<StringConst> p<212> l<31:13> el<31:23>
n<> u<212> t<Data_type> p<213> c<210> l<31:9> el<31:23>
n<> u<213> t<Data_type_or_implicit> p<214> c<212> l<31:9> el<31:23>
n<> u<214> t<Net_port_type> p<215> c<213> l<31:9> el<31:23>
n<> u<215> t<Net_port_header> p<217> c<207> s<216> l<31:3> el<31:23>
n<hart_info_i_without_range> u<216> t<StringConst> p<217> l<31:44> el<31:69>
n<> u<217> t<Ansi_port_declaration> p<218> c<215> l<31:3> el<31:69>
n<> u<218> t<List_of_port_declarations> p<219> c<206> l<29:1> el<32:2>
n<> u<219> t<Module_ansi_header> p<220> c<162> l<26:1> el<32:3>
n<> u<220> t<Module_declaration> p<221> c<219> l<26:1> el<33:10>
n<> u<221> t<Description> p<222> c<220> l<26:1> el<33:10>
n<> u<222> t<Source_text> p<223> c<28> l<1:1> el<33:10>
n<> u<223> t<Top_level_rule> l<1:1> el<34:1>
[WRN:PA0205] dut.sv:1: No timescale set for "pr_pkg".

[WRN:PA0205] dut.sv:9: No timescale set for "dut".

[WRN:PA0205] dut.sv:15: No timescale set for "dm".

[WRN:PA0205] dut.sv:26: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pr_pkg".

[INF:CP0301] dut.sv:15: Compile package "dm".

[INF:CP0303] dut.sv:9: Compile module "work@dut".

[INF:CP0303] dut.sv:26: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9: Top level module "work@dut".

[NTE:EL0503] dut.sv:26: Top level module "work@dut2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PortComplex/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PortComplex/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PortComplex/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: pr_pkg (pr_pkg::) dut.sv:1:1: , endln:7:11, parent:work@dut
  |vpiName:pr_pkg
  |vpiFullName:pr_pkg::
  |vpiTypedef:
  \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:2:17, parent:pr_pkg::
    |vpiName:pr_pkg::alert_tx_t
    |vpiInstance:
    \_package: pr_pkg (pr_pkg::) dut.sv:1:1: , endln:7:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (alert_p), line:3:11, endln:3:18, parent:pr_pkg::alert_tx_t
      |vpiName:alert_p
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: (pr_pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (alert_n), line:4:11, endln:4:18, parent:pr_pkg::alert_tx_t
      |vpiName:alert_n
      |vpiTypespec:
      \_logic_typespec: , line:4:5, endln:4:10
        |vpiInstance:
        \_package: (pr_pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pr_pkg
|uhdmallPackages:
\_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:16:15, parent:dm::
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:17:17, endln:17:22, parent:dm::hartinfo_t
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , line:17:3, endln:17:8
        |vpiInstance:
        \_package: (dm), file:
        |vpiRange:
        \_range: , line:17:10, endln:17:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:17:10, endln:17:12
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:17:13, endln:17:15
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:17
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:17
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (nscratch), line:18:17, endln:18:25, parent:dm::hartinfo_t
      |vpiName:nscratch
      |vpiTypespec:
      \_logic_typespec: , line:18:3, endln:18:8
        |vpiInstance:
        \_package: (dm), file:
        |vpiRange:
        \_range: , line:18:10, endln:18:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:18:10, endln:18:12
            |vpiDecompile:23
            |vpiSize:64
            |UINT:23
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:18:13, endln:18:15
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:18
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:18
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (zero0), line:19:17, endln:19:22, parent:dm::hartinfo_t
      |vpiName:zero0
      |vpiTypespec:
      \_logic_typespec: , line:19:3, endln:19:8
        |vpiInstance:
        \_package: (dm), file:
        |vpiRange:
        \_range: , line:19:10, endln:19:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:19:10, endln:19:12
            |vpiDecompile:19
            |vpiSize:64
            |UINT:19
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:19:13, endln:19:15
            |vpiDecompile:17
            |vpiSize:64
            |UINT:17
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:19
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:19
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:20:17, endln:20:27, parent:dm::hartinfo_t
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , line:20:3, endln:20:8
        |vpiInstance:
        \_package: (dm), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:20
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:20
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (datasize), line:21:17, endln:21:25, parent:dm::hartinfo_t
      |vpiName:datasize
      |vpiTypespec:
      \_logic_typespec: , line:21:3, endln:21:8
        |vpiInstance:
        \_package: (dm), file:
        |vpiRange:
        \_range: , line:21:10, endln:21:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:21:10, endln:21:12
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:13, endln:21:15
            |vpiDecompile:12
            |vpiSize:64
            |UINT:12
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaddr), line:22:17, endln:22:25, parent:dm::hartinfo_t
      |vpiName:dataaddr
      |vpiTypespec:
      \_logic_typespec: , line:22:3, endln:22:8
        |vpiInstance:
        \_package: (dm), file:
        |vpiRange:
        \_range: , line:22:10, endln:22:14, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:22:10, endln:22:12
            |vpiDecompile:11
            |vpiSize:64
            |UINT:11
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:22:13, endln:22:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:22
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:22
      |vpiRefEndColumnNo:15
  |vpiDefName:dm
|uhdmtopPackages:
\_package: pr_pkg (pr_pkg::) dut.sv:1:1: , endln:7:11, parent:work@dut
  |vpiName:pr_pkg
  |vpiFullName:pr_pkg::
  |vpiTypedef:
  \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:2:17, parent:pr_pkg::
    |vpiName:pr_pkg::alert_tx_t
    |vpiInstance:
    \_package: pr_pkg (pr_pkg::) dut.sv:1:1: , endln:7:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (alert_p), line:3:11, endln:3:18, parent:pr_pkg::alert_tx_t
      |vpiName:alert_p
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: pr_pkg (pr_pkg::) dut.sv:1:1: , endln:7:11, parent:work@dut
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (alert_n), line:4:11, endln:4:18, parent:pr_pkg::alert_tx_t
      |vpiName:alert_n
      |vpiTypespec:
      \_logic_typespec: , line:4:5, endln:4:10
        |vpiInstance:
        \_package: pr_pkg (pr_pkg::) dut.sv:1:1: , endln:7:11, parent:work@dut
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
  |vpiDefName:pr_pkg
  |vpiTop:1
|uhdmtopPackages:
\_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:16:15, parent:dm::
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:17:17, endln:17:22, parent:dm::hartinfo_t
      |vpiName:zero1
      |vpiTypespec:
      \_logic_typespec: , line:17:3, endln:17:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
        |vpiRange:
        \_range: , line:17:10, endln:17:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:17:10, endln:17:12
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:17:13, endln:17:15
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:17
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:17
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (nscratch), line:18:17, endln:18:25, parent:dm::hartinfo_t
      |vpiName:nscratch
      |vpiTypespec:
      \_logic_typespec: , line:18:3, endln:18:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
        |vpiRange:
        \_range: , line:18:10, endln:18:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:18:10, endln:18:12
            |vpiDecompile:23
            |vpiSize:64
            |UINT:23
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:18:13, endln:18:15
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:18
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:18
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (zero0), line:19:17, endln:19:22, parent:dm::hartinfo_t
      |vpiName:zero0
      |vpiTypespec:
      \_logic_typespec: , line:19:3, endln:19:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
        |vpiRange:
        \_range: , line:19:10, endln:19:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:19:10, endln:19:12
            |vpiDecompile:19
            |vpiSize:64
            |UINT:19
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:19:13, endln:19:15
            |vpiDecompile:17
            |vpiSize:64
            |UINT:17
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:19
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:19
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:20:17, endln:20:27, parent:dm::hartinfo_t
      |vpiName:dataaccess
      |vpiTypespec:
      \_logic_typespec: , line:20:3, endln:20:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
      |vpiRefFile:dut.sv
      |vpiRefLineNo:20
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:20
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (datasize), line:21:17, endln:21:25, parent:dm::hartinfo_t
      |vpiName:datasize
      |vpiTypespec:
      \_logic_typespec: , line:21:3, endln:21:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
        |vpiRange:
        \_range: , line:21:10, endln:21:15, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:21:10, endln:21:12
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:21:13, endln:21:15
            |vpiDecompile:12
            |vpiSize:64
            |UINT:12
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (dataaddr), line:22:17, endln:22:25, parent:dm::hartinfo_t
      |vpiName:dataaddr
      |vpiTypespec:
      \_logic_typespec: , line:22:3, endln:22:8
        |vpiInstance:
        \_package: dm (dm::) dut.sv:15:1: , endln:24:11, parent:work@dut
        |vpiRange:
        \_range: , line:22:10, endln:22:14, parent:dm::hartinfo_t
          |vpiLeftRange:
          \_constant: , line:22:10, endln:22:12
            |vpiDecompile:11
            |vpiSize:64
            |UINT:11
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:22:13, endln:22:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:22
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:22
      |vpiRefEndColumnNo:15
  |vpiDefName:dm
  |vpiTop:1
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.alert_tx_o), line:10:33, endln:10:43, parent:work@dut
    |vpiName:alert_tx_o
    |vpiFullName:work@dut.alert_tx_o
    |vpiNetType:1
  |vpiPort:
  \_port: (alert_tx_o), line:10:33, endln:10:43, parent:work@dut
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.alert_tx_o), line:10:33, endln:10:43, parent:work@dut
|uhdmallModules:
\_module: work@dut2 (work@dut2) dut.sv:26:1: , endln:33:10, parent:work@dut
  |vpiFullName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38, parent:work@dut2
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:27:11, endln:27:23, parent:work@dut2.NrHarts
    |vpiName:NrHarts
    |vpiFullName:work@dut2.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:27:31, endln:27:51, parent:work@dut2
    |vpiRhs:
    \_constant: , line:27:50, endln:27:51
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:27:11, endln:27:23, parent:work@dut2.NrHarts
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38, parent:work@dut2
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54, parent:work@dut2
    |vpiName:hartinfo_i
    |vpiFullName:work@dut2.hartinfo_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69, parent:work@dut2
    |vpiName:hart_info_i_without_range
    |vpiFullName:work@dut2.hart_info_i_without_range
    |vpiNetType:1
  |vpiPort:
  \_port: (hartinfo_i), line:30:44, endln:30:54, parent:work@dut2
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54, parent:work@dut2
  |vpiPort:
  \_port: (hart_info_i_without_range), line:31:44, endln:31:69, parent:work@dut2
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69, parent:work@dut2
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_packed_array_net: (work@dut.alert_tx_o), line:10:33, endln:10:43, parent:work@dut
    |vpiName:alert_tx_o
    |vpiFullName:work@dut.alert_tx_o
    |vpiNetType:1
    |vpiRange:
    \_range: , line:10:28, endln:10:31
      |vpiLeftRange:
      \_constant: , line:10:28, endln:10:29
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:10:30, endln:10:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_net: (alert_tx_o)
      |vpiTypespec:
      \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:2:17, parent:pr_pkg::
      |vpiName:alert_tx_o
  |vpiTopModule:1
  |vpiPort:
  \_port: (alert_tx_o), line:10:33, endln:10:43, parent:work@dut
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.alert_tx_o), line:10:33, endln:10:43, parent:alert_tx_o
      |vpiName:alert_tx_o
      |vpiFullName:work@dut.alert_tx_o
      |vpiActual:
      \_packed_array_net: (work@dut.alert_tx_o), line:10:33, endln:10:43, parent:work@dut
    |vpiTypedef:
    \_struct_typespec: (pr_pkg::alert_tx_t), line:2:11, endln:2:17, parent:pr_pkg::
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
|uhdmtopModules:
\_module: work@dut2 (work@dut2) dut.sv:26:1: , endln:33:10
  |vpiName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38, parent:work@dut2
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:27:11, endln:27:23, parent:work@dut2.NrHarts
    |vpiName:NrHarts
    |vpiFullName:work@dut2.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:27:31, endln:27:51, parent:work@dut2
    |vpiRhs:
    \_constant: , line:27:50, endln:27:51
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:27:11, endln:27:23, parent:work@dut2.NrHarts
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut2.NrHarts), line:27:31, endln:27:38, parent:work@dut2
  |vpiDefName:work@dut2
  |vpiTop:1
  |vpiNet:
  \_packed_array_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54, parent:work@dut2
    |vpiName:hartinfo_i
    |vpiFullName:work@dut2.hartinfo_i
    |vpiNetType:1
    |vpiRange:
    \_range: , line:30:25, endln:30:36
      |vpiLeftRange:
      \_constant: , line:30:25, endln:30:32
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:30:35, endln:30:36
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_net: (hartinfo_i)
      |vpiTypespec:
      \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:16:15, parent:dm::
      |vpiName:hartinfo_i
  |vpiNet:
  \_struct_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69, parent:work@dut2
    |vpiTypespec:
    \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:16:15, parent:dm::
    |vpiName:hart_info_i_without_range
    |vpiFullName:work@dut2.hart_info_i_without_range
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (hartinfo_i), line:30:44, endln:30:54, parent:work@dut2
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.hartinfo_i), line:30:44, endln:30:54, parent:hartinfo_i
      |vpiName:hartinfo_i
      |vpiFullName:work@dut2.hartinfo_i
      |vpiActual:
      \_packed_array_net: (work@dut2.hartinfo_i), line:30:44, endln:30:54, parent:work@dut2
    |vpiTypedef:
    \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:16:15, parent:dm::
    |vpiInstance:
    \_module: work@dut2 (work@dut2) dut.sv:26:1: , endln:33:10
  |vpiPort:
  \_port: (hart_info_i_without_range), line:31:44, endln:31:69, parent:work@dut2
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69, parent:hart_info_i_without_range
      |vpiName:hart_info_i_without_range
      |vpiFullName:work@dut2.hart_info_i_without_range
      |vpiActual:
      \_struct_net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69, parent:work@dut2
    |vpiTypedef:
    \_struct_typespec: (dm::hartinfo_t), line:16:9, endln:16:15, parent:dm::
    |vpiInstance:
    \_module: work@dut2 (work@dut2) dut.sv:26:1: , endln:33:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/PortComplex/dut.sv | ${SURELOG_DIR}/build/regression/PortComplex/roundtrip/dut_000.sv | 8 | 33 | 

