Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/lab-repo/P2/ALU_TESTBENCH_isim_beh.exe -prj Z:/lab-repo/P2/ALU_TESTBENCH_beh.prj work.ALU_TESTBENCH 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/lab-repo/P2/ALU.vhd" into library work
Parsing VHDL file "Z:/lab-repo/P2/ALU_TESTBENCH.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 79656 KB
Fuse CPU Usage: 240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alu_testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable Z:/lab-repo/P2/ALU_TESTBENCH_isim_beh.exe
Fuse Memory Usage: 93548 KB
Fuse CPU Usage: 330 ms
