read_verilog ../top.v
proc
fsm -expand
synth -top top
