# Details

Date : 2023-02-02 16:39:50

Directory d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder_be\\genrtl

Total : 40 files,  166835 codes, 24 comments, 37 blanks, all 166896 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [genrtl/ALU.v](/genrtl/ALU.v) | Verilog | 349 | 1 | 1 | 351 |
| [genrtl/Arch_RegFile.v](/genrtl/Arch_RegFile.v) | Verilog | 4,259 | 0 | 1 | 4,260 |
| [genrtl/BPU.v](/genrtl/BPU.v) | Verilog | 56,061 | 1 | 1 | 56,063 |
| [genrtl/BRU.v](/genrtl/BRU.v) | Verilog | 315 | 1 | 1 | 317 |
| [genrtl/Back_End_With_Decode.anno.json](/genrtl/Back_End_With_Decode.anno.json) | JSON | 17,589 | 0 | 0 | 17,589 |
| [genrtl/Back_End_With_Decode.v](/genrtl/Back_End_With_Decode.v) | Verilog | 2,594 | 0 | 1 | 2,595 |
| [genrtl/Branch_Presolve.v](/genrtl/Branch_Presolve.v) | Verilog | 61 | 0 | 1 | 62 |
| [genrtl/Busy_Table.v](/genrtl/Busy_Table.v) | Verilog | 565 | 1 | 1 | 567 |
| [genrtl/CSR.v](/genrtl/CSR.v) | Verilog | 239 | 1 | 1 | 241 |
| [genrtl/CSR_BF.v](/genrtl/CSR_BF.v) | Verilog | 197 | 1 | 1 | 199 |
| [genrtl/DIV.v](/genrtl/DIV.v) | Verilog | 255 | 1 | 1 | 257 |
| [genrtl/Decoder.v](/genrtl/Decoder.v) | Verilog | 1,744 | 1 | 1 | 1,746 |
| [genrtl/Dispatch.v](/genrtl/Dispatch.v) | Verilog | 635 | 1 | 1 | 637 |
| [genrtl/Divider.v](/genrtl/Divider.v) | Verilog | 173 | 1 | 1 | 175 |
| [genrtl/Execute.v](/genrtl/Execute.v) | Verilog | 1,263 | 0 | 1 | 1,264 |
| [genrtl/Fetch_Queue.v](/genrtl/Fetch_Queue.v) | Verilog | 102 | 0 | 1 | 103 |
| [genrtl/Fetch_Res.v](/genrtl/Fetch_Res.v) | Verilog | 30 | 0 | 1 | 31 |
| [genrtl/Front_End.anno.json](/genrtl/Front_End.anno.json) | JSON | 32 | 0 | 0 | 32 |
| [genrtl/Front_End.v](/genrtl/Front_End.v) | Verilog | 374 | 0 | 1 | 375 |
| [genrtl/Full_Adder.v](/genrtl/Full_Adder.v) | Verilog | 10 | 0 | 1 | 11 |
| [genrtl/IF1_IF2.v](/genrtl/IF1_IF2.v) | Verilog | 120 | 1 | 1 | 122 |
| [genrtl/IF2_IF3.v](/genrtl/IF2_IF3.v) | Verilog | 121 | 1 | 1 | 123 |
| [genrtl/Interrupt_Mask.v](/genrtl/Interrupt_Mask.v) | Verilog | 79 | 1 | 1 | 81 |
| [genrtl/LSU.v](/genrtl/LSU.v) | Verilog | 302 | 1 | 1 | 304 |
| [genrtl/Ladder.anno.json](/genrtl/Ladder.anno.json) | JSON | 17,707 | 0 | 0 | 17,707 |
| [genrtl/Ladder.v](/genrtl/Ladder.v) | Verilog | 200 | 0 | 1 | 201 |
| [genrtl/MUL.v](/genrtl/MUL.v) | Verilog | 268 | 1 | 1 | 270 |
| [genrtl/Multiplier.v](/genrtl/Multiplier.v) | Verilog | 238 | 1 | 1 | 240 |
| [genrtl/PC_Gen.v](/genrtl/PC_Gen.v) | Verilog | 85 | 1 | 1 | 87 |
| [genrtl/Partial_Products_Gen.v](/genrtl/Partial_Products_Gen.v) | Verilog | 958 | 0 | 1 | 959 |
| [genrtl/Queue.v](/genrtl/Queue.v) | Verilog | 353 | 1 | 1 | 355 |
| [genrtl/RegFile.v](/genrtl/RegFile.v) | Verilog | 3,149 | 1 | 1 | 3,151 |
| [genrtl/Rename.v](/genrtl/Rename.v) | Verilog | 1,017 | 1 | 1 | 1,019 |
| [genrtl/Rename_Table.v](/genrtl/Rename_Table.v) | Verilog | 1,676 | 1 | 1 | 1,678 |
| [genrtl/Reorder_Buffer.v](/genrtl/Reorder_Buffer.v) | Verilog | 25,665 | 1 | 1 | 25,667 |
| [genrtl/Reservation_Station.v](/genrtl/Reservation_Station.v) | Verilog | 21,036 | 1 | 1 | 21,038 |
| [genrtl/Reservation_Station_Slot.v](/genrtl/Reservation_Station_Slot.v) | Verilog | 564 | 1 | 1 | 566 |
| [genrtl/Wallace_Tree.v](/genrtl/Wallace_Tree.v) | Verilog | 6,091 | 0 | 1 | 6,092 |
| [genrtl/Wallace_Tree_Cell.v](/genrtl/Wallace_Tree_Cell.v) | Verilog | 334 | 0 | 1 | 335 |
| [genrtl/front_end_control.v](/genrtl/front_end_control.v) | Verilog | 25 | 0 | 1 | 26 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)