/*
 * Copyright (c) 2018-2019 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

[0] = { "iqueue cyc", 0x20, 0, 0, 0, 0, 0, 0, pmu_slc_bp5_cfg },
[1] = { "squeue cyc", 0x10, 0, 0, 0, 0, 0, 0, pmu_slc_bp6_cfg },
[2] = { "slv cmd b0", 0x100001, 0xff0080, 0x400, 0, 0, 0, 0, pmu_slc_bp7_cfg },
[3] = { "slv cmd b1", 0x100001, 0xff0080, 0x400, 0, 0, 0, 0, pmu_slc_bp7_cfg },
[4] = { "slv cmd b2", 0x100001, 0xff0080, 0x400, 0, 0, 0, 0, pmu_slc_bp7_cfg },
[5] = { "slv cmd b3", 0x100001, 0xff0080, 0x400, 0, 0, 0, 0, pmu_slc_bp7_cfg },
[6] = { "slv cmd b4", 0x100001, 0xff0080, 0x400, 0, 0, 0, 0, pmu_slc_bp7_cfg },
[7] = { "slv rd ltnc b0", 0, 0x10f0003, 0x10000a, 0xff0080, 0, 0, 0,
	pmu_slc_bp8_cfg },
[8] = { "slv rd ltnc b1", 0, 0x10f0003, 0x10000a, 0xff0080, 0, 0, 0,
	pmu_slc_bp8_cfg },
[9] = { "slv rd ltnc b2", 0, 0x10f0003, 0x10000a, 0xff0080, 0, 0, 0,
	pmu_slc_bp8_cfg },
[10] = { "slv rd ltnc b3", 0, 0x10f0003, 0x10000a, 0xff0080, 0, 0, 0,
	pmu_slc_bp8_cfg },
[11] = { "slv rd ltnc b4", 0, 0x10f0003, 0x10000a, 0xff0080, 0, 0, 0,
	pmu_slc_bp8_cfg },
[12] = { "slv dpth stat b0", 0x80402010, 0, 0, 0, 0, 0, 0, pmu_slc_bp9_cfg },
[13] = { "slv dpth stat b1", 0x80402010, 0, 0, 0, 0, 0, 0, pmu_slc_bp9_cfg },
[14] = { "slv dpth stat b2", 0x80402010, 0, 0, 0, 0, 0, 0, pmu_slc_bp9_cfg },
[15] = { "slv dpth stat b3", 0x80402010, 0, 0, 0, 0, 0, 0, pmu_slc_bp9_cfg },
[16] = { "slv dpth stat b4", 0x80402010, 0, 0, 0, 0, 0, 0, pmu_slc_bp9_cfg },
[17] = { "mst cmd bp cyc b0", 0x100001, 0xff0080, 0x700, 0, 0, 0, 0,
	pmu_slc_bp10_cfg },
[18] = { "mst cmd bp cyc b1", 0x100001, 0xff0080, 0x700, 0, 0, 0, 0,
	pmu_slc_bp10_cfg },
[19] = { "mst cmd bp cyc b2", 0x100001, 0xff0080, 0x700, 0, 0, 0, 0,
	pmu_slc_bp10_cfg },
[20] = { "mst cmd bp cyc b3", 0x100001, 0xff0080, 0x700, 0, 0, 0, 0,
	pmu_slc_bp10_cfg },
[21] = { "mst cmd bp cyc b4", 0x100001, 0xff0080, 0x700, 0, 0, 0, 0,
	pmu_slc_bp10_cfg },
[22] = { "mst rd ostd b0", 0x80401008, 0, 0, 0, 0, 0, 0, pmu_slc_bp11_cfg },
[23] = { "mst rd ostd b1", 0x80401008, 0, 0, 0, 0, 0, 0, pmu_slc_bp11_cfg },
[24] = { "mst rd ostd b2", 0x80401008, 0, 0, 0, 0, 0, 0, pmu_slc_bp11_cfg },
[25] = { "mst rd ostd b3", 0x80401008, 0, 0, 0, 0, 0, 0, pmu_slc_bp11_cfg },
[26] = { "mst rd ostd b4", 0x80401008, 0, 0, 0, 0, 0, 0, pmu_slc_bp11_cfg },
[27] = { "mst rd ltnc stat b0", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_bp12_cfg },
[28] = { "mst rd ltnc stat b1", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_bp12_cfg },
[29] = { "mst rd ltnc stat b2", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_bp12_cfg },
[30] = { "mst rd ltnc stat b3", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_bp12_cfg },
[31] = { "mst rd ltnc stat b4", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_bp12_cfg },
[32] = { "rd and evict buf addr cnt", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[33] = { "mst snd cmd cnt", 0x3f00, 0, 0, 0, 0, 0, 0, pmu_slc_bp15_cfg },
[34] = { "tag lkup bp tm b0", 0x100001, 0xff0080, 0xf00, 0, 0, 0, 0,
	pmu_slc_tcp0_cfg },
[35] = { "tag lkup bp tm b1", 0x100001, 0xff0080, 0xf00, 0, 0, 0, 0,
	pmu_slc_tcp0_cfg },
[36] = { "tag lkup bp tm b2", 0x100001, 0xff0080, 0xf00, 0, 0, 0, 0,
	pmu_slc_tcp0_cfg },
[37] = { "tag lkup bp tm b3", 0x100001, 0xff0080, 0xf00, 0, 0, 0, 0,
	pmu_slc_tcp0_cfg },
[38] = { "tag lkup bp tm b4", 0x100001, 0xff0080, 0xf00, 0, 0, 0, 0,
	pmu_slc_tcp0_cfg },
[39] = { "cmo cmd bp cyc b0", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_tcp1_cfg },
[40] = { "cmo cmd bp cyc b1", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_tcp1_cfg },
[41] = { "cmo cmd bp cyc b2", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_tcp1_cfg },
[42] = { "cmo cmd bp cyc b3", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_tcp1_cfg },
[43] = { "cmo cmd bp cyc b4", 0x100001, 0xff0080, 0x100, 0, 0, 0, 0,
	pmu_slc_tcp1_cfg },
[44] = { "slv rcv cmd cnt fltA", 0, 0xfc, 0, 0xfc, 0, 0, 0, pmu_slc_tcp3_cfg },
[45] = { "slv rcv cmd cnt fltB", 0, 0xfc, 0, 0xfc, 0, 0, 0, pmu_slc_tcp3_cfg },
[46] = { "cmo snd cmd cnt", 0, 0, 0, 0, 0, 0, 0, pmu_slc_tcp4_cfg },
#ifdef CONFIG_HISI_LB_GEMINI
[47] = { "hitA", 0, 0xf4, 0, 0xf8, 0, 0, 0, pmu_slc_tcp5_cfg },
[48] = { "hitB", 0, 0xf4, 0, 0xf8, 0, 0, 0, pmu_slc_tcp5_cfg },
[49] = { "miss fltA", 0, 0xc00fc, 0, 0xc00fc, 0, 0, 0, pmu_slc_tcp6_cfg },
[50] = { "miss fltB", 0, 0xc00fc, 0, 0xc00fc, 0, 0, 0, pmu_slc_tcp6_cfg },
[51] = { "miss and alloc fltA", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp7_cfg },
[52] = { "miss and alloc fltB", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp7_cfg },
[53] = { "replace fltA", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp8_cfg },
[54] = { "replace fltB", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp8_cfg },
[55] = { "cmd not allow alloc cacheline", 0, 0x1c00fc, 0, 0, 0, 0, 0,
	pmu_slc_tcp9_cfg },
[56] = { "tram rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_tcp10_cfg },
[57] = { "dram b0 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[58] = { "dram b1 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[59] = { "dram b2 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[60] = { "dram b3 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[61] = { "iwdb cyc", 0x40, 0, 0, 0, 0, 0, 0, pmu_slc_dcp6_cfg_0 },
[62] = { "fdb cyc", 0x1010, 0, 0, 0, 0, 0, 0, pmu_slc_dcp7_cfg_0 },
[63] = { "ewdb cyc", 0x10, 0, 0, 0, 0, 0, 0, pmu_slc_dcp8_cfg_0 },
[64] = { "hazard", 0xf, 0, 0, 0, 0, 0, 0, pmu_slc_dcp9_cfg_0 },
[65] = { "invalid event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[66] = { "tram into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[67] = { "dram0 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[68] = { "dram1 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[69] = { "dram2 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[70] = { "dram3 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[71] = { "cycle", 0, 0, 0, 0, 0, 3, 16, pmu_slc_no_cfg },
[72] = { "busy", 0, 0, 0, 0, 0, 3, 17, pmu_slc_no_cfg },
[73] = { "mst snd bw fltA", 0, 0x3f, 0, 0x3f, 0, 2, 12, pmu_slc_bp14_cfg },
[74] = { "mst snd bw fltB", 0, 0x3f, 0, 0x3f, 0, 2, 13, pmu_slc_bp14_cfg },
[75] = { "slv rcv bw fltA", 0, 0xc, 0, 0xc, 0, 2, 14, pmu_slc_tcp2_cfg },
[76] = { "slv rcv bw fltB", 0, 0xc, 0, 0xc, 0, 2, 15, pmu_slc_tcp2_cfg },
#else
[47] = { "hit", 0, 0xfc, 0, 0, 0, 0, 0, pmu_slc_tcp5_cfg },
[48] = { "miss fltA", 0, 0xc00fc, 0, 0xc00fc, 0, 0, 0, pmu_slc_tcp6_cfg },
[49] = { "miss fltB", 0, 0xc00fc, 0, 0xc00fc, 0, 0, 0, pmu_slc_tcp6_cfg },
[50] = { "miss and alloc fltA", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp7_cfg },
[51] = { "miss and alloc fltB", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp7_cfg },
[52] = { "replace fltA", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp8_cfg },
[53] = { "replace fltB", 0, 0xfc, 0, 0xfc, 0, 1, 0, pmu_slc_tcp8_cfg },
[54] = { "cmd not allow alloc cacheline", 0, 0x1c00fc, 0, 0, 0, 0, 0,
	pmu_slc_tcp9_cfg },
[55] = { "tram rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_tcp10_cfg },
[56] = { "dram b0 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[57] = { "dram b1 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[58] = { "dram b2 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[59] = { "dram b3 rw", 0x3, 0, 0, 0, 0, 0, 0, pmu_slc_dcp03_cfg_0 },
[60] = { "iwdb cyc", 0x40, 0, 0, 0, 0, 0, 0, pmu_slc_dcp6_cfg_0 },
[61] = { "fdb cyc", 0x1010, 0, 0, 0, 0, 0, 0, pmu_slc_dcp7_cfg_0 },
[62] = { "ewdb cyc", 0x10, 0, 0, 0, 0, 0, 0, pmu_slc_dcp8_cfg_0 },
[63] = { "hazard", 0xf, 0, 0, 0, 0, 0, 0, pmu_slc_dcp9_cfg_0 },
[64] = { "invalid event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[65] = { "tram into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[66] = { "dram0 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[67] = { "dram1 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[68] = { "dram2 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[69] = { "dram3 into lp cyc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[70] = { "cycle", 0, 0, 0, 0, 0, 3, 16, pmu_slc_no_cfg },
[71] = { "busy", 0, 0, 0, 0, 0, 3, 17, pmu_slc_no_cfg },
[72] = { "mst snd bw fltA", 0, 0x3f, 0, 0x3f, 0, 2, 12, pmu_slc_bp14_cfg },
[73] = { "mst snd bw fltB", 0, 0x3f, 0, 0x3f, 0, 2, 13, pmu_slc_bp14_cfg },
[74] = { "slv rcv bw fltA", 0, 0xc, 0, 0xc, 0, 2, 14, pmu_slc_tcp2_cfg },
[75] = { "slv rcv bw fltB", 0, 0xc, 0, 0xc, 0, 2, 15, pmu_slc_tcp2_cfg },
#endif
