,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_32_8:1,WRITE_1_7,< -2.31,-3.025,"< (-0.7 * VAR(""VDDW""))",,pass,-3.162,-2.799,< -2.31,-3.074,< -2.31,-2.979,< -2.31,-2.799,< -2.31,-3.162
THESIS:TB_TOP_128_32_8:1,WRITE_1_6,> 2.31,2.582,"> (0.7 * VAR(""VDDW""))",,pass,2.5,2.624,> 2.31,2.597,> 2.31,2.536,> 2.31,2.5,> 2.31,2.624
THESIS:TB_TOP_128_32_8:1,WRITE_1_5,< -2.31,-2.995,"< (-0.7 * VAR(""VDDW""))",,pass,-3.146,-2.754,< -2.31,-3.039,< -2.31,-2.942,< -2.31,-2.754,< -2.31,-3.146
THESIS:TB_TOP_128_32_8:1,WRITE_1_4,> 2.31,2.58,"> (0.7 * VAR(""VDDW""))",,pass,2.497,2.623,> 2.31,2.596,> 2.31,2.535,> 2.31,2.497,> 2.31,2.623
THESIS:TB_TOP_128_32_8:1,WRITE_1_3,< -2.31,-2.996,"< (-0.7 * VAR(""VDDW""))",,pass,-3.146,-2.755,< -2.31,-3.04,< -2.31,-2.943,< -2.31,-2.755,< -2.31,-3.146
THESIS:TB_TOP_128_32_8:1,WRITE_1_2,> 2.31,2.581,"> (0.7 * VAR(""VDDW""))",,pass,2.5,2.624,> 2.31,2.596,> 2.31,2.537,> 2.31,2.5,> 2.31,2.624
THESIS:TB_TOP_128_32_8:1,WRITE_1_1,< -2.31,-2.999,"< (-0.7 * VAR(""VDDW""))",,pass,-3.15,-2.758,< -2.31,-3.045,< -2.31,-2.947,< -2.31,-2.758,< -2.31,-3.15
THESIS:TB_TOP_128_32_8:1,WRITE_1_0,> 2.31,2.591,"> (0.7 * VAR(""VDDW""))",,pass,2.519,2.627,> 2.31,2.608,> 2.31,2.558,> 2.31,2.519,> 2.31,2.627
THESIS:TB_TOP_128_32_8:1,WRITE_2_7,> 2.31,2.585,"> (0.7 * VAR(""VDDW""))",,pass,2.527,2.624,> 2.31,2.605,> 2.31,2.555,> 2.31,2.527,> 2.31,2.624
THESIS:TB_TOP_128_32_8:1,WRITE_2_6,< -2.31,-2.98,"< (-0.7 * VAR(""VDDW""))",,pass,-3.134,-2.743,< -2.31,-3.05,< -2.31,-2.947,< -2.31,-2.743,< -2.31,-3.134
THESIS:TB_TOP_128_32_8:1,WRITE_2_5,> 2.31,2.572,"> (0.7 * VAR(""VDDW""))",,pass,2.512,2.62,> 2.31,2.593,> 2.31,2.533,> 2.31,2.512,> 2.31,2.62
THESIS:TB_TOP_128_32_8:1,WRITE_2_4,< -2.31,-2.98,"< (-0.7 * VAR(""VDDW""))",,pass,-3.133,-2.742,< -2.31,-3.05,< -2.31,-2.945,< -2.31,-2.742,< -2.31,-3.133
THESIS:TB_TOP_128_32_8:1,WRITE_2_3,> 2.31,2.574,"> (0.7 * VAR(""VDDW""))",,pass,2.508,2.62,> 2.31,2.595,> 2.31,2.535,> 2.31,2.508,> 2.31,2.62
THESIS:TB_TOP_128_32_8:1,WRITE_2_2,< -2.31,-2.982,"< (-0.7 * VAR(""VDDW""))",,pass,-3.134,-2.743,< -2.31,-3.053,< -2.31,-2.947,< -2.31,-2.743,< -2.31,-3.134
THESIS:TB_TOP_128_32_8:1,WRITE_2_1,> 2.31,2.574,"> (0.7 * VAR(""VDDW""))",,pass,2.512,2.622,> 2.31,2.597,> 2.31,2.535,> 2.31,2.512,> 2.31,2.622
THESIS:TB_TOP_128_32_8:1,WRITE_2_0,< -2.31,-3.022,"< (-0.7 * VAR(""VDDW""))",,pass,-3.156,-2.804,< -2.31,-3.096,< -2.31,-2.994,< -2.31,-2.804,< -2.31,-3.156
THESIS:TB_TOP_128_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_1,,-11.49e-6,< 0.3,,fail,-11.49e-6,1.799,,1.799,,9.068e-6,,-5.86e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_3,,-13.79e-6,< 0.3,,fail,-13.79e-6,1.799,,1.799,,-2.645e-6,,-12.92e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_5,,-1.007e-6,< 0.3,,pass,-8.992e-6,2.334e-6,,2.334e-6,,-8.992e-6,,-8.503e-6,,-898.6e-9
THESIS:TB_TOP_128_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_7,,5.292e-6,< 0.3,,pass,-4.107e-6,12.16e-6,,-4.107e-6,,4.91e-6,,2.427e-6,,12.16e-6
THESIS:TB_TOP_128_32_8:1,READ_2_0,,-40.73e-6,< 0.3,,pass,-40.73e-6,35.16e-6,,-39.8e-6,,35.16e-6,,-15.54e-6,,-1.538e-6
THESIS:TB_TOP_128_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_2,,68.16e-6,< 0.3,,fail,-30.57e-6,1.799,,-26.8e-6,,-30.57e-6,,12.03e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_4,,58.37e-6,< 0.3,,fail,-22.04e-6,1.799,,-5.124e-6,,50.68e-6,,-22.04e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_6,,-8.171e-6,< 0.3,,fail,-8.171e-6,1.799,,1.799,,-8.109e-6,,-701.1e-9,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1,,5,,,,5,15,,15,,5,,5,,15

