// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_ipv4_checksu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataMetaFifo_V_dat_dout,
        ipDataMetaFifo_V_dat_empty_n,
        ipDataMetaFifo_V_dat_read,
        ipDataMetaFifo_V_kee_dout,
        ipDataMetaFifo_V_kee_empty_n,
        ipDataMetaFifo_V_kee_read,
        ipDataMetaFifo_V_las_dout,
        ipDataMetaFifo_V_las_empty_n,
        ipDataMetaFifo_V_las_read,
        ipDataCheckFifo_V_din,
        ipDataCheckFifo_V_full_n,
        ipDataCheckFifo_V_write,
        iph_subSumsFifoOut_V_din,
        iph_subSumsFifoOut_V_full_n,
        iph_subSumsFifoOut_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] ipDataMetaFifo_V_dat_dout;
input   ipDataMetaFifo_V_dat_empty_n;
output   ipDataMetaFifo_V_dat_read;
input  [7:0] ipDataMetaFifo_V_kee_dout;
input   ipDataMetaFifo_V_kee_empty_n;
output   ipDataMetaFifo_V_kee_read;
input  [0:0] ipDataMetaFifo_V_las_dout;
input   ipDataMetaFifo_V_las_empty_n;
output   ipDataMetaFifo_V_las_read;
output  [72:0] ipDataCheckFifo_V_din;
input   ipDataCheckFifo_V_full_n;
output   ipDataCheckFifo_V_write;
output  [67:0] iph_subSumsFifoOut_V_din;
input   iph_subSumsFifoOut_V_full_n;
output   iph_subSumsFifoOut_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataMetaFifo_V_dat_read;
reg ipDataMetaFifo_V_kee_read;
reg ipDataMetaFifo_V_las_read;
reg ipDataCheckFifo_V_write;
reg[67:0] iph_subSumsFifoOut_V_din;
reg iph_subSumsFifoOut_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op6;
wire   [0:0] tmp_nbreadreq_fu_108_p5;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_1204;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_1204_pp0_iter1_reg;
reg   [2:0] t_V_reg_1243;
reg   [3:0] cics_ipHeaderLen_V_l_reg_1257;
reg    ap_predicate_op198_write_state3;
reg   [0:0] icmp_ln879_reg_1291;
reg    ap_predicate_op204_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] cics_wordCount_V;
reg   [15:0] cics_ip_sums_sum_V_0;
reg   [15:0] cics_ip_sums_sum_V_1;
reg   [15:0] cics_ip_sums_sum_V_2;
reg   [15:0] cics_ip_sums_sum_V_3;
reg   [3:0] cics_ipHeaderLen_V;
reg    ipDataMetaFifo_V_dat_blk_n;
wire    ap_block_pp0_stage0;
reg    ipDataMetaFifo_V_kee_blk_n;
reg    ipDataMetaFifo_V_las_blk_n;
reg    ipDataCheckFifo_V_blk_n;
reg    iph_subSumsFifoOut_V_blk_n;
reg   [63:0] tmp_data_V_reg_1208;
reg   [7:0] tmp_keep_V_reg_1225;
reg   [0:0] tmp_last_V_reg_1230;
wire   [2:0] t_V_load_fu_373_p1;
wire   [16:0] zext_ln700_2_fu_397_p1;
reg   [16:0] zext_ln700_2_reg_1247;
reg   [15:0] cics_ip_sums_sum_V_3_1_reg_1252;
wire   [3:0] cics_ipHeaderLen_V_l_load_fu_409_p1;
wire   [15:0] add_ln214_25_fu_829_p2;
reg   [15:0] add_ln214_25_reg_1261;
wire   [15:0] add_ln214_27_fu_872_p2;
reg   [15:0] add_ln214_27_reg_1266;
wire   [15:0] add_ln214_17_fu_924_p2;
reg   [15:0] add_ln214_17_reg_1271;
wire   [15:0] add_ln214_19_fu_967_p2;
reg   [15:0] add_ln214_19_reg_1276;
wire   [15:0] add_ln214_21_fu_1010_p2;
reg   [15:0] add_ln214_21_reg_1281;
wire   [15:0] add_ln214_23_fu_1053_p2;
reg   [15:0] add_ln214_23_reg_1286;
wire   [0:0] icmp_ln879_fu_1060_p2;
wire   [0:0] or_ln117_fu_1078_p2;
wire   [0:0] or_ln117_1_fu_1090_p2;
wire   [0:0] or_ln117_2_fu_1109_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144;
reg   [2:0] ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10;
wire   [2:0] ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10;
wire   [15:0] add_ln214_9_fu_452_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204;
wire   [15:0] add_ln214_1_fu_642_p2;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10;
wire   [15:0] add_ln214_11_fu_495_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220;
wire   [15:0] add_ln214_3_fu_685_p2;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10;
wire   [15:0] add_ln214_13_fu_538_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256;
wire   [15:0] add_ln214_5_fu_728_p2;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10;
wire   [15:0] add_ln214_15_fu_581_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273;
wire   [15:0] add_ln214_7_fu_771_p2;
wire   [2:0] select_ln117_fu_1083_p3;
wire   [15:0] select_ln117_1_fu_1095_p3;
wire   [15:0] select_ln117_2_fu_1102_p3;
wire   [15:0] select_ln117_3_fu_1114_p3;
wire   [15:0] select_ln117_4_fu_1121_p3;
wire   [3:0] add_ln701_1_fu_588_p2;
wire   [3:0] add_ln701_fu_778_p2;
wire   [3:0] add_ln701_2_fu_1066_p2;
reg    ap_block_pp0_stage0_01001;
wire   [67:0] tmp_sum_V_fu_1174_p1;
wire   [67:0] tmp_sum_V_1_fu_1199_p1;
wire   [7:0] trunc_ln647_4_fu_413_p1;
wire   [7:0] grp_fu_290_p4;
wire   [15:0] p_Result_66_i_fu_416_p3;
wire   [16:0] zext_ln700_fu_381_p1;
wire   [16:0] zext_ln700_8_fu_424_p1;
wire   [16:0] add_ln700_4_fu_428_p2;
wire   [0:0] tmp_31_fu_434_p3;
wire   [15:0] zext_ln214_9_fu_442_p1;
wire   [15:0] add_ln214_8_fu_446_p2;
wire   [7:0] grp_fu_308_p4;
wire   [7:0] grp_fu_299_p4;
wire   [15:0] p_Result_66_1_i_fu_459_p3;
wire   [16:0] zext_ln700_1_fu_389_p1;
wire   [16:0] zext_ln700_9_fu_467_p1;
wire   [16:0] add_ln700_5_fu_471_p2;
wire   [0:0] tmp_32_fu_477_p3;
wire   [15:0] zext_ln214_10_fu_485_p1;
wire   [15:0] add_ln214_10_fu_489_p2;
wire   [7:0] grp_fu_326_p4;
wire   [7:0] grp_fu_317_p4;
wire   [15:0] p_Result_66_2_i_fu_502_p3;
wire   [16:0] zext_ln700_10_fu_510_p1;
wire   [16:0] add_ln700_6_fu_514_p2;
wire   [0:0] tmp_33_fu_520_p3;
wire   [15:0] zext_ln214_11_fu_528_p1;
wire   [15:0] add_ln214_12_fu_532_p2;
wire   [7:0] grp_fu_344_p4;
wire   [7:0] grp_fu_335_p4;
wire   [15:0] p_Result_66_3_i_fu_545_p3;
wire   [16:0] zext_ln700_3_fu_405_p1;
wire   [16:0] zext_ln700_11_fu_553_p1;
wire   [16:0] add_ln700_7_fu_557_p2;
wire   [0:0] tmp_34_fu_563_p3;
wire   [15:0] zext_ln214_12_fu_571_p1;
wire   [15:0] add_ln214_14_fu_575_p2;
wire   [7:0] trunc_ln647_3_fu_603_p1;
wire   [15:0] p_Result_62_i_fu_606_p3;
wire   [16:0] zext_ln700_4_fu_614_p1;
wire   [16:0] add_ln700_fu_618_p2;
wire   [0:0] tmp_27_fu_624_p3;
wire   [15:0] zext_ln214_5_fu_632_p1;
wire   [15:0] add_ln214_fu_636_p2;
wire   [15:0] p_Result_62_1_i_fu_649_p3;
wire   [16:0] zext_ln700_5_fu_657_p1;
wire   [16:0] add_ln700_1_fu_661_p2;
wire   [0:0] tmp_28_fu_667_p3;
wire   [15:0] zext_ln214_6_fu_675_p1;
wire   [15:0] add_ln214_2_fu_679_p2;
wire   [15:0] p_Result_62_2_i_fu_692_p3;
wire   [16:0] zext_ln700_6_fu_700_p1;
wire   [16:0] add_ln700_2_fu_704_p2;
wire   [0:0] tmp_29_fu_710_p3;
wire   [15:0] zext_ln214_7_fu_718_p1;
wire   [15:0] add_ln214_4_fu_722_p2;
wire   [15:0] p_Result_62_3_i_fu_735_p3;
wire   [16:0] zext_ln700_7_fu_743_p1;
wire   [16:0] add_ln700_3_fu_747_p2;
wire   [0:0] tmp_30_fu_753_p3;
wire   [15:0] zext_ln214_8_fu_761_p1;
wire   [15:0] add_ln214_6_fu_765_p2;
wire   [3:0] trunc_ln647_fu_600_p1;
wire   [7:0] trunc_ln647_6_fu_790_p1;
wire   [15:0] p_Result_70_i_fu_793_p3;
wire   [16:0] zext_ln700_16_fu_801_p1;
wire   [16:0] add_ln700_12_fu_805_p2;
wire   [0:0] tmp_39_fu_811_p3;
wire   [15:0] zext_ln214_17_fu_819_p1;
wire   [15:0] add_ln214_24_fu_823_p2;
wire   [15:0] p_Result_70_1_i_fu_836_p3;
wire   [16:0] zext_ln700_17_fu_844_p1;
wire   [16:0] add_ln700_13_fu_848_p2;
wire   [0:0] tmp_40_fu_854_p3;
wire   [15:0] zext_ln214_18_fu_862_p1;
wire   [15:0] add_ln214_26_fu_866_p2;
wire   [7:0] trunc_ln647_5_fu_885_p1;
wire   [15:0] p_Result_74_i_fu_888_p3;
wire   [16:0] zext_ln700_12_fu_896_p1;
wire   [16:0] add_ln700_8_fu_900_p2;
wire   [0:0] tmp_35_fu_906_p3;
wire   [15:0] zext_ln214_13_fu_914_p1;
wire   [15:0] add_ln214_16_fu_918_p2;
wire   [15:0] p_Result_74_1_i_fu_931_p3;
wire   [16:0] zext_ln700_13_fu_939_p1;
wire   [16:0] add_ln700_9_fu_943_p2;
wire   [0:0] tmp_36_fu_949_p3;
wire   [15:0] zext_ln214_14_fu_957_p1;
wire   [15:0] add_ln214_18_fu_961_p2;
wire   [15:0] p_Result_74_2_i_fu_974_p3;
wire   [16:0] zext_ln700_14_fu_982_p1;
wire   [16:0] add_ln700_10_fu_986_p2;
wire   [0:0] tmp_37_fu_992_p3;
wire   [15:0] zext_ln214_15_fu_1000_p1;
wire   [15:0] add_ln214_20_fu_1004_p2;
wire   [15:0] p_Result_74_3_i_fu_1017_p3;
wire   [16:0] zext_ln700_15_fu_1025_p1;
wire   [16:0] add_ln700_11_fu_1029_p2;
wire   [0:0] tmp_38_fu_1035_p3;
wire   [15:0] zext_ln214_16_fu_1043_p1;
wire   [15:0] add_ln214_22_fu_1047_p2;
wire   [16:0] zext_ln214_4_fu_1161_p1;
wire   [16:0] zext_ln214_3_fu_1158_p1;
wire   [66:0] tmp_s_fu_1164_p5;
wire   [16:0] zext_ln214_2_fu_1185_p1;
wire   [16:0] zext_ln214_1_fu_1182_p1;
wire   [16:0] zext_ln214_fu_1179_p1;
wire   [66:0] tmp_1_fu_1188_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_869;
reg    ap_condition_873;
reg    ap_condition_138;
reg    ap_condition_303;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 cics_wordCount_V = 3'd0;
#0 cics_ip_sums_sum_V_0 = 16'd0;
#0 cics_ip_sums_sum_V_1 = 16'd0;
#0 cics_ip_sums_sum_V_2 = 16'd0;
#0 cics_ip_sums_sum_V_3 = 16'd0;
#0 cics_ipHeaderLen_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_303)) begin
        if ((1'b1 == ap_condition_873)) begin
            cics_ipHeaderLen_V <= add_ln701_2_fu_1066_p2;
        end else if ((1'b1 == ap_condition_869)) begin
            cics_ipHeaderLen_V <= 4'd0;
        end else if ((t_V_load_fu_373_p1 == 3'd0)) begin
            cics_ipHeaderLen_V <= add_ln701_fu_778_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd1)) begin
            cics_ipHeaderLen_V <= add_ln701_1_fu_588_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & ~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln214_17_reg_1271 <= add_ln214_17_fu_924_p2;
        add_ln214_19_reg_1276 <= add_ln214_19_fu_967_p2;
        add_ln214_21_reg_1281 <= add_ln214_21_fu_1010_p2;
        add_ln214_23_reg_1286 <= add_ln214_23_fu_1053_p2;
        icmp_ln879_reg_1291 <= icmp_ln879_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & (tmp_reg_1204 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln214_25_reg_1261 <= add_ln214_25_fu_829_p2;
        add_ln214_27_reg_1266 <= add_ln214_27_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1204 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ipHeaderLen_V_l_reg_1257 <= cics_ipHeaderLen_V;
        cics_ip_sums_sum_V_3_1_reg_1252 <= cics_ip_sums_sum_V_3;
        t_V_reg_1243 <= cics_wordCount_V;
        zext_ln700_2_reg_1247[15 : 0] <= zext_ln700_2_fu_397_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1204 == 1'd1) & (or_ln117_1_fu_1090_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_0 <= select_ln117_1_fu_1095_p3;
        cics_ip_sums_sum_V_1 <= select_ln117_2_fu_1102_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1204 == 1'd1) & (or_ln117_2_fu_1109_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_2 <= select_ln117_3_fu_1114_p3;
        cics_ip_sums_sum_V_3 <= select_ln117_4_fu_1121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1204 == 1'd1) & (or_ln117_fu_1078_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_wordCount_V <= select_ln117_fu_1083_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_108_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_reg_1208 <= ipDataMetaFifo_V_dat_dout;
        tmp_keep_V_reg_1225 <= ipDataMetaFifo_V_kee_dout;
        tmp_last_V_reg_1230 <= ipDataMetaFifo_V_las_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1204 <= tmp_nbreadreq_fu_108_p5;
        tmp_reg_1204_pp0_iter1_reg <= tmp_reg_1204;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 = 1'd0;
    end else if ((((t_V_load_fu_373_p1 == 3'd1) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & ~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 = 1'd1;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_138)) begin
        if ((1'b1 == ap_condition_873)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 = add_ln214_17_fu_924_p2;
        end else if ((1'b1 == ap_condition_869)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 = add_ln214_25_fu_829_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 = add_ln214_1_fu_642_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 = add_ln214_9_fu_452_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_138)) begin
        if ((1'b1 == ap_condition_873)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 = add_ln214_19_fu_967_p2;
        end else if ((1'b1 == ap_condition_869)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 = add_ln214_27_fu_872_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 = add_ln214_3_fu_685_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 = add_ln214_11_fu_495_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220;
    end
end

always @ (*) begin
    if (((~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 = 1'd0;
    end else if ((((t_V_load_fu_373_p1 == 3'd1) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & ~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 = 1'd1;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_138)) begin
        if ((1'b1 == ap_condition_873)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 = add_ln214_21_fu_1010_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 = add_ln214_5_fu_728_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 = add_ln214_13_fu_538_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_138)) begin
        if ((1'b1 == ap_condition_873)) begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 = add_ln214_23_fu_1053_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 = add_ln214_7_fu_771_p2;
        end else if ((t_V_load_fu_373_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 = add_ln214_15_fu_581_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273;
    end
end

always @ (*) begin
    if (((~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & ~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 = 1'd0;
    end else if ((((t_V_load_fu_373_p1 == 3'd1) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_373_p1 == 3'd0) & (tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 = 1'd1;
    end else begin
        ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 = ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_138)) begin
        if ((t_V_load_fu_373_p1 == 3'd0)) begin
            ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 = 3'd1;
        end else if ((t_V_load_fu_373_p1 == 3'd1)) begin
            ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 = 3'd2;
        end else begin
            ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 = ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164;
        end
    end else begin
        ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 = ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataCheckFifo_V_blk_n = ipDataCheckFifo_V_full_n;
    end else begin
        ipDataCheckFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ipDataCheckFifo_V_write = 1'b1;
    end else begin
        ipDataCheckFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_108_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataMetaFifo_V_dat_blk_n = ipDataMetaFifo_V_dat_empty_n;
    end else begin
        ipDataMetaFifo_V_dat_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_108_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ipDataMetaFifo_V_dat_read = 1'b1;
    end else begin
        ipDataMetaFifo_V_dat_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_108_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataMetaFifo_V_kee_blk_n = ipDataMetaFifo_V_kee_empty_n;
    end else begin
        ipDataMetaFifo_V_kee_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_108_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ipDataMetaFifo_V_kee_read = 1'b1;
    end else begin
        ipDataMetaFifo_V_kee_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_108_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataMetaFifo_V_las_blk_n = ipDataMetaFifo_V_las_empty_n;
    end else begin
        ipDataMetaFifo_V_las_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_108_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ipDataMetaFifo_V_las_read = 1'b1;
    end else begin
        ipDataMetaFifo_V_las_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op198_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op204_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        iph_subSumsFifoOut_V_blk_n = iph_subSumsFifoOut_V_full_n;
    end else begin
        iph_subSumsFifoOut_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op204_write_state3 == 1'b1)) begin
            iph_subSumsFifoOut_V_din = tmp_sum_V_1_fu_1199_p1;
        end else if ((ap_predicate_op198_write_state3 == 1'b1)) begin
            iph_subSumsFifoOut_V_din = tmp_sum_V_fu_1174_p1;
        end else begin
            iph_subSumsFifoOut_V_din = 'bx;
        end
    end else begin
        iph_subSumsFifoOut_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op198_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op204_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iph_subSumsFifoOut_V_write = 1'b1;
    end else begin
        iph_subSumsFifoOut_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_10_fu_489_p2 = (zext_ln214_10_fu_485_p1 + p_Result_66_1_i_fu_459_p3);

assign add_ln214_11_fu_495_p2 = (cics_ip_sums_sum_V_1 + add_ln214_10_fu_489_p2);

assign add_ln214_12_fu_532_p2 = (zext_ln214_11_fu_528_p1 + p_Result_66_2_i_fu_502_p3);

assign add_ln214_13_fu_538_p2 = (cics_ip_sums_sum_V_2 + add_ln214_12_fu_532_p2);

assign add_ln214_14_fu_575_p2 = (zext_ln214_12_fu_571_p1 + p_Result_66_3_i_fu_545_p3);

assign add_ln214_15_fu_581_p2 = (cics_ip_sums_sum_V_3 + add_ln214_14_fu_575_p2);

assign add_ln214_16_fu_918_p2 = (zext_ln214_13_fu_914_p1 + p_Result_74_i_fu_888_p3);

assign add_ln214_17_fu_924_p2 = (cics_ip_sums_sum_V_0 + add_ln214_16_fu_918_p2);

assign add_ln214_18_fu_961_p2 = (zext_ln214_14_fu_957_p1 + p_Result_74_1_i_fu_931_p3);

assign add_ln214_19_fu_967_p2 = (cics_ip_sums_sum_V_1 + add_ln214_18_fu_961_p2);

assign add_ln214_1_fu_642_p2 = (cics_ip_sums_sum_V_0 + add_ln214_fu_636_p2);

assign add_ln214_20_fu_1004_p2 = (zext_ln214_15_fu_1000_p1 + p_Result_74_2_i_fu_974_p3);

assign add_ln214_21_fu_1010_p2 = (cics_ip_sums_sum_V_2 + add_ln214_20_fu_1004_p2);

assign add_ln214_22_fu_1047_p2 = (zext_ln214_16_fu_1043_p1 + p_Result_74_3_i_fu_1017_p3);

assign add_ln214_23_fu_1053_p2 = (cics_ip_sums_sum_V_3 + add_ln214_22_fu_1047_p2);

assign add_ln214_24_fu_823_p2 = (zext_ln214_17_fu_819_p1 + p_Result_70_i_fu_793_p3);

assign add_ln214_25_fu_829_p2 = (cics_ip_sums_sum_V_0 + add_ln214_24_fu_823_p2);

assign add_ln214_26_fu_866_p2 = (zext_ln214_18_fu_862_p1 + p_Result_70_1_i_fu_836_p3);

assign add_ln214_27_fu_872_p2 = (cics_ip_sums_sum_V_1 + add_ln214_26_fu_866_p2);

assign add_ln214_2_fu_679_p2 = (zext_ln214_6_fu_675_p1 + p_Result_62_1_i_fu_649_p3);

assign add_ln214_3_fu_685_p2 = (cics_ip_sums_sum_V_1 + add_ln214_2_fu_679_p2);

assign add_ln214_4_fu_722_p2 = (zext_ln214_7_fu_718_p1 + p_Result_62_2_i_fu_692_p3);

assign add_ln214_5_fu_728_p2 = (cics_ip_sums_sum_V_2 + add_ln214_4_fu_722_p2);

assign add_ln214_6_fu_765_p2 = (zext_ln214_8_fu_761_p1 + p_Result_62_3_i_fu_735_p3);

assign add_ln214_7_fu_771_p2 = (cics_ip_sums_sum_V_3 + add_ln214_6_fu_765_p2);

assign add_ln214_8_fu_446_p2 = (zext_ln214_9_fu_442_p1 + p_Result_66_i_fu_416_p3);

assign add_ln214_9_fu_452_p2 = (cics_ip_sums_sum_V_0 + add_ln214_8_fu_446_p2);

assign add_ln214_fu_636_p2 = (zext_ln214_5_fu_632_p1 + p_Result_62_i_fu_606_p3);

assign add_ln700_10_fu_986_p2 = (zext_ln700_2_fu_397_p1 + zext_ln700_14_fu_982_p1);

assign add_ln700_11_fu_1029_p2 = (zext_ln700_3_fu_405_p1 + zext_ln700_15_fu_1025_p1);

assign add_ln700_12_fu_805_p2 = (zext_ln700_fu_381_p1 + zext_ln700_16_fu_801_p1);

assign add_ln700_13_fu_848_p2 = (zext_ln700_1_fu_389_p1 + zext_ln700_17_fu_844_p1);

assign add_ln700_1_fu_661_p2 = (zext_ln700_1_fu_389_p1 + zext_ln700_5_fu_657_p1);

assign add_ln700_2_fu_704_p2 = (zext_ln700_2_fu_397_p1 + zext_ln700_6_fu_700_p1);

assign add_ln700_3_fu_747_p2 = (zext_ln700_3_fu_405_p1 + zext_ln700_7_fu_743_p1);

assign add_ln700_4_fu_428_p2 = (zext_ln700_fu_381_p1 + zext_ln700_8_fu_424_p1);

assign add_ln700_5_fu_471_p2 = (zext_ln700_1_fu_389_p1 + zext_ln700_9_fu_467_p1);

assign add_ln700_6_fu_514_p2 = (zext_ln700_2_fu_397_p1 + zext_ln700_10_fu_510_p1);

assign add_ln700_7_fu_557_p2 = (zext_ln700_3_fu_405_p1 + zext_ln700_11_fu_553_p1);

assign add_ln700_8_fu_900_p2 = (zext_ln700_fu_381_p1 + zext_ln700_12_fu_896_p1);

assign add_ln700_9_fu_943_p2 = (zext_ln700_1_fu_389_p1 + zext_ln700_13_fu_939_p1);

assign add_ln700_fu_618_p2 = (zext_ln700_fu_381_p1 + zext_ln700_4_fu_614_p1);

assign add_ln701_1_fu_588_p2 = ($signed(4'd14) + $signed(cics_ipHeaderLen_V));

assign add_ln701_2_fu_1066_p2 = ($signed(cics_ipHeaderLen_V) + $signed(4'd14));

assign add_ln701_fu_778_p2 = ($signed(4'd14) + $signed(trunc_ln647_fu_600_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_reg_1204 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_108_p5 == 1'd1) & (io_acc_block_signal_op6 == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op198_write_state3 == 1'b1)) | ((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op204_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_reg_1204 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_108_p5 == 1'd1) & (io_acc_block_signal_op6 == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op198_write_state3 == 1'b1)) | ((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op204_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_reg_1204 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_108_p5 == 1'd1) & (io_acc_block_signal_op6 == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op198_write_state3 == 1'b1)) | ((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op204_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_108_p5 == 1'd1) & (io_acc_block_signal_op6 == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_reg_1204 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op198_write_state3 == 1'b1)) | ((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op204_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_138 = ((tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_303 = ((tmp_reg_1204 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_869 = (~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1));
end

always @ (*) begin
    ap_condition_873 = (~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_409_p1 == 4'd1) & ~(t_V_load_fu_373_p1 == 3'd1) & ~(t_V_load_fu_373_p1 == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164 = 'bx;

always @ (*) begin
    ap_predicate_op198_write_state3 = (~(t_V_reg_1243 == 3'd1) & ~(t_V_reg_1243 == 3'd0) & (cics_ipHeaderLen_V_l_reg_1257 == 4'd1) & (tmp_reg_1204_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op204_write_state3 = (~(cics_ipHeaderLen_V_l_reg_1257 == 4'd0) & ~(cics_ipHeaderLen_V_l_reg_1257 == 4'd1) & ~(t_V_reg_1243 == 3'd1) & ~(t_V_reg_1243 == 3'd0) & (tmp_reg_1204_pp0_iter1_reg == 1'd1) & (icmp_ln879_reg_1291 == 1'd1));
end

assign cics_ipHeaderLen_V_l_load_fu_409_p1 = cics_ipHeaderLen_V;

assign grp_fu_290_p4 = {{tmp_data_V_reg_1208[15:8]}};

assign grp_fu_299_p4 = {{tmp_data_V_reg_1208[31:24]}};

assign grp_fu_308_p4 = {{tmp_data_V_reg_1208[23:16]}};

assign grp_fu_317_p4 = {{tmp_data_V_reg_1208[47:40]}};

assign grp_fu_326_p4 = {{tmp_data_V_reg_1208[39:32]}};

assign grp_fu_335_p4 = {{tmp_data_V_reg_1208[63:56]}};

assign grp_fu_344_p4 = {{tmp_data_V_reg_1208[55:48]}};

assign icmp_ln879_fu_1060_p2 = ((cics_ipHeaderLen_V == 4'd2) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op6 = (ipDataMetaFifo_V_las_empty_n & ipDataMetaFifo_V_kee_empty_n & ipDataMetaFifo_V_dat_empty_n);

assign ipDataCheckFifo_V_din = {{{tmp_last_V_reg_1230}, {tmp_keep_V_reg_1225}}, {tmp_data_V_reg_1208}};

assign or_ln117_1_fu_1090_p2 = (tmp_last_V_reg_1230 | ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10);

assign or_ln117_2_fu_1109_p2 = (tmp_last_V_reg_1230 | ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10);

assign or_ln117_fu_1078_p2 = (tmp_last_V_reg_1230 | ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10);

assign p_Result_62_1_i_fu_649_p3 = {{grp_fu_308_p4}, {grp_fu_299_p4}};

assign p_Result_62_2_i_fu_692_p3 = {{grp_fu_326_p4}, {grp_fu_317_p4}};

assign p_Result_62_3_i_fu_735_p3 = {{grp_fu_344_p4}, {grp_fu_335_p4}};

assign p_Result_62_i_fu_606_p3 = {{trunc_ln647_3_fu_603_p1}, {grp_fu_290_p4}};

assign p_Result_66_1_i_fu_459_p3 = {{grp_fu_308_p4}, {grp_fu_299_p4}};

assign p_Result_66_2_i_fu_502_p3 = {{grp_fu_326_p4}, {grp_fu_317_p4}};

assign p_Result_66_3_i_fu_545_p3 = {{grp_fu_344_p4}, {grp_fu_335_p4}};

assign p_Result_66_i_fu_416_p3 = {{trunc_ln647_4_fu_413_p1}, {grp_fu_290_p4}};

assign p_Result_70_1_i_fu_836_p3 = {{grp_fu_308_p4}, {grp_fu_299_p4}};

assign p_Result_70_i_fu_793_p3 = {{trunc_ln647_6_fu_790_p1}, {grp_fu_290_p4}};

assign p_Result_74_1_i_fu_931_p3 = {{grp_fu_308_p4}, {grp_fu_299_p4}};

assign p_Result_74_2_i_fu_974_p3 = {{grp_fu_326_p4}, {grp_fu_317_p4}};

assign p_Result_74_3_i_fu_1017_p3 = {{grp_fu_344_p4}, {grp_fu_335_p4}};

assign p_Result_74_i_fu_888_p3 = {{trunc_ln647_5_fu_885_p1}, {grp_fu_290_p4}};

assign select_ln117_1_fu_1095_p3 = ((tmp_last_V_reg_1230[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10);

assign select_ln117_2_fu_1102_p3 = ((tmp_last_V_reg_1230[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10);

assign select_ln117_3_fu_1114_p3 = ((tmp_last_V_reg_1230[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10);

assign select_ln117_4_fu_1121_p3 = ((tmp_last_V_reg_1230[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10);

assign select_ln117_fu_1083_p3 = ((tmp_last_V_reg_1230[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10);

assign t_V_load_fu_373_p1 = cics_wordCount_V;

assign tmp_1_fu_1188_p5 = {{{{add_ln214_23_reg_1286}, {zext_ln214_2_fu_1185_p1}}, {zext_ln214_1_fu_1182_p1}}, {zext_ln214_fu_1179_p1}};

assign tmp_27_fu_624_p3 = add_ln700_fu_618_p2[32'd16];

assign tmp_28_fu_667_p3 = add_ln700_1_fu_661_p2[32'd16];

assign tmp_29_fu_710_p3 = add_ln700_2_fu_704_p2[32'd16];

assign tmp_30_fu_753_p3 = add_ln700_3_fu_747_p2[32'd16];

assign tmp_31_fu_434_p3 = add_ln700_4_fu_428_p2[32'd16];

assign tmp_32_fu_477_p3 = add_ln700_5_fu_471_p2[32'd16];

assign tmp_33_fu_520_p3 = add_ln700_6_fu_514_p2[32'd16];

assign tmp_34_fu_563_p3 = add_ln700_7_fu_557_p2[32'd16];

assign tmp_35_fu_906_p3 = add_ln700_8_fu_900_p2[32'd16];

assign tmp_36_fu_949_p3 = add_ln700_9_fu_943_p2[32'd16];

assign tmp_37_fu_992_p3 = add_ln700_10_fu_986_p2[32'd16];

assign tmp_38_fu_1035_p3 = add_ln700_11_fu_1029_p2[32'd16];

assign tmp_39_fu_811_p3 = add_ln700_12_fu_805_p2[32'd16];

assign tmp_40_fu_854_p3 = add_ln700_13_fu_848_p2[32'd16];

assign tmp_nbreadreq_fu_108_p5 = (ipDataMetaFifo_V_las_empty_n & ipDataMetaFifo_V_kee_empty_n & ipDataMetaFifo_V_dat_empty_n);

assign tmp_s_fu_1164_p5 = {{{{cics_ip_sums_sum_V_3_1_reg_1252}, {zext_ln700_2_reg_1247}}, {zext_ln214_4_fu_1161_p1}}, {zext_ln214_3_fu_1158_p1}};

assign tmp_sum_V_1_fu_1199_p1 = tmp_1_fu_1188_p5;

assign tmp_sum_V_fu_1174_p1 = tmp_s_fu_1164_p5;

assign trunc_ln647_3_fu_603_p1 = tmp_data_V_reg_1208[7:0];

assign trunc_ln647_4_fu_413_p1 = tmp_data_V_reg_1208[7:0];

assign trunc_ln647_5_fu_885_p1 = tmp_data_V_reg_1208[7:0];

assign trunc_ln647_6_fu_790_p1 = tmp_data_V_reg_1208[7:0];

assign trunc_ln647_fu_600_p1 = tmp_data_V_reg_1208[3:0];

assign zext_ln214_10_fu_485_p1 = tmp_32_fu_477_p3;

assign zext_ln214_11_fu_528_p1 = tmp_33_fu_520_p3;

assign zext_ln214_12_fu_571_p1 = tmp_34_fu_563_p3;

assign zext_ln214_13_fu_914_p1 = tmp_35_fu_906_p3;

assign zext_ln214_14_fu_957_p1 = tmp_36_fu_949_p3;

assign zext_ln214_15_fu_1000_p1 = tmp_37_fu_992_p3;

assign zext_ln214_16_fu_1043_p1 = tmp_38_fu_1035_p3;

assign zext_ln214_17_fu_819_p1 = tmp_39_fu_811_p3;

assign zext_ln214_18_fu_862_p1 = tmp_40_fu_854_p3;

assign zext_ln214_1_fu_1182_p1 = add_ln214_19_reg_1276;

assign zext_ln214_2_fu_1185_p1 = add_ln214_21_reg_1281;

assign zext_ln214_3_fu_1158_p1 = add_ln214_25_reg_1261;

assign zext_ln214_4_fu_1161_p1 = add_ln214_27_reg_1266;

assign zext_ln214_5_fu_632_p1 = tmp_27_fu_624_p3;

assign zext_ln214_6_fu_675_p1 = tmp_28_fu_667_p3;

assign zext_ln214_7_fu_718_p1 = tmp_29_fu_710_p3;

assign zext_ln214_8_fu_761_p1 = tmp_30_fu_753_p3;

assign zext_ln214_9_fu_442_p1 = tmp_31_fu_434_p3;

assign zext_ln214_fu_1179_p1 = add_ln214_17_reg_1271;

assign zext_ln700_10_fu_510_p1 = p_Result_66_2_i_fu_502_p3;

assign zext_ln700_11_fu_553_p1 = p_Result_66_3_i_fu_545_p3;

assign zext_ln700_12_fu_896_p1 = p_Result_74_i_fu_888_p3;

assign zext_ln700_13_fu_939_p1 = p_Result_74_1_i_fu_931_p3;

assign zext_ln700_14_fu_982_p1 = p_Result_74_2_i_fu_974_p3;

assign zext_ln700_15_fu_1025_p1 = p_Result_74_3_i_fu_1017_p3;

assign zext_ln700_16_fu_801_p1 = p_Result_70_i_fu_793_p3;

assign zext_ln700_17_fu_844_p1 = p_Result_70_1_i_fu_836_p3;

assign zext_ln700_1_fu_389_p1 = cics_ip_sums_sum_V_1;

assign zext_ln700_2_fu_397_p1 = cics_ip_sums_sum_V_2;

assign zext_ln700_3_fu_405_p1 = cics_ip_sums_sum_V_3;

assign zext_ln700_4_fu_614_p1 = p_Result_62_i_fu_606_p3;

assign zext_ln700_5_fu_657_p1 = p_Result_62_1_i_fu_649_p3;

assign zext_ln700_6_fu_700_p1 = p_Result_62_2_i_fu_692_p3;

assign zext_ln700_7_fu_743_p1 = p_Result_62_3_i_fu_735_p3;

assign zext_ln700_8_fu_424_p1 = p_Result_66_i_fu_416_p3;

assign zext_ln700_9_fu_467_p1 = p_Result_66_1_i_fu_459_p3;

assign zext_ln700_fu_381_p1 = cics_ip_sums_sum_V_0;

always @ (posedge ap_clk) begin
    zext_ln700_2_reg_1247[16] <= 1'b0;
end

endmodule //compute_ipv4_checksu
