#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 17 13:06:32 2025
# Process ID: 21100
# Current directory: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8908 C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.xpr
# Log file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/vivado.log
# Journal file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES\vivado.jou
# Running On: ECE-EMBSYS16, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 17104 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.xpr
open_bd_design {C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /AES_Full_0]
upgrade_ip [get_ips  {Zynq_CPU_ps7_0_axi_periph_0 Zynq_CPU_rst_ps7_0_100M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {Zynq_CPU_ps7_0_axi_periph_0 Zynq_CPU_rst_ps7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd]
catch { config_ip_cache -export [get_ips -all Zynq_CPU_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_AES_Full_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_xbar_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all Zynq_CPU_s00_mmu_0] }
export_ip_user_files -of_objects [get_files C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd]
launch_runs Zynq_CPU_AES_Full_0_0_synth_1 Zynq_CPU_processing_system7_0_0_synth_1 Zynq_CPU_rst_ps7_0_100M_0_synth_1 Zynq_CPU_axi_uartlite_0_0_synth_1 Zynq_CPU_xbar_0_synth_1 Zynq_CPU_auto_pc_2_synth_1 Zynq_CPU_auto_pc_0_synth_1 Zynq_CPU_auto_pc_1_synth_1 Zynq_CPU_s00_mmu_0_synth_1 -jobs 6
wait_on_run Zynq_CPU_AES_Full_0_0_synth_1
wait_on_run Zynq_CPU_processing_system7_0_0_synth_1
wait_on_run Zynq_CPU_rst_ps7_0_100M_0_synth_1
wait_on_run Zynq_CPU_axi_uartlite_0_0_synth_1
wait_on_run Zynq_CPU_xbar_0_synth_1
wait_on_run Zynq_CPU_auto_pc_2_synth_1
wait_on_run Zynq_CPU_auto_pc_0_synth_1
wait_on_run Zynq_CPU_auto_pc_1_synth_1
wait_on_run Zynq_CPU_s00_mmu_0_synth_1
export_simulation -of_objects [get_files C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd] -directory C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.ip_user_files -ipstatic_source_dir C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/modelsim} {questa=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/questa} {riviera=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/riviera} {activehdl=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets rst_ps7_0_100M_interconnect_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
undo
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
set_property location {3 981 13} [get_bd_cells AES_Full_0]
connect_bd_net [get_bd_pins AES_Full_0/ap_rst_n] [get_bd_pins rst_clk_wiz_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins AES_Full_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_1/UART]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins AES_Full_0/s_axi_CRTLS] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_uartlite_1_UART] [get_bd_cells axi_uartlite_1]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
undo
undo
undo
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports uart_rtl_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_uartlite_0/s_axi_aclk]
endgroup
save_bd_design
reset_run Zynq_CPU_AES_Full_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
save_bd_design
launch_runs synth_1 -jobs 6
set_property CONFIG.clk_period 100000000 [get_bd_cells /AES_Full_0]
set_property CONFIG.clk_period 100000000 [get_bd_cells /AES_Full_0]
set_property CONFIG.clk_period 100000000 [get_bd_cells /AES_Full_0]
save_bd_design
launch_runs synth_1 -jobs 6
save_bd_design
