$date
	Thu Sep 04 19:32:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q_bar $end
$var wire 1 $ rst_n $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#5
1!
#10
0!
1$
#15
1!
#20
0!
#25
1!
#30
0!
1"
#35
0#
1%
1!
#40
0!
#45
1!
#50
0!
0"
#55
1#
0%
1!
#60
0!
1"
#65
0#
1%
1!
#70
1#
0%
0!
0$
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
