<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="f:\fpga_project\baseboard\lab1_type_system\array_keyboard.v:46:1:46:7:@W:MT529:@XP_MSG">array_keyboard.v(46)</a><!@TM:0> | Found inferred clock Type_system|clk which controls 37 sequential elements including u1.cnt[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
