From: Richard Cochran <richardcochran@gmail.com>
Subject: [PATCH 0/2] gpio: dwapb: allow sane gpio numbering
Date: Wed,  1 Jul 2015 21:34:01 +0200
Message-ID: <cover.1435777856.git.rcochran@linutronix.de>
Return-path: <linux-gpio-owner@vger.kernel.org>
Received: from mail-wi0-f178.google.com ([209.85.212.178]:38852 "EHLO
	mail-wi0-f178.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753230AbbGATeJ (ORCPT
	<rfc822;linux-gpio@vger.kernel.org>); Wed, 1 Jul 2015 15:34:09 -0400
Sender: linux-gpio-owner@vger.kernel.org
List-Id: linux-gpio@vger.kernel.org
To: linux-arm-kernel@lists.infradead.org
Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, Alan Tull <atull@altera.com>, Alexandre Courbot <gnurou@gmail.com>, Dinh Nguyen <dinguyen@altera.com>, Linus Walleij <linus.walleij@linaro.org>, Sebastian Andrzej Siewior <bigeasy@linutronix.de>

The dwapb driver always uses dynamic (pseudo-random) gpio numbers
selected in blocks *descending* from the arch's maximum gpio value.
Maybe this was meant for some theoretical hot pluggable gpio
controller, but normal SoC devices have their gpio numbering set in
stone.

This series extends the driver to accept a base number from the device
tree and add the correct base numbers into the dts for the Altera
socfpga.


Richard Cochran (2):
  gpio: dwapb: Use human understandable gpio numbering.
  arm: dts: socfpga: Provide the gpio numbers in the controller nodes.

 Documentation/devicetree/bindings/gpio/snps-dwapb-gpio.txt | 2 ++
 arch/arm/boot/dts/socfpga.dtsi                             | 3 +++
 drivers/gpio/gpio-dwapb.c                                  | 8 +++++++-
 3 files changed, 12 insertions(+), 1 deletion(-)

-- 
2.1.4

