// Seed: 1358368582
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    output uwire id_3,
    output wor   id_4
);
  assign id_3 = id_0;
  tri  id_6;
  wire id_7;
  assign id_1 = id_0;
  genvar id_8;
  tri id_9;
  assign id_1 = id_9 !=? 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8
    , id_14,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply1 id_12
);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
  wire id_16;
endmodule
