{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761329942627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761329942627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 15:19:02 2025 " "Processing started: Fri Oct 24 15:19:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761329942627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761329942627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sumador_Completo -c Sumador_Completo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sumador_Completo -c Sumador_Completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761329942627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_7_1200mv_85c_slow.vho C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_7_1200mv_85c_slow.vho in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329943942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_7_1200mv_0c_slow.vho C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_7_1200mv_0c_slow.vho in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329943989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_min_1200mv_0c_fast.vho C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_min_1200mv_0c_fast.vho in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329944036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo.vho C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo.vho in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329944099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_7_1200mv_85c_vhd_slow.sdo C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329944130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_7_1200mv_0c_vhd_slow.sdo C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329944146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_min_1200mv_0c_vhd_fast.sdo C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329944177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sumador_Completo_vhd.sdo C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/ simulation " "Generated file Sumador_Completo_vhd.sdo in folder \"C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761329944209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761329944318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 15:19:04 2025 " "Processing ended: Fri Oct 24 15:19:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761329944318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761329944318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761329944318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761329944318 ""}
