Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbcd649b9d934b8580d1380bbcc349e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ARCHITECTURE_tb_behav xil_defaultlib.ARCHITECTURE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port clk [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:19]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port mem_out [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:20]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 4 for port ar_out [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:21]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port T [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:22]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port counters [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:23]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 8 for port out_mux [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:24]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port in_mux [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:25]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port X [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v:26]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port timing_signals [C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ARCHITECTURE.v:129]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ARCHITECTURE.v" Line 3. Module ARCHITECTURE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/BUS_SELECTION.v" Line 1. Module BUS_SELECTION doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/INSTRUCTION_REGISTER.v" Line 1. Module REG_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/INSTRUCTION_REGISTER.v" Line 1. Module REG_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/INSTRUCTION_REGISTER.v" Line 1. Module REG_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/CONTROLER.v" Line 1. Module CONTROLER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/DECODER3_8.v" Line 1. Module Decoder3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/AR_DESIGN.v" Line 1. Module AR_DISGN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/DR_DESIGN.v" Line 1. Module DR_DESIGN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/AC_DESIGN.v" Line 1. Module AC_DESIGN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/BUS_DESIGN.v" Line 1. Module BUS_DESIGN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ENCODER8_3.v" Line 1. Module Encoder8_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/DECODER.v" Line 1. Module DECODER doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BUS_SELECTION
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.REG_4
Compiling module xil_defaultlib.REG_8
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Decoder3_8
Compiling module xil_defaultlib.AR_DISGN
Compiling module xil_defaultlib.PC_DESIGN
Compiling module xil_defaultlib.DR_DESIGN
Compiling module xil_defaultlib.AC_DESIGN
Compiling module xil_defaultlib.IR_DESIGN
Compiling module xil_defaultlib.MEMORY_DESIGN
Compiling module xil_defaultlib.SC_DESIGN
Compiling module xil_defaultlib.BUS_DESIGN
Compiling module xil_defaultlib.CONTROLER
Compiling module xil_defaultlib.Encoder8_3
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.ARCHITECTURE
Compiling module xil_defaultlib.ARCHITECTURE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ARCHITECTURE_tb_behav
