INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/z434/OneDrive/Documents/Vivado Projects/COMPE470L/Lab_4_REAL/LAB_4_REAL/LAB_4_REAL.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/z434/OneDrive/Documents/Vivado Projects/COMPE470L/Lab_4_REAL/LAB_4_REAL/LAB_4_REAL.srcs/sim_1/new/DATA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_TB
