library IEEE;
use IEEE.std_logic_1164.all;

entity full_adder_tb is
end entity;

architecture tb of full_adder_tb is

component full_adder is
Port ( FA, FB, FC : in STD_LOGIC;
FS, FCA : out STD_LOGIC);
end component;

signal FA, FB, FC, FS, FCA : STD_LOGIC;

begin

uut : full_adder port map(
FA =>FA, FB =>FB,
FC => FC, FS => FS, FCA => FCA);

stim : process 
begin

FA <= '0';
FB <= '0';
FC <= '0';
wait for 10 ns;
assert ((FS = '0') and (FCA = '0'))
report "test failed for input combination 000" severity error;

FA <= '0';
FB <= '0';
FC <= '1';
wait for 10 ns;
assert ((FS = '1') and (FCA = '0'))
report "test failed for input combination 001" severity error;

FA <= '0';
FB <= '1';
FC <= '0';
wait for 10 ns;
assert ((FS = '1') and (FCA = '0'))
report "test failed for input combination 010" severity error;

FA <= '0';
FB <= '1';
FC <= '1';
wait for 10 ns;
assert ((FS = '0') and (FCA = '1'))
report "test failed for input combination 011" severity error;

FA <= '1';
FB <= '0';
FC <= '0';
wait for 10 ns;
assert ((FS = '1') and (FCA = '0'))
report "test failed for input combination 100" severity error;

FA <= '1';
FB <= '0';
FC <= '1';
wait for 10 ns;
assert ((FS = '0') and (FCA = '1'))
report "test failed for input combination 101" severity error;

FA <= '1';
FB <= '1';
FC <= '0';
wait for 10 ns;
assert ((FS = '0') and (FCA = '1'))
report "test failed for input combination 110" severity error;

FA <= '1';
FB <= '1';
FC <= '1';
wait for 10 ns;
assert ((FS = '1') and (FCA = '1'))
report "test failed for input combination 111" severity error;
wait;

end process;
end tb;