#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  4 14:12:12 2020
# Process ID: 9184
# Current directory: C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18076 C:\Users\Zach\Desktop\Work\School\Digital Electronics\VHDL Stuff\project_3\project_3b\project_3b.xpr
# Log file: C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/vivado.log
# Journal file: C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 750.324 ; gain = 106.316
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739868A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2044.535 ; gain = 1234.387
set_property PROGRAM.FILE {C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.runs/impl_1/top_displayASCII.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.runs/impl_1/top_displayASCII.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_displayASCII' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_displayASCII_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.sim/sim_1/behav/xsim'
"xelab -wto 56a9ec15fb5843e1a1d9645a9afaa4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_displayASCII_behav xil_defaultlib.tb_top_displayASCII -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 56a9ec15fb5843e1a1d9645a9afaa4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_displayASCII_behav xil_defaultlib.tb_top_displayASCII -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zach/Desktop/Work/School/Digital Electronics/VHDL Stuff/project_3/project_3b/project_3b.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_displayASCII_behav -key {Behavioral:sim_1:Functional:tb_top_displayASCII} -tclbatch {tb_top_displayASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top_displayASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_displayASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2110.918 ; gain = 20.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 14:16:26 2020...
