(S (NP (DT A) (NML (NN time) (HYPH -) (NN domain)) (NML (ADJP (NN analog) (HYPH -) (VBN weighted)) (HYPH -) (NN sum)) (NN calculation)) (NP (NN model) (ADJP (VBN based) (PP (IN on) (NP (DT a) (NN pulse) (HYPH -) (NN width) (NN modulation) (PRN (-LRB- -LRB-) (NP (NN PWM)) (-RRB- -RRB-))))) (NN approach)) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (NP (DT The) (VBN proposed) (NN calculation) (NN model)) (VP (MD can) (VP (VB be) (VP (VBN applied) (PP (IN to) (NP (NP (DT any) (NNS types)) (PP (IN of) (NP (NP (NN network) (NN structure)) (PP (VBG including) (NP (JJ multi-layer) (JJ feedforward) (NNS networks)))))))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VBP propose) (NP (ADJP (RB very) (JJ large) (HYPH -) (NN scale)) (ADJP (VBN integrated) (PRN (-LRB- -LRB-) (NP (NNP VLSI)) (-RRB- -RRB-))) (NNS circuits)) (S (VP (TO to) (VP (VB implement) (NP (DT the) (VBN proposed) (NN model)))))) (. .))
(S (PP (IN Unlike) (NP (NP (DT the) (JJ conventional) (NN analog) (NN voltage)) (CC or) (NP (NP (JJ current) (NN mode) (NNS circuits)) (VP (VBN used) (PP (IN in) (NP (NML (NN computing) (HYPH -) (IN in) (HYPH -) (NN memory)) (NNS circuits))))))) (, ,) (NP (PRP$ our) (NML (NN time) (HYPH -) (NN domain)) (NN analog) (NNS circuits)) (VP (VBP use) (NP (NP (JJ transient) (NN operation)) (PP (IN in) (NP (NML (NN charging) (HYPH /) (NN discharging)) (NNS processes)))) (PP (IN to) (NP (NNS capacitors)))) (. .))
(S (SBAR (IN Since) (S (NP (DT the) (NNS circuits)) (VP (MD can) (VP (VB be) (VP (VBN designed) (PP (IN without) (NP (JJ operational) (NNS amplifiers)))))))) (, ,) (NP (PRP they)) (VP (MD can) (VP (VB be) (VP (VBN operated) (PP (IN with) (NP (ADJP (RB extremely) (JJ low)) (NN power) (NN consumption)))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (PRP they)) (VP (VBP have) (S (VP (TO to) (VP (VB use) (NP (NML (ADJP (RB very) (JJ high)) (HYPH -) (NN resistance)) (NNS devices)) (, ,) (PP (IN on) (NP (NP (DT the) (NN order)) (PP (IN of) (NP (NN giga) (HYPH -) (NNS ohms))))))))) (. .))
(S (NP (PRP We)) (VP (VBD designed) (NP (DT a) (NNP CMOS) (NNP VLSI) (NN chip)) (S (VP (TO to) (VP (VB verify) (NP (NML (JJ weighted) (HYPH -) (NN sum)) (NN operation)) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (VBN proposed) (NN model)) (PP (IN with) (NP (NP (JJ binary) (NNS weights)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ realizes) (NP (DT the) (NNP BinaryConnect) (NN model)))))))))))))) (. .))
(S (PP (IN In) (NP (DT the) (NN chip))) (, ,) (NP (NML (NML (NML (NN memory) (NNS cells)) (PP (IN of) (NP (NN static)))) (HYPH -) (NML (JJ random) (HYPH -) (NN access))) (NN memory) (PRN (-LRB- -LRB-) (NP (NN SRAM)) (-RRB- -RRB-))) (VP (VBP are) (VP (VBN used) (PP (IN for) (NP (JJ synaptic) (NN connection) (NNS weights))))) (. .))
(S (NP (NML (JJ High) (HYPH -) (NN resistance)) (NN operation)) (VP (VBD was) (VP (VBN realized) (PP (IN by) (S (VP (VBG using) (NP (NP (DT the) (JJ subthreshold) (NN operation) (NN region)) (PP (IN of) (NP (NNP MOS) (NNS transistors)))) (PP (IN unlike) (NP (DT the) (JJ ordinary) (NML (NN computing) (HYPH -) (IN in) (HYPH -) (NN memory)) (NNS circuits)))))))) (. .))
(S (NP (DT The) (NN chip)) (VP (VBD was) (VP (VBN designed) (CC and) (VBN fabricated) (S (VP (VBG using) (NP (DT a) (NML (CD 250) (HYPH -) (NN nm)) (NN fabrication) (NN technology)))))) (. .))
(S (NP (NN Measurement) (NNS results)) (VP (VBD showed) (SBAR (IN that) (S (NP (NP (NN energy) (NN efficiency)) (PP (IN for) (NP (DT the) (JJ weighted) (HYPH -) (NN sum) (NN calculation)))) (VP (VBD was) (NP (NP (QP (CD 300) (SYM ~)) (NN TOPS)) (PP (SYM /) (NP (NN W)))) (PRN (-LRB- -LRB-) (NP (NP (NNP Tera) (HYPH -) (NNP Operations) (NNP Per) (NNP Second)) (PP (IN per) (NP (NNP Watt)))) (-RRB- -RRB-)) (, ,) (SBAR (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (ADJP (NP (NP (QP (JJR more) (IN than) (CD one)) (NN order)) (PP (IN of) (NP (NN magnitude)))) (JJR higher)) (PP (IN than) (NP (NP (DT that)) (PP (IN in) (NP (ADJP (NN state) (HYPH -) (IN of) (HYPH -) (DT the) (HYPH -) (NN art)) (JJ digital) (NN AI) (NNS processors))))))))) (, ,) (RB even) (SBAR (IN though) (S (NP (NP (DT the) (JJ minimum) (NN width)) (PP (IN of) (NP (NP (NN interconnection)) (VP (VBN used) (PP (IN in) (NP (DT this) (NN chip))))))) (VP (VBD was) (ADJP (ADJP (NP (QP (JJ several) (NNS times))) (JJR larger)) (PP (IN than) (NP (NP (DT that)) (PP (IN in) (NP (JJ such) (JJ digital) (NNS processors)))))))))))))) (. .))
(S (SBAR (IN If) (S (NP (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NNP VLSI) (NN technology)) (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (VB implement) (NP (DT the) (VBN proposed) (NN model))))))))) (, ,) (NP (NP (DT an) (NN energy) (NN efficiency)) (PP (IN of) (NP (NP (QP (JJR more) (IN than) (CD 1,000)) (SYM ~) (NN TOPS)) (PP (SYM /) (NP (NN W)))))) (VP (MD will) (VP (VB be) (ADJP (JJ possible)))) (. .))
(S (PP (IN For) (NP (JJ practical) (NNS applications))) (, ,) (NP (NP (NN development)) (PP (IN of) (NP (NP (VBG emerging) (NN analog) (NN memory) (NNS devices)) (PP (JJ such) (IN as) (NP (NP (JJ ferroelectric-gate) (NN field) (NN effect) (NNS transistors)) (-LRB- -LRB-) (NP (NNS FeFETs)) (-RRB- -RRB-)))))) (VP (VBZ is) (ADJP (JJ necessary))) (. .))
