Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: bombjack_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bombjack_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bombjack_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : bombjack_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\repos\a35\bombjack\source\multiboot.v" into library work
Parsing module <multiboot>.
Parsing module <multiboot_spartan6>.
Analyzing Verilog file "F:\repos\a35\bombjack\source\modulo_top_a35t.v" into library work
Parsing module <bombjack_top>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\T80\T80_Pack.vhd" into library work
Parsing package <T80_Pack>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\T80\T80_RegX.vhd" into library work
Parsing entity <T80_Reg>.
Parsing architecture <rtl> of entity <t80_reg>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\T80\T80_MCode.vhd" into library work
Parsing entity <T80_MCode>.
Parsing architecture <rtl> of entity <t80_mcode>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\T80\T80_ALU.vhd" into library work
Parsing entity <T80_ALU>.
Parsing architecture <rtl> of entity <t80_alu>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\T80\T80.vhd" into library work
Parsing entity <T80>.
Parsing architecture <rtl> of entity <t80>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd" into library work
Parsing entity <YM2149>.
Parsing architecture <RTL> of entity <ym2149>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\T80\T80sed.vhd" into library work
Parsing entity <T80sed>.
Parsing architecture <RTL> of entity <t80sed>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\sprite_buff.vhd" into library work
Parsing entity <sprite_buff>.
Parsing architecture <RTL> of entity <sprite_buff>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_3H.vhd" into library work
Parsing entity <ROM_3H>.
Parsing architecture <RTL> of entity <rom_3h>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1R.vhd" into library work
Parsing entity <ROM_1R>.
Parsing architecture <RTL> of entity <rom_1r>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1N.vhd" into library work
Parsing entity <ROM_1N>.
Parsing architecture <RTL> of entity <rom_1n>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1M.vhd" into library work
Parsing entity <ROM_1M>.
Parsing architecture <RTL> of entity <rom_1m>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1L.vhd" into library work
Parsing entity <ROM_1L>.
Parsing architecture <RTL> of entity <rom_1l>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1J.vhd" into library work
Parsing entity <ROM_1J>.
Parsing architecture <RTL> of entity <rom_1j>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\scan_converter.vhd" into library work
Parsing entity <VGA_SCANCONV>.
Parsing architecture <RTL> of entity <vga_scanconv>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8R.vhd" into library work
Parsing entity <ROM_8R>.
Parsing architecture <RTL> of entity <rom_8r>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8N.vhd" into library work
Parsing entity <ROM_8N>.
Parsing architecture <RTL> of entity <rom_8n>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8L.vhd" into library work
Parsing entity <ROM_8L>.
Parsing architecture <RTL> of entity <rom_8l>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8K.vhd" into library work
Parsing entity <ROM_8K>.
Parsing architecture <RTL> of entity <rom_8k>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8H.vhd" into library work
Parsing entity <ROM_8H>.
Parsing architecture <RTL> of entity <rom_8h>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8E.vhd" into library work
Parsing entity <ROM_8E>.
Parsing architecture <RTL> of entity <rom_8e>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_7M.vhd" into library work
Parsing entity <ROM_7M>.
Parsing architecture <RTL> of entity <rom_7m>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_7L.vhd" into library work
Parsing entity <ROM_7L>.
Parsing architecture <RTL> of entity <rom_7l>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_7J.vhd" into library work
Parsing entity <ROM_7J>.
Parsing architecture <RTL> of entity <rom_7j>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\roms\ROM_4P.vhd" into library work
Parsing entity <ROM_4P>.
Parsing architecture <RTL> of entity <rom_4p>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\prog_roms_ramb.vhd" into library work
Parsing entity <PROG_ROMS>.
Parsing architecture <RTL> of entity <prog_roms>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p9_audio_cpu.vhd" into library work
Parsing entity <audio>.
Parsing architecture <RTL> of entity <audio>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p8_palette.vhd" into library work
Parsing entity <palette>.
Parsing architecture <RTL> of entity <palette>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p7_bgnd_tiles.vhd" into library work
Parsing entity <bgnd_tiles>.
Parsing architecture <RTL> of entity <bgnd_tiles>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p6_char_gen.vhd" into library work
Parsing entity <char_gen>.
Parsing architecture <RTL> of entity <char_gen>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p5_overlay.vhd" into library work
Parsing entity <sprite_position>.
Parsing architecture <RTL> of entity <sprite_position>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p4_sprites.vhd" into library work
Parsing entity <sprite_gen>.
Parsing architecture <RTL> of entity <sprite_gen>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p3_timing.vhd" into library work
Parsing entity <timing>.
Parsing architecture <RTL> of entity <timing>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p2_switches.vhd" into library work
Parsing entity <switches>.
Parsing architecture <RTL> of entity <switches>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\p10_psgs.vhd" into library work
Parsing entity <psgs>.
Parsing architecture <RTL> of entity <psgs>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\keyb\ps2_intf.vhd" into library work
Parsing entity <ps2_intf>.
Parsing architecture <ps2_intf_arch> of entity <ps2_intf>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\debounce.vhd" into library work
Parsing entity <DEBOUNCE>.
Parsing architecture <RTL> of entity <debounce>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\dac.vhd" into library work
Parsing entity <dac>.
Parsing architecture <rtl> of entity <dac>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\keyb\keyboard.vhd" into library work
Parsing entity <keyboard>.
Parsing architecture <rtl> of entity <keyboard>.
Parsing VHDL file "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" into library work
Parsing entity <BOMBJACK>.
Parsing architecture <RTL> of entity <bombjack>.
WARNING:HDLCompiler:701 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" Line 320: Partially associated formal o_video cannot have actual OPEN

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bombjack_top>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" Line 43: Assignment to clk48 ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=20,CLKFBOUT_MULT=12,CLKOUT0_DIVIDE=50,CLKOUT1_DIVIDE=75,CLKOUT2_DIVIDE=12.5,COMPENSATION="INTERNAL")>.
WARNING:HDLCompiler:413 - "N:/P.20131013/rtf/devlib/verilog/src/iSE/unisim_comp.v" Line 28960: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1843 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" Line 51: Possible conversion of parameter value of CLKOUT2_DIVIDE to fit the type of formal
Going to vhdl side to elaborate module bombjack

Elaborating entity <BOMBJACK> (architecture <RTL>) from library <work>.

Elaborating entity <VGA_SCANCONV> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" Line 338: Assignment to o_cmpblk_n ignored, since the identifier is never used

Elaborating entity <PROG_ROMS> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_1J> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_1L> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_1M> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_1N> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_1R> (architecture <RTL>) from library <work>.

Elaborating entity <T80sed> (architecture <RTL>) from library <work>.

Elaborating entity <T80> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_MCode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_ALU> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_Reg> (architecture <rtl>) from library <work>.

Elaborating entity <switches> (architecture <RTL>) from library <work>.

Elaborating entity <timing> (architecture <RTL>) from library <work>.

Elaborating entity <sprite_gen> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_7J> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_7L> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_7M> (architecture <RTL>) from library <work>.

Elaborating entity <sprite_position> (architecture <RTL>) from library <work>.

Elaborating entity <sprite_buff> (architecture <RTL>) from library <work>.

Elaborating entity <char_gen> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_8K> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_8H> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_8E> (architecture <RTL>) from library <work>.

Elaborating entity <bgnd_tiles> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_4P> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_8R> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_8N> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_8L> (architecture <RTL>) from library <work>.

Elaborating entity <palette> (architecture <RTL>) from library <work>.

Elaborating entity <audio> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_3H> (architecture <RTL>) from library <work>.

Elaborating entity <psgs> (architecture <RTL>) from library <work>.

Elaborating entity <YM2149> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd" Line 226. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd" Line 264. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd" Line 503. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd" Line 667. Case statement is complete. others clause is never selected

Elaborating entity <dac> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DEBOUNCE> (architecture <RTL>) with generics from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" Line 165: Size mismatch in connection of port <O_VIDEO_R>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" Line 166: Size mismatch in connection of port <O_VIDEO_G>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" Line 167: Size mismatch in connection of port <O_VIDEO_B>. Formal port size is 4-bit while actual signal size is 3-bit.
Going to vhdl side to elaborate module keyboard

Elaborating entity <keyboard> (architecture <rtl>) from library <work>.

Elaborating entity <ps2_intf> (architecture <ps2_intf_arch>) with generics from library <work>.
Back to verilog to continue elaboration

Elaborating module <multiboot>.
WARNING:HDLCompiler:872 - "F:\repos\a35\bombjack\source\multiboot.v" Line 6: Using initial value of spi_addr since it is never assigned
WARNING:HDLCompiler:1016 - "F:\repos\a35\bombjack\source\multiboot.v" Line 38: Port BUSY is not connected to this instance

Elaborating module <multiboot_spartan6>.

Elaborating module <ICAP_SPARTAN6>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bombjack_top>.
    Related source file is "F:\repos\a35\bombjack\source\modulo_top_a35t.v".
WARNING:Xst:647 - Input <sram_data<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" line 161: Output port <JOYSTICK_A_GND> of the instance <pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\modulo_top_a35t.v" line 161: Output port <JOYSTICK_B_GND> of the instance <pm> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pm_reset>.
    Found 8-bit register for signal <delay_count>.
    Found 1-bit register for signal <JOY_LOAD>.
    Found 5-bit register for signal <joy_count>.
    Found 1-bit register for signal <joystick1<11>>.
    Found 1-bit register for signal <joy1<9>>.
    Found 1-bit register for signal <joy1<8>>.
    Found 1-bit register for signal <joy1<5>>.
    Found 1-bit register for signal <joy1<4>>.
    Found 1-bit register for signal <joy1<3>>.
    Found 1-bit register for signal <joy1<2>>.
    Found 1-bit register for signal <joy1<1>>.
    Found 1-bit register for signal <joy1<0>>.
    Found 1-bit register for signal <joystick2<11>>.
    Found 1-bit register for signal <joy2<9>>.
    Found 1-bit register for signal <joy2<8>>.
    Found 1-bit register for signal <joy2<5>>.
    Found 1-bit register for signal <joy2<4>>.
    Found 1-bit register for signal <joy2<3>>.
    Found 1-bit register for signal <joy2<2>>.
    Found 1-bit register for signal <joy2<1>>.
    Found 1-bit register for signal <joy2<0>>.
    Found 8-bit adder for signal <delay_count[7]_GND_1_o_add_0_OUT> created at line 80.
    Found 5-bit adder for signal <joy_count[4]_GND_1_o_add_9_OUT> created at line 127.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <bombjack_top> synthesized.

Synthesizing Unit <BOMBJACK>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd".
WARNING:Xst:647 - Input <I_TABLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanSW<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanSW<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scandblctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <resetKey> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 292: Output port <O_CMPBLK_N> of the instance <scan_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 527: Output port <M1_n> of the instance <cpu_3K> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 527: Output port <IORQ_n> of the instance <cpu_3K> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 527: Output port <HALT_n> of the instance <cpu_3K> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 527: Output port <BUSAK_n> of the instance <cpu_3K> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 579: Output port <O_SLOAD> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 579: Output port <O_CMPBLK> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\bombjack.vhd" line 579: Output port <O_TVSYNC_n> of the instance <p3> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_nmi_n>.
    Found 1-bit register for signal <clk_6M_en>.
    Found 4-bit register for signal <wd_ctr>.
    Found 1-bit register for signal <s_7P5>.
    Found 1-bit register for signal <s_vblank_t1>.
    Found 1-bit register for signal <s_wait>.
    Found 1-bit register for signal <s_7P9>.
    Found 8-bit register for signal <I_P1>.
    Found 8-bit register for signal <I_P2>.
    Found 8-bit register for signal <I_SYS>.
    Found 8-bit register for signal <I_SW1>.
    Found 8-bit register for signal <I_SW2>.
    Found 4-bit adder for signal <wd_ctr[3]_GND_10_o_add_18_OUT> created at line 385.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <BOMBJACK> synthesized.

Synthesizing Unit <VGA_SCANCONV>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\scan_converter.vhd".
        cstart = 56
        clength = 256
        hA = 41
        hB = 46
        hC = 41
        hD = 256
        vB = 2
        vC = 22
        vD = 224
        hpad = 0
        vpad = 0
    Found 10-bit register for signal <hcnti>.
    Found 10-bit register for signal <hpos_i>.
    Found 1-bit register for signal <ivsync_last_x4>.
    Found 1-bit register for signal <p_out_ctrs.trigger>.
    Found 10-bit register for signal <hcnt>.
    Found 10-bit register for signal <vcnt>.
    Found 1-bit register for signal <O_HSYNC>.
    Found 1-bit register for signal <O_VSYNC>.
    Found 10-bit register for signal <hpos_o>.
    Found 1-bit register for signal <O_CMPBLK_N>.
    Found 1-bit register for signal <ihsync_last>.
    Found 10-bit adder for signal <hcnti[9]_GND_11_o_add_0_OUT> created at line 144.
    Found 10-bit adder for signal <hpos_i[9]_GND_11_o_add_6_OUT> created at line 157.
    Found 10-bit adder for signal <hcnt[9]_GND_11_o_add_10_OUT> created at line 176.
    Found 10-bit adder for signal <vcnt[9]_GND_11_o_add_12_OUT> created at line 179.
    Found 10-bit adder for signal <hpos_o[9]_GND_11_o_add_27_OUT> created at line 214.
    Found 10-bit comparator greater for signal <hcnti[9]_GND_11_o_LessThan_5_o> created at line 154
    Found 10-bit comparator lessequal for signal <n0011> created at line 154
    Found 10-bit comparator lessequal for signal <hcnt[9]_GND_11_o_LessThan_22_o> created at line 189
    Found 10-bit comparator lessequal for signal <vcnt[9]_GND_11_o_LessThan_23_o> created at line 201
    Found 10-bit comparator lessequal for signal <n0046> created at line 225
    Found 10-bit comparator greater for signal <hcnt[9]_GND_11_o_LessThan_32_o> created at line 225
    Found 10-bit comparator greater for signal <GND_11_o_vcnt[9]_LessThan_33_o> created at line 225
    Found 10-bit comparator lessequal for signal <n0050> created at line 225
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <VGA_SCANCONV> synthesized.

Synthesizing Unit <PROG_ROMS>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\prog_roms_ramb.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <PROG_ROMS> synthesized.

Synthesizing Unit <ROM_1J>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1J.vhd".
    Summary:
	no macro.
Unit <ROM_1J> synthesized.

Synthesizing Unit <ROM_1L>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1L.vhd".
    Summary:
	no macro.
Unit <ROM_1L> synthesized.

Synthesizing Unit <ROM_1M>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1M.vhd".
    Summary:
	no macro.
Unit <ROM_1M> synthesized.

Synthesizing Unit <ROM_1N>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1N.vhd".
    Summary:
	no macro.
Unit <ROM_1N> synthesized.

Synthesizing Unit <ROM_1R>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_1R.vhd".
    Summary:
	no macro.
Unit <ROM_1R> synthesized.

Synthesizing Unit <T80sed>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\T80\T80sed.vhd".
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\T80\T80sed.vhd" line 110: Output port <IntE> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\T80\T80sed.vhd" line 110: Output port <Stop> of the instance <u0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WR_n>.
    Found 1-bit register for signal <IORQ_n>.
    Found 1-bit register for signal <MREQ_n>.
    Found 1-bit register for signal <RD_n>.
    Found 8-bit register for signal <DI_Reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <T80sed> synthesized.

Synthesizing Unit <T80>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\T80\T80.vhd".
        Mode = 0
        IOWait = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 1-bit register for signal <RFSH_n>.
    Found 1-bit register for signal <M1_n>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <BusReq_s>.
    Found 1-bit register for signal <INT_s>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <OldNMI_n>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <BusAck>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 8-bit register for signal <ACC>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <TmpAddr>.
    Found 16-bit register for signal <PC>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <MCycles>.
    Found 3-bit register for signal <TState>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 3-bit register for signal <MCycle>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 7-bit adder for signal <R[6]_GND_123_o_add_15_OUT> created at line 1241.
    Found 16-bit adder for signal <TmpAddr[15]_GND_123_o_add_46_OUT> created at line 1241.
    Found 16-bit adder for signal <PC[15]_DI_Reg[7]_add_69_OUT> created at line 572.
    Found 16-bit adder for signal <PC[15]_GND_123_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusC[15]_DI_Reg[7]_add_81_OUT> created at line 585.
    Found 16-bit adder for signal <SP[15]_GND_123_o_add_88_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusA[15]_GND_123_o_add_215_OUT> created at line 1253.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_123_o_add_268_OUT> created at line 1241.
    Found 3-bit adder for signal <MCycle[2]_GND_123_o_add_273_OUT> created at line 1241.
    Found 3-bit adder for signal <TState[2]_GND_123_o_add_281_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_123_o_GND_123_o_sub_74_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_123_o_GND_123_o_sub_88_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <RegBusA[15]_GND_123_o_sub_217_OUT<15:0>> created at line 1320.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_PC[15]_wide_mux_48_OUT> created at line 492.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_110_OUT> created at line 621.
    Found 8-bit 11-to-1 multiplexer for signal <Set_BusB_To[3]_X_20_o_wide_mux_243_OUT> created at line 867.
    Found 8-bit 3-to-1 multiplexer for signal <_n1669> created at line 621.
    Found 3-bit comparator equal for signal <T_Res> created at line 352
    Found 3-bit comparator equal for signal <MCycles[2]_MCycle[2]_equal_270_o> created at line 1051
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 219 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 259 Multiplexer(s).
Unit <T80> synthesized.

Synthesizing Unit <T80_MCode>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\T80\T80_MCode.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_192_o> created at line 180.
    Found 4-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_507_OUT> created at line 258.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusA_To> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Reg> created at line 258.
    Found 3-bit 3-to-1 multiplexer for signal <MCycles> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_512_o> created at line 258.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_513_OUT> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <Write> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Acc> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <LDZ> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <LDW> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_WZ> created at line 258.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_519_OUT> created at line 258.
    Found 4-bit 3-to-1 multiplexer for signal <IncDec_16> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <Save_ALU> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <PreserveC> created at line 258.
    Found 4-bit 3-to-1 multiplexer for signal <ALU_Op> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <Jump> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_535_o> created at line 258.
    Found 1-bit 3-to-1 multiplexer for signal <IORQ> created at line 258.
    Summary:
	inferred 403 Multiplexer(s).
Unit <T80_MCode> synthesized.

Synthesizing Unit <T80_ALU>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\T80\T80_ALU.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 6-bit adder for signal <n0124> created at line 116.
    Found 5-bit adder for signal <n0123> created at line 116.
    Found 3-bit adder for signal <n0122> created at line 116.
    Found 9-bit adder for signal <GND_125_o_GND_125_o_add_21_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_125_o_GND_125_o_add_24_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_125_o_GND_125_o_sub_29_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_125_o_GND_125_o_sub_32_OUT<8:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_125_o_wide_mux_42_OUT> created at line 309.
    Found 5-bit comparator greater for signal <GND_125_o_GND_125_o_LessThan_24_o> created at line 235
    Found 4-bit comparator greater for signal <PWR_29_o_BusA[3]_LessThan_27_o> created at line 240
    Found 4-bit comparator greater for signal <GND_125_o_BusA[3]_LessThan_28_o> created at line 241
    Found 8-bit comparator greater for signal <PWR_29_o_BusA[7]_LessThan_31_o> created at line 246
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <T80_ALU> synthesized.

Synthesizing Unit <T80_Reg>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\T80\T80_RegX.vhd".
    Summary:
	no macro.
Unit <T80_Reg> synthesized.

Synthesizing Unit <switches>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p2_switches.vhd".
    Found 1-bit register for signal <O_NMION>.
    Found 1-bit register for signal <O_FLIP>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <switches> synthesized.

Synthesizing Unit <timing>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p3_timing.vhd".
    Found 1-bit register for signal <s_hsync_n>.
    Found 1-bit register for signal <O_HBL>.
    Found 1-bit register for signal <s_256H_n_t1>.
    Found 9-bit register for signal <vcount>.
    Found 1-bit register for signal <s_16H_t1>.
    Found 1-bit register for signal <s_8V_t1>.
    Found 1-bit register for signal <s_vblank_n>.
    Found 1-bit register for signal <s_SL1_n_t1>.
    Found 1-bit register for signal <s_SL2_n_t1>.
    Found 1-bit register for signal <s_SL1_n_t0>.
    Found 1-bit register for signal <s_SL2_n_t0>.
    Found 1-bit register for signal <s_MDL_n_t1>.
    Found 1-bit register for signal <s_CDL_n_t1>.
    Found 1-bit register for signal <s_VPL_n_t1>.
    Found 1-bit register for signal <s_MDL_n_t0>.
    Found 1-bit register for signal <s_CDL_n_t0>.
    Found 1-bit register for signal <s_VPL_n_t0>.
    Found 1-bit register for signal <O_1V_r>.
    Found 1-bit register for signal <O_1V_n_r>.
    Found 1-bit register for signal <O_256H_r>.
    Found 1-bit register for signal <O_CMPBLK_n_r>.
    Found 1-bit register for signal <s_2H_t1>.
    Found 4-bit register for signal <s_9a01>.
    Found 4-bit register for signal <s_9a00>.
    Found 9-bit register for signal <hcount>.
    Found 9-bit adder for signal <hcount[8]_GND_194_o_add_1_OUT> created at line 153.
    Found 9-bit adder for signal <vcount[8]_GND_194_o_add_6_OUT> created at line 169.
    Found 4-bit comparator lessequal for signal <s_9a01[3]_hcount[8]_LessThan_11_o> created at line 362
    Found 4-bit comparator lessequal for signal <s_9a00[3]_hcount[8]_LessThan_12_o> created at line 365
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <timing> synthesized.

Synthesizing Unit <sprite_gen>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p4_sprites.vhd".
    Found 8-bit register for signal <s_6F_bus>.
    Found 8-bit register for signal <s_6E_bus>.
    Found 1-bit register for signal <s_mhflip>.
    Found 4-bit register for signal <O_MC>.
    Found 8-bit register for signal <s_shifter_6J_5J>.
    Found 8-bit register for signal <s_shifter_6K_5K>.
    Found 8-bit register for signal <s_shifter_6L_5L>.
    Found 8-bit register for signal <s_5H_bus>.
    Found 8-bit adder for signal <s_3EF_data[7]_I_5EF_BUS[7]_add_2_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <sprite_gen> synthesized.

Synthesizing Unit <ROM_7J>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_7J.vhd".
    Summary:
	no macro.
Unit <ROM_7J> synthesized.

Synthesizing Unit <ROM_7L>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_7L.vhd".
    Summary:
	no macro.
Unit <ROM_7L> synthesized.

Synthesizing Unit <ROM_7M>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_7M.vhd".
    Summary:
	no macro.
Unit <ROM_7M> synthesized.

Synthesizing Unit <sprite_position>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p5_overlay.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <sprite_position> synthesized.

Synthesizing Unit <sprite_buff>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\sprite_buff.vhd".
    Found 8-bit register for signal <s_m>.
    Found 8-bit register for signal <s_6X_count>.
    Found 8-bit adder for signal <s_6X_count[7]_GND_249_o_add_6_OUT> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <sprite_buff> synthesized.

Synthesizing Unit <char_gen>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p6_char_gen.vhd".
    Found 8-bit register for signal <s_4L_bus>.
    Found 1-bit register for signal <s_4M12>.
    Found 4-bit register for signal <O_SC>.
    Found 8-bit register for signal <s_shifter_7J_7K>.
    Found 8-bit register for signal <s_shifter_7F_7H>.
    Found 8-bit register for signal <s_shifter_7D_7E>.
    Found 8-bit register for signal <s_5L_bus>.
    Summary:
	inferred  45 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <char_gen> synthesized.

Synthesizing Unit <ROM_8K>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8K.vhd".
    Summary:
	no macro.
Unit <ROM_8K> synthesized.

Synthesizing Unit <ROM_8H>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8H.vhd".
    Summary:
	no macro.
Unit <ROM_8H> synthesized.

Synthesizing Unit <ROM_8E>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8E.vhd".
    Summary:
	no macro.
Unit <ROM_8E> synthesized.

Synthesizing Unit <bgnd_tiles>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p7_bgnd_tiles.vhd".
    Found 8-bit register for signal <s_6S_bus>.
    Found 8-bit register for signal <s_shifter_7R_7S>.
    Found 8-bit register for signal <s_shifter_7N_7P>.
    Found 8-bit register for signal <s_shifter_7L_7M>.
    Found 1-bit register for signal <s_sload_n_t1>.
    Found 1-bit register for signal <s_5S15>.
    Found 4-bit register for signal <O_BC>.
    Found 5-bit register for signal <s_4S_bus>.
    Summary:
	inferred  43 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <bgnd_tiles> synthesized.

Synthesizing Unit <ROM_4P>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_4P.vhd".
    Summary:
	no macro.
Unit <ROM_4P> synthesized.

Synthesizing Unit <ROM_8R>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8R.vhd".
    Summary:
	no macro.
Unit <ROM_8R> synthesized.

Synthesizing Unit <ROM_8N>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8N.vhd".
    Summary:
	no macro.
Unit <ROM_8N> synthesized.

Synthesizing Unit <ROM_8L>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_8L.vhd".
    Summary:
	no macro.
Unit <ROM_8L> synthesized.

Synthesizing Unit <palette>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p8_palette.vhd".
    Found 4-bit register for signal <O_R>.
    Found 4-bit register for signal <O_G>.
    Found 4-bit register for signal <O_B>.
    Found 8-bit register for signal <s_5E_out>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <palette> synthesized.

Synthesizing Unit <audio>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p9_audio_cpu.vhd".
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\p9_audio_cpu.vhd" line 202: Output port <M1_n> of the instance <cpu_34F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\p9_audio_cpu.vhd" line 202: Output port <RFSH_n> of the instance <cpu_34F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\p9_audio_cpu.vhd" line 202: Output port <HALT_n> of the instance <cpu_34F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\repos\a35\bombjack\source\bombjack\p9_audio_cpu.vhd" line 202: Output port <BUSAK_n> of the instance <cpu_34F> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <s_2L_bus>.
    Found 1-bit register for signal <s_2F3_t0>.
    Found 1-bit register for signal <s_b800_wr_n_t1>.
    Found 1-bit register for signal <s_b800_wr_n_t0>.
    Found 1-bit register for signal <s_vsync_n_t1>.
    Found 1-bit register for signal <s_vsync_n_t0>.
    Found 1-bit register for signal <s_2J8_n>.
    Found 1-bit register for signal <s_2F3_t1>.
    Found 1-bit register for signal <s_2J6_n>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <audio> synthesized.

Synthesizing Unit <ROM_3H>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\roms\ROM_3H.vhd".
    Summary:
	no macro.
Unit <ROM_3H> synthesized.

Synthesizing Unit <psgs>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\p10_psgs.vhd".
    Found 10-bit adder for signal <n0048> created at line 162.
    Found 10-bit adder for signal <s_audio_sum> created at line 162.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <psgs> synthesized.

Synthesizing Unit <YM2149>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\ym2149\YM2149_linmix.vhd".
    Found 1-bit register for signal <env_reset>.
    Found 8-bit register for signal <reg<0>>.
    Found 8-bit register for signal <reg<1>>.
    Found 8-bit register for signal <reg<2>>.
    Found 8-bit register for signal <reg<3>>.
    Found 8-bit register for signal <reg<4>>.
    Found 8-bit register for signal <reg<5>>.
    Found 8-bit register for signal <reg<6>>.
    Found 8-bit register for signal <reg<7>>.
    Found 8-bit register for signal <reg<8>>.
    Found 8-bit register for signal <reg<9>>.
    Found 8-bit register for signal <reg<10>>.
    Found 8-bit register for signal <reg<11>>.
    Found 8-bit register for signal <reg<12>>.
    Found 8-bit register for signal <reg<13>>.
    Found 8-bit register for signal <reg<14>>.
    Found 8-bit register for signal <reg<15>>.
    Found 8-bit register for signal <O_AUDIO>.
    Found 8-bit register for signal <addr>.
    Found 1-bit register for signal <ena_div>.
    Found 1-bit register for signal <ena_div_noise>.
    Found 4-bit register for signal <cnt_div>.
    Found 1-bit register for signal <noise_div>.
    Found 5-bit register for signal <noise_gen_cnt>.
    Found 17-bit register for signal <poly17>.
    Found 12-bit register for signal <tone_gen_cnt<1>>.
    Found 12-bit register for signal <tone_gen_cnt<2>>.
    Found 12-bit register for signal <tone_gen_cnt<3>>.
    Found 3-bit register for signal <tone_gen_op>.
    Found 1-bit register for signal <env_ena>.
    Found 16-bit register for signal <env_gen_cnt>.
    Found 5-bit register for signal <env_vol>.
    Found 1-bit register for signal <env_inc>.
    Found 1-bit register for signal <env_hold>.
    Found 8-bit register for signal <dac_amp>.
    Found 10-bit register for signal <audio_mix>.
    Found 8-bit register for signal <audio_final>.
    Found 5-bit adder for signal <noise_gen_cnt[4]_GND_380_o_add_85_OUT> created at line 312.
    Found 12-bit adder for signal <tone_gen_cnt[1][11]_GND_380_o_add_105_OUT> created at line 345.
    Found 12-bit adder for signal <tone_gen_cnt[2][11]_GND_380_o_add_109_OUT> created at line 345.
    Found 12-bit adder for signal <tone_gen_cnt[3][11]_GND_380_o_add_113_OUT> created at line 345.
    Found 16-bit adder for signal <env_gen_cnt[15]_GND_380_o_add_134_OUT> created at line 372.
    Found 5-bit adder for signal <env_vol[4]_GND_380_o_add_146_OUT> created at line 432.
    Found 5-bit adder for signal <env_vol[4]_PWR_64_o_add_147_OUT> created at line 434.
    Found 10-bit adder for signal <audio_mix[9]_GND_380_o_add_168_OUT> created at line 685.
    Found 4-bit subtractor for signal <GND_380_o_GND_380_o_sub_77_OUT<3:0>> created at line 285.
    Found 5-bit subtractor for signal <GND_380_o_GND_380_o_sub_82_OUT<4:0>> created at line 299.
    Found 12-bit subtractor for signal <GND_380_o_GND_380_o_sub_97_OUT<11:0>> created at line 334.
    Found 12-bit subtractor for signal <GND_380_o_GND_380_o_sub_100_OUT<11:0>> created at line 334.
    Found 12-bit subtractor for signal <GND_380_o_GND_380_o_sub_103_OUT<11:0>> created at line 334.
    Found 16-bit subtractor for signal <GND_380_o_GND_380_o_sub_132_OUT<15:0>> created at line 362.
    Found 16x1-bit Read Only RAM for signal <addr[3]_GND_380_o_Mux_24_o>
    Found 128x8-bit Read Only RAM for signal <GND_380_o_PWR_64_o_wide_mux_162_OUT>
    Found 8-bit 16-to-1 multiplexer for signal <addr[3]_reg[15][7]_wide_mux_73_OUT> created at line 237.
    Found 1-bit 4-to-1 multiplexer for signal <tone_ena_l> created at line 483.
    Found 1-bit 4-to-1 multiplexer for signal <noise_ena_l> created at line 483.
    Found 1-bit 4-to-1 multiplexer for signal <tone_src> created at line 483.
    Found 7-bit 4-to-1 multiplexer for signal <chan_vol> created at line 483.
    Found 5-bit comparator greater for signal <n0097> created at line 308
    Found 12-bit comparator lessequal for signal <n0120> created at line 341
    Found 12-bit comparator lessequal for signal <n0128> created at line 341
    Found 12-bit comparator lessequal for signal <n0136> created at line 341
    Found 16-bit comparator lessequal for signal <n0155> created at line 368
    Summary:
	inferred   2 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred 263 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  44 Multiplexer(s).
Unit <YM2149> synthesized.

Synthesizing Unit <dac>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\dac.vhd".
        msbi_g = 7
    Found 10-bit register for signal <sig_in>.
    Found 1-bit register for signal <dac_o>.
    Found 10-bit adder for signal <sig_in[9]_sig_in[9]_add_0_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dac> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\debounce.vhd".
        G_WIDTH = 16
    Found 13-bit register for signal <tick_counter>.
    Found 16-bit register for signal <button>.
    Found 13-bit subtractor for signal <GND_390_o_GND_390_o_sub_1_OUT<12:0>> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <keyboard>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\keyb\keyboard.vhd".
    Found 1-bit register for signal <resetKey>.
    Found 1-bit register for signal <MRESET>.
    Found 1-bit register for signal <CTRL>.
    Found 1-bit register for signal <ALT>.
    Found 21-bit register for signal <scanSW>.
    Found 1-bit register for signal <VIDEO>.
    Found 1-bit register for signal <PAUSE>.
    Found 1-bit register for signal <SCANL>.
    Found 1-bit register for signal <VFREQ>.
    Found 1-bit register for signal <TABLE>.
    Found 1-bit register for signal <release>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <keyboard> synthesized.

Synthesizing Unit <ps2_intf>.
    Related source file is "F:\repos\a35\bombjack\source\bombjack\keyb\ps2_intf.vhd".
        filter_length = 8
    Found 1-bit register for signal <ps2_dat_in>.
    Found 8-bit register for signal <clk_filter>.
    Found 1-bit register for signal <clk_edge>.
    Found 4-bit register for signal <bit_count>.
    Found 9-bit register for signal <shiftreg>.
    Found 1-bit register for signal <parity>.
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <VALID>.
    Found 1-bit register for signal <ps2_clk_in>.
    Found 4-bit adder for signal <bit_count[3]_GND_393_o_add_7_OUT> created at line 1241.
    Found 4-bit comparator greater for signal <bit_count[3]_PWR_84_o_LessThan_7_o> created at line 131
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ps2_intf> synthesized.

Synthesizing Unit <multiboot>.
    Related source file is "F:\repos\a35\bombjack\source\multiboot.v".
    Found 1-bit register for signal <reboot_ff>.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <multiboot> synthesized.

Synthesizing Unit <multiboot_spartan6>.
    Related source file is "F:\repos\a35\bombjack\source\multiboot.v".
        IDLE = 0
        SYNC_H = 1
        SYNC_L = 2
        CWD_H = 3
        CWD_L = 4
        GEN1_H = 5
        GEN1_L = 6
        GEN2_H = 7
        GEN2_L = 8
        GEN3_H = 9
        GEN3_L = 10
        GEN4_H = 11
        GEN4_L = 12
        GEN5_H = 13
        GEN5_L = 14
        NUL_H = 15
        NUL_L = 16
        MOD_H = 17
        MOD_L = 18
        HCO_H = 19
        HCO_L = 20
        RBT_H = 21
        RBT_L = 22
        NOOP_0 = 23
        NOOP_1 = 24
        NOOP_2 = 25
        NOOP_3 = 26
    Register <ff_icap_wr> equivalent to <ff_icap_ce> has been removed
    Found 16-bit register for signal <icapd_r>.
    Found 1-bit register for signal <ff_icap_ce>.
    Found 5-bit register for signal <state>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <multiboot_spartan6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 128x8-bit single-port Read Only RAM                   : 3
 16x1-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 91
 10-bit adder                                          : 11
 12-bit adder                                          : 9
 12-bit subtractor                                     : 9
 13-bit subtractor                                     : 1
 16-bit adder                                          : 11
 16-bit addsub                                         : 4
 16-bit subtractor                                     : 5
 3-bit adder                                           : 6
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
 5-bit adder                                           : 9
 5-bit subtractor                                      : 3
 6-bit adder                                           : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 2
 9-bit adder                                           : 6
 9-bit subtractor                                      : 2
# Registers                                            : 362
 1-bit register                                        : 160
 10-bit register                                       : 9
 12-bit register                                       : 9
 13-bit register                                       : 1
 16-bit register                                       : 15
 17-bit register                                       : 3
 2-bit register                                        : 6
 21-bit register                                       : 1
 3-bit register                                        : 17
 4-bit register                                        : 15
 5-bit register                                        : 12
 8-bit register                                        : 111
 9-bit register                                        : 3
# Comparators                                          : 38
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 5
 12-bit comparator lessequal                           : 9
 16-bit comparator lessequal                           : 3
 3-bit comparator equal                                : 4
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 5
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1730
 1-bit 2-to-1 multiplexer                              : 776
 1-bit 3-to-1 multiplexer                              : 24
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 9
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 85
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 14
 3-bit 2-to-1 multiplexer                              : 250
 3-bit 3-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 317
 4-bit 3-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 3
 8-bit 11-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 186
 8-bit 3-to-1 multiplexer                              : 4
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 12
# Xors                                                 : 57
 1-bit xor2                                            : 43
 1-bit xor8                                            : 10
 8-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <BusReq_s> in Unit <u0> is equivalent to the following FF/Latch, which will be removed : <INT_s> 
INFO:Xst:2261 - The FF/Latch <BusReq_s> in Unit <u0> is equivalent to the following FF/Latch, which will be removed : <INT_s> 
INFO:Xst:2261 - The FF/Latch <I_P1_5> in Unit <pm> is equivalent to the following 5 FFs/Latches, which will be removed : <I_P1_6> <I_P1_7> <I_P2_5> <I_P2_6> <I_P2_7> 
INFO:Xst:2261 - The FF/Latch <I_SYS_4> in Unit <pm> is equivalent to the following 3 FFs/Latches, which will be removed : <I_SYS_5> <I_SYS_6> <I_SYS_7> 
WARNING:Xst:1710 - FF/Latch <I_SYS_4> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_P1_5> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_7> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_6> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_5> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_4> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_3> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_2> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_1> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW1_0> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_7> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_6> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_5> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_4> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_3> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_2> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_1> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <I_SW2_0> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BusReq_s> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BusReq_s> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <scanSW_7> of sequential type is unconnected in block <keyb>.
WARNING:Xst:2677 - Node <PAUSE> of sequential type is unconnected in block <keyb>.
WARNING:Xst:2677 - Node <s_6E_bus_4> of sequential type is unconnected in block <p4>.
WARNING:Xst:2677 - Node <s_6E_bus_5> of sequential type is unconnected in block <p4>.
WARNING:Xst:2677 - Node <s_4L_bus_5> of sequential type is unconnected in block <p6>.
WARNING:Xst:2677 - Node <s_4S_bus_3> of sequential type is unconnected in block <p7>.
WARNING:Xst:2677 - Node <A_15> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <IntE_FF1> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <IntE_FF1> of sequential type is unconnected in block <u0>.
WARNING:Xst:2404 -  FFs/Latches <I_P1<7:5>> (without init value) have a constant value of 0 in block <BOMBJACK>.
WARNING:Xst:2404 -  FFs/Latches <I_P2<7:5>> (without init value) have a constant value of 0 in block <BOMBJACK>.

Synthesizing (advanced) Unit <BOMBJACK>.
The following registers are absorbed into counter <wd_ctr>: 1 register on signal <wd_ctr>.
Unit <BOMBJACK> synthesized (advanced).

Synthesizing (advanced) Unit <DEBOUNCE>.
The following registers are absorbed into counter <tick_counter>: 1 register on signal <tick_counter>.
Unit <DEBOUNCE> synthesized (advanced).

Synthesizing (advanced) Unit <T80>.
The following registers are absorbed into counter <TState>: 1 register on signal <TState>.
Unit <T80> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_SCANCONV>.
The following registers are absorbed into counter <hcnti>: 1 register on signal <hcnti>.
The following registers are absorbed into counter <hpos_i>: 1 register on signal <hpos_i>.
The following registers are absorbed into counter <vcnt>: 1 register on signal <vcnt>.
The following registers are absorbed into counter <hpos_o>: 1 register on signal <hpos_o>.
The following registers are absorbed into counter <hcnt>: 1 register on signal <hcnt>.
Unit <VGA_SCANCONV> synthesized (advanced).

Synthesizing (advanced) Unit <YM2149>.
The following registers are absorbed into accumulator <audio_mix>: 1 register on signal <audio_mix>.
The following registers are absorbed into accumulator <env_vol>: 1 register on signal <env_vol>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
The following registers are absorbed into counter <noise_gen_cnt>: 1 register on signal <noise_gen_cnt>.
The following registers are absorbed into counter <tone_gen_cnt_1>: 1 register on signal <tone_gen_cnt_1>.
The following registers are absorbed into counter <tone_gen_cnt_2>: 1 register on signal <tone_gen_cnt_2>.
The following registers are absorbed into counter <tone_gen_cnt_3>: 1 register on signal <tone_gen_cnt_3>.
The following registers are absorbed into counter <env_gen_cnt>: 1 register on signal <env_gen_cnt>.
INFO:Xst:3230 - The RAM description <Mram_GND_380_o_PWR_64_o_wide_mux_162_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_380_o_chan_vol[6]_mux_161_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_addr[3]_GND_380_o_Mux_24_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <YM2149> synthesized (advanced).

Synthesizing (advanced) Unit <bombjack_top>.
The following registers are absorbed into counter <delay_count>: 1 register on signal <delay_count>.
The following registers are absorbed into counter <joy_count>: 1 register on signal <joy_count>.
Unit <bombjack_top> synthesized (advanced).

Synthesizing (advanced) Unit <dac>.
The following registers are absorbed into accumulator <sig_in>: 1 register on signal <sig_in>.
Unit <dac> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_intf>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <ps2_intf> synthesized (advanced).

Synthesizing (advanced) Unit <sprite_buff>.
The following registers are absorbed into counter <s_6X_count>: 1 register on signal <s_6X_count>.
Unit <sprite_buff> synthesized (advanced).

Synthesizing (advanced) Unit <timing>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
Unit <timing> synthesized (advanced).
WARNING:Xst:2677 - Node <s_6E_bus_4> of sequential type is unconnected in block <sprite_gen>.
WARNING:Xst:2677 - Node <s_6E_bus_5> of sequential type is unconnected in block <sprite_gen>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 128x8-bit single-port distributed Read Only RAM       : 3
 16x1-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 2
 12-bit subtractor                                     : 9
 16-bit adder                                          : 8
 16-bit addsub                                         : 4
 16-bit subtractor                                     : 5
 3-bit adder                                           : 4
 5-bit adder                                           : 2
 5-bit subtractor                                      : 3
 6-bit adder                                           : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 2
# Counters                                             : 34
 10-bit up counter                                     : 5
 12-bit up counter                                     : 9
 13-bit down counter                                   : 1
 16-bit up counter                                     : 3
 3-bit up counter                                      : 2
 4-bit down counter                                    : 3
 4-bit up counter                                      : 2
 5-bit up counter                                      : 4
 8-bit up counter                                      : 3
 9-bit up counter                                      : 2
# Accumulators                                         : 7
 10-bit up accumulator                                 : 4
 5-bit up accumulator                                  : 3
# Registers                                            : 1411
 Flip-Flops                                            : 1411
# Comparators                                          : 38
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 5
 12-bit comparator lessequal                           : 9
 16-bit comparator lessequal                           : 3
 3-bit comparator equal                                : 4
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 5
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1886
 1-bit 16-to-1 multiplexer                             : 24
 1-bit 2-to-1 multiplexer                              : 923
 1-bit 3-to-1 multiplexer                              : 24
 1-bit 4-to-1 multiplexer                              : 30
 1-bit 8-to-1 multiplexer                              : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 85
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 14
 3-bit 2-to-1 multiplexer                              : 246
 3-bit 3-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 314
 4-bit 3-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 11-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 166
 8-bit 3-to-1 multiplexer                              : 4
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 10
# Xors                                                 : 57
 1-bit xor2                                            : 43
 1-bit xor8                                            : 10
 8-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <I_SYS_7> (without init value) has a constant value of 1 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SYS_6> (without init value) has a constant value of 1 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SYS_5> (without init value) has a constant value of 1 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SYS_4> (without init value) has a constant value of 1 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_7> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_6> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_5> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_4> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_3> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_2> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_1> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW2_0> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_7> (without init value) has a constant value of 1 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_6> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_5> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_4> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_3> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_2> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_1> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <I_SW1_0> (without init value) has a constant value of 0 in block <BOMBJACK>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ram_1E in unit BOMBJACK of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ram_1H in unit BOMBJACK of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7J/ROM_7J_3 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7J/ROM_7J_2 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7J/ROM_7J_1 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7J/ROM_7J_0 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7L/ROM_7L_3 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7L/ROM_7L_2 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7L/ROM_7L_1 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7L/ROM_7L_0 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7M/ROM_7M_3 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7M/ROM_7M_2 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7M/ROM_7M_1 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_7M/ROM_7M_0 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance p5/u_even/RAM4X in unit BOMBJACK of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance p5/u_odd/RAM4X in unit BOMBJACK of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8K/ROM_8K_1 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8K/ROM_8K_0 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8H/ROM_8H_1 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8H/ROM_8H_0 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8E/ROM_8E_1 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8E/ROM_8E_0 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_4P/ROM_4P_1 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_4P/ROM_4P_0 in unit BOMBJACK of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8R/ROM_8R_3 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8R/ROM_8R_2 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8R/ROM_8R_1 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8R/ROM_8R_0 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8N/ROM_8N_3 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8N/ROM_8N_2 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8N/ROM_8N_1 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8N/ROM_8N_0 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8L/ROM_8L_3 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8L/ROM_8L_2 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8L/ROM_8L_1 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_8L/ROM_8L_0 in unit BOMBJACK of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u_ram in unit VGA_SCANCONV of type RAMB16_S18_S18 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1J/ROM_1J_3 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1J/ROM_1J_2 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1J/ROM_1J_1 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1J/ROM_1J_0 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1L/ROM_1L_3 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1L/ROM_1L_2 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1L/ROM_1L_1 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1L/ROM_1L_0 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1M/ROM_1M_3 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1M/ROM_1M_2 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1M/ROM_1M_1 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1M/ROM_1M_0 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1N/ROM_1N_3 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1N/ROM_1N_2 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1N/ROM_1N_1 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1N/ROM_1N_0 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1R/ROM_1R_3 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1R/ROM_1R_2 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1R/ROM_1R_1 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_1R/ROM_1R_0 in unit PROG_ROMS of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM_3EF in unit sprite_gen of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM_6LM in unit char_gen of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ram_6AB in unit palette of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ram_6C in unit palette of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ram_3K in unit audio of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_3H/ROM_3H_3 in unit audio of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_3H/ROM_3H_2 in unit audio of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_3H/ROM_3H_1 in unit audio of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ROM_3H/ROM_3H_0 in unit audio of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance PLL_OSERDES in unit PLL_OSERDES of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <bombjack_top> ...

Optimizing unit <keyboard> ...

Optimizing unit <ps2_intf> ...

Optimizing unit <BOMBJACK> ...

Optimizing unit <VGA_SCANCONV> ...

Optimizing unit <PROG_ROMS> ...

Optimizing unit <T80sed> ...

Optimizing unit <T80> ...

Optimizing unit <T80_Reg> ...

Optimizing unit <T80_ALU> ...

Optimizing unit <T80_MCode> ...

Optimizing unit <switches> ...

Optimizing unit <timing> ...

Optimizing unit <sprite_gen> ...

Optimizing unit <char_gen> ...

Optimizing unit <bgnd_tiles> ...

Optimizing unit <palette> ...

Optimizing unit <audio> ...

Optimizing unit <psgs> ...

Optimizing unit <YM2149> ...

Optimizing unit <DEBOUNCE> ...

Optimizing unit <multiboot> ...

Optimizing unit <multiboot_spartan6> ...
WARNING:Xst:1710 - FF/Latch <pm/cpu_3K/u0/BusAck> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/cpu_3K/u0/IntCycle> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/cpu_3K/u0/INT_s> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/cpu_3K/u0/BusReq_s> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/p9/cpu_34F/u0/BusReq_s> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/p9/cpu_34F/u0/INT_s> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/p9/cpu_34F/u0/IntCycle> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pm/p9/cpu_34F/u0/BusAck> (without init value) has a constant value of 0 in block <bombjack_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <joy1_11> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <joy1_5> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <joy2_5> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/TABLE> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/SCANL> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/PAUSE> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_19> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_10> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_8> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_7> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_5> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <keyb/resetKey> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/scan_conv/O_CMPBLK_N> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/cpu_3K/IORQ_n> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/cpu_3K/u0/M1_n> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/p6/s_4L_bus_5> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/p7/s_4S_bus_3> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/p9/cpu_34F/u0/RFSH_n> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/p9/cpu_34F/u0/M1_n> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/p9/cpu_34F/u0/A_15> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/debounce/button_14> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:2677 - Node <pm/debounce/button_5> of sequential type is unconnected in block <bombjack_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pm/cpu_3K/u0/IntE_FF1> is unconnected in block <bombjack_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pm/p9/cpu_34F/u0/IntE_FF1> is unconnected in block <bombjack_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pm/cpu_3K/u0/IStatus_1> is unconnected in block <bombjack_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pm/cpu_3K/u0/IStatus_0> is unconnected in block <bombjack_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pm/p9/cpu_34F/u0/IStatus_1> is unconnected in block <bombjack_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pm/p9/cpu_34F/u0/IStatus_0> is unconnected in block <bombjack_top>.
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/cnt_div_0> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/cnt_div_0> <pm/p10/U34D/cnt_div_0> 
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/cnt_div_1> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/cnt_div_1> <pm/p10/U34D/cnt_div_1> 
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/cnt_div_2> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/cnt_div_2> <pm/p10/U34D/cnt_div_2> 
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/cnt_div_3> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/cnt_div_3> <pm/p10/U34D/cnt_div_3> 
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/ena_div_noise> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/ena_div_noise> <pm/p10/U34D/ena_div_noise> 
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/ena_div> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/ena_div> <pm/p10/U34D/ena_div> 
INFO:Xst:2261 - The FF/Latch <keyb/VFREQ> in Unit <bombjack_top> is equivalent to the following FF/Latch, which will be removed : <keyb/scanSW_9> 
INFO:Xst:2261 - The FF/Latch <pm/p10/U34A/noise_div> in Unit <bombjack_top> is equivalent to the following 2 FFs/Latches, which will be removed : <pm/p10/U34C/noise_div> <pm/p10/U34D/noise_div> 
INFO:Xst:2261 - The FF/Latch <keyb/VIDEO> in Unit <bombjack_top> is equivalent to the following FF/Latch, which will be removed : <keyb/scanSW_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bombjack_top, actual ratio is 62.
FlipFlop pm/cpu_3K/u0/F_0 has been replicated 1 time(s)
FlipFlop pm/cpu_3K/u0/IR_0 has been replicated 3 time(s)
FlipFlop pm/cpu_3K/u0/IR_1 has been replicated 3 time(s)
FlipFlop pm/cpu_3K/u0/IR_2 has been replicated 3 time(s)
FlipFlop pm/cpu_3K/u0/IR_3 has been replicated 2 time(s)
FlipFlop pm/cpu_3K/u0/IR_4 has been replicated 2 time(s)
FlipFlop pm/cpu_3K/u0/IR_5 has been replicated 3 time(s)
FlipFlop pm/cpu_3K/u0/IR_6 has been replicated 3 time(s)
FlipFlop pm/cpu_3K/u0/IR_7 has been replicated 3 time(s)
FlipFlop pm/cpu_3K/u0/ISet_0 has been replicated 1 time(s)
FlipFlop pm/cpu_3K/u0/ISet_1 has been replicated 1 time(s)
FlipFlop pm/cpu_3K/u0/MCycle_0 has been replicated 2 time(s)
FlipFlop pm/cpu_3K/u0/MCycle_1 has been replicated 2 time(s)
FlipFlop pm/cpu_3K/u0/MCycle_2 has been replicated 2 time(s)
FlipFlop pm/p9/cpu_34F/u0/F_0 has been replicated 1 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_0 has been replicated 3 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_1 has been replicated 3 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_2 has been replicated 3 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_3 has been replicated 3 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_4 has been replicated 2 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_5 has been replicated 3 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_6 has been replicated 3 time(s)
FlipFlop pm/p9/cpu_34F/u0/IR_7 has been replicated 4 time(s)
FlipFlop pm/p9/cpu_34F/u0/ISet_0 has been replicated 1 time(s)
FlipFlop pm/p9/cpu_34F/u0/ISet_1 has been replicated 1 time(s)
FlipFlop pm/p9/cpu_34F/u0/MCycle_0 has been replicated 2 time(s)
FlipFlop pm/p9/cpu_34F/u0/MCycle_1 has been replicated 2 time(s)
FlipFlop pm/p9/cpu_34F/u0/MCycle_2 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <bombjack_top> :
	Found 2-bit shift register for signal <keyb/ps2/shiftreg_7>.
Unit <bombjack_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1763
 Flip-Flops                                            : 1763
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bombjack_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6306
#      GND                         : 1
#      INV                         : 219
#      LUT1                        : 276
#      LUT2                        : 296
#      LUT3                        : 481
#      LUT4                        : 564
#      LUT5                        : 902
#      LUT6                        : 2011
#      MUXCY                       : 707
#      MUXF7                       : 130
#      MUXF8                       : 24
#      VCC                         : 1
#      XORCY                       : 694
# FlipFlops/Latches                : 1764
#      FD                          : 75
#      FD_1                        : 28
#      FDC                         : 22
#      FDCE                        : 774
#      FDE                         : 414
#      FDE_1                       : 6
#      FDP                         : 1
#      FDPE                        : 119
#      FDPE_1                      : 1
#      FDR                         : 39
#      FDRE                        : 284
#      FDS                         : 1
# RAMS                             : 130
#      RAM16X1D                    : 64
#      RAMB16BWER                  : 66
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 45
#      IBUF                        : 6
#      OBUF                        : 39
# Others                           : 2
#      ICAP_SPARTAN6               : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1764  out of  18224     9%  
 Number of Slice LUTs:                 4878  out of   9112    53%  
    Number used as Logic:              4749  out of   9112    52%  
    Number used as Memory:              129  out of   2176     5%  
       Number used as RAM:              128
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5545
   Number with an unused Flip Flop:    3781  out of   5545    68%  
   Number with an unused LUT:           667  out of   5545    12%  
   Number of fully used LUT-FF pairs:  1097  out of   5545    19%  
   Number of unique control sets:       203

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  45  out of    186    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               66  out of     32   206% (*) 
    Number using Block RAM only:         66
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PLL_OSERDES/CLKOUT1                | BUFG                   | 9     |
delay_count_4                      | BUFG                   | 21    |
PLL_OSERDES/CLKOUT0                | BUFG                   | 1832  |
pm/clk_6M_en                       | BUFG                   | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.564ns (Maximum Frequency: 68.662MHz)
   Minimum input arrival time before clock: 2.556ns
   Maximum output required time after clock: 6.733ns
   Maximum combinational path delay: 6.453ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT1'
  Clock period: 4.183ns (frequency: 239.074MHz)
  Total number of paths / destination ports: 44 / 9
-------------------------------------------------------------------------
Delay:               4.183ns (Levels of Logic = 1)
  Source:            delay_count_0 (FF)
  Destination:       pm_reset (FF)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: delay_count_0 to pm_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            135   0.525   2.425  delay_count_0 (delay_count_0)
     LUT6:I4->O            1   0.250   0.681  delay_count[7]_PWR_1_o_equal_2_o<7> (delay_count[7]_PWR_1_o_equal_2_o)
     FDPE:CE                   0.302          pm_reset
    ----------------------------------------
    Total                      4.183ns (1.077ns logic, 3.106ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'delay_count_4'
  Clock period: 3.842ns (frequency: 260.281MHz)
  Total number of paths / destination ports: 120 / 26
-------------------------------------------------------------------------
Delay:               3.842ns (Levels of Logic = 1)
  Source:            joy_count_0 (FF)
  Destination:       joy_count_0 (FF)
  Source Clock:      delay_count_4 rising
  Destination Clock: delay_count_4 rising

  Data Path: joy_count_0 to joy_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.525   1.764  joy_count_0 (joy_count_0)
     LUT5:I0->O            5   0.254   0.840  joy_count[4]_PWR_1_o_equal_9_o<4>1 (joy_count[4]_PWR_1_o_equal_9_o)
     FDR:R                     0.459          joy_count_0
    ----------------------------------------
    Total                      3.842ns (1.238ns logic, 2.604ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT0'
  Clock period: 14.564ns (frequency: 68.662MHz)
  Total number of paths / destination ports: 7165761 / 5141
-------------------------------------------------------------------------
Delay:               14.564ns (Levels of Logic = 14)
  Source:            pm/p9/cpu_34F/u0/IR_0_1 (FF)
  Destination:       pm/p9/cpu_34F/u0/IncDecZ (FF)
  Source Clock:      PLL_OSERDES/CLKOUT0 rising
  Destination Clock: PLL_OSERDES/CLKOUT0 rising

  Data Path: pm/p9/cpu_34F/u0/IR_0_1 to pm/p9/cpu_34F/u0/IncDecZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.002  pm/p9/cpu_34F/u0/IR_0_1 (pm/p9/cpu_34F/u0/IR_0_1)
     LUT4:I0->O            5   0.254   0.841  pm/p9/cpu_34F/u0/mcode/_n2116<12>11 (pm/p9/cpu_34F/u0/mcode/_n2116<12>1)
     LUT5:I4->O           19   0.254   1.261  pm/p9/cpu_34F/u0/mcode/_n12275<7>1 (pm/p9/cpu_34F/u0/mcode/_n12275)
     LUT6:I5->O            6   0.254   0.984  pm/p9/cpu_34F/u0/mcode/_n526511 (pm/p9/cpu_34F/u0/mcode/_n52651)
     LUT6:I4->O            3   0.250   0.766  pm/p9/cpu_34F/u0/mcode/_n123631 (pm/p9/cpu_34F/u0/mcode/_n12363_mmx_out)
     LUT6:I5->O            1   0.254   0.000  pm/p9/cpu_34F/u0/mcode/Mmux_IncDec_1664_SW1_F (N942)
     MUXF7:I0->O           1   0.163   0.682  pm/p9/cpu_34F/u0/mcode/Mmux_IncDec_1664_SW1 (N471)
     LUT6:I5->O           12   0.254   1.069  pm/p9/cpu_34F/u0/TState[2]_GND_123_o_AND_114_o1 (pm/p9/cpu_34F/u0/TState[2]_GND_123_o_AND_114_o)
     LUT6:I5->O           15   0.254   1.154  pm/p9/cpu_34F/u0/Mmux_RegAddrA11_2 (pm/p9/cpu_34F/u0/Mmux_RegAddrA11_1)
     RAM16X1D:A0->SPO      4   0.235   0.804  pm/p9/cpu_34F/u0/Regs/bG1[0].Reg1L (pm/p9/cpu_34F/u0/RegBusA<0>)
     LUT6:I5->O            1   0.254   0.000  pm/p9/cpu_34F/u0/Maddsub_ID16_lut<0> (pm/p9/cpu_34F/u0/Maddsub_ID16_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pm/p9/cpu_34F/u0/Maddsub_ID16_cy<0> (pm/p9/cpu_34F/u0/Maddsub_ID16_cy<0>)
     XORCY:CI->O           2   0.206   1.156  pm/p9/cpu_34F/u0/Maddsub_ID16_xor<1> (pm/p9/cpu_34F/u0/ID16<1>)
     LUT6:I1->O            1   0.254   0.910  pm/p9/cpu_34F/u0/Mmux_IncDecZ_ID16[15]_MUX_606_o13 (pm/p9/cpu_34F/u0/Mmux_IncDecZ_ID16[15]_MUX_606_o12)
     LUT6:I3->O            1   0.235   0.000  pm/p9/cpu_34F/u0/Mmux_IncDecZ_ID16[15]_MUX_606_o14 (pm/p9/cpu_34F/u0/IncDecZ_ID16[15]_MUX_606_o)
     FDE:D                     0.074          pm/p9/cpu_34F/u0/IncDecZ
    ----------------------------------------
    Total                     14.564ns (3.935ns logic, 10.629ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/clk_6M_en'
  Clock period: 2.416ns (frequency: 413.993MHz)
  Total number of paths / destination ports: 72 / 16
-------------------------------------------------------------------------
Delay:               2.416ns (Levels of Logic = 9)
  Source:            pm/p5/u_odd/s_6X_count_0 (FF)
  Destination:       pm/p5/u_odd/s_6X_count_7 (FF)
  Source Clock:      pm/clk_6M_en rising
  Destination Clock: pm/clk_6M_en rising

  Data Path: pm/p5/u_odd/s_6X_count_0 to pm/p5/u_odd/s_6X_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.002  pm/p5/u_odd/s_6X_count_0 (pm/p5/u_odd/s_6X_count_0)
     LUT4:I0->O            1   0.254   0.000  pm/p5/u_odd/Mcount_s_6X_count_lut<0> (pm/p5/u_odd/Mcount_s_6X_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<0> (pm/p5/u_odd/Mcount_s_6X_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<1> (pm/p5/u_odd/Mcount_s_6X_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<2> (pm/p5/u_odd/Mcount_s_6X_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<3> (pm/p5/u_odd/Mcount_s_6X_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<4> (pm/p5/u_odd/Mcount_s_6X_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<5> (pm/p5/u_odd/Mcount_s_6X_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  pm/p5/u_odd/Mcount_s_6X_count_cy<6> (pm/p5/u_odd/Mcount_s_6X_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  pm/p5/u_odd/Mcount_s_6X_count_xor<7> (pm/p5/u_odd/Mcount_s_6X_count7)
     FDRE:D                    0.074          pm/p5/u_odd/s_6X_count_7
    ----------------------------------------
    Total                      2.416ns (1.414ns logic, 1.002ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'delay_count_4'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.556ns (Levels of Logic = 1)
  Source:            JOY_DATA (PAD)
  Destination:       joy1_9 (FF)
  Destination Clock: delay_count_4 rising

  Data Path: JOY_DATA to joy1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.154  JOY_DATA_IBUF (JOY_DATA_IBUF)
     FDE:D                     0.074          joy1_9
    ----------------------------------------
    Total                      2.556ns (1.402ns logic, 1.154ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES/CLKOUT0'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.442ns (Levels of Logic = 2)
  Source:            BTN (PAD)
  Destination:       pm/debounce/button_8 (FF)
  Destination Clock: PLL_OSERDES/CLKOUT0 rising

  Data Path: BTN to pm/debounce/button_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  BTN_IBUF (BTN_IBUF)
     LUT5:I3->O            1   0.250   0.000  pm/debounce/Mmux_button[8]_PWR_81_o_MUX_1018_o11 (pm/debounce/button[8]_PWR_81_o_MUX_1018_o)
     FD:D                      0.074          pm/debounce/button_8
    ----------------------------------------
    Total                      2.442ns (1.652ns logic, 0.790ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT0'
  Total number of paths / destination ports: 53 / 32
-------------------------------------------------------------------------
Offset:              6.733ns (Levels of Logic = 2)
  Source:            pm/scan_conv/u_ram (RAM)
  Destination:       red<2> (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT0 falling

  Data Path: pm/scan_conv/u_ram to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB10    1   2.100   0.790  pm/scan_conv/u_ram (pm/n0195<10>)
     LUT4:I2->O            1   0.250   0.681  pm/Mmux_O_VIDEO_R31 (red_2_OBUF)
     OBUF:I->O                 2.912          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      6.733ns (5.262ns logic, 1.471ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            delay_count_4 (FF)
  Destination:       JOY_CLK (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising

  Data Path: delay_count_4 to JOY_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  delay_count_4 (delay_count_4)
     OBUF:I->O                 2.912          JOY_CLK_OBUF (JOY_CLK)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'delay_count_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            joy_renew (FF)
  Destination:       JOY_LOAD (PAD)
  Source Clock:      delay_count_4 rising

  Data Path: joy_renew to JOY_LOAD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  joy_renew (joy_renew)
     OBUF:I->O                 2.912          JOY_LOAD_OBUF (JOY_LOAD)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               6.453ns (Levels of Logic = 3)
  Source:            sram_data<0> (PAD)
  Destination:       red<2> (PAD)

  Data Path: sram_data<0> to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.297  sram_data_0_IBUF (sram_data_0_IBUF)
     LUT4:I1->O            1   0.235   0.681  pm/Mmux_O_VIDEO_B11 (blue_0_OBUF)
     OBUF:I->O                 2.912          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                      6.453ns (4.475ns logic, 1.978ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL_OSERDES/CLKOUT0
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT0|   14.564|    4.760|    5.905|         |
PLL_OSERDES/CLKOUT1|    6.262|         |         |         |
delay_count_4      |    2.515|         |         |         |
pm/clk_6M_en       |    8.792|    5.894|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_OSERDES/CLKOUT1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    4.183|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock delay_count_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
delay_count_4  |    3.842|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/clk_6M_en
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT0|    8.520|    5.212|    3.319|         |
pm/clk_6M_en       |    2.416|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 94.00 secs
Total CPU time to Xst completion: 94.09 secs
 
--> 

Total memory usage is 363816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  108 (   0 filtered)
Number of infos    :   99 (   0 filtered)

