
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/vivado/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/vivado/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/final_core/inst'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/final_core/inst'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led/U0'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led/U0'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led/U0'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led/U0'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/button/U0'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/button/U0'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/button/U0'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/button/U0'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/switch/U0'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/switch/U0'
Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/switch/U0'
Finished Parsing XDC File [e:/class/Project/final_lab_2/final_lab_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/switch/U0'
Parsing XDC File [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [E:/class/Project/final_lab_2/final_lab_2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 455.652 ; gain = 268.895
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.546 . Memory (MB): peak = 457.930 ; gain = 2.277
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf06aaaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 919.203 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 165 cells.
Phase 2 Constant Propagation | Checksum: 2242b94cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 919.203 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 207 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 211 unconnected cells.
Phase 3 Sweep | Checksum: 172865302

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 919.203 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 172865302

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 919.203 ; gain = 0.000
Implement Debug Cores | Checksum: 1cf06aaaf
Logic Optimization | Checksum: 1cf06aaaf

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 172865302

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 919.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 22 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 919.203 ; gain = 463.551
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 919.203 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/class/Project/final_lab_2/final_lab_2.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f0642cff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 919.203 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 919.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 919.203 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c857eac6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 919.203 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c857eac6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c857eac6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 40e5e02d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a783f0e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1ab08595c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 2.1.2.1 Place Init Design | Checksum: 12d352f97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 2.1.2 Build Placer Netlist Model | Checksum: 12d352f97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 12d352f97

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 12d352f97

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 2.1 Placer Initialization Core | Checksum: 12d352f97

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 2 Placer Initialization | Checksum: 12d352f97

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1633f23e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1633f23e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 27825f12c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 21a95f4bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 21a95f4bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1ee523be5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 207db4b64

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 4.6 Small Shape Detail Placement | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 4 Detail Placement | Checksum: 2043a322e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 14d83f5d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 14d83f5d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.490. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 5.2.2 Post Placement Optimization | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 5.2 Post Commit Optimization | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 5.5 Placer Reporting | Checksum: f4008672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 191b01455

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 191b01455

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625
Ending Placer Task | Checksum: 17a88c8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 927.828 ; gain = 8.625
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 22 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 927.828 ; gain = 8.625
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 927.828 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 927.828 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 927.828 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 927.828 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a59d6a4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:13 . Memory (MB): peak = 976.734 ; gain = 48.906

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a59d6a4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:13 . Memory (MB): peak = 979.848 ; gain = 52.020

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a59d6a4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:13 . Memory (MB): peak = 987.543 ; gain = 59.715
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b38f5a65

Time (s): cpu = 00:01:23 ; elapsed = 00:01:16 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.68   | TNS=0      | WHS=-0.159 | THS=-18.8  |

Phase 2 Router Initialization | Checksum: 261ac35cc

Time (s): cpu = 00:01:24 ; elapsed = 00:01:16 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 122349720

Time (s): cpu = 00:01:24 ; elapsed = 00:01:17 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d9005f50

Time (s): cpu = 00:01:26 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.1    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15262637e

Time (s): cpu = 00:01:26 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1999b26cb

Time (s): cpu = 00:01:26 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.1    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2217b2036

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910
Phase 4 Rip-up And Reroute | Checksum: 2217b2036

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1b6e18556

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.1    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1b6e18556

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1b6e18556

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b5b092bc

Time (s): cpu = 00:01:27 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.1    | TNS=0      | WHS=0.061  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 19b58b237

Time (s): cpu = 00:01:27 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.417089 %
  Global Horizontal Routing Utilization  = 0.579274 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1fb285b9c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fb285b9c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1eadae950

Time (s): cpu = 00:01:28 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.1    | TNS=0      | WHS=0.061  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1eadae950

Time (s): cpu = 00:01:28 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:19 . Memory (MB): peak = 994.738 ; gain = 66.910
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 22 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:22 . Memory (MB): peak = 994.738 ; gain = 66.910
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 994.738 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/class/Project/final_lab_2/final_lab_2.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1326.934 ; gain = 319.801
WARNING: [Vivado_Tcl 4-319] File system_wrapper.mmi does not exist
bdTcl: E:/class/Project/final_lab_2/final_lab_2.runs/impl_1/.Xil/Vivado-7052-Samsung-PC/HWH/system_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 18:06:05 2015...
