\doxysubsubsection{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}
\label{group___s_t_m32_f4xx___system___private___defines}\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}


$\ast$$\ast$  


\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ VECT\+\_\+\+TAB\+\_\+\+OFFSET}~0x00
\item 
\#define \textbf{ PLL\+\_\+M}~8
\item 
\#define \textbf{ PLL\+\_\+N}~336
\item 
\#define \textbf{ PLL\+\_\+P}~2
\item 
\#define \textbf{ PLL\+\_\+Q}~7
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
$\ast$$\ast$ 

$\ast$$\ast$    

\doxysubsubsubsection{Macro Definition Documentation}
\label{group___s_t_m32_f4xx___system___private___defines_ga0fa5a868f5cd056a04b1c42e454b9617} 
\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}!PLL\_M@{PLL\_M}}
\index{PLL\_M@{PLL\_M}!STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
\doxysubsubsubsubsection{PLL\_M}
{\footnotesize\ttfamily \#define PLL\+\_\+M~8}

\label{group___s_t_m32_f4xx___system___private___defines_ga04586ea638d21afe558db4f2798c38a6} 
\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}!PLL\_N@{PLL\_N}}
\index{PLL\_N@{PLL\_N}!STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
\doxysubsubsubsubsection{PLL\_N}
{\footnotesize\ttfamily \#define PLL\+\_\+N~336}

\label{group___s_t_m32_f4xx___system___private___defines_ga290dcd27167e925d817e8334111c1c01} 
\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}!PLL\_P@{PLL\_P}}
\index{PLL\_P@{PLL\_P}!STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
\doxysubsubsubsubsection{PLL\_P}
{\footnotesize\ttfamily \#define PLL\+\_\+P~2}

\label{group___s_t_m32_f4xx___system___private___defines_gac958257ddb2537c539cffdb3a4543067} 
\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}!PLL\_Q@{PLL\_Q}}
\index{PLL\_Q@{PLL\_Q}!STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
\doxysubsubsubsubsection{PLL\_Q}
{\footnotesize\ttfamily \#define PLL\+\_\+Q~7}

\label{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe} 
\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}!VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}}
\index{VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}!STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
\doxysubsubsubsubsection{VECT\_TAB\_OFFSET}
{\footnotesize\ttfamily \#define VECT\+\_\+\+TAB\+\_\+\+OFFSET~0x00}

$<$ Uncomment the following line if you need to use external SRAM mounted on STM324x\+G\+\_\+\+EVAL board as data memory ~\newline


$<$ Uncomment the following line if you need to relocate your vector Table in Internal SRAM. Vector Table base offset field. This value must be a multiple of 0x200. 