#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct  3 22:38:56 2020
# Process ID: 8612
# Current directory: C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent576 C:\Users\ethan\Documents\GitHub\Ray-Tracing\FPGA Programs\RamAndVGATests\vivado\RAMtempPlate\RAMtempPlate.xpr
# Log file: C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/vivado.log
# Journal file: C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.xpr}
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.ip_user_files} -ipstatic_source_dir {C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.cache/compile_simlib/modelsim} {questa=C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.cache/compile_simlib/questa} {riviera=C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.cache/compile_simlib/riviera} {activehdl=C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA Programs/RamAndVGATests/vivado/RAMtempPlate/RAMtempPlate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
close_design
launch_runs synth_1 -jobs 4
