// Seed: 426275050
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output wire id_2
);
  supply0 id_4;
  assign id_2 = id_4 ? 1 : id_1;
endmodule
module module_1 (
    input  logic id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output logic id_4,
    output wor   id_5,
    input  uwire id_6
);
  assign id_4 = id_0;
  always @("") begin
    id_4 <= 1;
  end
  module_0(
      id_3, id_2, id_5
  );
  wand id_8;
  wand id_9 = 1;
  assign id_8 = 1;
  assign id_9 = "" && id_6;
endmodule
