acceler volatil hybrid processor cach design space explor applic embed system mohammad shihabul haqu ang akash kumar qingsong wei nation univers singapor data storag institut dsi singapor matmsh ang akash wei_qingsong abstract articl propos techniqu acceler volatil hybrid volatil volatil processor cach design space explor applic embed system util novel cach behavior model equat accur cach predict mechan propos techniqu acceler nvm hybrid fifo processor cach design space explor spec cpu applic time compar convent approach introduct presenc volatil memori nvm cell processor cach longer scienc june toshiba corpor reveal volatil perpendicular stt mram cell base pro cessor cach overwhelm advantag convent volatil sram cach toshiba corpor offer budget friend stt mram sram hybrid cach commerci implement design volatil phase chang random cess memori pcram cell sram cell low power hybrid processor cach extens research util nvm cell technolog resist random access memori nand flash level processor cach hierarchi featur nvm cell attract pro cessor cach energi perform area critic embed cach perform evalu phase evalu formanc initi deploy cach well generat wear limit write endur type nvm cell expens sram cell write time slower type nvm cell compar sram cell pcram write latenc sram write latenc reason deploy nvm cell cach hybrid cach deploy differ ent type cell pcram stt mram sram meet budget cach perform cach lifespan constraint hybrid cach deploy type cell combin price cach remain reason applic execut reason speed iii nvm cell line heavili written line cach perfor manc energi degrad coupl nvm line wear assist suit combin cell hybrid cach design space explor cach perform evalu phase report number write cach cach set system higher storag densiti lower area occup iii lower energi consumpt sram cell energi perform area critic embed system applic applic system sram cach design space explor trace driven singl pass cach simu lator total number cach miss configura ion configura ion configura ion configura ion execut applic cach call phase cach perform evalu phase cach perform number cach miss analyti cal model calcul amount energi area consumpt cach simul cach best suit perform energi area cupanc criteria chosen system design singl pass cach simul ill suit requir cach perform evalu phase nvm hybrid cach design space explo ration requir discuss type nvm cell prone wear written heavili load data updat frequent fore heavili written cach deploy nvm cell cach line cell cach interchang abli limit write endur cach well perform energi consumpt chang time cach wear chang cach perform energi consumpt fatal system applic real time embed system system design deploy safeti mechan prevent system cach reach unsuit state sist system design design safeti mechan iden tifi unsuit state cach design space explor process suitabl processor cach combin cach paramet cach con set size number cach set associ number storag cell cach line set iii size amount data storabl storag cell replac polici polici select storag cell load data figur nvm wear explain exampl requir singl pass cach simul infeas nvm hybrid pro cessor cach design space explor figur three addit generat nvm hybrid fifo cach figur cach unus activ cach set wear set size associ cach figur simul ration exist singl pass cach simul simul will year sure exit singl pass cach simul record number miss cach enorm amount storag requir articl propos trace driven resourc generous techniqu breakneck cach perform evalu method bcpem celer cach perform evalu phase nvm hybrid pro cessor cach design space explor applic emb ded system bcpem exclus design fifo replac polici fifo popular embed pro cessor cach bcpem acceler long wear cach set number miss cach set nvm hybrid cach size cach analyz acceler bcpem util approach simul cach bcpem evalu ate perform cach set separ exampl equat wear target cach set applic singl pass cach simul simul pair chang compar largest pair simul associ pair exist simul associ vari associ simul process repeat simul associ exist simul associ larger compar exampl assum singl pass cach replac equat simul simul associ set cach set cach size byte associ well associ chang associ larger associ simul simul associ associ equat suggest variabl depend applic chang chang replac variabl depend associ involv rais second concern analysi cach consid block trace driven cach simul model equat estim total number cach miss associ chang equat model larger associ simul simul associ simul associ exist simul associ vari linear interpol calcul predict number cach miss associ result simul time reduc predict method breakneck predict method bpm point note linear interpol bpm bme predict associ collinear bme predict time consum compar linear interpol predict bme associ calcul bme name equat breakneck model equat bme pfe bme regress analysi lin ear interpol associ collinear equat associ model cach applica approxim predict close differ associ applic bme memori access processor generat cach breakneck predict method associ decreas fulli associ cach set number miss increas applic num ber miss associ predict estim number cach miss avoid simul breakneck cach perform evalu method breakneck cach perform evalu method bcpem applic trace driven techniqu aim speed collinear number miss associa cach perform evalu phase nvm hybrid set associ tiviti fifo processor cach design space explor wear collinear curv generat linear compar previous case fact easi verifi microsoft excel softwar consid collinear associa tiviti includ differ compar collinear know associ calcul predict associ linear inter polat method save huge amount time cach perform evalu phase rang associ collinear bme associ clude close differ compar consid equal constant equat written cach set number miss cach set bcpem util fact wear cach set number cach miss cach set cach set consid independ fulli associ cach figur set will generat number cach miss applic fore collect set associ set associ set associ separ combin tion estim accur wastag time collect set wastag time exist singl pass cach simul feasibl deploy nvm hybrid cach larg number set set generat larg number associ wear bcpem cach perform evalu present figur bcpem collect cach set cach associativ constant iti generat wear purpos bcpem collect cach set cach constant constant set bcpem collect associ generat wear simul associ explain step detail equat straight equat calcul total number cold miss collinear question remain consid associ constant answer design cach predict method differ differ compar explain predict method work initi calcul valu associ applic cach set total number uniqu data block load cach set cach memori load data block multi suggest maximum associ optim associ differ help skip simul ten consecut associ good idea skip simul consecut associ predict linear interpol set size associ cach initi bcpem evalu perform cach set separ associ wear reduc asso ciativ cach set nec essari evalu cach ration approach reduc storag requir cach capac number miss estim chang optim cach capac fulli associ cach requir reload data block applica tion repres amount cach space sort lock mechan scenario reason number cold miss applic correct factor simul cach set simul associ independ applic bcpem predict number cach miss associa tiviti wear bcpem util break neck model equat bme breakneck predict mechan bpm predict number miss sociat simul number cach miss applic associa tiviti cach set set bcpem calcul number cach miss cach nvm hybrid cach total oper system hardwar model equat cach close cach hit rate low equat call fault equat refer pfe equat model cach capac number cach miss real workload linux window clude replac polici comput memori intens benchmark multiprogram user input perform pfe evalu spec cpu benchmark split second plicat valu provid articl discuss breakneck cach perform evalu method applic approxim valu sim bcpem discuss work tion discuss bme bpm bcpem tion bcpem empir evid conclud paper articl assumpt faulti bit cach complet unus ulat perform number miss cach capac fulli associ cach regress analysi number cach capac simul pfe pfe help ful util cach predict method avoid cach simul cach perform evalu phase design space plorat addit fast method calcul line wear set set well entir actual valu imposs verifi cach die wear pfe accuraci valu size cach work cach simul techniqu system sim ulat instruct set simul memori access trace driven singl pass cach simul fastest resourc generous singl pass cach simul trace indic data block access pro cessor execut applic input read data block access time trace singl pass sim ulat check request data block simu late cach cach repres array list singl pass simul spend larg amount time simul exact hardwar behavior system simul instruct set simul singl pass cach simul accur estim number cach miss applic group cach mimic hardwar behavior minim reduc extens comput resourc addit mechan special data structur trace compress run simul parallel hardwar inclus properti appli singl pass simul point note mechan cach replac polici state art singl pass fifo cach simul ciparsim exist cach gression analysi pfe consid cach set size propos adapt pfe modern set associ processor cach equat help sram nvm hybrid cach design space explor system level analyt model collect infor mation architectur studi associ memori fetch time cach size cycl time cacti famous system level model sram cach nvm nvsim popular system level model base cacti system level analyt model capabl model associ cach capac number cach miss applic breakneck model equat realiz potenti analyt model inspir suc cess pfe interest analyz pfe search model equat speed cach perform evalu phase nvm hybrid fifo processor cach design space explor discuss lead breakneck model equa tion bme bme basi bcpem better understand start verifi tion paramet variabl pfe pfe cach set size account intuit pfe plicabl set separ set associ cach simul ciparsim fast requir associ optim associativ nvm hybrid fifo processor cach design space explor appli iti avoid reload data block applic cation system design algorithm actual valu model cach capac cach miss mathemat accur discuss set associ ical challeng analyt model help cach actual valu dis estim number cach miss applic form time consum simul analyt cover regress analysi pfe approxim valu match model perfect choic replac singl pass cach simul actual valu provid cach perform evalu phase nvm hybrid fifo pro actual valu regress analysi approxim cessor cach design space explor analyt model possibl pfe model degrad indic problem studi success earlier work pfe attempt necess adapt simpl memori access mod focus replac polici account interact process kernel chang memori access pattern con sider previous limit tay propos analyt model identifi root problem decid analyz start point notic chang number data point associ cach miss simul regress analysi chang suggest replac variabl depend associ chang chang applic origin propos pfe applic provid mathemat proof support claim proof fix pfe equat equat total variabl depend associ number cach miss vari fulli associ constant applic figur entir cach perform evalu time spec cpu applic applic bwave time faster ciparsim bcpem job cach miss predict larg number associ bpm bpm bcpem will faster ciparsim matter small applic part experi evid cach simul simul simpler haqu peddersen janapsatya parameswaran dew fast level cach simul approach embed processor replac polici haqu peddersen parameswaran ciparsim cach intersect properti assist rapid singl pass cach simul techniqu iccad heidelberg stone parallel trace driven cach simul time partit wsc cach set entir cach estim irani karlin phillip competit algorithm time ignor time consum bcpem exceed time consum ciparsim third time reduc bcpem compar ciparsim entir benchmark suit chose spec cpu suit complet experi reason time cach previous experi reduc size trace instruct applic figur compar total time consum bcpem ciprasim collect spec cpu applic target cach applic bcpem appli cation galgel bcpem hour ciparsim day applic ammp bcpem minut cipar sim day time faster ciparsim spec cpu applic accuraci predict miss bcpem bcpem acceler techniqu nvm hybrid fifo processor cach design space explor conclus trace driven singl pass cach simul success celer volatil hybrid volatil volatil processor cach design space explor sram processor cach design space explor applic embed system arti cle propos techniqu acceler phase convent alli acceler singl pass cach simul processor cach design space explor applic embed system util novel cach behavior model equat accur cach predict mechan propos techniqu acceler nvm hybr fifo processor cach design space explor spec cpu applic time compar convent approach refer aho den ullman principl optim replac acm jan berkowit pin dynam binari instrument tool http articl casmira fraser kaeli melei oper system impact trace driven simul annual simul symposium dan towsley approx analysi lru buffer replac scheme sigmetr perf eval rev dong xie jouppi nvsim circuit level perform energi area model emerg nonvolatil memori ieee tran cad integr circuit system edler hill dinero trace driven uniprocessor cach simul http markhil dineroiv franaszek wagner distribut free aspect page algorithm perform acm jan page local refer soda janapsatya ignjatov parameswaran find optim cach embed system asp dac jog mishra xie narayanan iyer das cach reviv architect volatil stt ram cach enhanc perform cmps dac kim kim mukhopadhyay roy forward bodi bias low leakag sram cach devic architectur consider islp lee ipek mutlu burger architect phase chang memori scalabl dram altern sigarch comput archit news june loghi poncino benini cach coher tradeoff share memori mpsoc acm tran emb comput syst mangalagiri sarpatwari yanamandra narayanan xie irwin karim low power phase chang memori base hybrid cach architectur glsvlsi milenkov milenkov singl pass trace compress techniqu util instruct stream acm tran model comput simul jan noguchi ultra low power processor perpendicular stt mram sram base hybrid cach generat comput journal appli physic noguchi high reliabl low power nonvolatil cach memori advanc perpendicular stt mram high perform cpu symposia vlsi technolog circuit weikum optim proof lru replac algorithm acm jan sheu embed slc resist ram macro read write random access time mlc access capabl isscc tay zou fault equat model memori size perform eval feb tojo togawa yanagisawa ohtsuki exact fast cach simul embed system asp dac wang baer trace driven simul method cach perform analysi sigmetr perform eval rev apr wilton jouppi cacti enhanc cach access cycl time model ieee journal solid state circuit wolf iter cach simul embed cpus trace strip code xtmp xtensa model protocol xtensa systemc model fast system model simul zhou zhao yang zhang durabl energi main memori phase chang memori technolog isca work support agenc scienc technolog star singapor grant spec applic clparsim bcpem 