// Seed: 2958245375
module module_0 (
    input wire id_0,
    output supply1 id_1
);
  wire id_3;
  tri0 id_4 = id_0;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1,
    output wor  id_2
);
  wire id_4;
  assign id_2 = 1 !== id_1 - -1'b0 ^ id_1 && -1'b0;
  wire id_5;
  xnor primCall (id_2, id_5, id_4, id_7);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  id_2(
      id_1, id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
  always begin : LABEL_0
    id_1 <= id_3;
  end
  assign id_2 = 1;
  wire id_4;
  assign id_2 = id_3;
  module_2 modCall_1 (id_4);
  supply1 id_5 = -1, id_6, id_7, id_8;
  always_comb
    if (id_6) id_1 <= -1;
    else $display(id_7, 1, id_8 < 1'b0 == id_7);
  not primCall (id_3, id_4);
  wire id_9;
  assign id_5 = id_6 >= -1;
  wire id_10;
endmodule : SymbolIdentifier
