{"sha": "b774853514c893e2946c0cc60e6345cd52be0cbc", "node_id": "C_kwDOANBUbNoAKGI3NzQ4NTM1MTRjODkzZTI5NDZjMGNjNjBlNjM0NWNkNTJiZTBjYmM", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2022-11-29T00:18:09Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2022-11-29T00:18:09Z"}, "message": "Daily bump.", "tree": {"sha": "973a3f829dc12dcdc664bcb297e44d85642ab0de", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/973a3f829dc12dcdc664bcb297e44d85642ab0de"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b774853514c893e2946c0cc60e6345cd52be0cbc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b774853514c893e2946c0cc60e6345cd52be0cbc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b774853514c893e2946c0cc60e6345cd52be0cbc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b774853514c893e2946c0cc60e6345cd52be0cbc/comments", "author": null, "committer": null, "parents": [{"sha": "2b0ae7fb91f64fb005abf7d7903fd4c0764bb45c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2b0ae7fb91f64fb005abf7d7903fd4c0764bb45c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2b0ae7fb91f64fb005abf7d7903fd4c0764bb45c"}], "stats": {"total": 1418, "additions": 1417, "deletions": 1}, "files": [{"sha": "cb36d8b7f68e4c7903e64f100b3c2b9254fac45e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 235, "deletions": 0, "changes": 235, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,238 @@\n+2022-11-28  Andrew Pinski  <apinski@marvell.com>\n+\n+\t* match.pd ((A / (1 << B)) -> (A >> B).):\n+\tFix comment.\n+\n+2022-11-28  Sinan  <sinan.lin@linux.alibaba.com>\n+\n+\t* config/riscv/riscv.cc (riscv_build_integer): Improve some cases\n+\tof loading 64bit constants for rv32.\n+\n+2022-11-28  Maciej W. Rozycki  <macro@embecosm.com>\n+\n+\t* config/riscv/riscv.cc (riscv_emit_int_order_test): Use EQ 0\n+\trather that XOR 1 for LE and LEU operations.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107896\n+\t* tree-vect-stmts.cc (supportable_widening_operation):\n+\tHandle non-vector mode intermediate mode.\n+\n+2022-11-28  Frolov Daniil  <frolov.da@phystech.edu>\n+\n+\t* gimple-ssa-sprintf.cc (fmtresult::type_max_digits): Handle\n+\tbase == 2.\n+\t(tree_digits): Likewise.\n+\t(format_integer): Likewise.\n+\t(parse_directive): Add cases for %b and %B directives.\n+\n+2022-11-28  Fei Gao  <gaofei@eswincomputing.com>\n+\n+\t* config/riscv/riscv.cc (riscv_first_stack_step): Fix computation\n+\tof MIN_FIRST_STEP to cover FP save area too.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107493\n+\t* tree-scalar-evolution.cc (scev_dfs::follow_ssa_edge_expr):\n+\tOnly handle no-op and sign-changing conversions.\n+\n+2022-11-28  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* config/gcn/gcn.cc (gcn_expand_builtin_1): Work on s1 instead\n+\tof s[0:1] and use USE to prevent removal of setting that register.\n+\t* config/gcn/gcn.md (prologue_use_di): Remove.\n+\n+2022-11-28  Yuri Gribov  <y.gribov@samsung.com>\n+\n+\tPR sanitizer/106558\n+\t* sanopt.cc: Do not optimize out checks for non-SSA addresses.\n+\n+2022-11-28  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/106875\n+\t* config/i386/i386.opt (x_ix86_abi): Remove TargetSave.\n+\t(ix86_abi): Replace it with TargetVariable.\n+\t* config/i386/i386-options.cc (ix86_function_specific_save,\n+\tix86_function_specific_restore): Don't save and restore x_ix86_abi.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vrmlaldavhq_<supf>v4si,\n+\tmve_vrmlaldavhaq_<supf>v4si): Fix spacing vs tabs.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vmlaldavaq_<supf><mode>)\n+\t(mve_vmlaldavaxq_s<mode>, mve_vmlaldavaxq_p_<supf><mode>): Fix\n+\tspacing vs tabs.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vsubq_n_f<mode>): Fix spacing.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vaddlvq_p_<supf>v4si)\n+\t(mve_vaddq_n_<supf><mode>, mve_vaddvaq_<supf><mode>)\n+\t(mve_vaddlvaq_<supf>v4si, mve_vaddq_n_f<mode>)\n+\t(mve_vaddlvaq_p_<supf>v4si, mve_vaddq<mode>, mve_vaddq_f<mode>):\n+\tFix spacing.\n+\n+2022-11-28  Stam Markianos-Wright  <stam.markianos-wright@arm.com>\n+\n+\t* config/arm/arm_mve.h (__arm_vsubq_x FP): New overloads.\n+\t(__arm_vsubq_x Integer): New.\n+\n+2022-11-28  Stam Markianos-Wright  <stam.markianos-wright@arm.com>\n+\n+\tPR target/107515\n+\t* config/arm/arm_mve.h (__ARM_mve_typeid): Add float types.\n+\n+2022-11-28  Stam Markianos-Wright  <stam.markianos-wright@arm.com>\n+\n+\tPR target/96795\n+\t* config/arm/arm_mve.h (__arm_vaddq): Fix Overloading.\n+\t(__arm_vmulq): Likewise.\n+\t(__arm_vcmpeqq): Likewise.\n+\t(__arm_vcmpneq): Likewise.\n+\t(__arm_vmaxnmavq): Likewise.\n+\t(__arm_vmaxnmvq): Likewise.\n+\t(__arm_vminnmavq): Likewise.\n+\t(__arm_vsubq): Likewise.\n+\t(__arm_vminnmvq): Likewise.\n+\t(__arm_vrshlq): Likewise.\n+\t(__arm_vqsubq): Likewise.\n+\t(__arm_vqdmulltq): Likewise.\n+\t(__arm_vqdmullbq): Likewise.\n+\t(__arm_vqdmulhq): Likewise.\n+\t(__arm_vqaddq): Likewise.\n+\t(__arm_vhaddq): Likewise.\n+\t(__arm_vhsubq): Likewise.\n+\t(__arm_vqdmlashq): Likewise.\n+\t(__arm_vqrdmlahq): Likewise.\n+\t(__arm_vmlasq): Likewise.\n+\t(__arm_vqdmlahq): Likewise.\n+\t(__arm_vmaxnmavq_p): Likewise.\n+\t(__arm_vmaxnmvq_p): Likewise.\n+\t(__arm_vminnmavq_p): Likewise.\n+\t(__arm_vminnmvq_p): Likewise.\n+\t(__arm_vfmasq_m): Likewise.\n+\t(__arm_vsetq_lane): Likewise.\n+\t(__arm_vcmpneq_m): Likewise.\n+\t(__arm_vhaddq_x): Likewise.\n+\t(__arm_vhsubq_x): Likewise.\n+\t(__arm_vqrdmlashq_m): Likewise.\n+\t(__arm_vqdmlashq_m): Likewise.\n+\t(__arm_vmlaldavaxq_p): Likewise.\n+\t(__arm_vmlasq_m): Likewise.\n+\t(__arm_vqdmulhq_m): Likewise.\n+\t(__arm_vqdmulltq_m): Likewise.\n+\t(__arm_viwdupq_m): Likewise.\n+\t(__arm_viwdupq_u16): Likewise.\n+\t(__arm_viwdupq_u32): Likewise.\n+\t(__arm_viwdupq_u8): Likewise.\n+\t(__arm_vdwdupq_m): Likewise.\n+\t(__arm_vdwdupq_u16): Likewise.\n+\t(__arm_vdwdupq_u32): Likewise.\n+\t(__arm_vdwdupq_u8): Likewise.\n+\t(__arm_vaddlvaq): Likewise.\n+\t(__arm_vaddlvaq_p): Likewise.\n+\t(__arm_vaddvaq): Likewise.\n+\t(__arm_vaddvaq_p): Likewise.\n+\t(__arm_vcmphiq_m): Likewise.\n+\t(__arm_vmladavaq_p): Likewise.\n+\t(__arm_vmladavaxq): Likewise.\n+\t(__arm_vmlaldavaxq): Likewise.\n+\t(__arm_vrmlaldavhaq_p): Likewise.\n+\n+2022-11-28  Stam Markianos-Wright  <stam.markianos-wright@arm.com>\n+\n+\tPR target/96795\n+\t* config/arm/arm_mve.h (__arm_vaddq_m_n_s8): Change types.\n+\t(__arm_vaddq_m_n_s32): Likewise.\n+\t(__arm_vaddq_m_n_s16): Likewise.\n+\t(__arm_vaddq_m_n_u8): Likewise.\n+\t(__arm_vaddq_m_n_u32): Likewise.\n+\t(__arm_vaddq_m_n_u16): Likewise.\n+\t(__arm_vaddq_m): Fix Overloading.\n+\t(__ARM_mve_coerce3): New.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vabsq_f<mode>): Fix spacing.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (@mve_vcmp<mve_cmp_op>q_<mode>): Fix\n+\tspacing.\n+\t* config/arm/arm_mve.h (__arm_vcmpgtq_m, __arm_vcmpleq_m)\n+\t(__arm_vcmpltq_m, __arm_vcmpneq_m): Add missing defines.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vdupq_n_f<mode>)\n+\t(mve_vdupq_n_<supf><mode>, mve_vdupq_m_n_<supf><mode>)\n+\t(mve_vdupq_m_n_f<mode>): Fix spacing.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vdwdupq_m_wb_u<mode>_insn): Fix spacing.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/mve.md (mve_vddupq_u<mode>_insn): Fix 'vddup.u'\n+\tspacing.\n+\t(mve_vddupq_m_wb_u<mode>_insn): Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* config/arm/vfp.md (*thumb2_movhi_vfp, *thumb2_movhi_fp16): Fix\n+\t'vmsr' spacing and reg capitalization.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107876\n+\t* tree-ssa-loop-unswitch.cc (clean_up_after_unswitching): Wipe\n+\tdominator info if we removed an edge.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107867\n+\t* tree-ssa-forwprop.cc (pass_forwprop::execute): Handle\n+\tabnormal cleanup after substitution.\n+\n+2022-11-28  Lulu Cheng  <chenglulu@loongson.cn>\n+\n+\t* config/loongarch/loongarch.cc (enum loongarch_load_imm_method):\n+\tRemove the member METHOD_INSV that is not currently used.\n+\t(struct loongarch_integer_op): Define a new member curr_value,\n+\tthat records the value of the number stored in the destination\n+\tregister immediately after the current instruction has run.\n+\t(loongarch_build_integer): Assign a value to the curr_value member variable.\n+\t(loongarch_move_integer): Adds information for the immediate load instruction.\n+\t* config/loongarch/loongarch.md (*movdi_32bit): Redefine as define_insn_and_split.\n+\t(*movdi_64bit): Likewise.\n+\t(*movsi_internal): Likewise.\n+\t(*movhi_internal): Likewise.\n+\t* config/loongarch/predicates.md: Return true as long as it is CONST_INT, ensure\n+\tthat the immediate number is not optimized by decomposition during expand\n+\toptimization loop.\n+\n+2022-11-28  liuhongt  <hongtao.liu@intel.com>\n+\n+\tPR target/107748\n+\t* config/i386/avx512bf16intrin.h (_mm_cvtsbh_ss): Refined.\n+\t* config/i386/i386-builtin-types.def (FLOAT_FTYPE_BFLOAT16):\n+\tNew function type.\n+\t* config/i386/i386-builtin.def (BDESC): New builtin.\n+\t* config/i386/i386-expand.cc (ix86_expand_args_builtin):\n+\tHandle the builtin.\n+\t* config/i386/i386.md (extendbfsf2): New expander.\n+\t(extendbfsf2_1): New define_insn.\n+\t(truncsfbf2): Ditto.\n+\n 2022-11-26  Andrew Pinski  <apinski@marvell.com>\n \n \tPR tree-optimization/103356"}, {"sha": "7063790611d6f803b6a1ea16bb56ddf5433e999c", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1 +1 @@\n-20221128\n+20221129"}, {"sha": "00b37566a423d4c45df83c73ef743a6d09d04dc3", "filename": "gcc/ada/ChangeLog", "status": "modified", "additions": 46, "deletions": 0, "changes": 46, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Fada%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Fada%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fada%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,49 @@\n+2022-11-28  Eric Botcazou  <ebotcazou@adacore.com>\n+\n+\t* libgnat/g-traceb.ads: Minor tweaks in the commentary.\n+\t(Executable_Load_Address): New function.\n+\t* doc/gnat_ugn/gnat_and_program_execution.rst (Non-Symbolic\n+\tTraceback): Adjust to PIE default on Linux.\n+\t(Symbolic Traceback): Likewise.\n+\t* doc/gnat_ugn/gnat_utility_programs.rst (gnatsymbolize): Likewise.\n+\t* gnat_ugn.texi: Regenerate.\n+\n+2022-11-28  Joel Brobecker  <brobecker@adacore.com>\n+\n+\t* doc/share/conf.py (extensions): Add 'sphinx_rtd_theme'.\n+\t(html_theme): Set to 'sphinx_rtd_theme'.\n+\n+2022-11-28  Claire Dross  <dross@adacore.com>\n+\n+\t* libgnat/g-souinf.ads (Source_Code_Information): Add a new\n+\tvolatile abstract state and add it in the global contract of all\n+\tfunctions defined in Source_Info.\n+\n+2022-11-28  Eric Botcazou  <ebotcazou@adacore.com>\n+\n+\t* exp_ch6.adb (Expand_Actuals.Add_Call_By_Copy_Code): Deal with a\n+\treference to a validation variable in the actual.\n+\t(Expand_Actuals.Add_Validation_Call_By_Copy_Code): Minor tweak.\n+\t(Expand_Actuals): Call Add_Validation_Call_By_Copy_Code directly\n+\tonly if Add_Call_By_Copy_Code is not to be invoked.\n+\n+2022-11-28  Eric Botcazou  <ebotcazou@adacore.com>\n+\n+\t* adaint.c [Linux]: Include <link.h>.\n+\t(__gnat_get_executable_load_address) [Linux]: Enable.\n+\n+2022-11-28  Yannick Moy  <moy@adacore.com>\n+\n+\t* sem_prag.adb (Check_Part_Of_Abstract_State): Add verification\n+\trelated to use of Part_Of, so that constituents in private childs\n+\tthat refer to state in a sibling or parent unit force that unit to\n+\thave a body.\n+\t* sem_util.adb (Check_State_Refinements): Drop the requirement to\n+\thave always a package body for state refinement, when the package\n+\tstate is mentioned in no Part_Of specification.\n+\t* sem_ch3.adb (Analyze_Declarations): Refresh SPARK refs in comment.\n+\t* sem_ch7.adb (Analyze_Package_Declaration): Likewise.\n+\n 2022-11-24  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* gcc-interface/trans.cc (gnat_to_gnu) <N_Assignment_Statement>: Add"}, {"sha": "8dbaede4f224c1668486fb5cdef7ec7e5cb522c5", "filename": "gcc/cp/ChangeLog", "status": "modified", "additions": 17, "deletions": 0, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Fcp%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Fcp%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcp%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,20 @@\n+2022-11-28  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/101733\n+\t* parser.cc (cp_parser_requirement): Parse tentatively for the\n+\t'typename' case.\n+\n+2022-11-28  Jason Merrill  <jason@redhat.com>\n+\n+\t* parser.cc (cp_parser_decl_specifier_seq): Change 'concept bool'\n+\tdiagnostic from pedwarn to permerror.\n+\n+2022-11-28  Torbj\u00f6rn SVENSSON  <torbjorn.svensson@foss.st.com>\n+\t    Yvan ROUX  <yvan.roux@foss.st.com>\n+\n+\t* module.cc: On Windows, 'A:Foo' is supposed to be a module\n+\tand not a path.\n+\n 2022-11-22  Jason Merrill  <jason@redhat.com>\n \n \tPR c++/107781"}, {"sha": "ba7c04811beca4a13832046e8cf00bafcc760ac6", "filename": "gcc/fortran/ChangeLog", "status": "modified", "additions": 26, "deletions": 0, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Ffortran%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Ffortran%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ffortran%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,29 @@\n+2022-11-28  Harald Anlauf  <anlauf@gmx.de>\n+\n+\tPR fortran/107819\n+\t* trans-stmt.cc (gfc_conv_elemental_dependencies): In checking for\n+\telemental dependencies, treat dummy argument with VALUE attribute\n+\tas implicitly having intent(in).\n+\n+2022-11-28  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* openmp.cc (OMP_DO_CLAUSES, OMP_SCOPE_CLAUSES,\n+\tOMP_SECTIONS_CLAUSES): Add 'nowait'.\n+\t(OMP_SINGLE_CLAUSES): Add 'nowait' and 'copyprivate'.\n+\t(gfc_match_omp_distribute_parallel_do,\n+\tgfc_match_omp_distribute_parallel_do_simd,\n+\tgfc_match_omp_parallel_do,\n+\tgfc_match_omp_parallel_do_simd,\n+\tgfc_match_omp_parallel_sections,\n+\tgfc_match_omp_teams_distribute_parallel_do,\n+\tgfc_match_omp_teams_distribute_parallel_do_simd): Disallow 'nowait'.\n+\t(gfc_match_omp_workshare): Match 'nowait' clause.\n+\t(gfc_match_omp_end_single): Use clause matcher for 'nowait'.\n+\t(resolve_omp_clauses): Reject 'nowait' + 'copyprivate'.\n+\t* parse.cc (decode_omp_directive): Break too long line.\n+\t(parse_omp_do, parse_omp_structured_block): Diagnose duplicated\n+\t'nowait' clause.\n+\n 2022-11-23  Steve Kargl  <kargl@gcc.gnu.org>\n \n \tPR fortran/107577"}, {"sha": "850b32d9d7a59b28a1d6f409bf66d99fec257bba", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 1039, "deletions": 0, "changes": 1039, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,1042 @@\n+2022-11-28  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/101733\n+\t* g++.dg/cpp2a/concepts-requires32.C: New test.\n+\n+2022-11-28  Sinan  <sinan.lin@linux.alibaba.com>\n+\n+\t* gcc.target/riscv/rv32-load-64bit-constant.c: New test.\n+\n+2022-11-28  Maciej W. Rozycki  <macro@embecosm.com>\n+\n+\t* gcc.target/riscv/sge.c: New test.\n+\t* gcc.target/riscv/sgeu.c: New test.\n+\t* gcc.target/riscv/sle.c: New test.\n+\t* gcc.target/riscv/sleu.c: New test.\n+\n+2022-11-28  Harald Anlauf  <anlauf@gmx.de>\n+\n+\tPR fortran/107819\n+\t* gfortran.dg/elemental_dependency_7.f90: New test.\n+\n+2022-11-28  Frolov Daniil  <frolov.da@phystech.edu>\n+\n+\t* gcc.dg/Wformat-overflow1.c: New test.\n+\n+2022-11-28  Fei Gao  <gaofei@eswincomputing.com>\n+\n+\t* gcc.target/riscv/pr93304.c: Adapt testcase for the change, constrain\n+\tmatch to assembly instructions only.\n+\t* gcc.target/riscv/rvv/base/spill-11.c: Adapt testcase for the change.\n+\t* gcc.target/riscv/stack_frame.c: New test.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107493\n+\t* gcc.dg/torture/pr107493.c: New testcase.\n+\n+2022-11-28  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* gfortran.dg/gomp/copyprivate-1.f90: New test.\n+\t* gfortran.dg/gomp/copyprivate-2.f90: New test.\n+\t* gfortran.dg/gomp/nowait-2.f90: Move dg-error tests ...\n+\t* gfortran.dg/gomp/nowait-4.f90: ... to this new file.\n+\t* gfortran.dg/gomp/nowait-5.f90: New test.\n+\t* gfortran.dg/gomp/nowait-6.f90: New test.\n+\t* gfortran.dg/gomp/nowait-7.f90: New test.\n+\t* gfortran.dg/gomp/nowait-8.f90: New test.\n+\n+2022-11-28  Yuri Gribov  <y.gribov@samsung.com>\n+\n+\tPR sanitizer/106558\n+\t* c-c++-common/asan/pr106558.c: New test.\n+\n+2022-11-28  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/106875\n+\t* g++.target/i386/pr106875.C: New test.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c: Improve tests.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_s16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_s32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_s8.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_u16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_u32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_u8.c:\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c:\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c:\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c:\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c: Improve tests.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c: Improve tests.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c: Improve tests.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c: Improve tests.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vsubq_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vmulq_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vabsq_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_s8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vabdq_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vminaq_m_s16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c: Improve tests.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c: Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c : Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c : Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_n_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c : Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c : Likewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_f32.c:\n+\tUpdate test.\n+\t* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_s32.c:\n+\tLikewise.\n+\t* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_u32.c:\n+\tLikewise.\n+\n+2022-11-28  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_f16.c: Improve test.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s64.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u64.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u8.c: Likewise.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107876\n+\t* g++.dg/tree-ssa/pr107876.C: New testcase.\n+\n+2022-11-28  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107867\n+\t* g++.dg/pr107867.C: New testcase.\n+\n+2022-11-28  Lulu Cheng  <chenglulu@loongson.cn>\n+\n+\t* gcc.target/loongarch/imm-load.c: New test.\n+\t* gcc.target/loongarch/imm-load1.c: New test.\n+\n+2022-11-28  liuhongt  <hongtao.liu@intel.com>\n+\n+\t* gcc.target/i386/avx512bf16-cvtsbh2ss-1.c: Scan pslld.\n+\t* gcc.target/i386/extendbfsf.c: New test.\n+\n 2022-11-26  Andrew Pinski  <apinski@marvell.com>\n \n \tPR tree-optimization/103356"}, {"sha": "f29085ad6dc7e485614e18d1cc00b7e921eba7fe", "filename": "libgomp/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/libgomp%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/libgomp%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgomp%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,7 @@\n+2022-11-28  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* libgomp.texi (OpenMP 5.2): Mark end-directive as Y.\n+\n 2022-11-25  Sandra Loosemore  <sandra@codesourcery.com>\n \n \t* testsuite/lib/libgomp.exp: Load scanoffloadipa.exp library."}, {"sha": "9937419a56eb9a00c9bacdd9f040eddcb7458c91", "filename": "libstdc++-v3/ChangeLog", "status": "modified", "additions": 49, "deletions": 0, "changes": 49, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b774853514c893e2946c0cc60e6345cd52be0cbc/libstdc%2B%2B-v3%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b774853514c893e2946c0cc60e6345cd52be0cbc/libstdc%2B%2B-v3%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libstdc%2B%2B-v3%2FChangeLog?ref=b774853514c893e2946c0cc60e6345cd52be0cbc", "patch": "@@ -1,3 +1,52 @@\n+2022-11-28  Fran\u00e7ois Dumont  <fdumont@gcc.gnu.org>\n+\n+\t* testsuite/20_util/function/cons/70692.cc: Adapt dg-error message.\n+\n+2022-11-28  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\tPR libstdc++/107801\n+\t* src/c++17/memory_resource.cc (chunk::_M_bytes): Change type\n+\tfrom uint32_t to bitset::size_type. Adjust static assertion.\n+\t(__pool_resource::_Pool::replenish): Cast to size_t after\n+\tmultiplication instead of before.\n+\t(__pool_resource::_M_alloc_pools): Ensure both arguments to\n+\tstd::max have type size_t.\n+\n+2022-11-28  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\t* include/std/string_view (basic_string_view::copy) Use explicit\n+\ttemplate argument for call to std::min<size_t>.\n+\t(basic_string_view::substr): Likewise.\n+\n+2022-11-28  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\tPR libstdc++/107885\n+\t* libsupc++/hash_bytes.cc (_Hash_bytes): Convert to size_t\n+\tinstead of implicit integer promotion to 16 bits.\n+\n+2022-11-28  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\t* testsuite/26_numerics/random/subtract_with_carry_engine/cons/lwg3809.cc:\n+\tReplace non-ASCII character.\n+\n+2022-11-28  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\t* testsuite/20_util/is_complete_or_unbounded/memoization_neg.cc:\n+\tSimplify dg-prune-output pattern.\n+\t* testsuite/lib/prune.exp (libstdc++-dg-prune): Prune \"::__8\".\n+\n+2022-11-28  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\tPR libstdc++/107466\n+\t* include/bits/random.h (subtract_with_carry_engine): Use 32-bit\n+\ttype for default seed. Use 0u as default argument for\n+\tsubtract_with_carry_engine(result_type) constructor and\n+\tseed(result_type) member function.\n+\t* include/bits/random.tcc (subtract_with_carry_engine): Use\n+\t32-bit type for default seed and engine used for initial state.\n+\t* testsuite/26_numerics/random/subtract_with_carry_engine/cons/lwg3809.cc:\n+\tNew test.\n+\n 2022-11-25  Jonathan Wakely  <jwakely@redhat.com>\n \n \t* acinclude.m4 (GLIBCXX_CHECK_UCHAR_H): Don't use AC_MSG_RESULT"}]}