

================================================================
== Vitis HLS Report for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'
================================================================
* Date:           Thu Dec 29 12:36:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.441 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       82|  20.000 ns|  0.820 us|    2|   82|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_376_5  |        0|       80|         5|          4|          1|  0 ~ 20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      199|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|      137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      137|      331|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_216_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln13_3_fu_232_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln13_4_fu_242_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln13_5_fu_252_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_6_fu_262_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_7_fu_272_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_8_fu_282_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_fu_205_p2    |         +|   0|  0|  14|           7|           7|
    |i_17_fu_182_p2        |         +|   0|  0|  12|           5|           1|
    |icmp_ln376_fu_176_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |this_s_d0             |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 199|         131|          96|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    5|         10|
    |i_5_fu_62                    |   9|          2|    5|         10|
    |seedbuf_address0             |  26|          5|    7|         35|
    |seedbuf_address1             |  26|          5|    7|         35|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   29|        103|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_323             |   7|   0|    7|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_5_fu_62                    |   5|   0|    5|          0|
    |icmp_ln376_reg_319           |   1|   0|    1|          0|
    |seedbuf_load_1_reg_354       |   8|   0|    8|          0|
    |seedbuf_load_2_reg_374       |   8|   0|    8|          0|
    |seedbuf_load_3_reg_379       |   8|   0|    8|          0|
    |seedbuf_load_4_reg_394       |   8|   0|    8|          0|
    |seedbuf_load_5_reg_399       |   8|   0|    8|          0|
    |seedbuf_load_reg_349         |   8|   0|    8|          0|
    |this_s_addr_reg_343          |   5|   0|    5|          0|
    |this_s_load_reg_369          |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 137|   0|  137|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|div               |   in|    5|     ap_none|                                       div|        scalar|
|add_ln13_2        |   in|    7|     ap_none|                                add_ln13_2|        scalar|
|seedbuf_address0  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|                                   seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q1        |   in|    8|   ap_memory|                                   seedbuf|         array|
|this_s_address0   |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce0        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_we0        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_d0         |  out|   64|   ap_memory|                                    this_s|         array|
|this_s_address1   |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce1        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_q1         |   in|   64|   ap_memory|                                    this_s|         array|
+------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 8 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln13_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %add_ln13_2"   --->   Operation 10 'read' 'add_ln13_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%div_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %div"   --->   Operation 11 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i_5"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i5 %i_5" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 20, i64 0"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%icmp_ln376 = icmp_eq  i5 %i, i5 %div_read" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 17 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%i_17 = add i5 %i, i5 1" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 18 'add' 'i_17' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %for.inc81.split, void %for.end83.loopexit.exitStub" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 19 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i5 %i" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 20 'zext' 'zext_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i5 %i" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 21 'trunc' 'trunc_ln377' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln377, i3 0" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln13 = add i7 %add_ln13_2_read, i7 %shl_ln" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 23 'add' 'add_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %add_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 24 'zext' 'zext_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 25 'getelementptr' 'seedbuf_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 26 'load' 'seedbuf_load' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln13_1 = add i7 %add_ln13, i7 1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 27 'add' 'add_ln13_1' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13_11 = zext i7 %add_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 28 'zext' 'zext_ln13_11' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%seedbuf_addr_8 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_11" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 29 'getelementptr' 'seedbuf_addr_8' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%seedbuf_load_1 = load i7 %seedbuf_addr_8" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 30 'load' 'seedbuf_load_1' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln376" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 31 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 32 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln376 = store i5 %i_17, i5 %i_5" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 33 'store' 'store_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.46>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 34 [1/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 34 'load' 'seedbuf_load' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 35 [1/2] (0.73ns)   --->   "%seedbuf_load_1 = load i7 %seedbuf_addr_8" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 35 'load' 'seedbuf_load_1' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln13_3 = add i7 %add_ln13, i7 2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 36 'add' 'add_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13_12 = zext i7 %add_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 37 'zext' 'zext_ln13_12' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%seedbuf_addr_9 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_12" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 38 'getelementptr' 'seedbuf_addr_9' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.73ns)   --->   "%seedbuf_load_2 = load i7 %seedbuf_addr_9" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 39 'load' 'seedbuf_load_2' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%add_ln13_4 = add i7 %add_ln13, i7 3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 40 'add' 'add_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln13_13 = zext i7 %add_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 41 'zext' 'zext_ln13_13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%seedbuf_addr_10 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 42 'getelementptr' 'seedbuf_addr_10' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.73ns)   --->   "%seedbuf_load_3 = load i7 %seedbuf_addr_10" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 43 'load' 'seedbuf_load_3' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 44 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 44 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 45 [1/2] (0.73ns)   --->   "%seedbuf_load_2 = load i7 %seedbuf_addr_9" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 45 'load' 'seedbuf_load_2' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 46 [1/2] (0.73ns)   --->   "%seedbuf_load_3 = load i7 %seedbuf_addr_10" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 46 'load' 'seedbuf_load_3' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 47 [1/1] (0.85ns)   --->   "%add_ln13_5 = add i7 %add_ln13, i7 4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 47 'add' 'add_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln13_14 = zext i7 %add_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 48 'zext' 'zext_ln13_14' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%seedbuf_addr_11 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_14" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 49 'getelementptr' 'seedbuf_addr_11' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.73ns)   --->   "%seedbuf_load_4 = load i7 %seedbuf_addr_11" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 50 'load' 'seedbuf_load_4' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 51 [1/1] (0.85ns)   --->   "%add_ln13_6 = add i7 %add_ln13, i7 5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 51 'add' 'add_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln13_15 = zext i7 %add_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 52 'zext' 'zext_ln13_15' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%seedbuf_addr_12 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 53 'getelementptr' 'seedbuf_addr_12' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.73ns)   --->   "%seedbuf_load_5 = load i7 %seedbuf_addr_12" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'load' 'seedbuf_load_5' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 55 [1/2] (0.73ns)   --->   "%seedbuf_load_4 = load i7 %seedbuf_addr_11" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 55 'load' 'seedbuf_load_4' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 56 [1/2] (0.73ns)   --->   "%seedbuf_load_5 = load i7 %seedbuf_addr_12" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 56 'load' 'seedbuf_load_5' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 57 [1/1] (0.85ns)   --->   "%add_ln13_7 = add i7 %add_ln13, i7 6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 57 'add' 'add_ln13_7' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln13_16 = zext i7 %add_ln13_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 58 'zext' 'zext_ln13_16' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%seedbuf_addr_13 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 59 'getelementptr' 'seedbuf_addr_13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (0.73ns)   --->   "%seedbuf_load_6 = load i7 %seedbuf_addr_13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 60 'load' 'seedbuf_load_6' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln13_8 = add i7 %add_ln13, i7 7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 61 'add' 'add_ln13_8' <Predicate = (!icmp_ln376)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln13_17 = zext i7 %add_ln13_8" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 62 'zext' 'zext_ln13_17' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%seedbuf_addr_14 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_17" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 63 'getelementptr' 'seedbuf_addr_14' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.73ns)   --->   "%seedbuf_load_7 = load i7 %seedbuf_addr_14" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 64 'load' 'seedbuf_load_7' <Predicate = (!icmp_ln376)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 65 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (0.73ns)   --->   "%seedbuf_load_6 = load i7 %seedbuf_addr_13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 66 'load' 'seedbuf_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 67 [1/2] (0.73ns)   --->   "%seedbuf_load_7 = load i7 %seedbuf_addr_14" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 67 'load' 'seedbuf_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_15_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seedbuf_load_7, i8 %seedbuf_load_6, i8 %seedbuf_load_5, i8 %seedbuf_load_4, i8 %seedbuf_load_3, i8 %seedbuf_load_2, i8 %seedbuf_load_1, i8 %seedbuf_load" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 68 'bitconcatenate' 'r_15_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.32ns)   --->   "%xor_ln377 = xor i64 %this_s_load, i64 %r_15_7" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 69 'xor' 'xor_ln377' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln377 = store i64 %xor_ln377, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 70 'store' 'store_ln377' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc81" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 71 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seedbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                   (alloca           ) [ 010000]
specinterface_ln0     (specinterface    ) [ 000000]
add_ln13_2_read       (read             ) [ 000000]
div_read              (read             ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i                     (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln376            (icmp             ) [ 011110]
i_17                  (add              ) [ 000000]
br_ln376              (br               ) [ 000000]
zext_ln376            (zext             ) [ 000000]
trunc_ln377           (trunc            ) [ 000000]
shl_ln                (bitconcatenate   ) [ 000000]
add_ln13              (add              ) [ 001110]
zext_ln13             (zext             ) [ 000000]
seedbuf_addr          (getelementptr    ) [ 001000]
add_ln13_1            (add              ) [ 000000]
zext_ln13_11          (zext             ) [ 000000]
seedbuf_addr_8        (getelementptr    ) [ 001000]
this_s_addr           (getelementptr    ) [ 011111]
store_ln376           (store            ) [ 000000]
seedbuf_load          (load             ) [ 010111]
seedbuf_load_1        (load             ) [ 010111]
add_ln13_3            (add              ) [ 000000]
zext_ln13_12          (zext             ) [ 000000]
seedbuf_addr_9        (getelementptr    ) [ 000100]
add_ln13_4            (add              ) [ 000000]
zext_ln13_13          (zext             ) [ 000000]
seedbuf_addr_10       (getelementptr    ) [ 000100]
this_s_load           (load             ) [ 010111]
seedbuf_load_2        (load             ) [ 010011]
seedbuf_load_3        (load             ) [ 010011]
add_ln13_5            (add              ) [ 000000]
zext_ln13_14          (zext             ) [ 000000]
seedbuf_addr_11       (getelementptr    ) [ 000010]
add_ln13_6            (add              ) [ 000000]
zext_ln13_15          (zext             ) [ 000000]
seedbuf_addr_12       (getelementptr    ) [ 000010]
seedbuf_load_4        (load             ) [ 010001]
seedbuf_load_5        (load             ) [ 010001]
add_ln13_7            (add              ) [ 000000]
zext_ln13_16          (zext             ) [ 000000]
seedbuf_addr_13       (getelementptr    ) [ 010001]
add_ln13_8            (add              ) [ 000000]
zext_ln13_17          (zext             ) [ 000000]
seedbuf_addr_14       (getelementptr    ) [ 010001]
specloopname_ln342    (specloopname     ) [ 000000]
seedbuf_load_6        (load             ) [ 000000]
seedbuf_load_7        (load             ) [ 000000]
r_15_7                (bitconcatenate   ) [ 000000]
xor_ln377             (xor              ) [ 000000]
store_ln377           (store            ) [ 000000]
br_ln376              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="div">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln13_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seedbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedbuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_5_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln13_2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln13_2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="div_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="seedbuf_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
<pin id="93" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seedbuf_load/1 seedbuf_load_1/1 seedbuf_load_2/2 seedbuf_load_3/2 seedbuf_load_4/3 seedbuf_load_5/3 seedbuf_load_6/4 seedbuf_load_7/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="seedbuf_addr_8_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_8/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="this_s_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="4"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/1 store_ln377/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="seedbuf_addr_9_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_9/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="seedbuf_addr_10_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_10/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="seedbuf_addr_11_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_11/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="seedbuf_addr_12_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_12/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="seedbuf_addr_13_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_13/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="seedbuf_addr_14_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_14/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln376_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln376/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_17_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln376_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln377_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln377/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln13_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln13_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln13_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln13_11_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_11/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln376_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln13_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="1"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln13_12_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_12/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln13_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln13_13_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_13/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln13_5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="2"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln13_14_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_14/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln13_6_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="2"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln13_15_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_15/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln13_7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="3"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln13_16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_16/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln13_8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="3"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_8/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln13_17_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_17/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_15_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="0" index="3" bw="8" slack="1"/>
<pin id="297" dir="0" index="4" bw="8" slack="1"/>
<pin id="298" dir="0" index="5" bw="8" slack="2"/>
<pin id="299" dir="0" index="6" bw="8" slack="2"/>
<pin id="300" dir="0" index="7" bw="8" slack="3"/>
<pin id="301" dir="0" index="8" bw="8" slack="3"/>
<pin id="302" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_15_7/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln377_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="3"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln377/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_5_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln376_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln376 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln13_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="1"/>
<pin id="325" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="seedbuf_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="seedbuf_addr_8_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="1"/>
<pin id="340" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_8 "/>
</bind>
</comp>

<comp id="343" class="1005" name="this_s_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="seedbuf_load_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="3"/>
<pin id="351" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seedbuf_load "/>
</bind>
</comp>

<comp id="354" class="1005" name="seedbuf_load_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="3"/>
<pin id="356" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seedbuf_load_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="seedbuf_addr_9_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="1"/>
<pin id="361" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_9 "/>
</bind>
</comp>

<comp id="364" class="1005" name="seedbuf_addr_10_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="1"/>
<pin id="366" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_10 "/>
</bind>
</comp>

<comp id="369" class="1005" name="this_s_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="3"/>
<pin id="371" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="this_s_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="seedbuf_load_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2"/>
<pin id="376" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seedbuf_load_2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="seedbuf_load_3_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2"/>
<pin id="381" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seedbuf_load_3 "/>
</bind>
</comp>

<comp id="384" class="1005" name="seedbuf_addr_11_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="1"/>
<pin id="386" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_11 "/>
</bind>
</comp>

<comp id="389" class="1005" name="seedbuf_addr_12_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_12 "/>
</bind>
</comp>

<comp id="394" class="1005" name="seedbuf_load_4_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_load_4 "/>
</bind>
</comp>

<comp id="399" class="1005" name="seedbuf_load_5_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_load_5 "/>
</bind>
</comp>

<comp id="404" class="1005" name="seedbuf_addr_13_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_13 "/>
</bind>
</comp>

<comp id="409" class="1005" name="seedbuf_addr_14_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="72" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="196"><net_src comp="173" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="66" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="197" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="220"><net_src comp="205" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="231"><net_src comp="182" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="85" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="305"><net_src comp="85" pin="7"/><net_sink comp="292" pin=2"/></net>

<net id="310"><net_src comp="292" pin="9"/><net_sink comp="306" pin=1"/></net>

<net id="311"><net_src comp="306" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="315"><net_src comp="62" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="322"><net_src comp="176" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="205" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="336"><net_src comp="78" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="341"><net_src comp="95" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="346"><net_src comp="103" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="352"><net_src comp="85" pin="7"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="292" pin=8"/></net>

<net id="357"><net_src comp="85" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="292" pin=7"/></net>

<net id="362"><net_src comp="120" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="367"><net_src comp="128" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="372"><net_src comp="110" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="377"><net_src comp="85" pin="7"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="292" pin=6"/></net>

<net id="382"><net_src comp="85" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="292" pin=5"/></net>

<net id="387"><net_src comp="136" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="392"><net_src comp="144" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="397"><net_src comp="85" pin="7"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="402"><net_src comp="85" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="292" pin=3"/></net>

<net id="407"><net_src comp="152" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="412"><net_src comp="160" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seedbuf | {}
	Port: this_s | {5 }
 - Input state : 
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 : div | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 : add_ln13_2 | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 : seedbuf | {1 2 3 4 5 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 : this_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln376 : 2
		i_17 : 2
		br_ln376 : 3
		zext_ln376 : 2
		trunc_ln377 : 2
		shl_ln : 3
		add_ln13 : 4
		zext_ln13 : 5
		seedbuf_addr : 6
		seedbuf_load : 7
		add_ln13_1 : 5
		zext_ln13_11 : 6
		seedbuf_addr_8 : 7
		seedbuf_load_1 : 8
		this_s_addr : 3
		this_s_load : 4
		store_ln376 : 3
	State 2
		zext_ln13_12 : 1
		seedbuf_addr_9 : 2
		seedbuf_load_2 : 3
		zext_ln13_13 : 1
		seedbuf_addr_10 : 2
		seedbuf_load_3 : 3
	State 3
		zext_ln13_14 : 1
		seedbuf_addr_11 : 2
		seedbuf_load_4 : 3
		zext_ln13_15 : 1
		seedbuf_addr_12 : 2
		seedbuf_load_5 : 3
	State 4
		zext_ln13_16 : 1
		seedbuf_addr_13 : 2
		seedbuf_load_6 : 3
		zext_ln13_17 : 1
		seedbuf_addr_14 : 2
		seedbuf_load_7 : 3
	State 5
		r_15_7 : 1
		xor_ln377 : 2
		store_ln377 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_17_fu_182        |    0    |    12   |
|          |       add_ln13_fu_205      |    0    |    14   |
|          |      add_ln13_1_fu_216     |    0    |    14   |
|          |      add_ln13_3_fu_232     |    0    |    14   |
|    add   |      add_ln13_4_fu_242     |    0    |    14   |
|          |      add_ln13_5_fu_252     |    0    |    14   |
|          |      add_ln13_6_fu_262     |    0    |    14   |
|          |      add_ln13_7_fu_272     |    0    |    14   |
|          |      add_ln13_8_fu_282     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln377_fu_306      |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln376_fu_176     |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | add_ln13_2_read_read_fu_66 |    0    |    0    |
|          |     div_read_read_fu_72    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln376_fu_188     |    0    |    0    |
|          |      zext_ln13_fu_211      |    0    |    0    |
|          |     zext_ln13_11_fu_222    |    0    |    0    |
|          |     zext_ln13_12_fu_237    |    0    |    0    |
|   zext   |     zext_ln13_13_fu_247    |    0    |    0    |
|          |     zext_ln13_14_fu_257    |    0    |    0    |
|          |     zext_ln13_15_fu_267    |    0    |    0    |
|          |     zext_ln13_16_fu_277    |    0    |    0    |
|          |     zext_ln13_17_fu_287    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln377_fu_193     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_197       |    0    |    0    |
|          |        r_15_7_fu_292       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   197   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_323   |    7   |
|      i_5_reg_312      |    5   |
|   icmp_ln376_reg_319  |    1   |
|seedbuf_addr_10_reg_364|    7   |
|seedbuf_addr_11_reg_384|    7   |
|seedbuf_addr_12_reg_389|    7   |
|seedbuf_addr_13_reg_404|    7   |
|seedbuf_addr_14_reg_409|    7   |
| seedbuf_addr_8_reg_338|    7   |
| seedbuf_addr_9_reg_359|    7   |
|  seedbuf_addr_reg_333 |    7   |
| seedbuf_load_1_reg_354|    8   |
| seedbuf_load_2_reg_374|    8   |
| seedbuf_load_3_reg_379|    8   |
| seedbuf_load_4_reg_394|    8   |
| seedbuf_load_5_reg_399|    8   |
|  seedbuf_load_reg_349 |    8   |
|  this_s_addr_reg_343  |    5   |
|  this_s_load_reg_369  |   64   |
+-----------------------+--------+
|         Total         |   186  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   8  |   7  |   56   ||    43   |
|  grp_access_fu_85 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   || 1.88571 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   197  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   95   |
|  Register |    -   |   186  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   186  |   292  |
+-----------+--------+--------+--------+
