// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes_expand_key (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_key_V_AWVALID,
        m_axi_key_V_AWREADY,
        m_axi_key_V_AWADDR,
        m_axi_key_V_AWID,
        m_axi_key_V_AWLEN,
        m_axi_key_V_AWSIZE,
        m_axi_key_V_AWBURST,
        m_axi_key_V_AWLOCK,
        m_axi_key_V_AWCACHE,
        m_axi_key_V_AWPROT,
        m_axi_key_V_AWQOS,
        m_axi_key_V_AWREGION,
        m_axi_key_V_AWUSER,
        m_axi_key_V_WVALID,
        m_axi_key_V_WREADY,
        m_axi_key_V_WDATA,
        m_axi_key_V_WSTRB,
        m_axi_key_V_WLAST,
        m_axi_key_V_WID,
        m_axi_key_V_WUSER,
        m_axi_key_V_ARVALID,
        m_axi_key_V_ARREADY,
        m_axi_key_V_ARADDR,
        m_axi_key_V_ARID,
        m_axi_key_V_ARLEN,
        m_axi_key_V_ARSIZE,
        m_axi_key_V_ARBURST,
        m_axi_key_V_ARLOCK,
        m_axi_key_V_ARCACHE,
        m_axi_key_V_ARPROT,
        m_axi_key_V_ARQOS,
        m_axi_key_V_ARREGION,
        m_axi_key_V_ARUSER,
        m_axi_key_V_RVALID,
        m_axi_key_V_RREADY,
        m_axi_key_V_RDATA,
        m_axi_key_V_RLAST,
        m_axi_key_V_RID,
        m_axi_key_V_RUSER,
        m_axi_key_V_RRESP,
        m_axi_key_V_BVALID,
        m_axi_key_V_BREADY,
        m_axi_key_V_BRESP,
        m_axi_key_V_BID,
        m_axi_key_V_BUSER,
        key_V_offset,
        m_axi_s_box_V_AWVALID,
        m_axi_s_box_V_AWREADY,
        m_axi_s_box_V_AWADDR,
        m_axi_s_box_V_AWID,
        m_axi_s_box_V_AWLEN,
        m_axi_s_box_V_AWSIZE,
        m_axi_s_box_V_AWBURST,
        m_axi_s_box_V_AWLOCK,
        m_axi_s_box_V_AWCACHE,
        m_axi_s_box_V_AWPROT,
        m_axi_s_box_V_AWQOS,
        m_axi_s_box_V_AWREGION,
        m_axi_s_box_V_AWUSER,
        m_axi_s_box_V_WVALID,
        m_axi_s_box_V_WREADY,
        m_axi_s_box_V_WDATA,
        m_axi_s_box_V_WSTRB,
        m_axi_s_box_V_WLAST,
        m_axi_s_box_V_WID,
        m_axi_s_box_V_WUSER,
        m_axi_s_box_V_ARVALID,
        m_axi_s_box_V_ARREADY,
        m_axi_s_box_V_ARADDR,
        m_axi_s_box_V_ARID,
        m_axi_s_box_V_ARLEN,
        m_axi_s_box_V_ARSIZE,
        m_axi_s_box_V_ARBURST,
        m_axi_s_box_V_ARLOCK,
        m_axi_s_box_V_ARCACHE,
        m_axi_s_box_V_ARPROT,
        m_axi_s_box_V_ARQOS,
        m_axi_s_box_V_ARREGION,
        m_axi_s_box_V_ARUSER,
        m_axi_s_box_V_RVALID,
        m_axi_s_box_V_RREADY,
        m_axi_s_box_V_RDATA,
        m_axi_s_box_V_RLAST,
        m_axi_s_box_V_RID,
        m_axi_s_box_V_RUSER,
        m_axi_s_box_V_RRESP,
        m_axi_s_box_V_BVALID,
        m_axi_s_box_V_BREADY,
        m_axi_s_box_V_BRESP,
        m_axi_s_box_V_BID,
        m_axi_s_box_V_BUSER,
        s_box_V_offset,
        m_axi_rcon_V_AWVALID,
        m_axi_rcon_V_AWREADY,
        m_axi_rcon_V_AWADDR,
        m_axi_rcon_V_AWID,
        m_axi_rcon_V_AWLEN,
        m_axi_rcon_V_AWSIZE,
        m_axi_rcon_V_AWBURST,
        m_axi_rcon_V_AWLOCK,
        m_axi_rcon_V_AWCACHE,
        m_axi_rcon_V_AWPROT,
        m_axi_rcon_V_AWQOS,
        m_axi_rcon_V_AWREGION,
        m_axi_rcon_V_AWUSER,
        m_axi_rcon_V_WVALID,
        m_axi_rcon_V_WREADY,
        m_axi_rcon_V_WDATA,
        m_axi_rcon_V_WSTRB,
        m_axi_rcon_V_WLAST,
        m_axi_rcon_V_WID,
        m_axi_rcon_V_WUSER,
        m_axi_rcon_V_ARVALID,
        m_axi_rcon_V_ARREADY,
        m_axi_rcon_V_ARADDR,
        m_axi_rcon_V_ARID,
        m_axi_rcon_V_ARLEN,
        m_axi_rcon_V_ARSIZE,
        m_axi_rcon_V_ARBURST,
        m_axi_rcon_V_ARLOCK,
        m_axi_rcon_V_ARCACHE,
        m_axi_rcon_V_ARPROT,
        m_axi_rcon_V_ARQOS,
        m_axi_rcon_V_ARREGION,
        m_axi_rcon_V_ARUSER,
        m_axi_rcon_V_RVALID,
        m_axi_rcon_V_RREADY,
        m_axi_rcon_V_RDATA,
        m_axi_rcon_V_RLAST,
        m_axi_rcon_V_RID,
        m_axi_rcon_V_RUSER,
        m_axi_rcon_V_RRESP,
        m_axi_rcon_V_BVALID,
        m_axi_rcon_V_BREADY,
        m_axi_rcon_V_BRESP,
        m_axi_rcon_V_BID,
        m_axi_rcon_V_BUSER,
        rcon_V_offset,
        expanded_key_matrix_V_address0,
        expanded_key_matrix_V_ce0,
        expanded_key_matrix_V_we0,
        expanded_key_matrix_V_d0
);

parameter    ap_ST_fsm_state1 = 54'd1;
parameter    ap_ST_fsm_state2 = 54'd2;
parameter    ap_ST_fsm_state3 = 54'd4;
parameter    ap_ST_fsm_state4 = 54'd8;
parameter    ap_ST_fsm_state5 = 54'd16;
parameter    ap_ST_fsm_state6 = 54'd32;
parameter    ap_ST_fsm_state7 = 54'd64;
parameter    ap_ST_fsm_state8 = 54'd128;
parameter    ap_ST_fsm_state9 = 54'd256;
parameter    ap_ST_fsm_state10 = 54'd512;
parameter    ap_ST_fsm_state11 = 54'd1024;
parameter    ap_ST_fsm_state12 = 54'd2048;
parameter    ap_ST_fsm_state13 = 54'd4096;
parameter    ap_ST_fsm_state14 = 54'd8192;
parameter    ap_ST_fsm_state15 = 54'd16384;
parameter    ap_ST_fsm_state16 = 54'd32768;
parameter    ap_ST_fsm_state17 = 54'd65536;
parameter    ap_ST_fsm_state18 = 54'd131072;
parameter    ap_ST_fsm_state19 = 54'd262144;
parameter    ap_ST_fsm_state20 = 54'd524288;
parameter    ap_ST_fsm_state21 = 54'd1048576;
parameter    ap_ST_fsm_state22 = 54'd2097152;
parameter    ap_ST_fsm_state23 = 54'd4194304;
parameter    ap_ST_fsm_state24 = 54'd8388608;
parameter    ap_ST_fsm_state25 = 54'd16777216;
parameter    ap_ST_fsm_state26 = 54'd33554432;
parameter    ap_ST_fsm_state27 = 54'd67108864;
parameter    ap_ST_fsm_state28 = 54'd134217728;
parameter    ap_ST_fsm_state29 = 54'd268435456;
parameter    ap_ST_fsm_state30 = 54'd536870912;
parameter    ap_ST_fsm_state31 = 54'd1073741824;
parameter    ap_ST_fsm_state32 = 54'd2147483648;
parameter    ap_ST_fsm_state33 = 54'd4294967296;
parameter    ap_ST_fsm_state34 = 54'd8589934592;
parameter    ap_ST_fsm_state35 = 54'd17179869184;
parameter    ap_ST_fsm_state36 = 54'd34359738368;
parameter    ap_ST_fsm_state37 = 54'd68719476736;
parameter    ap_ST_fsm_state38 = 54'd137438953472;
parameter    ap_ST_fsm_state39 = 54'd274877906944;
parameter    ap_ST_fsm_state40 = 54'd549755813888;
parameter    ap_ST_fsm_state41 = 54'd1099511627776;
parameter    ap_ST_fsm_state42 = 54'd2199023255552;
parameter    ap_ST_fsm_state43 = 54'd4398046511104;
parameter    ap_ST_fsm_state44 = 54'd8796093022208;
parameter    ap_ST_fsm_state45 = 54'd17592186044416;
parameter    ap_ST_fsm_state46 = 54'd35184372088832;
parameter    ap_ST_fsm_state47 = 54'd70368744177664;
parameter    ap_ST_fsm_state48 = 54'd140737488355328;
parameter    ap_ST_fsm_state49 = 54'd281474976710656;
parameter    ap_ST_fsm_state50 = 54'd562949953421312;
parameter    ap_ST_fsm_state51 = 54'd1125899906842624;
parameter    ap_ST_fsm_state52 = 54'd2251799813685248;
parameter    ap_ST_fsm_state53 = 54'd4503599627370496;
parameter    ap_ST_fsm_state54 = 54'd9007199254740992;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_key_V_AWVALID;
input   m_axi_key_V_AWREADY;
output  [31:0] m_axi_key_V_AWADDR;
output  [0:0] m_axi_key_V_AWID;
output  [31:0] m_axi_key_V_AWLEN;
output  [2:0] m_axi_key_V_AWSIZE;
output  [1:0] m_axi_key_V_AWBURST;
output  [1:0] m_axi_key_V_AWLOCK;
output  [3:0] m_axi_key_V_AWCACHE;
output  [2:0] m_axi_key_V_AWPROT;
output  [3:0] m_axi_key_V_AWQOS;
output  [3:0] m_axi_key_V_AWREGION;
output  [0:0] m_axi_key_V_AWUSER;
output   m_axi_key_V_WVALID;
input   m_axi_key_V_WREADY;
output  [15:0] m_axi_key_V_WDATA;
output  [1:0] m_axi_key_V_WSTRB;
output   m_axi_key_V_WLAST;
output  [0:0] m_axi_key_V_WID;
output  [0:0] m_axi_key_V_WUSER;
output   m_axi_key_V_ARVALID;
input   m_axi_key_V_ARREADY;
output  [31:0] m_axi_key_V_ARADDR;
output  [0:0] m_axi_key_V_ARID;
output  [31:0] m_axi_key_V_ARLEN;
output  [2:0] m_axi_key_V_ARSIZE;
output  [1:0] m_axi_key_V_ARBURST;
output  [1:0] m_axi_key_V_ARLOCK;
output  [3:0] m_axi_key_V_ARCACHE;
output  [2:0] m_axi_key_V_ARPROT;
output  [3:0] m_axi_key_V_ARQOS;
output  [3:0] m_axi_key_V_ARREGION;
output  [0:0] m_axi_key_V_ARUSER;
input   m_axi_key_V_RVALID;
output   m_axi_key_V_RREADY;
input  [15:0] m_axi_key_V_RDATA;
input   m_axi_key_V_RLAST;
input  [0:0] m_axi_key_V_RID;
input  [0:0] m_axi_key_V_RUSER;
input  [1:0] m_axi_key_V_RRESP;
input   m_axi_key_V_BVALID;
output   m_axi_key_V_BREADY;
input  [1:0] m_axi_key_V_BRESP;
input  [0:0] m_axi_key_V_BID;
input  [0:0] m_axi_key_V_BUSER;
input  [30:0] key_V_offset;
output   m_axi_s_box_V_AWVALID;
input   m_axi_s_box_V_AWREADY;
output  [31:0] m_axi_s_box_V_AWADDR;
output  [0:0] m_axi_s_box_V_AWID;
output  [31:0] m_axi_s_box_V_AWLEN;
output  [2:0] m_axi_s_box_V_AWSIZE;
output  [1:0] m_axi_s_box_V_AWBURST;
output  [1:0] m_axi_s_box_V_AWLOCK;
output  [3:0] m_axi_s_box_V_AWCACHE;
output  [2:0] m_axi_s_box_V_AWPROT;
output  [3:0] m_axi_s_box_V_AWQOS;
output  [3:0] m_axi_s_box_V_AWREGION;
output  [0:0] m_axi_s_box_V_AWUSER;
output   m_axi_s_box_V_WVALID;
input   m_axi_s_box_V_WREADY;
output  [7:0] m_axi_s_box_V_WDATA;
output  [0:0] m_axi_s_box_V_WSTRB;
output   m_axi_s_box_V_WLAST;
output  [0:0] m_axi_s_box_V_WID;
output  [0:0] m_axi_s_box_V_WUSER;
output   m_axi_s_box_V_ARVALID;
input   m_axi_s_box_V_ARREADY;
output  [31:0] m_axi_s_box_V_ARADDR;
output  [0:0] m_axi_s_box_V_ARID;
output  [31:0] m_axi_s_box_V_ARLEN;
output  [2:0] m_axi_s_box_V_ARSIZE;
output  [1:0] m_axi_s_box_V_ARBURST;
output  [1:0] m_axi_s_box_V_ARLOCK;
output  [3:0] m_axi_s_box_V_ARCACHE;
output  [2:0] m_axi_s_box_V_ARPROT;
output  [3:0] m_axi_s_box_V_ARQOS;
output  [3:0] m_axi_s_box_V_ARREGION;
output  [0:0] m_axi_s_box_V_ARUSER;
input   m_axi_s_box_V_RVALID;
output   m_axi_s_box_V_RREADY;
input  [7:0] m_axi_s_box_V_RDATA;
input   m_axi_s_box_V_RLAST;
input  [0:0] m_axi_s_box_V_RID;
input  [0:0] m_axi_s_box_V_RUSER;
input  [1:0] m_axi_s_box_V_RRESP;
input   m_axi_s_box_V_BVALID;
output   m_axi_s_box_V_BREADY;
input  [1:0] m_axi_s_box_V_BRESP;
input  [0:0] m_axi_s_box_V_BID;
input  [0:0] m_axi_s_box_V_BUSER;
input  [31:0] s_box_V_offset;
output   m_axi_rcon_V_AWVALID;
input   m_axi_rcon_V_AWREADY;
output  [31:0] m_axi_rcon_V_AWADDR;
output  [0:0] m_axi_rcon_V_AWID;
output  [31:0] m_axi_rcon_V_AWLEN;
output  [2:0] m_axi_rcon_V_AWSIZE;
output  [1:0] m_axi_rcon_V_AWBURST;
output  [1:0] m_axi_rcon_V_AWLOCK;
output  [3:0] m_axi_rcon_V_AWCACHE;
output  [2:0] m_axi_rcon_V_AWPROT;
output  [3:0] m_axi_rcon_V_AWQOS;
output  [3:0] m_axi_rcon_V_AWREGION;
output  [0:0] m_axi_rcon_V_AWUSER;
output   m_axi_rcon_V_WVALID;
input   m_axi_rcon_V_WREADY;
output  [63:0] m_axi_rcon_V_WDATA;
output  [7:0] m_axi_rcon_V_WSTRB;
output   m_axi_rcon_V_WLAST;
output  [0:0] m_axi_rcon_V_WID;
output  [0:0] m_axi_rcon_V_WUSER;
output   m_axi_rcon_V_ARVALID;
input   m_axi_rcon_V_ARREADY;
output  [31:0] m_axi_rcon_V_ARADDR;
output  [0:0] m_axi_rcon_V_ARID;
output  [31:0] m_axi_rcon_V_ARLEN;
output  [2:0] m_axi_rcon_V_ARSIZE;
output  [1:0] m_axi_rcon_V_ARBURST;
output  [1:0] m_axi_rcon_V_ARLOCK;
output  [3:0] m_axi_rcon_V_ARCACHE;
output  [2:0] m_axi_rcon_V_ARPROT;
output  [3:0] m_axi_rcon_V_ARQOS;
output  [3:0] m_axi_rcon_V_ARREGION;
output  [0:0] m_axi_rcon_V_ARUSER;
input   m_axi_rcon_V_RVALID;
output   m_axi_rcon_V_RREADY;
input  [63:0] m_axi_rcon_V_RDATA;
input   m_axi_rcon_V_RLAST;
input  [0:0] m_axi_rcon_V_RID;
input  [0:0] m_axi_rcon_V_RUSER;
input  [1:0] m_axi_rcon_V_RRESP;
input   m_axi_rcon_V_BVALID;
output   m_axi_rcon_V_BREADY;
input  [1:0] m_axi_rcon_V_BRESP;
input  [0:0] m_axi_rcon_V_BID;
input  [0:0] m_axi_rcon_V_BUSER;
input  [28:0] rcon_V_offset;
output  [7:0] expanded_key_matrix_V_address0;
output   expanded_key_matrix_V_ce0;
output   expanded_key_matrix_V_we0;
output  [15:0] expanded_key_matrix_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_key_V_ARVALID;
reg m_axi_key_V_RREADY;
reg m_axi_s_box_V_ARVALID;
reg[31:0] m_axi_s_box_V_ARADDR;
reg m_axi_s_box_V_RREADY;
reg m_axi_rcon_V_ARVALID;
reg m_axi_rcon_V_RREADY;
reg expanded_key_matrix_V_ce0;
reg expanded_key_matrix_V_we0;

(* fsm_encoding = "none" *) reg   [53:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    key_V_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    key_V_blk_n_R;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln145_fu_1080_p2;
reg    s_box_V_blk_n_AR;
wire    ap_CS_fsm_state30;
reg    s_box_V_blk_n_R;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state23;
reg    rcon_V_blk_n_AR;
wire    ap_CS_fsm_state40;
reg    rcon_V_blk_n_R;
wire    ap_CS_fsm_state47;
reg   [31:0] key_V_addr_reg_1641;
wire    ap_CS_fsm_state8;
wire   [5:0] i_fu_1086_p2;
reg   [5:0] i_reg_1660;
reg    ap_block_state9;
reg   [15:0] key_V_addr_read_reg_1665;
wire  signed [32:0] sext_ln719_10_fu_1092_p1;
reg  signed [32:0] sext_ln719_10_reg_1677;
wire   [61:0] zext_ln887_fu_1095_p1;
reg   [61:0] zext_ln887_reg_1683;
wire   [2:0] i_12_fu_1120_p2;
reg   [2:0] i_12_reg_1694;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln156_fu_1114_p2;
wire   [1:0] trunc_ln180_fu_1147_p1;
reg   [1:0] trunc_ln180_reg_1704;
wire   [0:0] icmp_ln879_fu_1151_p2;
reg   [0:0] icmp_ln879_reg_1708;
wire   [15:0] expanded_key_V_q0;
wire    ap_CS_fsm_state13;
wire   [2:0] i_15_fu_1169_p2;
reg   [2:0] i_15_reg_1726;
wire    ap_CS_fsm_state15;
wire   [1:0] trunc_ln185_fu_1175_p1;
reg   [1:0] trunc_ln185_reg_1731;
wire   [0:0] icmp_ln183_fu_1163_p2;
reg   [31:0] s_box_V_addr_reg_1735;
reg   [7:0] s_box_V_addr_read_reg_1741;
wire   [15:0] temporary_key_0_V_15_fu_1222_p1;
wire    ap_CS_fsm_state24;
wire   [1:0] i_14_fu_1231_p2;
reg   [1:0] i_14_reg_1757;
wire    ap_CS_fsm_state26;
wire   [2:0] i_16_fu_1243_p2;
reg   [2:0] i_16_reg_1765;
wire    ap_CS_fsm_state29;
wire   [1:0] trunc_ln172_fu_1249_p1;
reg   [1:0] trunc_ln172_reg_1770;
wire   [0:0] icmp_ln170_fu_1237_p2;
reg   [31:0] s_box_V_addr_2_reg_1774;
reg   [15:0] n_V_2_load_reg_1780;
wire   [61:0] add_ln719_fu_1317_p2;
reg   [61:0] add_ln719_reg_1786;
reg   [7:0] s_box_V_addr_2_read_reg_1791;
wire   [15:0] temporary_key_0_V_14_fu_1322_p1;
wire    ap_CS_fsm_state38;
reg   [63:0] rcon_V_addr_read_reg_1810;
wire   [2:0] i_17_fu_1386_p2;
reg   [2:0] i_17_reg_1818;
wire    ap_CS_fsm_state49;
wire   [0:0] icmp_ln193_fu_1380_p2;
wire   [1:0] trunc_ln719_12_fu_1415_p1;
reg   [1:0] trunc_ln719_12_reg_1828;
wire   [2:0] i_18_fu_1448_p2;
wire    ap_CS_fsm_state51;
wire   [3:0] select_ln1372_fu_1542_p3;
wire   [0:0] icmp_ln198_fu_1442_p2;
wire   [7:0] cur_len_V_fu_1550_p2;
wire   [7:0] zext_ln207_fu_1556_p1;
reg   [7:0] zext_ln207_reg_1851;
wire    ap_CS_fsm_state52;
wire   [2:0] i_13_fu_1566_p2;
reg   [2:0] i_13_reg_1859;
wire   [8:0] sub_ln180_fu_1592_p2;
reg   [8:0] sub_ln180_reg_1864;
wire   [0:0] icmp_ln207_fu_1560_p2;
wire   [5:0] j_fu_1604_p2;
reg   [5:0] j_reg_1872;
wire    ap_CS_fsm_state53;
wire   [8:0] add_ln180_10_fu_1614_p2;
reg   [8:0] add_ln180_10_reg_1877;
wire   [0:0] icmp_ln209_fu_1598_p2;
reg   [7:0] expanded_key_V_address0;
reg    expanded_key_V_ce0;
reg    expanded_key_V_we0;
reg   [15:0] expanded_key_V_d0;
reg   [5:0] i_0_reg_264;
wire    ap_CS_fsm_state10;
reg   [15:0] temporary_key_3_V_9_reg_896;
reg   [15:0] temporary_key_3_V_0_reg_276;
reg   [15:0] temporary_key_2_V_11_reg_908;
reg   [15:0] temporary_key_2_V_0_reg_288;
reg   [15:0] temporary_key_1_V_11_reg_920;
reg   [15:0] temporary_key_1_V_0_reg_300;
reg   [15:0] temporary_key_0_V_116_reg_932;
reg   [15:0] temporary_key_0_V_0_reg_312;
reg  signed [3:0] p_0216_0_reg_324;
reg   [7:0] p_084_0_reg_336;
reg   [15:0] temporary_key_3_V_1_reg_348;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln887_fu_1108_p2;
wire    ap_CS_fsm_state14;
reg   [15:0] temporary_key_2_V_1_reg_359;
reg   [15:0] temporary_key_1_V_1_reg_370;
reg   [15:0] temporary_key_3_V_reg_381;
reg   [2:0] i2_0_reg_392;
reg   [15:0] temporary_key_3_V_1_2_reg_403;
reg   [15:0] temporary_key_2_V_1_6_reg_421;
reg   [15:0] temporary_key_1_V_1_6_reg_439;
reg   [15:0] temporary_key_3_V_b_reg_457;
reg   [15:0] temporary_key_3_V_5_reg_475;
wire   [0:0] icmp_ln879_1_fu_1157_p2;
wire    ap_CS_fsm_state25;
reg   [15:0] temporary_key_2_V_7_reg_486;
reg   [15:0] temporary_key_1_V_7_reg_497;
reg   [15:0] temporary_key_0_V_72_reg_508;
reg   [2:0] i5_0_reg_519;
reg   [15:0] temporary_key_3_V_5_2_reg_530;
reg   [15:0] temporary_key_2_V_7_2_reg_548;
reg   [15:0] temporary_key_1_V_7_2_reg_566;
reg   [15:0] temporary_key_0_V_7_reg_584;
reg   [15:0] temporary_key_2_V_3_reg_602;
wire    ap_CS_fsm_state28;
reg   [15:0] temporary_key_1_V_3_reg_613;
reg   [15:0] temporary_key_0_V_3_reg_624;
wire   [1:0] ap_phi_mux_i3_0_phi_fu_639_p4;
reg   [1:0] i3_0_reg_635;
reg   [15:0] temporary_key_0_V_13_reg_647;
wire   [0:0] icmp_ln164_fu_1225_p2;
reg   [15:0] temporary_key_2_V_3_2_reg_662;
wire    ap_CS_fsm_state27;
reg   [15:0] temporary_key_1_V_3_2_reg_678;
reg   [15:0] temporary_key_0_V_3_2_reg_694;
reg   [15:0] temporary_key_3_V_3_reg_710;
wire    ap_CS_fsm_state39;
reg   [15:0] temporary_key_2_V_5_reg_721;
reg   [15:0] temporary_key_1_V_5_reg_732;
reg   [15:0] temporary_key_0_V_5_reg_743;
reg   [2:0] i4_0_reg_754;
reg   [15:0] temporary_key_3_V_3_2_reg_765;
reg   [15:0] temporary_key_2_V_5_2_reg_783;
reg   [15:0] temporary_key_1_V_5_2_reg_801;
reg   [15:0] temporary_key_0_V_5_2_reg_819;
reg   [15:0] ap_phi_mux_temporary_key_3_V_9_3_phi_fu_840_p6;
reg   [15:0] temporary_key_3_V_9_3_reg_837;
wire    ap_CS_fsm_state48;
reg   [15:0] ap_phi_mux_temporary_key_2_V_1_4_phi_fu_855_p6;
reg   [15:0] temporary_key_2_V_1_4_reg_852;
reg   [15:0] ap_phi_mux_temporary_key_1_V_1_4_phi_fu_870_p6;
reg   [15:0] temporary_key_1_V_1_4_reg_867;
wire   [15:0] temporary_key_0_V_10_fu_1363_p2;
reg   [15:0] ap_phi_mux_temporary_key_0_V_1_phi_fu_885_p6;
reg   [15:0] temporary_key_0_V_1_reg_882;
reg   [15:0] ap_phi_mux_temporary_key_3_V_9_4_phi_fu_959_p8;
wire    ap_CS_fsm_state50;
reg   [15:0] ap_phi_mux_temporary_key_2_V_1_5_phi_fu_977_p8;
reg   [15:0] ap_phi_mux_temporary_key_1_V_1_5_phi_fu_995_p8;
reg   [15:0] ap_phi_mux_temporary_key_0_V_1_3_phi_fu_1013_p8;
reg   [2:0] i7_0_reg_944;
wire   [15:0] temporary_key_0_V_16_fu_1432_p2;
reg   [2:0] i_op_assign_4_reg_1027;
reg   [2:0] i9_0_reg_1038;
reg   [5:0] j_0_reg_1049;
wire    ap_CS_fsm_state54;
wire   [63:0] zext_ln147_fu_1103_p1;
wire   [63:0] zext_ln544_fu_1142_p1;
wire   [63:0] zext_ln544_4_fu_1410_p1;
wire   [63:0] zext_ln544_5_fu_1464_p1;
wire   [63:0] zext_ln211_fu_1632_p1;
wire  signed [63:0] sext_ln180_fu_1637_p1;
wire   [63:0] zext_ln180_fu_1070_p1;
wire  signed [63:0] sext_ln78_9_fu_1212_p1;
wire  signed [63:0] sext_ln78_12_fu_1286_p1;
wire   [63:0] zext_ln719_27_fu_1325_p1;
reg   [15:0] n_V_2_fu_140;
wire   [15:0] n_V_fu_1370_p2;
wire   [15:0] tmp_1_fu_1473_p6;
wire   [31:0] key_V_offset_cast_fu_1060_p1;
wire   [31:0] add_ln180_fu_1064_p2;
wire   [2:0] xor_ln158_fu_1126_p2;
wire  signed [7:0] sext_ln215_fu_1132_p1;
wire   [7:0] ret_V_fu_1136_p2;
wire   [1:0] temp_V_fu_1179_p5;
wire   [15:0] temp_V_fu_1179_p6;
wire  signed [16:0] sext_ln78_fu_1193_p1;
wire   [16:0] add_ln78_fu_1197_p2;
wire  signed [32:0] sext_ln78_8_fu_1203_p1;
wire   [32:0] add_ln78_10_fu_1207_p2;
wire   [1:0] temp_V_1_fu_1253_p5;
wire   [15:0] temp_V_1_fu_1253_p6;
wire  signed [16:0] sext_ln78_10_fu_1267_p1;
wire   [16:0] add_ln78_11_fu_1271_p2;
wire  signed [32:0] sext_ln78_11_fu_1277_p1;
wire   [32:0] add_ln78_12_fu_1281_p2;
wire   [12:0] tmp_65_fu_1299_p4;
wire  signed [60:0] sext_ln719_fu_1309_p1;
wire   [61:0] zext_ln719_25_fu_1313_p1;
wire   [2:0] trunc_ln719_fu_1335_p1;
wire   [5:0] tmp_67_fu_1338_p3;
wire   [63:0] zext_ln719_26_fu_1346_p1;
wire   [63:0] lshr_ln719_fu_1350_p2;
wire   [7:0] trunc_ln719_11_fu_1355_p1;
wire   [15:0] zext_ln719_fu_1359_p1;
wire   [5:0] i_op_assign_3_fu_1392_p3;
wire  signed [7:0] sext_ln215_1_fu_1400_p1;
wire   [7:0] ret_V_8_fu_1404_p2;
wire   [15:0] tmp_fu_1419_p6;
wire   [7:0] zext_ln215_fu_1454_p1;
wire   [7:0] ret_V_10_fu_1458_p2;
wire   [1:0] tmp_1_fu_1473_p5;
wire  signed [4:0] sext_ln215_2_fu_1488_p1;
wire   [4:0] ret_V_9_fu_1492_p2;
wire   [2:0] trunc_ln1372_2_fu_1510_p1;
wire   [2:0] xor_ln1372_fu_1514_p2;
wire   [3:0] tmp_69_fu_1520_p3;
wire   [2:0] trunc_ln1372_fu_1506_p1;
wire   [0:0] tmp_68_fu_1498_p3;
wire   [3:0] sub_ln180_2_fu_1528_p2;
wire   [3:0] tmp_66_fu_1534_p3;
wire   [4:0] tmp_64_fu_1580_p3;
wire   [8:0] tmp_s_fu_1572_p3;
wire   [8:0] zext_ln180_41_fu_1588_p1;
wire   [8:0] zext_ln180_42_fu_1610_p1;
wire   [7:0] shl_ln_fu_1619_p3;
wire   [7:0] add_ln211_fu_1627_p2;
reg   [53:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 54'd1;
end

aes_expand_key58_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
expanded_key_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(expanded_key_V_address0),
    .ce0(expanded_key_V_ce0),
    .we0(expanded_key_V_we0),
    .d0(expanded_key_V_d0),
    .q0(expanded_key_V_q0)
);

xts_aes_mux_42_16cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
xts_aes_mux_42_16cud_U14(
    .din0(temporary_key_0_V_72_reg_508),
    .din1(temporary_key_1_V_7_reg_497),
    .din2(temporary_key_2_V_7_reg_486),
    .din3(temporary_key_3_V_5_reg_475),
    .din4(temp_V_fu_1179_p5),
    .dout(temp_V_fu_1179_p6)
);

xts_aes_mux_42_16cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
xts_aes_mux_42_16cud_U15(
    .din0(temporary_key_0_V_5_reg_743),
    .din1(temporary_key_1_V_5_reg_732),
    .din2(temporary_key_2_V_5_reg_721),
    .din3(temporary_key_3_V_3_reg_710),
    .din4(temp_V_1_fu_1253_p5),
    .dout(temp_V_1_fu_1253_p6)
);

xts_aes_mux_42_16cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
xts_aes_mux_42_16cud_U16(
    .din0(temporary_key_0_V_116_reg_932),
    .din1(temporary_key_1_V_11_reg_920),
    .din2(temporary_key_2_V_11_reg_908),
    .din3(temporary_key_3_V_9_reg_896),
    .din4(trunc_ln719_12_reg_1828),
    .dout(tmp_fu_1419_p6)
);

xts_aes_mux_42_16cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
xts_aes_mux_42_16cud_U17(
    .din0(temporary_key_0_V_116_reg_932),
    .din1(temporary_key_1_V_11_reg_920),
    .din2(temporary_key_2_V_11_reg_908),
    .din3(temporary_key_3_V_9_reg_896),
    .din4(tmp_1_fu_1473_p5),
    .dout(tmp_1_fu_1473_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i2_0_reg_392 <= i_12_reg_1694;
    end else if (((icmp_ln887_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        i2_0_reg_392 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        i3_0_reg_635 <= i_14_reg_1757;
    end else if (((icmp_ln879_fu_1151_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i3_0_reg_635 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i4_0_reg_754 <= i_16_reg_1765;
    end else if (((icmp_ln164_fu_1225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i4_0_reg_754 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i5_0_reg_519 <= i_15_reg_1726;
    end else if (((icmp_ln879_1_fu_1157_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        i5_0_reg_519 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i7_0_reg_944 <= i_17_reg_1818;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        i7_0_reg_944 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln887_fu_1108_p2 == 1'd0))) begin
        i9_0_reg_1038 <= 3'd0;
    end else if (((icmp_ln209_fu_1598_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        i9_0_reg_1038 <= i_13_reg_1859;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_0_reg_264 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_0_reg_264 <= i_reg_1660;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_1380_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        i_op_assign_4_reg_1027 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln198_fu_1442_p2 == 1'd0))) begin
        i_op_assign_4_reg_1027 <= i_18_fu_1448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln207_fu_1560_p2 == 1'd0))) begin
        j_0_reg_1049 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        j_0_reg_1049 <= j_reg_1872;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        n_V_2_fu_140 <= n_V_fu_1370_p2;
    end else if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (icmp_ln145_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        n_V_2_fu_140 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (icmp_ln145_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_0216_0_reg_324 <= 4'd0;
    end else if (((icmp_ln198_fu_1442_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_0216_0_reg_324 <= select_ln1372_fu_1542_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (icmp_ln145_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_084_0_reg_336 <= 8'd32;
    end else if (((icmp_ln198_fu_1442_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_084_0_reg_336 <= cur_len_V_fu_1550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        temporary_key_0_V_116_reg_932 <= ap_phi_mux_temporary_key_0_V_1_3_phi_fu_1013_p8;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        temporary_key_0_V_116_reg_932 <= ap_phi_mux_temporary_key_0_V_1_phi_fu_885_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln164_fu_1225_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_i3_0_phi_fu_639_p4 == 2'd1) & ~(ap_phi_mux_i3_0_phi_fu_639_p4 == 2'd0))) begin
            temporary_key_0_V_13_reg_647 <= temporary_key_3_V_1_reg_348;
        end else if ((ap_phi_mux_i3_0_phi_fu_639_p4 == 2'd1)) begin
            temporary_key_0_V_13_reg_647 <= temporary_key_2_V_3_reg_602;
        end else if ((ap_phi_mux_i3_0_phi_fu_639_p4 == 2'd0)) begin
            temporary_key_0_V_13_reg_647 <= temporary_key_1_V_3_reg_613;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln183_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        temporary_key_0_V_1_reg_882 <= temporary_key_0_V_72_reg_508;
    end else if (((icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_1_fu_1157_p2 == 1'd0) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_0_V_1_reg_882 <= temporary_key_3_V_reg_381;
    end else if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        temporary_key_0_V_1_reg_882 <= temporary_key_0_V_10_fu_1363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (i3_0_reg_635 == 2'd0))) begin
        temporary_key_0_V_3_2_reg_694 <= temporary_key_0_V_13_reg_647;
    end else if ((((i3_0_reg_635 == 2'd1) & (1'b1 == ap_CS_fsm_state27)) | (~(i3_0_reg_635 == 2'd1) & ~(i3_0_reg_635 == 2'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        temporary_key_0_V_3_2_reg_694 <= temporary_key_0_V_3_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        temporary_key_0_V_3_reg_624 <= temporary_key_0_V_3_2_reg_694;
    end else if (((icmp_ln879_fu_1151_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        temporary_key_0_V_3_reg_624 <= temporary_key_3_V_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (trunc_ln172_reg_1770 == 2'd0))) begin
        temporary_key_0_V_5_2_reg_819 <= temporary_key_0_V_14_fu_1322_p1;
    end else if ((((trunc_ln172_reg_1770 == 2'd1) & (1'b1 == ap_CS_fsm_state38)) | ((trunc_ln172_reg_1770 == 2'd2) & (1'b1 == ap_CS_fsm_state38)) | ((trunc_ln172_reg_1770 == 2'd3) & (1'b1 == ap_CS_fsm_state38)))) begin
        temporary_key_0_V_5_2_reg_819 <= temporary_key_0_V_5_reg_743;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        temporary_key_0_V_5_reg_743 <= temporary_key_0_V_5_2_reg_819;
    end else if (((icmp_ln164_fu_1225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        temporary_key_0_V_5_reg_743 <= temporary_key_0_V_3_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        temporary_key_0_V_72_reg_508 <= temporary_key_0_V_7_reg_584;
    end else if (((icmp_ln879_1_fu_1157_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_0_V_72_reg_508 <= temporary_key_3_V_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (trunc_ln185_reg_1731 == 2'd0))) begin
        temporary_key_0_V_7_reg_584 <= temporary_key_0_V_15_fu_1222_p1;
    end else if ((((trunc_ln185_reg_1731 == 2'd1) & (1'b1 == ap_CS_fsm_state24)) | ((trunc_ln185_reg_1731 == 2'd2) & (1'b1 == ap_CS_fsm_state24)) | ((trunc_ln185_reg_1731 == 2'd3) & (1'b1 == ap_CS_fsm_state24)))) begin
        temporary_key_0_V_7_reg_584 <= temporary_key_0_V_72_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        temporary_key_1_V_11_reg_920 <= ap_phi_mux_temporary_key_1_V_1_5_phi_fu_995_p8;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        temporary_key_1_V_11_reg_920 <= ap_phi_mux_temporary_key_1_V_1_4_phi_fu_870_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln183_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        temporary_key_1_V_1_4_reg_867 <= temporary_key_1_V_7_reg_497;
    end else if (((icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_1_fu_1157_p2 == 1'd0) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_1_V_1_4_reg_867 <= temporary_key_1_V_1_reg_370;
    end else if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        temporary_key_1_V_1_4_reg_867 <= temporary_key_1_V_5_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln180_reg_1704 == 2'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        temporary_key_1_V_1_6_reg_439 <= expanded_key_V_q0;
    end else if ((((1'b1 == ap_CS_fsm_state13) & (trunc_ln180_reg_1704 == 2'd0)) | ((trunc_ln180_reg_1704 == 2'd2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln180_reg_1704 == 2'd3) & (1'b1 == ap_CS_fsm_state13)))) begin
        temporary_key_1_V_1_6_reg_439 <= temporary_key_1_V_1_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temporary_key_1_V_1_reg_370 <= temporary_key_1_V_1_6_reg_439;
    end else if (((icmp_ln887_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        temporary_key_1_V_1_reg_370 <= temporary_key_1_V_0_reg_300;
    end
end

always @ (posedge ap_clk) begin
    if (((i3_0_reg_635 == 2'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        temporary_key_1_V_3_2_reg_678 <= temporary_key_0_V_13_reg_647;
    end else if (((~(i3_0_reg_635 == 2'd1) & ~(i3_0_reg_635 == 2'd0) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == ap_CS_fsm_state27) & (i3_0_reg_635 == 2'd0)))) begin
        temporary_key_1_V_3_2_reg_678 <= temporary_key_1_V_3_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        temporary_key_1_V_3_reg_613 <= temporary_key_1_V_3_2_reg_678;
    end else if (((icmp_ln879_fu_1151_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        temporary_key_1_V_3_reg_613 <= temporary_key_1_V_1_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln172_reg_1770 == 2'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        temporary_key_1_V_5_2_reg_801 <= temporary_key_0_V_14_fu_1322_p1;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (trunc_ln172_reg_1770 == 2'd0)) | ((trunc_ln172_reg_1770 == 2'd2) & (1'b1 == ap_CS_fsm_state38)) | ((trunc_ln172_reg_1770 == 2'd3) & (1'b1 == ap_CS_fsm_state38)))) begin
        temporary_key_1_V_5_2_reg_801 <= temporary_key_1_V_5_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        temporary_key_1_V_5_reg_732 <= temporary_key_1_V_5_2_reg_801;
    end else if (((icmp_ln164_fu_1225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        temporary_key_1_V_5_reg_732 <= temporary_key_1_V_3_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln185_reg_1731 == 2'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        temporary_key_1_V_7_2_reg_566 <= temporary_key_0_V_15_fu_1222_p1;
    end else if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln185_reg_1731 == 2'd0)) | ((trunc_ln185_reg_1731 == 2'd2) & (1'b1 == ap_CS_fsm_state24)) | ((trunc_ln185_reg_1731 == 2'd3) & (1'b1 == ap_CS_fsm_state24)))) begin
        temporary_key_1_V_7_2_reg_566 <= temporary_key_1_V_7_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        temporary_key_1_V_7_reg_497 <= temporary_key_1_V_7_2_reg_566;
    end else if (((icmp_ln879_1_fu_1157_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_1_V_7_reg_497 <= temporary_key_1_V_1_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        temporary_key_2_V_11_reg_908 <= ap_phi_mux_temporary_key_2_V_1_5_phi_fu_977_p8;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        temporary_key_2_V_11_reg_908 <= ap_phi_mux_temporary_key_2_V_1_4_phi_fu_855_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln183_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        temporary_key_2_V_1_4_reg_852 <= temporary_key_2_V_7_reg_486;
    end else if (((icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_1_fu_1157_p2 == 1'd0) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_2_V_1_4_reg_852 <= temporary_key_2_V_1_reg_359;
    end else if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        temporary_key_2_V_1_4_reg_852 <= temporary_key_2_V_5_reg_721;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln180_reg_1704 == 2'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        temporary_key_2_V_1_6_reg_421 <= expanded_key_V_q0;
    end else if ((((1'b1 == ap_CS_fsm_state13) & (trunc_ln180_reg_1704 == 2'd0)) | ((trunc_ln180_reg_1704 == 2'd1) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln180_reg_1704 == 2'd3) & (1'b1 == ap_CS_fsm_state13)))) begin
        temporary_key_2_V_1_6_reg_421 <= temporary_key_2_V_1_reg_359;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temporary_key_2_V_1_reg_359 <= temporary_key_2_V_1_6_reg_421;
    end else if (((icmp_ln887_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        temporary_key_2_V_1_reg_359 <= temporary_key_2_V_0_reg_288;
    end
end

always @ (posedge ap_clk) begin
    if ((((i3_0_reg_635 == 2'd1) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == ap_CS_fsm_state27) & (i3_0_reg_635 == 2'd0)))) begin
        temporary_key_2_V_3_2_reg_662 <= temporary_key_2_V_3_reg_602;
    end else if ((~(i3_0_reg_635 == 2'd1) & ~(i3_0_reg_635 == 2'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        temporary_key_2_V_3_2_reg_662 <= temporary_key_0_V_13_reg_647;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        temporary_key_2_V_3_reg_602 <= temporary_key_2_V_3_2_reg_662;
    end else if (((icmp_ln879_fu_1151_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        temporary_key_2_V_3_reg_602 <= temporary_key_2_V_1_reg_359;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln172_reg_1770 == 2'd2) & (1'b1 == ap_CS_fsm_state38))) begin
        temporary_key_2_V_5_2_reg_783 <= temporary_key_0_V_14_fu_1322_p1;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (trunc_ln172_reg_1770 == 2'd0)) | ((trunc_ln172_reg_1770 == 2'd1) & (1'b1 == ap_CS_fsm_state38)) | ((trunc_ln172_reg_1770 == 2'd3) & (1'b1 == ap_CS_fsm_state38)))) begin
        temporary_key_2_V_5_2_reg_783 <= temporary_key_2_V_5_reg_721;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        temporary_key_2_V_5_reg_721 <= temporary_key_2_V_5_2_reg_783;
    end else if (((icmp_ln164_fu_1225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        temporary_key_2_V_5_reg_721 <= temporary_key_2_V_3_reg_602;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln185_reg_1731 == 2'd2) & (1'b1 == ap_CS_fsm_state24))) begin
        temporary_key_2_V_7_2_reg_548 <= temporary_key_0_V_15_fu_1222_p1;
    end else if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln185_reg_1731 == 2'd0)) | ((trunc_ln185_reg_1731 == 2'd1) & (1'b1 == ap_CS_fsm_state24)) | ((trunc_ln185_reg_1731 == 2'd3) & (1'b1 == ap_CS_fsm_state24)))) begin
        temporary_key_2_V_7_2_reg_548 <= temporary_key_2_V_7_reg_486;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        temporary_key_2_V_7_reg_486 <= temporary_key_2_V_7_2_reg_548;
    end else if (((icmp_ln879_1_fu_1157_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_2_V_7_reg_486 <= temporary_key_2_V_1_reg_359;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state13) & (trunc_ln180_reg_1704 == 2'd0)) | ((trunc_ln180_reg_1704 == 2'd1) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln180_reg_1704 == 2'd2) & (1'b1 == ap_CS_fsm_state13)))) begin
        temporary_key_3_V_1_2_reg_403 <= temporary_key_3_V_1_reg_348;
    end else if (((trunc_ln180_reg_1704 == 2'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        temporary_key_3_V_1_2_reg_403 <= expanded_key_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temporary_key_3_V_1_reg_348 <= temporary_key_3_V_1_2_reg_403;
    end else if (((icmp_ln887_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        temporary_key_3_V_1_reg_348 <= temporary_key_3_V_0_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (trunc_ln172_reg_1770 == 2'd0)) | ((trunc_ln172_reg_1770 == 2'd1) & (1'b1 == ap_CS_fsm_state38)) | ((trunc_ln172_reg_1770 == 2'd2) & (1'b1 == ap_CS_fsm_state38)))) begin
        temporary_key_3_V_3_2_reg_765 <= temporary_key_3_V_3_reg_710;
    end else if (((trunc_ln172_reg_1770 == 2'd3) & (1'b1 == ap_CS_fsm_state38))) begin
        temporary_key_3_V_3_2_reg_765 <= temporary_key_0_V_14_fu_1322_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        temporary_key_3_V_3_reg_710 <= temporary_key_3_V_3_2_reg_765;
    end else if (((icmp_ln164_fu_1225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        temporary_key_3_V_3_reg_710 <= temporary_key_3_V_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln185_reg_1731 == 2'd0)) | ((trunc_ln185_reg_1731 == 2'd1) & (1'b1 == ap_CS_fsm_state24)) | ((trunc_ln185_reg_1731 == 2'd2) & (1'b1 == ap_CS_fsm_state24)))) begin
        temporary_key_3_V_5_2_reg_530 <= temporary_key_3_V_5_reg_475;
    end else if (((trunc_ln185_reg_1731 == 2'd3) & (1'b1 == ap_CS_fsm_state24))) begin
        temporary_key_3_V_5_2_reg_530 <= temporary_key_0_V_15_fu_1222_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        temporary_key_3_V_5_reg_475 <= temporary_key_3_V_5_2_reg_530;
    end else if (((icmp_ln879_1_fu_1157_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_3_V_5_reg_475 <= temporary_key_3_V_1_reg_348;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln183_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        temporary_key_3_V_9_3_reg_837 <= temporary_key_3_V_5_reg_475;
    end else if (((icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_1_fu_1157_p2 == 1'd0) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
        temporary_key_3_V_9_3_reg_837 <= temporary_key_3_V_1_reg_348;
    end else if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        temporary_key_3_V_9_3_reg_837 <= temporary_key_3_V_3_reg_710;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        temporary_key_3_V_9_reg_896 <= ap_phi_mux_temporary_key_3_V_9_4_phi_fu_959_p8;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        temporary_key_3_V_9_reg_896 <= ap_phi_mux_temporary_key_3_V_9_3_phi_fu_840_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln180_reg_1704 == 2'd0))) begin
        temporary_key_3_V_b_reg_457 <= expanded_key_V_q0;
    end else if ((((trunc_ln180_reg_1704 == 2'd1) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln180_reg_1704 == 2'd2) & (1'b1 == ap_CS_fsm_state13)) | ((trunc_ln180_reg_1704 == 2'd3) & (1'b1 == ap_CS_fsm_state13)))) begin
        temporary_key_3_V_b_reg_457 <= temporary_key_3_V_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temporary_key_3_V_reg_381 <= temporary_key_3_V_b_reg_457;
    end else if (((icmp_ln887_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        temporary_key_3_V_reg_381 <= temporary_key_0_V_0_reg_312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln209_fu_1598_p2 == 1'd0))) begin
        add_ln180_10_reg_1877 <= add_ln180_10_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln170_fu_1237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        add_ln719_reg_1786 <= add_ln719_fu_1317_p2;
        n_V_2_load_reg_1780 <= n_V_2_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_12_reg_1694 <= i_12_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        i_13_reg_1859 <= i_13_fu_1566_p2;
        zext_ln207_reg_1851[2 : 0] <= zext_ln207_fu_1556_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_14_reg_1757 <= i_14_fu_1231_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_15_reg_1726 <= i_15_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        i_16_reg_1765 <= i_16_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_17_reg_1818 <= i_17_fu_1386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9))) begin
        i_reg_1660 <= i_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        icmp_ln879_reg_1708 <= icmp_ln879_fu_1151_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        j_reg_1872 <= j_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln145_fu_1080_p2 == 1'd0))) begin
        key_V_addr_read_reg_1665 <= m_axi_key_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        key_V_addr_reg_1641 <= zext_ln180_fu_1070_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_rcon_V_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        rcon_V_addr_read_reg_1810 <= m_axi_rcon_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (m_axi_s_box_V_RVALID == 1'b1))) begin
        s_box_V_addr_2_read_reg_1791 <= m_axi_s_box_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln170_fu_1237_p2 == 1'd0))) begin
        s_box_V_addr_2_reg_1774 <= sext_ln78_12_fu_1286_p1;
        trunc_ln172_reg_1770 <= trunc_ln172_fu_1249_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (m_axi_s_box_V_RVALID == 1'b1))) begin
        s_box_V_addr_read_reg_1741 <= m_axi_s_box_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln183_fu_1163_p2 == 1'd0))) begin
        s_box_V_addr_reg_1735 <= sext_ln78_9_fu_1212_p1;
        trunc_ln185_reg_1731 <= trunc_ln185_fu_1175_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (icmp_ln145_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        sext_ln719_10_reg_1677 <= sext_ln719_10_fu_1092_p1;
        zext_ln887_reg_1683[28 : 0] <= zext_ln887_fu_1095_p1[28 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln207_fu_1560_p2 == 1'd0))) begin
        sub_ln180_reg_1864[8 : 2] <= sub_ln180_fu_1592_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln198_fu_1442_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        temporary_key_0_V_0_reg_312 <= temporary_key_0_V_116_reg_932;
        temporary_key_1_V_0_reg_300 <= temporary_key_1_V_11_reg_920;
        temporary_key_2_V_0_reg_288 <= temporary_key_2_V_11_reg_908;
        temporary_key_3_V_0_reg_276 <= temporary_key_3_V_9_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln156_fu_1114_p2 == 1'd0))) begin
        trunc_ln180_reg_1704 <= trunc_ln180_fu_1147_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (icmp_ln193_fu_1380_p2 == 1'd0))) begin
        trunc_ln719_12_reg_1828 <= trunc_ln719_12_fu_1415_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln207_fu_1560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) & (trunc_ln719_12_reg_1828 == 2'd0))) begin
        ap_phi_mux_temporary_key_0_V_1_3_phi_fu_1013_p8 = temporary_key_0_V_16_fu_1432_p2;
    end else if ((((trunc_ln719_12_reg_1828 == 2'd1) & (1'b1 == ap_CS_fsm_state50)) | ((trunc_ln719_12_reg_1828 == 2'd2) & (1'b1 == ap_CS_fsm_state50)) | ((trunc_ln719_12_reg_1828 == 2'd3) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_temporary_key_0_V_1_3_phi_fu_1013_p8 = temporary_key_0_V_116_reg_932;
    end else begin
        ap_phi_mux_temporary_key_0_V_1_3_phi_fu_1013_p8 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_phi_mux_temporary_key_0_V_1_phi_fu_885_p6 = temporary_key_0_V_10_fu_1363_p2;
    end else begin
        ap_phi_mux_temporary_key_0_V_1_phi_fu_885_p6 = temporary_key_0_V_1_reg_882;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_phi_mux_temporary_key_1_V_1_4_phi_fu_870_p6 = temporary_key_1_V_5_reg_732;
    end else begin
        ap_phi_mux_temporary_key_1_V_1_4_phi_fu_870_p6 = temporary_key_1_V_1_4_reg_867;
    end
end

always @ (*) begin
    if (((trunc_ln719_12_reg_1828 == 2'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_temporary_key_1_V_1_5_phi_fu_995_p8 = temporary_key_0_V_16_fu_1432_p2;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (trunc_ln719_12_reg_1828 == 2'd0)) | ((trunc_ln719_12_reg_1828 == 2'd2) & (1'b1 == ap_CS_fsm_state50)) | ((trunc_ln719_12_reg_1828 == 2'd3) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_temporary_key_1_V_1_5_phi_fu_995_p8 = temporary_key_1_V_11_reg_920;
    end else begin
        ap_phi_mux_temporary_key_1_V_1_5_phi_fu_995_p8 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_phi_mux_temporary_key_2_V_1_4_phi_fu_855_p6 = temporary_key_2_V_5_reg_721;
    end else begin
        ap_phi_mux_temporary_key_2_V_1_4_phi_fu_855_p6 = temporary_key_2_V_1_4_reg_852;
    end
end

always @ (*) begin
    if (((trunc_ln719_12_reg_1828 == 2'd2) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_temporary_key_2_V_1_5_phi_fu_977_p8 = temporary_key_0_V_16_fu_1432_p2;
    end else if ((((1'b1 == ap_CS_fsm_state50) & (trunc_ln719_12_reg_1828 == 2'd0)) | ((trunc_ln719_12_reg_1828 == 2'd1) & (1'b1 == ap_CS_fsm_state50)) | ((trunc_ln719_12_reg_1828 == 2'd3) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_temporary_key_2_V_1_5_phi_fu_977_p8 = temporary_key_2_V_11_reg_908;
    end else begin
        ap_phi_mux_temporary_key_2_V_1_5_phi_fu_977_p8 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_1708 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_phi_mux_temporary_key_3_V_9_3_phi_fu_840_p6 = temporary_key_3_V_3_reg_710;
    end else begin
        ap_phi_mux_temporary_key_3_V_9_3_phi_fu_840_p6 = temporary_key_3_V_9_3_reg_837;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state50) & (trunc_ln719_12_reg_1828 == 2'd0)) | ((trunc_ln719_12_reg_1828 == 2'd1) & (1'b1 == ap_CS_fsm_state50)) | ((trunc_ln719_12_reg_1828 == 2'd2) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_temporary_key_3_V_9_4_phi_fu_959_p8 = temporary_key_3_V_9_reg_896;
    end else if (((trunc_ln719_12_reg_1828 == 2'd3) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_temporary_key_3_V_9_4_phi_fu_959_p8 = temporary_key_0_V_16_fu_1432_p2;
    end else begin
        ap_phi_mux_temporary_key_3_V_9_4_phi_fu_959_p8 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln207_fu_1560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        expanded_key_V_address0 = zext_ln211_fu_1632_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        expanded_key_V_address0 = zext_ln544_5_fu_1464_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        expanded_key_V_address0 = zext_ln544_4_fu_1410_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        expanded_key_V_address0 = zext_ln544_fu_1142_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expanded_key_V_address0 = zext_ln147_fu_1103_p1;
    end else begin
        expanded_key_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state12))) begin
        expanded_key_V_ce0 = 1'b1;
    end else begin
        expanded_key_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        expanded_key_V_d0 = tmp_1_fu_1473_p6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expanded_key_V_d0 = key_V_addr_read_reg_1665;
    end else begin
        expanded_key_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state51) & (icmp_ln198_fu_1442_p2 == 1'd0)))) begin
        expanded_key_V_we0 = 1'b1;
    end else begin
        expanded_key_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        expanded_key_matrix_V_ce0 = 1'b1;
    end else begin
        expanded_key_matrix_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        expanded_key_matrix_V_we0 = 1'b1;
    end else begin
        expanded_key_matrix_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        key_V_blk_n_AR = m_axi_key_V_ARREADY;
    end else begin
        key_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln145_fu_1080_p2 == 1'd0))) begin
        key_V_blk_n_R = m_axi_key_V_RVALID;
    end else begin
        key_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_key_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_key_V_ARVALID = 1'b1;
    end else begin
        m_axi_key_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln145_fu_1080_p2 == 1'd0))) begin
        m_axi_key_V_RREADY = 1'b1;
    end else begin
        m_axi_key_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_rcon_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        m_axi_rcon_V_ARVALID = 1'b1;
    end else begin
        m_axi_rcon_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_rcon_V_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        m_axi_rcon_V_RREADY = 1'b1;
    end else begin
        m_axi_rcon_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_s_box_V_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            m_axi_s_box_V_ARADDR = s_box_V_addr_2_reg_1774;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            m_axi_s_box_V_ARADDR = s_box_V_addr_reg_1735;
        end else begin
            m_axi_s_box_V_ARADDR = 'bx;
        end
    end else begin
        m_axi_s_box_V_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state16) & (m_axi_s_box_V_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state30) & (m_axi_s_box_V_ARREADY == 1'b1)))) begin
        m_axi_s_box_V_ARVALID = 1'b1;
    end else begin
        m_axi_s_box_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (m_axi_s_box_V_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state37) & (m_axi_s_box_V_RVALID == 1'b1)))) begin
        m_axi_s_box_V_RREADY = 1'b1;
    end else begin
        m_axi_s_box_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        rcon_V_blk_n_AR = m_axi_rcon_V_ARREADY;
    end else begin
        rcon_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        rcon_V_blk_n_R = m_axi_rcon_V_RVALID;
    end else begin
        rcon_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state30))) begin
        s_box_V_blk_n_AR = m_axi_s_box_V_ARREADY;
    end else begin
        s_box_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state37))) begin
        s_box_V_blk_n_R = m_axi_s_box_V_RVALID;
    end else begin
        s_box_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_key_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (icmp_ln145_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln145_fu_1080_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln887_fu_1108_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln879_fu_1151_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((icmp_ln879_1_fu_1157_p2 == 1'd1) & (icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln156_fu_1114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln879_1_fu_1157_p2 == 1'd0) & (icmp_ln879_fu_1151_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln183_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (m_axi_s_box_V_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (m_axi_s_box_V_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln164_fu_1225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln170_fu_1237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (m_axi_s_box_V_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (m_axi_s_box_V_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state40 : begin
            if (((m_axi_rcon_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((m_axi_rcon_V_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((icmp_ln193_fu_1380_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln198_fu_1442_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln207_fu_1560_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((icmp_ln209_fu_1598_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln180_10_fu_1614_p2 = (zext_ln180_42_fu_1610_p1 + sub_ln180_reg_1864);

assign add_ln180_fu_1064_p2 = (key_V_offset_cast_fu_1060_p1 + 32'd32);

assign add_ln211_fu_1627_p2 = (zext_ln207_reg_1851 + shl_ln_fu_1619_p3);

assign add_ln719_fu_1317_p2 = (zext_ln719_25_fu_1313_p1 + zext_ln887_reg_1683);

assign add_ln78_10_fu_1207_p2 = ($signed(sext_ln719_10_reg_1677) + $signed(sext_ln78_8_fu_1203_p1));

assign add_ln78_11_fu_1271_p2 = ($signed(17'd256) + $signed(sext_ln78_10_fu_1267_p1));

assign add_ln78_12_fu_1281_p2 = ($signed(sext_ln719_10_reg_1677) + $signed(sext_ln78_11_fu_1277_p1));

assign add_ln78_fu_1197_p2 = ($signed(17'd256) + $signed(sext_ln78_fu_1193_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9 = ((m_axi_key_V_RVALID == 1'b0) & (icmp_ln145_fu_1080_p2 == 1'd0));
end

assign ap_phi_mux_i3_0_phi_fu_639_p4 = i3_0_reg_635;

assign cur_len_V_fu_1550_p2 = (8'd4 + p_084_0_reg_336);

assign expanded_key_matrix_V_address0 = sext_ln180_fu_1637_p1;

assign expanded_key_matrix_V_d0 = expanded_key_V_q0;

assign i_12_fu_1120_p2 = (i2_0_reg_392 + 3'd1);

assign i_13_fu_1566_p2 = (i9_0_reg_1038 + 3'd1);

assign i_14_fu_1231_p2 = (i3_0_reg_635 + 2'd1);

assign i_15_fu_1169_p2 = (i5_0_reg_519 + 3'd1);

assign i_16_fu_1243_p2 = (i4_0_reg_754 + 3'd1);

assign i_17_fu_1386_p2 = (i7_0_reg_944 + 3'd1);

assign i_18_fu_1448_p2 = (i_op_assign_4_reg_1027 + 3'd1);

assign i_fu_1086_p2 = (i_0_reg_264 + 6'd1);

assign i_op_assign_3_fu_1392_p3 = {{3'd4}, {i7_0_reg_944}};

assign icmp_ln145_fu_1080_p2 = ((i_0_reg_264 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_1114_p2 = ((i2_0_reg_392 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_1225_p2 = ((i3_0_reg_635 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_1237_p2 = ((i4_0_reg_754 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln183_fu_1163_p2 = ((i5_0_reg_519 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_1380_p2 = ((i7_0_reg_944 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln198_fu_1442_p2 = ((i_op_assign_4_reg_1027 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_1560_p2 = ((i9_0_reg_1038 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1598_p2 = ((j_0_reg_1049 == 6'd60) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1157_p2 = ((p_0216_0_reg_324 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1151_p2 = ((p_0216_0_reg_324 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1108_p2 = ((p_084_0_reg_336 < 8'd240) ? 1'b1 : 1'b0);

assign j_fu_1604_p2 = (j_0_reg_1049 + 6'd1);

assign key_V_offset_cast_fu_1060_p1 = key_V_offset;

assign lshr_ln719_fu_1350_p2 = rcon_V_addr_read_reg_1810 >> zext_ln719_26_fu_1346_p1;

assign m_axi_key_V_ARADDR = key_V_addr_reg_1641;

assign m_axi_key_V_ARBURST = 2'd0;

assign m_axi_key_V_ARCACHE = 4'd0;

assign m_axi_key_V_ARID = 1'd0;

assign m_axi_key_V_ARLEN = 32'd32;

assign m_axi_key_V_ARLOCK = 2'd0;

assign m_axi_key_V_ARPROT = 3'd0;

assign m_axi_key_V_ARQOS = 4'd0;

assign m_axi_key_V_ARREGION = 4'd0;

assign m_axi_key_V_ARSIZE = 3'd0;

assign m_axi_key_V_ARUSER = 1'd0;

assign m_axi_key_V_AWADDR = 32'd0;

assign m_axi_key_V_AWBURST = 2'd0;

assign m_axi_key_V_AWCACHE = 4'd0;

assign m_axi_key_V_AWID = 1'd0;

assign m_axi_key_V_AWLEN = 32'd0;

assign m_axi_key_V_AWLOCK = 2'd0;

assign m_axi_key_V_AWPROT = 3'd0;

assign m_axi_key_V_AWQOS = 4'd0;

assign m_axi_key_V_AWREGION = 4'd0;

assign m_axi_key_V_AWSIZE = 3'd0;

assign m_axi_key_V_AWUSER = 1'd0;

assign m_axi_key_V_AWVALID = 1'b0;

assign m_axi_key_V_BREADY = 1'b0;

assign m_axi_key_V_WDATA = 16'd0;

assign m_axi_key_V_WID = 1'd0;

assign m_axi_key_V_WLAST = 1'b0;

assign m_axi_key_V_WSTRB = 2'd0;

assign m_axi_key_V_WUSER = 1'd0;

assign m_axi_key_V_WVALID = 1'b0;

assign m_axi_rcon_V_ARADDR = zext_ln719_27_fu_1325_p1;

assign m_axi_rcon_V_ARBURST = 2'd0;

assign m_axi_rcon_V_ARCACHE = 4'd0;

assign m_axi_rcon_V_ARID = 1'd0;

assign m_axi_rcon_V_ARLEN = 32'd1;

assign m_axi_rcon_V_ARLOCK = 2'd0;

assign m_axi_rcon_V_ARPROT = 3'd0;

assign m_axi_rcon_V_ARQOS = 4'd0;

assign m_axi_rcon_V_ARREGION = 4'd0;

assign m_axi_rcon_V_ARSIZE = 3'd0;

assign m_axi_rcon_V_ARUSER = 1'd0;

assign m_axi_rcon_V_AWADDR = 32'd0;

assign m_axi_rcon_V_AWBURST = 2'd0;

assign m_axi_rcon_V_AWCACHE = 4'd0;

assign m_axi_rcon_V_AWID = 1'd0;

assign m_axi_rcon_V_AWLEN = 32'd0;

assign m_axi_rcon_V_AWLOCK = 2'd0;

assign m_axi_rcon_V_AWPROT = 3'd0;

assign m_axi_rcon_V_AWQOS = 4'd0;

assign m_axi_rcon_V_AWREGION = 4'd0;

assign m_axi_rcon_V_AWSIZE = 3'd0;

assign m_axi_rcon_V_AWUSER = 1'd0;

assign m_axi_rcon_V_AWVALID = 1'b0;

assign m_axi_rcon_V_BREADY = 1'b0;

assign m_axi_rcon_V_WDATA = 64'd0;

assign m_axi_rcon_V_WID = 1'd0;

assign m_axi_rcon_V_WLAST = 1'b0;

assign m_axi_rcon_V_WSTRB = 8'd0;

assign m_axi_rcon_V_WUSER = 1'd0;

assign m_axi_rcon_V_WVALID = 1'b0;

assign m_axi_s_box_V_ARBURST = 2'd0;

assign m_axi_s_box_V_ARCACHE = 4'd0;

assign m_axi_s_box_V_ARID = 1'd0;

assign m_axi_s_box_V_ARLEN = 32'd1;

assign m_axi_s_box_V_ARLOCK = 2'd0;

assign m_axi_s_box_V_ARPROT = 3'd0;

assign m_axi_s_box_V_ARQOS = 4'd0;

assign m_axi_s_box_V_ARREGION = 4'd0;

assign m_axi_s_box_V_ARSIZE = 3'd0;

assign m_axi_s_box_V_ARUSER = 1'd0;

assign m_axi_s_box_V_AWADDR = 32'd0;

assign m_axi_s_box_V_AWBURST = 2'd0;

assign m_axi_s_box_V_AWCACHE = 4'd0;

assign m_axi_s_box_V_AWID = 1'd0;

assign m_axi_s_box_V_AWLEN = 32'd0;

assign m_axi_s_box_V_AWLOCK = 2'd0;

assign m_axi_s_box_V_AWPROT = 3'd0;

assign m_axi_s_box_V_AWQOS = 4'd0;

assign m_axi_s_box_V_AWREGION = 4'd0;

assign m_axi_s_box_V_AWSIZE = 3'd0;

assign m_axi_s_box_V_AWUSER = 1'd0;

assign m_axi_s_box_V_AWVALID = 1'b0;

assign m_axi_s_box_V_BREADY = 1'b0;

assign m_axi_s_box_V_WDATA = 8'd0;

assign m_axi_s_box_V_WID = 1'd0;

assign m_axi_s_box_V_WLAST = 1'b0;

assign m_axi_s_box_V_WSTRB = 1'd0;

assign m_axi_s_box_V_WUSER = 1'd0;

assign m_axi_s_box_V_WVALID = 1'b0;

assign n_V_fu_1370_p2 = (16'd1 + n_V_2_load_reg_1780);

assign ret_V_10_fu_1458_p2 = (zext_ln215_fu_1454_p1 + p_084_0_reg_336);

assign ret_V_8_fu_1404_p2 = ($signed(p_084_0_reg_336) + $signed(sext_ln215_1_fu_1400_p1));

assign ret_V_9_fu_1492_p2 = ($signed(5'd1) + $signed(sext_ln215_2_fu_1488_p1));

assign ret_V_fu_1136_p2 = ($signed(sext_ln215_fu_1132_p1) + $signed(p_084_0_reg_336));

assign select_ln1372_fu_1542_p3 = ((tmp_68_fu_1498_p3[0:0] === 1'b1) ? sub_ln180_2_fu_1528_p2 : tmp_66_fu_1534_p3);

assign sext_ln180_fu_1637_p1 = $signed(add_ln180_10_reg_1877);

assign sext_ln215_1_fu_1400_p1 = $signed(i_op_assign_3_fu_1392_p3);

assign sext_ln215_2_fu_1488_p1 = p_0216_0_reg_324;

assign sext_ln215_fu_1132_p1 = $signed(xor_ln158_fu_1126_p2);

assign sext_ln719_10_fu_1092_p1 = $signed(s_box_V_offset);

assign sext_ln719_fu_1309_p1 = $signed(tmp_65_fu_1299_p4);

assign sext_ln78_10_fu_1267_p1 = $signed(temp_V_1_fu_1253_p6);

assign sext_ln78_11_fu_1277_p1 = $signed(add_ln78_11_fu_1271_p2);

assign sext_ln78_12_fu_1286_p1 = $signed(add_ln78_12_fu_1281_p2);

assign sext_ln78_8_fu_1203_p1 = $signed(add_ln78_fu_1197_p2);

assign sext_ln78_9_fu_1212_p1 = $signed(add_ln78_10_fu_1207_p2);

assign sext_ln78_fu_1193_p1 = $signed(temp_V_fu_1179_p6);

assign shl_ln_fu_1619_p3 = {{j_0_reg_1049}, {2'd0}};

assign sub_ln180_2_fu_1528_p2 = (4'd0 - tmp_69_fu_1520_p3);

assign sub_ln180_fu_1592_p2 = (tmp_s_fu_1572_p3 - zext_ln180_41_fu_1588_p1);

assign temp_V_1_fu_1253_p5 = i4_0_reg_754[1:0];

assign temp_V_fu_1179_p5 = i5_0_reg_519[1:0];

assign temporary_key_0_V_10_fu_1363_p2 = (zext_ln719_fu_1359_p1 ^ temporary_key_0_V_5_reg_743);

assign temporary_key_0_V_14_fu_1322_p1 = s_box_V_addr_2_read_reg_1791;

assign temporary_key_0_V_15_fu_1222_p1 = s_box_V_addr_read_reg_1741;

assign temporary_key_0_V_16_fu_1432_p2 = (tmp_fu_1419_p6 ^ expanded_key_V_q0);

assign tmp_1_fu_1473_p5 = i_op_assign_4_reg_1027[1:0];

assign tmp_64_fu_1580_p3 = {{i9_0_reg_1038}, {2'd0}};

assign tmp_65_fu_1299_p4 = {{n_V_2_fu_140[15:3]}};

assign tmp_66_fu_1534_p3 = {{1'd0}, {trunc_ln1372_fu_1506_p1}};

assign tmp_67_fu_1338_p3 = {{trunc_ln719_fu_1335_p1}, {3'd0}};

assign tmp_68_fu_1498_p3 = ret_V_9_fu_1492_p2[32'd4];

assign tmp_69_fu_1520_p3 = {{1'd0}, {xor_ln1372_fu_1514_p2}};

assign tmp_s_fu_1572_p3 = {{i9_0_reg_1038}, {6'd0}};

assign trunc_ln1372_2_fu_1510_p1 = p_0216_0_reg_324[2:0];

assign trunc_ln1372_fu_1506_p1 = ret_V_9_fu_1492_p2[2:0];

assign trunc_ln172_fu_1249_p1 = i4_0_reg_754[1:0];

assign trunc_ln180_fu_1147_p1 = i2_0_reg_392[1:0];

assign trunc_ln185_fu_1175_p1 = i5_0_reg_519[1:0];

assign trunc_ln719_11_fu_1355_p1 = lshr_ln719_fu_1350_p2[7:0];

assign trunc_ln719_12_fu_1415_p1 = i7_0_reg_944[1:0];

assign trunc_ln719_fu_1335_p1 = n_V_2_load_reg_1780[2:0];

assign xor_ln1372_fu_1514_p2 = (trunc_ln1372_2_fu_1510_p1 ^ 3'd7);

assign xor_ln158_fu_1126_p2 = (i2_0_reg_392 ^ 3'd4);

assign zext_ln147_fu_1103_p1 = i_0_reg_264;

assign zext_ln180_41_fu_1588_p1 = tmp_64_fu_1580_p3;

assign zext_ln180_42_fu_1610_p1 = j_0_reg_1049;

assign zext_ln180_fu_1070_p1 = add_ln180_fu_1064_p2;

assign zext_ln207_fu_1556_p1 = i9_0_reg_1038;

assign zext_ln211_fu_1632_p1 = add_ln211_fu_1627_p2;

assign zext_ln215_fu_1454_p1 = i_op_assign_4_reg_1027;

assign zext_ln544_4_fu_1410_p1 = ret_V_8_fu_1404_p2;

assign zext_ln544_5_fu_1464_p1 = ret_V_10_fu_1458_p2;

assign zext_ln544_fu_1142_p1 = ret_V_fu_1136_p2;

assign zext_ln719_25_fu_1313_p1 = $unsigned(sext_ln719_fu_1309_p1);

assign zext_ln719_26_fu_1346_p1 = tmp_67_fu_1338_p3;

assign zext_ln719_27_fu_1325_p1 = add_ln719_reg_1786;

assign zext_ln719_fu_1359_p1 = trunc_ln719_11_fu_1355_p1;

assign zext_ln887_fu_1095_p1 = rcon_V_offset;

always @ (posedge ap_clk) begin
    zext_ln887_reg_1683[61:29] <= 33'b000000000000000000000000000000000;
    zext_ln207_reg_1851[7:3] <= 5'b00000;
    sub_ln180_reg_1864[1:0] <= 2'b00;
end

endmodule //aes_expand_key
