Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:04:14 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_42_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 Delay1No21_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.774ns (23.670%)  route 2.496ns (76.330%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 1.576ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.210ns (routing 1.429ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=12665, routed)       2.534     3.492    Delay1No21_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X147Y177       FDCE                                         r  Delay1No21_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y177       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.571 r  Delay1No21_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.648     4.219    Delay1No20_instance/Y_reg[33]_0[0]
    SLICE_X142Y212       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     4.272 r  Delay1No20_instance/geqOp_carry_i_16__2/O
                         net (fo=1, routed)           0.013     4.285    Sum10_3_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X142Y212       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.477 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.503    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X142Y213       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.518 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.544    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X142Y214       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.596 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.317     4.913    Delay1No21_instance/CO[0]
    SLICE_X142Y221       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.979 f  Delay1No21_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.254     5.233    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X142Y221       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.323 f  Delay1No20_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.102     5.425    Delay1No20_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X142Y221       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     5.478 r  Delay1No20_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=32, routed)          0.458     5.936    Delay1No21_instance/Y_reg[23]_0
    SLICE_X144Y212       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.986 r  Delay1No21_instance/shiftedFracY_d1[15]_i_2__2/O
                         net (fo=4, routed)           0.282     6.268    Delay1No21_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X143Y215       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.304 r  Delay1No21_instance/shiftedFracY_d1[27]_i_4__2/O
                         net (fo=2, routed)           0.304     6.608    Delay1No20_instance/Y_reg[26]_0[4]
    SLICE_X145Y213       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.696 r  Delay1No20_instance/shiftedFracY_d1[11]_i_1__2/O
                         net (fo=1, routed)           0.066     6.762    Sum10_3_impl_instance/FPAddSubOp_instance/D[0]
    SLICE_X145Y213       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=12665, routed)       2.210     6.877    Sum10_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X145Y213       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.438     7.315    
                         clock uncertainty           -0.035     7.280    
    SLICE_X145Y213       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.305    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  0.543    




