// Seed: 1247224459
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 'd0 : 1 'b0] id_4;
  logic id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1
    , id_6, id_7,
    input supply0 id_2,
    input tri id_3,
    output tri id_4
);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  tri1 id_8;
  and primCall (id_4, id_0, id_3, id_1, id_2);
  assign id_8 = 1 - 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1
  );
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8 = id_8;
endmodule
