/*
 * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved. All
 * information contained herein is proprietary and confidential to NVIDIA
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of NVIDIA Corporation is prohibited.
 */

#ifndef CDI_MAX96712_PRIV_NV_H
#define CDI_MAX96712_PRIV_NV_H

/** defines max number of fields per register */
#define MAX96712_REG_MAX_FIELDS_PER_REG               8U

/* coverity[misra_cpp_2008_rule_16_2_1_violation] : intentional TID-1433 */
#ifdef __cplusplus
namespace nvsipl {
extern "C" {
/* coverity[misra_cpp_2008_rule_16_2_1_violation] : intentional TID-1433 */
#endif

/** enumerates all deserializer registers' bit fields */
typedef enum {
    /* Used for array indexes. Must start from 0
     * Do not change the order.
     * New fields must be added to the bottom of the list */
    REG_FIELD_GMSL1_LOCK_A,
    REG_FIELD_GMSL1_LOCK_B,
    REG_FIELD_GMSL1_LOCK_C,
    REG_FIELD_GMSL1_LOCK_D,

    REG_FIELD_GMSL1_DET_ERR_A,
    REG_FIELD_GMSL1_DET_ERR_B,
    REG_FIELD_GMSL1_DET_ERR_C,
    REG_FIELD_GMSL1_DET_ERR_D,

    REG_FIELD_GMSL1_VIDEO_LOCK_A,
    REG_FIELD_GMSL1_VIDEO_LOCK_B,
    REG_FIELD_GMSL1_VIDEO_LOCK_C,
    REG_FIELD_GMSL1_VIDEO_LOCK_D,

    REG_FIELD_GMSL1_CONFIG_LOCK_A,
    REG_FIELD_GMSL1_CONFIG_LOCK_B,
    REG_FIELD_GMSL1_CONFIG_LOCK_C,
    REG_FIELD_GMSL1_CONFIG_LOCK_D,

    REG_FIELD_GMSL2_LOCK_A,
    REG_FIELD_GMSL2_LOCK_B,
    REG_FIELD_GMSL2_LOCK_C,
    REG_FIELD_GMSL2_LOCK_D,

    REG_FIELD_GMSL2_DEC_ERR_A,
    REG_FIELD_GMSL2_DEC_ERR_B,
    REG_FIELD_GMSL2_DEC_ERR_C,
    REG_FIELD_GMSL2_DEC_ERR_D,

    REG_FIELD_GMSL2_IDLE_ERR_A,
    REG_FIELD_GMSL2_IDLE_ERR_B,
    REG_FIELD_GMSL2_IDLE_ERR_C,
    REG_FIELD_GMSL2_IDLE_ERR_D,

    REG_FIELD_VIDEO_LOCK_PIPE_0,
    REG_FIELD_VIDEO_LOCK_PIPE_1,
    REG_FIELD_VIDEO_LOCK_PIPE_2,
    REG_FIELD_VIDEO_LOCK_PIPE_3,

    REG_FIELD_DIS_REM_CC_A,
    REG_FIELD_DIS_REM_CC_B,
    REG_FIELD_DIS_REM_CC_C,
    REG_FIELD_DIS_REM_CC_D,

    REG_FIELD_SEC_XOVER_SEL_PHY_A,
    REG_FIELD_SEC_XOVER_SEL_PHY_B,
    REG_FIELD_SEC_XOVER_SEL_PHY_C,
    REG_FIELD_SEC_XOVER_SEL_PHY_D,

    REG_FIELD_LINK_EN_A,
    REG_FIELD_LINK_EN_B,
    REG_FIELD_LINK_EN_C,
    REG_FIELD_LINK_EN_D,

    REG_FIELD_LINK_GMSL2_A,
    REG_FIELD_LINK_GMSL2_B,
    REG_FIELD_LINK_GMSL2_C,
    REG_FIELD_LINK_GMSL2_D,

    REG_FIELD_RX_RATE_PHY_A,
    REG_FIELD_RX_RATE_PHY_B,
    REG_FIELD_RX_RATE_PHY_C,
    REG_FIELD_RX_RATE_PHY_D,

    REG_FIELD_SOFT_BPP_0,
    REG_FIELD_SOFT_BPP_1,
    REG_FIELD_SOFT_BPP_2_L,
    REG_FIELD_SOFT_BPP_3,
    REG_FIELD_SOFT_BPP_2_H,
    REG_FIELD_SOFT_BPP_4,
    REG_FIELD_SOFT_BPP_5,
    REG_FIELD_SOFT_BPP_6_H,
    REG_FIELD_SOFT_BPP_6_L,
    REG_FIELD_SOFT_BPP_7,

    REG_FIELD_SOFT_DT_0,
    REG_FIELD_SOFT_DT_1_L,
    REG_FIELD_SOFT_DT_2_L,
    REG_FIELD_SOFT_DT_3,
    REG_FIELD_SOFT_DT_1_H,
    REG_FIELD_SOFT_DT_2_H,
    REG_FIELD_SOFT_DT_4,
    REG_FIELD_SOFT_DT_5_H,
    REG_FIELD_SOFT_DT_5_L,
    REG_FIELD_SOFT_DT_6_H,
    REG_FIELD_SOFT_DT_6_L,
    REG_FIELD_SOFT_DT_7,

    REG_FIELD_SOFT_OVR_0_EN,
    REG_FIELD_SOFT_OVR_1_EN,
    REG_FIELD_SOFT_OVR_2_EN,
    REG_FIELD_SOFT_OVR_3_EN,
    REG_FIELD_SOFT_OVR_4_EN,
    REG_FIELD_SOFT_OVR_5_EN,
    REG_FIELD_SOFT_OVR_6_EN,
    REG_FIELD_SOFT_OVR_7_EN,

    REG_FIELD_CC_CRC_ERRCNT_A,
    REG_FIELD_CC_CRC_ERRCNT_B,
    REG_FIELD_CC_CRC_ERRCNT_C,
    REG_FIELD_CC_CRC_ERRCNT_D,

    REG_FIELD_I2C_FWDCCEN_PHY_A,
    REG_FIELD_I2C_FWDCCEN_PHY_B,
    REG_FIELD_I2C_FWDCCEN_PHY_C,
    REG_FIELD_I2C_FWDCCEN_PHY_D,

    REG_FIELD_I2C_REVCCEN_PHY_A,
    REG_FIELD_I2C_REVCCEN_PHY_B,
    REG_FIELD_I2C_REVCCEN_PHY_C,
    REG_FIELD_I2C_REVCCEN_PHY_D,

    REG_FIELD_I2C_PORT_GMSL1_PHY_A,
    REG_FIELD_I2C_PORT_GMSL1_PHY_B,
    REG_FIELD_I2C_PORT_GMSL1_PHY_C,
    REG_FIELD_I2C_PORT_GMSL1_PHY_D,

    REG_FIELD_DE_EN_PHY_A,
    REG_FIELD_DE_EN_PHY_B,
    REG_FIELD_DE_EN_PHY_C,
    REG_FIELD_DE_EN_PHY_D,

    REG_FIELD_DE_PRBS_TYPE_PHY_A,
    REG_FIELD_DE_PRBS_TYPE_PHY_B,
    REG_FIELD_DE_PRBS_TYPE_PHY_C,
    REG_FIELD_DE_PRBS_TYPE_PHY_D,

    REG_FIELD_PKTCCEN_LINK_A,
    REG_FIELD_PKTCCEN_LINK_B,
    REG_FIELD_PKTCCEN_LINK_C,
    REG_FIELD_PKTCCEN_LINK_D,

    REG_FIELD_ALT_MEM_MAP12_PHY0,
    REG_FIELD_ALT_MEM_MAP12_PHY1,
    REG_FIELD_ALT_MEM_MAP12_PHY2,
    REG_FIELD_ALT_MEM_MAP12_PHY3,
    REG_FIELD_ALT_MEM_MAP8_PHY0,
    REG_FIELD_ALT_MEM_MAP8_PHY1,
    REG_FIELD_ALT_MEM_MAP8_PHY2,
    REG_FIELD_ALT_MEM_MAP8_PHY3,
    REG_FIELD_ALT_MEM_MAP10_PHY0,
    REG_FIELD_ALT_MEM_MAP10_PHY1,
    REG_FIELD_ALT_MEM_MAP10_PHY2,
    REG_FIELD_ALT_MEM_MAP10_PHY3,
    REG_FIELD_ALT2_MEM_MAP8_PHY0,
    REG_FIELD_ALT2_MEM_MAP8_PHY1,
    REG_FIELD_ALT2_MEM_MAP8_PHY2,
    REG_FIELD_ALT2_MEM_MAP8_PHY3,

    REG_FIELD_BPP8DBL_0,
    REG_FIELD_BPP8DBL_1,
    REG_FIELD_BPP8DBL_2,
    REG_FIELD_BPP8DBL_3,

    REG_FIELD_BPP8DBL_4,
    REG_FIELD_BPP8DBL_5,
    REG_FIELD_BPP8DBL_6,
    REG_FIELD_BPP8DBL_7,

    REG_FIELD_BPP8DBL_MODE_0,
    REG_FIELD_BPP8DBL_MODE_1,
    REG_FIELD_BPP8DBL_MODE_2,
    REG_FIELD_BPP8DBL_MODE_3,

    REG_FIELD_BPP8DBL_MODE_4,
    REG_FIELD_BPP8DBL_MODE_5,
    REG_FIELD_BPP8DBL_MODE_6,
    REG_FIELD_BPP8DBL_MODE_7,

    REG_FIELD_AEQ_PHY_A,
    REG_FIELD_AEQ_PHY_B,
    REG_FIELD_AEQ_PHY_C,
    REG_FIELD_AEQ_PHY_D,

    REG_FIELD_PERIODIC_AEQ_PHY_A,
    REG_FIELD_PERIODIC_AEQ_PHY_B,
    REG_FIELD_PERIODIC_AEQ_PHY_C,
    REG_FIELD_PERIODIC_AEQ_PHY_D,

    REG_FIELD_EOM_PER_THR_PHY_A,
    REG_FIELD_EOM_PER_THR_PHY_B,
    REG_FIELD_EOM_PER_THR_PHY_C,
    REG_FIELD_EOM_PER_THR_PHY_D,

    REG_FIELD_VIDEO_PIPE_SEL_0,
    REG_FIELD_VIDEO_PIPE_SEL_1,
    REG_FIELD_VIDEO_PIPE_SEL_2,
    REG_FIELD_VIDEO_PIPE_SEL_3,
    REG_FIELD_VIDEO_PIPE_SEL_4,
    REG_FIELD_VIDEO_PIPE_SEL_5,
    REG_FIELD_VIDEO_PIPE_SEL_6,
    REG_FIELD_VIDEO_PIPE_SEL_7,

    REG_FIELD_VIDEO_PIPE_EN_0,
    REG_FIELD_VIDEO_PIPE_EN_1,
    REG_FIELD_VIDEO_PIPE_EN_2,
    REG_FIELD_VIDEO_PIPE_EN_3,
    REG_FIELD_VIDEO_PIPE_EN_4,
    REG_FIELD_VIDEO_PIPE_EN_5,
    REG_FIELD_VIDEO_PIPE_EN_6,
    REG_FIELD_VIDEO_PIPE_EN_7,

    REG_FIELD_PATGEN_CLK_SRC_PIPE_0,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_1,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_2,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_3,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_4,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_5,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_6,
    REG_FIELD_PATGEN_CLK_SRC_PIPE_7,

    REG_FIELD_MIPI_OUT_CFG,
    REG_FIELD_T_T3_PREBEGIN,
    REG_FIELD_T_T3_POST_PREP,
    REG_FIELD_DEV_REV,
    REG_FIELD_DEV_ID,
    REG_FIELD_RESET_ONESHOT,
    REG_FIELD_BACKTOP_EN,
    REG_FIELD_PHY_STANDBY,
    REG_FIELD_FORCE_CSI_OUT_EN,
    REG_FIELD_ERRB,
    REG_FIELD_OVERFLOW_FIRST4,
    REG_FIELD_OVERFLOW_LAST4,

    REG_FIELD_OSN_COEFFICIENT_0,
    REG_FIELD_OSN_COEFFICIENT_1,
    REG_FIELD_OSN_COEFFICIENT_2,
    REG_FIELD_OSN_COEFFICIENT_3,

    REG_FIELD_ENABLE_OSN_0,
    REG_FIELD_ENABLE_OSN_1,
    REG_FIELD_ENABLE_OSN_2,
    REG_FIELD_ENABLE_OSN_3,

    REG_FIELD_OSN_COEFF_MANUAL_SEED_0,
    REG_FIELD_OSN_COEFF_MANUAL_SEED_1,
    REG_FIELD_OSN_COEFF_MANUAL_SEED_2,
    REG_FIELD_OSN_COEFF_MANUAL_SEED_3,

    REG_FIELD_SET_TX_AMP_0,
    REG_FIELD_SET_TX_AMP_1,
    REG_FIELD_SET_TX_AMP_2,
    REG_FIELD_SET_TX_AMP_3,

    REG_FIELD_SLV_TO_P0_A,
    REG_FIELD_SLV_TO_P0_B,
    REG_FIELD_SLV_TO_P0_C,
    REG_FIELD_SLV_TO_P0_D,
    REG_FIELD_SLV_TO_P1_A,
    REG_FIELD_SLV_TO_P1_B,
    REG_FIELD_SLV_TO_P1_C,
    REG_FIELD_SLV_TO_P1_D,
    REG_FIELD_SLV_TO_P2_A,
    REG_FIELD_SLV_TO_P2_B,
    REG_FIELD_SLV_TO_P2_C,
    REG_FIELD_SLV_TO_P2_D,

    REG_FIELD_REM_ERR_FLAG,

    REG_FIELD_CTRL3,

    REG_FIELD_INTR4,

    REG_FIELD_INTR5,

    REG_FIELD_INTR6,

    REG_FIELD_INTR7,

    REG_FIELD_INTR8,

    REG_FIELD_INTR9,

    REG_FIELD_INTR10,

    REG_FIELD_INTR11,

    REG_FIELD_INTR12_MEM_ERR_OEN,

    REG_FIELD_VID_PXL_CRC_ERR_INT,

    REG_FIELD_FSYNC_22,

    REG_FIELD_BACKTOP25,

    REG_FIELD_VIDEO_RX8_PIPE_0,
    REG_FIELD_VIDEO_RX8_PIPE_1,
    REG_FIELD_VIDEO_RX8_PIPE_2,
    REG_FIELD_VIDEO_RX8_PIPE_3,
    REG_FIELD_VIDEO_RX8_PIPE_4,
    REG_FIELD_VIDEO_RX8_PIPE_5,
    REG_FIELD_VIDEO_RX8_PIPE_6,
    REG_FIELD_VIDEO_RX8_PIPE_7,

    REG_FIELD_VIDEO_MASKED_OEN,

    REG_FIELD_VIDEO_MASKED_FLAG,

    REG_FIELD_PWR0,

    REG_FIELD_PWR_STATUS_FLAG,

    REG_FIELD_ENABLE_LOCK,
    REG_FIELD_ENABLE_ERRB,

    REG_FIELD_CRUSSC_MODE_0,
    REG_FIELD_CRUSSC_MODE_1,
    REG_FIELD_CRUSSC_MODE_2,
    REG_FIELD_CRUSSC_MODE_3,

    REG_FIELD_VIDEO_RX0_PIPE_0,
    REG_FIELD_VIDEO_RX0_PIPE_1,
    REG_FIELD_VIDEO_RX0_PIPE_2,
    REG_FIELD_VIDEO_RX0_PIPE_3,
    REG_FIELD_VIDEO_RX0_PIPE_4,
    REG_FIELD_VIDEO_RX0_PIPE_5,
    REG_FIELD_VIDEO_RX0_PIPE_6,
    REG_FIELD_VIDEO_RX0_PIPE_7,

    REG_FIELD_CFGH_VIDEO_CRC0,
    REG_FIELD_CFGH_VIDEO_CRC1,

    REG_FIELD_GPIO_00_A_A,
    REG_FIELD_GPIO_01_A_A,
    REG_FIELD_GPIO_02_A_A,
    REG_FIELD_GPIO_03_A_A,
    REG_FIELD_GPIO_04_A_A,
    REG_FIELD_GPIO_05_A_A,
    REG_FIELD_GPIO_06_A_A,
    REG_FIELD_GPIO_07_A_A,
    REG_FIELD_GPIO_08_A_A,
    REG_FIELD_GPIO_09_A_A,
    REG_FIELD_GPIO_10_A_A,
    REG_FIELD_GPIO_11_A_A,
    REG_FIELD_GPIO_12_A_A,
    REG_FIELD_GPIO_13_A_A,
    REG_FIELD_GPIO_14_A_A,
    REG_FIELD_GPIO_15_A_A,
    REG_FIELD_GPIO_16_A_A,

    REG_FIELD_GPIO_00_A_B,
    REG_FIELD_GPIO_01_A_B,
    REG_FIELD_GPIO_02_A_B,
    REG_FIELD_GPIO_03_A_B,
    REG_FIELD_GPIO_04_A_B,
    REG_FIELD_GPIO_05_A_B,
    REG_FIELD_GPIO_06_A_B,
    REG_FIELD_GPIO_07_A_B,
    REG_FIELD_GPIO_08_A_B,
    REG_FIELD_GPIO_09_A_B,
    REG_FIELD_GPIO_10_A_B,
    REG_FIELD_GPIO_11_A_B,
    REG_FIELD_GPIO_12_A_B,
    REG_FIELD_GPIO_13_A_B,
    REG_FIELD_GPIO_14_A_B,
    REG_FIELD_GPIO_15_A_B,
    REG_FIELD_GPIO_16_A_B,

    REG_FIELD_GPIO_00_B_B,
    REG_FIELD_GPIO_01_B_B,
    REG_FIELD_GPIO_02_B_B,
    REG_FIELD_GPIO_03_B_B,
    REG_FIELD_GPIO_04_B_B,
    REG_FIELD_GPIO_05_B_B,
    REG_FIELD_GPIO_06_B_B,
    REG_FIELD_GPIO_07_B_B,
    REG_FIELD_GPIO_08_B_B,
    REG_FIELD_GPIO_09_B_B,
    REG_FIELD_GPIO_10_B_B,
    REG_FIELD_GPIO_11_B_B,
    REG_FIELD_GPIO_12_B_B,
    REG_FIELD_GPIO_13_B_B,
    REG_FIELD_GPIO_14_B_B,
    REG_FIELD_GPIO_15_B_B,
    REG_FIELD_GPIO_16_B_B,

    REG_FIELD_GPIO_00_C_B,
    REG_FIELD_GPIO_01_C_B,
    REG_FIELD_GPIO_02_C_B,
    REG_FIELD_GPIO_03_C_B,
    REG_FIELD_GPIO_04_C_B,
    REG_FIELD_GPIO_05_C_B,
    REG_FIELD_GPIO_06_C_B,
    REG_FIELD_GPIO_07_C_B,
    REG_FIELD_GPIO_08_C_B,
    REG_FIELD_GPIO_09_C_B,
    REG_FIELD_GPIO_10_C_B,
    REG_FIELD_GPIO_11_C_B,
    REG_FIELD_GPIO_12_C_B,
    REG_FIELD_GPIO_13_C_B,
    REG_FIELD_GPIO_14_C_B,
    REG_FIELD_GPIO_15_C_B,
    REG_FIELD_GPIO_16_C_B,

    REG_FIELD_GPIO_00_D_B,
    REG_FIELD_GPIO_01_D_B,
    REG_FIELD_GPIO_02_D_B,
    REG_FIELD_GPIO_03_D_B,
    REG_FIELD_GPIO_04_D_B,
    REG_FIELD_GPIO_05_D_B,
    REG_FIELD_GPIO_06_D_B,
    REG_FIELD_GPIO_07_D_B,
    REG_FIELD_GPIO_08_D_B,
    REG_FIELD_GPIO_09_D_B,
    REG_FIELD_GPIO_10_D_B,
    REG_FIELD_GPIO_11_D_B,
    REG_FIELD_GPIO_12_D_B,
    REG_FIELD_GPIO_13_D_B,
    REG_FIELD_GPIO_14_D_B,
    REG_FIELD_GPIO_15_D_B,
    REG_FIELD_GPIO_16_D_B,

    REG_FIELD_MAX,
} RegBitField;

/** payload of register bit field name/value pairs */
typedef struct {
    /** register's bit field name */
    RegBitField name[MAX96712_REG_MAX_FIELDS_PER_REG];
    /** register's value */
    uint8_t val[MAX96712_REG_MAX_FIELDS_PER_REG];
    /** number of pairs contained */
    uint8_t numRegBitFieldArgs;
} RegBitFieldQMAX96712;

/** driver context handle meta data */
typedef struct {
    /** context data */
    ContextMAX96712 ctx;
    /** command bit field/value payload */
    RegBitFieldQMAX96712 regBitFieldQ;
    /** An opaque handle for an I2C programmer object */
    DevBlkCDII2CPgmr i2cProgrammer;
} DriverHandleMAX96712;

/* coverity[misra_cpp_2008_rule_16_2_1_violation] : intentional TID-1433 */
#ifdef __cplusplus
} /* end of extern "C" */
} /* end of namespace nvsipl */
/* coverity[misra_cpp_2008_rule_16_2_1_violation] : intentional TID-1433 */
#endif

#endif /* CDI_MAX96712_PRIV_NV_H */
