Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 18 11:52:02 2025
| Host         : DESKTOP-OG1KD42 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tdma_ldpc_timing_summary_routed.rpt -pb tdma_ldpc_timing_summary_routed.pb -rpx tdma_ldpc_timing_summary_routed.rpx -warn_on_violation
| Design       : tdma_ldpc
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6473)
5. checking no_input_delay (13)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2167)
---------------------------
 There are 2167 register/latch pins with no clock driven by root clock pin: aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6473)
---------------------------------------------------
 There are 6473 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6477          inf        0.000                      0                 6477           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6477 Endpoints
Min Delay          6477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2765]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.960ns  (logic 1.555ns (9.746%)  route 14.404ns (90.254%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         5.508    15.836    dut/shift[2878]_i_4_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  dut/shift[2765]_i_1/O
                         net (fo=1, routed)           0.000    15.960    dut/shift[2765]_i_1_n_0
    SLICE_X27Y13         FDCE                                         r  dut/shift_reg[2765]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2795]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.648ns  (logic 1.555ns (9.940%)  route 14.093ns (90.060%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         5.196    15.524    dut/shift[2878]_i_4_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124    15.648 r  dut/shift[2795]_i_1/O
                         net (fo=1, routed)           0.000    15.648    dut/shift[2795]_i_1_n_0
    SLICE_X25Y10         FDCE                                         r  dut/shift_reg[2795]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2814]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.630ns  (logic 1.555ns (9.952%)  route 14.075ns (90.048%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         5.178    15.506    dut/shift[2878]_i_4_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.630 r  dut/shift[2814]_i_1/O
                         net (fo=1, routed)           0.000    15.630    dut/shift[2814]_i_1_n_0
    SLICE_X24Y9          FDCE                                         r  dut/shift_reg[2814]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2764]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.480ns  (logic 1.555ns (10.048%)  route 13.924ns (89.951%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         5.028    15.356    dut/shift[2878]_i_4_n_0
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.124    15.480 r  dut/shift[2764]_i_1/O
                         net (fo=1, routed)           0.000    15.480    dut/shift[2764]_i_1_n_0
    SLICE_X27Y9          FDCE                                         r  dut/shift_reg[2764]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2760]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.458ns  (logic 1.555ns (10.063%)  route 13.902ns (89.937%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         5.006    15.334    dut/shift[2878]_i_4_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.458 r  dut/shift[2760]_i_1/O
                         net (fo=1, routed)           0.000    15.458    dut/shift[2760]_i_1_n_0
    SLICE_X27Y13         FDCE                                         r  dut/shift_reg[2760]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2775]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.447ns  (logic 1.555ns (10.070%)  route 13.891ns (89.930%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         4.995    15.323    dut/shift[2878]_i_4_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    15.447 r  dut/shift[2775]_i_1/O
                         net (fo=1, routed)           0.000    15.447    dut/shift[2775]_i_1_n_0
    SLICE_X31Y11         FDCE                                         r  dut/shift_reg[2775]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2762]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.393ns  (logic 1.555ns (10.105%)  route 13.838ns (89.895%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         4.941    15.269    dut/shift[2878]_i_4_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.393 r  dut/shift[2762]_i_1/O
                         net (fo=1, routed)           0.000    15.393    dut/shift[2762]_i_1_n_0
    SLICE_X25Y11         FDCE                                         r  dut/shift_reg[2762]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/send_bits_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/m_axis_tdata_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.370ns  (logic 2.031ns (13.214%)  route 13.339ns (86.786%))
  Logic Levels:           8  (FDCE=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE                         0.000     0.000 r  dut/send_bits_reg[2]/C
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dut/send_bits_reg[2]/Q
                         net (fo=126, routed)        10.664    11.182    dut/send_bits_reg_n_0_[2]
    SLICE_X6Y38          MUXF7 (Prop_muxf7_S_O)       0.314    11.496 r  dut/m_axis_tdata_reg_i_225/O
                         net (fo=1, routed)           0.000    11.496    dut/m_axis_tdata_reg_i_225_n_0
    SLICE_X6Y38          MUXF8 (Prop_muxf8_I0_O)      0.098    11.594 r  dut/m_axis_tdata_reg_i_126/O
                         net (fo=1, routed)           0.885    12.480    dut/m_axis_tdata_reg_i_126_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.319    12.799 r  dut/m_axis_tdata_i_51/O
                         net (fo=1, routed)           0.000    12.799    dut/m_axis_tdata_i_51_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I0_O)      0.241    13.040 r  dut/m_axis_tdata_reg_i_25/O
                         net (fo=1, routed)           0.000    13.040    dut/m_axis_tdata_reg_i_25_n_0
    SLICE_X8Y30          MUXF8 (Prop_muxf8_I0_O)      0.098    13.138 r  dut/m_axis_tdata_reg_i_11/O
                         net (fo=1, routed)           1.337    14.475    dut/m_axis_tdata_reg_i_11_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.319    14.794 r  dut/m_axis_tdata_i_4/O
                         net (fo=1, routed)           0.452    15.246    dut/m_axis_tdata_i_4_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124    15.370 r  dut/m_axis_tdata_i_2/O
                         net (fo=1, routed)           0.000    15.370    dut/m_axis_tdata_i_2_n_0
    SLICE_X8Y12          FDCE                                         r  dut/m_axis_tdata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2811]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.313ns  (logic 1.555ns (10.158%)  route 13.758ns (89.842%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         4.861    15.189    dut/shift[2878]_i_4_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.124    15.313 r  dut/shift[2811]_i_1/O
                         net (fo=1, routed)           0.000    15.313    dut/shift[2811]_i_1_n_0
    SLICE_X28Y9          FDCE                                         r  dut/shift_reg[2811]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slot_size[1]
                            (input port)
  Destination:            dut/shift_reg[2774]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.294ns  (logic 1.555ns (10.171%)  route 13.739ns (89.829%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  slot_size[1] (IN)
                         net (fo=0)                   0.000     0.000    slot_size[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  slot_size_IBUF[1]_inst/O
                         net (fo=34, routed)          2.607     3.543    dut/slot_size_IBUF[1]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.667 r  dut/shift[2879]_i_16/O
                         net (fo=89, routed)          3.479     7.146    dut/key[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.270 f  dut/shift[2366]_i_4/O
                         net (fo=74, routed)          1.072     8.342    dut/shift[2366]_i_4_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.466 f  dut/shift[2831]_i_3/O
                         net (fo=16, routed)          1.738    10.204    dut/shift[2831]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  dut/shift[2878]_i_4/O
                         net (fo=103, routed)         4.842    15.170    dut/shift[2878]_i_4_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.294 r  dut/shift[2774]_i_1/O
                         net (fo=1, routed)           0.000    15.294    dut/shift[2774]_i_1_n_0
    SLICE_X31Y11         FDCE                                         r  dut/shift_reg[2774]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/shift_reg[2616]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/shift_reg[2615]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE                         0.000     0.000 r  dut/shift_reg[2616]/C
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2616]/Q
                         net (fo=2, routed)           0.066     0.207    dut/p_15_in[119]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.252 r  dut/shift[2615]_i_1/O
                         net (fo=1, routed)           0.000     0.252    dut/shift[2615]_i_1_n_0
    SLICE_X30Y27         FDCE                                         r  dut/shift_reg[2615]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2265]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/shift_reg[2264]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE                         0.000     0.000 r  dut/shift_reg[2265]/C
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dut/shift_reg[2265]/Q
                         net (fo=2, routed)           0.063     0.227    dut/shift_reg_n_0_[2265]
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     0.272 r  dut/shift[2264]_i_1/O
                         net (fo=1, routed)           0.000     0.272    dut/shift[2264]_i_1_n_0
    SLICE_X9Y22          FDCE                                         r  dut/shift_reg[2264]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2458]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/shift_reg[2457]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  dut/shift_reg[2458]/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dut/shift_reg[2458]/Q
                         net (fo=2, routed)           0.063     0.227    dut/p_31_in[25]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  dut/shift[2457]_i_1/O
                         net (fo=1, routed)           0.000     0.272    dut/shift[2457]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  dut/shift_reg[2457]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2239]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/acc_reg[2239]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.190ns (67.319%)  route 0.092ns (32.681%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  dut/shift_reg[2239]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2239]/Q
                         net (fo=2, routed)           0.092     0.233    dut/shift_reg_n_0_[2239]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.049     0.282 r  dut/acc[2239]_i_1/O
                         net (fo=1, routed)           0.000     0.282    dut/acc[2239]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  dut/acc_reg[2239]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2750]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/acc_reg[2750]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.190ns (67.319%)  route 0.092ns (32.681%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE                         0.000     0.000 r  dut/shift_reg[2750]/C
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2750]/Q
                         net (fo=2, routed)           0.092     0.233    dut/shift_reg_n_0_[2750]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.049     0.282 r  dut/acc[2750]_i_1/O
                         net (fo=1, routed)           0.000     0.282    dut/acc[2750]_i_1_n_0
    SLICE_X32Y14         FDCE                                         r  dut/acc_reg[2750]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2583]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/shift_reg[2582]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDCE                         0.000     0.000 r  dut/shift_reg[2583]/C
    SLICE_X28Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2583]/Q
                         net (fo=2, routed)           0.099     0.240    dut/p_15_in[86]
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.285 r  dut/shift[2582]_i_1/O
                         net (fo=1, routed)           0.000     0.285    dut/shift[2582]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  dut/shift_reg[2582]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2008]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/acc_reg[2008]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE                         0.000     0.000 r  dut/shift_reg[2008]/C
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2008]/Q
                         net (fo=2, routed)           0.099     0.240    dut/p_28_in[23]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  dut/acc[2008]_i_1/O
                         net (fo=1, routed)           0.000     0.285    dut/acc[2008]_i_1_n_0
    SLICE_X8Y9           FDCE                                         r  dut/acc_reg[2008]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2440]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/acc_reg[2440]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE                         0.000     0.000 r  dut/shift_reg[2440]/C
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2440]/Q
                         net (fo=2, routed)           0.099     0.240    dut/p_31_in[7]
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  dut/acc[2440]_i_1/O
                         net (fo=1, routed)           0.000     0.285    dut/acc[2440]_i_1_n_0
    SLICE_X14Y32         FDCE                                         r  dut/acc_reg[2440]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2710]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/acc_reg[2710]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE                         0.000     0.000 r  dut/shift_reg[2710]/C
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2710]/Q
                         net (fo=2, routed)           0.099     0.240    dut/shift_reg_n_0_[2710]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  dut/acc[2710]_i_1/O
                         net (fo=1, routed)           0.000     0.285    dut/acc[2710]_i_1_n_0
    SLICE_X32Y14         FDCE                                         r  dut/acc_reg[2710]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/shift_reg[2278]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/shift_reg[2277]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE                         0.000     0.000 r  dut/shift_reg[2278]/C
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/shift_reg[2278]/Q
                         net (fo=2, routed)           0.099     0.240    dut/shift_reg_n_0_[2278]
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  dut/shift[2277]_i_1/O
                         net (fo=1, routed)           0.000     0.285    dut/shift[2277]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  dut/shift_reg[2277]/D
  -------------------------------------------------------------------    -------------------





