[{"DBLP title": "Modular Neural Networks for Low-Power Image Classification on Embedded Devices.", "DBLP authors": ["Abhinav Goel", "Sarah Aghajanzadeh", "Caleb Tung", "Shuo-Han Chen", "George K. Thiruvathukal", "Yung-Hsiang Lu"], "year": 2021, "doi": "https://doi.org/10.1145/3408062", "OA papers": [{"PaperId": "https://openalex.org/W3093796538", "PaperTitle": "Modular Neural Networks for Low-Power Image Classification on Embedded Devices", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Purdue University System": 4.0, "National Taipei University of Technology": 1.0, "Loyola University Chicago": 1.0}, "Authors": ["Abhinav Goel", "Sara Aghajanzadeh", "Caleb Tung", "Shuo-Han Chen", "George K. Thiruvathukal", "Yung-Hsiang Lu"]}]}, {"DBLP title": "FaultDroid: An Algorithmic Approach for Fault-Induced Information Leakage Analysis.", "DBLP authors": ["Indrani Roy", "Chester Rebeiro", "Aritra Hazra", "Swarup Bhunia"], "year": 2021, "doi": "https://doi.org/10.1145/3410336", "OA papers": [{"PaperId": "https://openalex.org/W3081566533", "PaperTitle": "FaultDroid", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Indian Institute of Technology Kharagpur": 1.0, "University of Florida": 1.0}, "Authors": ["Indrani Roy", "Chester Rebeiro", "Aritra Hazra", "Swarup Bhunia"]}]}, {"DBLP title": "Mitigating Negative Impacts of Read Disturb in SSDs.", "DBLP authors": ["Jun Li", "Bowen Huang", "Zhibing Sha", "Zhigang Cai", "Jianwei Liao", "Balazs Gerofi", "Yutaka Ishikawa"], "year": 2021, "doi": "https://doi.org/10.1145/3410332", "OA papers": [{"PaperId": "https://openalex.org/W3085404611", "PaperTitle": "Mitigating Negative Impacts of Read Disturb in SSDs", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southwest University": 5.0, "RIKEN Center for Computational Science": 2.0}, "Authors": ["Jun Li", "Bowen Huang", "Zhibing Sha", "Zhi-Gang Cai", "Jianwei Liao", "Balazs Gerofi", "Yutaka Ishikawa"]}]}, {"DBLP title": "Ising-FPGA: A Spintronics-based Reconfigurable Ising Model Solver.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2021, "doi": "https://doi.org/10.1145/3411511", "OA papers": [{"PaperId": "https://openalex.org/W3082584932", "PaperTitle": "Ising-FPGA", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Ankit Mondal", "Ankur Srivastava"]}]}, {"DBLP title": "TransNet: Minimally Supervised Deep Transfer Learning for Dynamic Adaptation of Wearable Systems.", "DBLP authors": ["Seyed Ali Rokni", "Marjan Nourollahi", "Parastoo Alinia", "Seyed-Iman Mirzadeh", "Mahdi Pedram", "Hassan Ghasemzadeh"], "year": 2021, "doi": "https://doi.org/10.1145/3414062", "OA papers": [{"PaperId": "https://openalex.org/W3086794567", "PaperTitle": "TransNet", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Washington State University Spokane": 6.0}, "Authors": ["Seyed Ali Rokni", "Marjan Nourollahi", "Parastoo Alinia", "Iman Mirzadeh", "Mahdi Pedram", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging.", "DBLP authors": ["Sheikh Ariful Islam", "Love Kumar Sah", "Srinivas Katkoori"], "year": 2021, "doi": "https://doi.org/10.1145/3410337", "OA papers": [{"PaperId": "https://openalex.org/W3093692137", "PaperTitle": "High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Ariful Islam", "Love Kumar Sah", "Srinivas Katkoori"]}]}, {"DBLP title": "Robust Multi-Target Sample Preparation on MEDA Biochips Obviating Waste Production.", "DBLP authors": ["Sudip Poddar", "Tapalina Banerjee", "Robert Wille", "Bhargab B. Bhattacharya"], "year": 2021, "doi": "https://doi.org/10.1145/3414061", "OA papers": [{"PaperId": "https://openalex.org/W3096845005", "PaperTitle": "Robust Multi-Target Sample Preparation on MEDA Biochips Obviating Waste Production", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Johannes Kepler University of Linz": 2.0, "Indian Statistical Institute": 0.5, "University of Calcutta": 0.5, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Sudip Poddar", "Tapalina Banerjee", "Robert Wille", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Very-Large-Scale Network-on-Chip.", "DBLP authors": ["Ying Zhang", "Xinpeng Hong", "Zhongsheng Chen", "Zebo Peng", "Jianhui Jiang"], "year": 2021, "doi": "https://doi.org/10.1145/3414060", "OA papers": [{"PaperId": "https://openalex.org/W3095398370", "PaperTitle": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Very-Large-Scale Network-on-Chip", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tongji University": 4.0, "Link\u00f6ping University": 1.0}, "Authors": ["Ying Zhang", "Hong Xinpeng", "Zhongsheng Chen", "Zebo Peng", "Jian-Hui Jiang"]}]}, {"DBLP title": "SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling.", "DBLP authors": ["Stephano Machado Moreira Goncalves", "Leomar S. da Rosa Jr.", "Felipe S. Marques"], "year": 2021, "doi": "https://doi.org/10.1145/3417133", "OA papers": [{"PaperId": "https://openalex.org/W3094293902", "PaperTitle": "SmartDR", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Federal de Pelotas": 3.0}, "Authors": ["Stephano M. M. Goncalves", "Leomar S. da Rosa", "Felipe de Souza Marques"]}]}, {"DBLP title": "Efficient Parasitic-aware gm/ID-based Hybrid Sizing Methodology for Analog and RF Integrated Circuits.", "DBLP authors": ["Tuotian Liao", "Lihong Zhang"], "year": 2021, "doi": "https://doi.org/10.1145/3416946", "OA papers": [{"PaperId": "https://openalex.org/W3097021646", "PaperTitle": "Efficient Parasitic-aware <i> g <sup>m</sup> </i> / <i> I <sup>D</sup> - </i> based Hybrid Sizing Methodology for Analog and RF Integrated Circuits", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Tuotian Liao", "Lihong Zhang"]}]}, {"DBLP title": "Core Placement Optimization for Multi-chip Many-core Neural Network Systems with Reinforcement Learning.", "DBLP authors": ["Nan Wu", "Lei Deng", "Guoqi Li", "Yuan Xie"], "year": 2021, "doi": "https://doi.org/10.1145/3418498", "OA papers": [{"PaperId": "https://openalex.org/W3094031577", "PaperTitle": "Core Placement Optimization for Multi-chip Many-core Neural Network Systems with Reinforcement Learning", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Barbara": 3.0, "Tsinghua University": 1.0}, "Authors": ["Nan Wu", "Lei Deng", "Guoqi Li", "Yuan Xie"]}]}, {"DBLP title": "Leakage-Aware Dynamic Thermal Management of 3D Memories.", "DBLP authors": ["Lokesh Siddhu", "Rajesh Kedia", "Preeti Ranjan Panda"], "year": 2021, "doi": "https://doi.org/10.1145/3419468", "OA papers": [{"PaperId": "https://openalex.org/W3093483245", "PaperTitle": "Leakage-Aware Dynamic Thermal Management of 3D Memories", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Lokesh Siddhu", "Rajesh Kedia", "Preeti Ranjan Panda"]}]}, {"DBLP title": "Performance-Driven Post-Processing of Control Loop Execution Schedules.", "DBLP authors": ["Sumana Ghosh", "Soumyajit Dey", "Pallab Dasgupta"], "year": 2021, "doi": "https://doi.org/10.1145/3421505", "OA papers": [{"PaperId": "https://openalex.org/W3094047427", "PaperTitle": "Performance-Driven Post-Processing of Control Loop Execution Schedules", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Sumana Ghosh", "Soumyajit Dey", "Pallab Dasgupta"]}]}, {"DBLP title": "Thermal Management for FPGA Nodes in HPC Systems.", "DBLP authors": ["Yingyi Luo", "Joshua C. Zhao", "Arnav Aggarwal", "Seda Ogrenci Memik", "Kazutomo Yoshii"], "year": 2021, "doi": "https://doi.org/10.1145/3423494", "OA papers": [{"PaperId": "https://openalex.org/W3094033150", "PaperTitle": "Thermal Management for FPGA Nodes in HPC Systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northwestern University": 3.0, "Acura Pharmaceuticals (United States)": 1.0, "Argonne National Laboratory": 1.0}, "Authors": ["Yingyi Luo", "Joshua C. Zhao", "Arnav Aggarwal", "Gokhan Memik", "Kazutomo Yoshii"]}]}, {"DBLP title": "A Robust Modulus-Based Matrix Splitting Iteration Method for Mixed-Cell-Height Circuit Legalization.", "DBLP authors": ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2021, "doi": "https://doi.org/10.1145/3423326", "OA papers": [{"PaperId": "https://openalex.org/W3111205547", "PaperTitle": "A Robust Modulus-Based Matrix Splitting Iteration Method for Mixed-Cell-Height Circuit Legalization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fuzhou University": 3.0, "National Taiwan University": 1.0}, "Authors": ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Chang Yao-Wen"]}]}, {"DBLP title": "HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration.", "DBLP authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Ryan Gary Kim", "Dae Hyun Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2021, "doi": "https://doi.org/10.1145/3424239", "OA papers": [{"PaperId": "https://openalex.org/W3161671595", "PaperTitle": "HeM3D", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Washington State University": 5.0, "Colorado State University": 1.0}, "Authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Ryan Gary Kim", "Dae Won Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "COPE: Reducing Cache Pollution and Network Contention by Inter-tile Coordinated Prefetching in NoC-based MPSoCs.", "DBLP authors": ["Dipika Deb", "John Jose", "Maurizio Palesi"], "year": 2021, "doi": "https://doi.org/10.1145/3428149", "OA papers": [{"PaperId": "https://openalex.org/W3114469832", "PaperTitle": "COPE", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0, "University of Catania": 1.0}, "Authors": ["Dipika Deb", "John Jose", "Maurizio Palesi"]}]}, {"DBLP title": "Multi-objective Optimization of Mapping Dataflow Applications to MPSoCs Using a Hybrid Evaluation Combining Analytic Models and Measurements.", "DBLP authors": ["Mart\u00edn Letras", "Joachim Falk", "Tobias Schwarzer", "J\u00fcrgen Teich"], "year": 2021, "doi": "https://doi.org/10.1145/3431814", "OA papers": [{"PaperId": "https://openalex.org/W3115724506", "PaperTitle": "Multi-objective Optimization of Mapping Dataflow Applications to MPSoCs Using a Hybrid Evaluation Combining Analytic Models and Measurements", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "Bayer (Germany)": 2.0}, "Authors": ["Martin Letras", "Joachim Falk", "Tobias Schwarzer", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Logic Diagnosis with Hybrid Fail Data.", "DBLP authors": ["Irith Pomeranz", "M. Enamul Amyeen"], "year": 2021, "doi": "https://doi.org/10.1145/3433929", "OA papers": [{"PaperId": "https://openalex.org/W3112423244", "PaperTitle": "Logic Diagnosis with Hybrid Fail Data", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0, "Intel (United States)": 1.0}, "Authors": ["Irith Pomeranz", "M. Enamul Amyeen"]}]}, {"DBLP title": "Fault-based Built-in Self-test and Evaluation of Phase Locked Loops.", "DBLP authors": ["Mehmet Ince", "Ender Yilmaz", "Wei Fu", "Joonsung Park", "Krishnaswamy Nagaraj", "LeRoy Winemberg", "Sule Ozev"], "year": 2021, "doi": "https://doi.org/10.1145/3427911", "OA papers": [{"PaperId": "https://openalex.org/W3120760377", "PaperTitle": "Fault-based Built-in Self-test and Evaluation of Phase Locked Loops", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 4.0, "Western Digital (United States)": 1.0, "Texas Instruments (United States)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Mehmet Ince", "Ender Yilmaz", "Wei Fu", "Joon Sung Park", "Krishnaswamy Nagaraj", "LeRoy Winemberg", "Sule Ozev"]}]}, {"DBLP title": "Approximate Learning and Fault-Tolerant Mapping for Energy-Efficient Neuromorphic Systems.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi B. Tahoori"], "year": 2021, "doi": "https://doi.org/10.1145/3436491", "OA papers": [{"PaperId": "https://openalex.org/W3115673245", "PaperTitle": "Approximate Learning and Fault-Tolerant Mapping for Energy-Efficient Neuromorphic Systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Anteneh Gebregirogis", "Mehdi B. Tahoori"]}]}, {"DBLP title": "MaxSense: Side-channel Sensitivity Maximization for Trojan Detection Using Statistical Test Patterns.", "DBLP authors": ["Yangdi Lyu", "Prabhat Mishra"], "year": 2021, "doi": "https://doi.org/10.1145/3436820", "OA papers": [{"PaperId": "https://openalex.org/W3119752259", "PaperTitle": "MaxSense", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Yangdi Lyu", "Prabhat Mishra"]}]}, {"DBLP title": "Covering Test Holes of Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "doi": "https://doi.org/10.1145/3441282", "OA papers": [{"PaperId": "https://openalex.org/W3119880501", "PaperTitle": "Covering Test Holes of Functional Broadside Tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Machine Learning for Statistical Modeling: The Case of Perpendicular Spin-Transfer-Torque Random Access Memory.", "DBLP authors": ["Urmimala Roy", "Tanmoy Pramanik", "Subhendu Roy", "Avhishek Chatterjee", "Leonard F. Register", "Sanjay K. Banerjee"], "year": 2021, "doi": "https://doi.org/10.1145/3440014", "OA papers": [{"PaperId": "https://openalex.org/W3120437304", "PaperTitle": "Machine Learning for Statistical Modeling", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 4.0, "Cadence Design Systems (United States)": 1.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Urmimala Roy", "Tanmoy Pramanik", "Subhendu Roy", "Avhishek Chatterjee", "Leonard F. Register", "Sanjay K. Banerjee"]}]}, {"DBLP title": "Equivalent Faults under Launch-on-Shift (LOS) Tests with Equal Primary Input Vectors.", "DBLP authors": ["Irith Pomeranz"], "year": 2021, "doi": "https://doi.org/10.1145/3440013", "OA papers": [{"PaperId": "https://openalex.org/W3124384683", "PaperTitle": "Equivalent Faults under Launch-on-Shift (LOS) Tests with Equal Primary Input Vectors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University System": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Directed Test Generation for Activation of Security Assertions in RTL Models.", "DBLP authors": ["Hasini Witharana", "Yangdi Lyu", "Prabhat Mishra"], "year": 2021, "doi": "https://doi.org/10.1145/3441297", "OA papers": [{"PaperId": "https://openalex.org/W3123479826", "PaperTitle": "Directed Test Generation for Activation of Security Assertions in RTL Models", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida (USA).": 3.0}, "Authors": ["Hasini Witharana", "Yangdi Lyu", "Prabhat Mishra"]}]}, {"DBLP title": "Efficient One-pass Synthesis for Digital Microfluidic Biochips.", "DBLP authors": ["Naser Mohammadzadeh", "Robert Wille", "Oliver Kesz\u00f6cze"], "year": 2021, "doi": "https://doi.org/10.1145/3446880", "OA papers": [{"PaperId": "https://openalex.org/W3161787199", "PaperTitle": "Efficient One-pass Synthesis for Digital Microfluidic Biochips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Computer Engineering, Shahed University, Iran and Visiting Professor at Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria": 1.0, "Software Competence Center Hagenberg (Austria)": 1.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Naser Mohammadzadeh", "Robert Wille", "Oliver Keszocze"]}]}, {"DBLP title": "TAAL: Tampering Attack on Any Key-based Logic Locked Circuits.", "DBLP authors": ["Ayush Jain", "Ziqi Zhou", "Ujjwal Guin"], "year": 2021, "doi": "https://doi.org/10.1145/3442379", "OA papers": [{"PaperId": "https://openalex.org/W3134156870", "PaperTitle": "TAAL", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Auburn University": 3.0}, "Authors": ["Ayush Jain", "Ziqi Zhou", "Ujjwal Guin"]}]}, {"DBLP title": "Security Assessment of Dynamically Obfuscated Scan Chain Against Oracle-guided Attacks.", "DBLP authors": ["M. Sazadur Rahman", "Adib Nahiyan", "Fahim Rahman", "Saverio Fazzari", "Kenneth Plaks", "Farimah Farahmandi", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2021, "doi": "https://doi.org/10.1145/3444960", "OA papers": [{"PaperId": "https://openalex.org/W3139374995", "PaperTitle": "Security Assessment of Dynamically Obfuscated Scan Chain Against Oracle-guided Attacks", "Year": 2021, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Florida": 6.0, "Booz Allen Hamilton (United States)": 1.0, "Defense Advanced Research Projects Agency": 1.0}, "Authors": ["Md. Mustafizur Rahman", "Adib Nahiyan", "Fahim Rahman", "Saverio Fazzari", "Kenneth Plaks", "Farimah Farahmandi", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems.", "DBLP authors": ["Mitali Sinha", "Sri Harsha Gade", "Pramit Bhattacharyya", "Sujay Deb"], "year": 2021, "doi": "https://doi.org/10.1145/3446001", "OA papers": [{"PaperId": "https://openalex.org/W3137117590", "PaperTitle": "Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 4.0}, "Authors": ["Mitali Sinha", "Gade Narayana Sri Harsha", "Pramit Bhattacharyya", "Sujay Deb"]}]}, {"DBLP title": "Design Automation for Tree-based Nearest Neighborhood-aware Placement of High-speed Cellular Automata on FPGA with Scan Path Insertion.", "DBLP authors": ["Ayan Palchaudhuri", "Sandeep Sharma", "Anindya Sundar Dhar"], "year": 2021, "doi": "https://doi.org/10.1145/3446206", "OA papers": [{"PaperId": "https://openalex.org/W3157536469", "PaperTitle": "Design Automation for Tree-based Nearest Neighborhood\u2013aware Placement of High-speed Cellular Automata on FPGA with Scan Path Insertion", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Ayan Palchaudhuri", "Seema Sharma", "Anindya Sundar Dhar"]}]}, {"DBLP title": "Security Threat Analyses and Attack Models for Approximate Computing Systems: From Hardware and Micro-architecture Perspectives.", "DBLP authors": ["Pruthvy Yellu", "Landon Buell", "Miguel Mark", "Michel A. Kinsy", "Dongpeng Xu", "Qiaoyan Yu"], "year": 2021, "doi": "https://doi.org/10.1145/3442380", "OA papers": [{"PaperId": "https://openalex.org/W3160799743", "PaperTitle": "Security Threat Analyses and Attack Models for Approximate Computing Systems", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of New Hampshire": 4.0, "Texas A&M University": 2.0}, "Authors": ["Pruthvy Yellu", "Landon Buell", "Miguel Mark", "Michel A. Kinsy", "Dongpeng Xu", "Qiaoyan Yu"]}]}, {"DBLP title": "QuadSeal: Quadruple Balancing to Mitigate Power Analysis Attacks with Variability Effects and Electromagnetic Fault Injection Attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Roshan G. Ragel", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2021, "doi": "https://doi.org/10.1145/3443706", "OA papers": [{"PaperId": "https://openalex.org/W3171880430", "PaperTitle": "QuadSeal: Quadruple Balancing to Mitigate Power Analysis Attacks with Variability Effects and Electromagnetic Fault Injection Attacks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"UNSW Sydney": 3.0, "University of Peradeniya": 1.0, "Seeing Machines, Fyshwick, Australia": 1.0}, "Authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Roshan Ragel", "Jude Angelo Ambrose", "Sri Parameswaran"]}]}, {"DBLP title": "A Dynamic Huffman Coding Method for Reliable TLC NAND Flash Memory.", "DBLP authors": ["Chin-Hsien Wu", "Hao-Wei Zhang", "Chia-Wei Liu", "Ta-Ching Yu", "Chi-Yen Yang"], "year": 2021, "doi": "https://doi.org/10.1145/3446771", "OA papers": [{"PaperId": "https://openalex.org/W3171192797", "PaperTitle": "A Dynamic Huffman Coding Method for Reliable TLC NAND Flash Memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 5.0}, "Authors": ["Chin-Hsien Wu", "Hao-Wei Zhang", "Chia-Wei Liu", "Ta-Ching Yu", "Chi-Yen Yang"]}]}, {"DBLP title": "Dataflow Model-based Software Synthesis Framework for Parallel and Distributed Embedded Systems.", "DBLP authors": ["Eunjin Jeong", "Dowhan Jeong", "Soonhoi Ha"], "year": 2021, "doi": "https://doi.org/10.1145/3447680", "OA papers": [{"PaperId": "https://openalex.org/W3168472436", "PaperTitle": "Dataflow Model\u2013based Software Synthesis Framework for Parallel and Distributed Embedded Systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Eun-Jin Jeong", "Dowhan Jeong", "Soonhoi Ha"]}]}, {"DBLP title": "Design Flow and Methodology for Dynamic and Static Energy-constrained Scheduling Framework in Heterogeneous Multicore Embedded Devices.", "DBLP authors": ["Guoqi Xie", "Hao Peng", "Xiongren Xiao", "Yao Liu", "Renfa Li"], "year": 2021, "doi": "https://doi.org/10.1145/3450448", "OA papers": [{"PaperId": "https://openalex.org/W3173055684", "PaperTitle": "Design Flow and Methodology for Dynamic and Static Energy-constrained Scheduling Framework in Heterogeneous Multicore Embedded Devices", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hunan University": 5.0}, "Authors": ["Guoqi Xie", "Hao Peng", "Xiongren Xiao", "Yao Liu", "Renfa Li"]}]}, {"DBLP title": "Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and Enhancements.", "DBLP authors": ["Heechun Park", "Bon Woong Ku", "Kyungwook Chang", "Da Eun Shim", "Sung Kyu Lim"], "year": 2021, "doi": "https://doi.org/10.1145/3453480", "OA papers": [{"PaperId": "https://openalex.org/W3172718840", "PaperTitle": "Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and Enhancements", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 1.0, "Synopsys (United States)": 1.0, "Sungkyunkwan University": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Heechun Park", "Bon Jeong Ku", "Kyungwook Chang", "Da Eun Shim", "Sung Kyu Lim"]}]}, {"DBLP title": "A Module-Linking Graph Assisted Hybrid Optimization Framework for Custom Analog and Mixed-Signal Circuit Parameter Synthesis.", "DBLP authors": ["Mohsen Hassanpourghadi", "Rezwan A. Rasul", "Mike Shuo-Wei Chen"], "year": 2021, "doi": "https://doi.org/10.1145/3456722", "OA papers": [{"PaperId": "https://openalex.org/W3171010298", "PaperTitle": "A Module-Linking Graph Assisted Hybrid Optimization Framework for Custom Analog and Mixed-Signal Circuit Parameter Synthesis", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 1.5, "Southern California University for Professional Studies": 1.5}, "Authors": ["Mohsen Hassanpourghadi", "Rezwan A Rasul", "Mike K. Chen"]}]}, {"DBLP title": "FastCFI: Real-time Control-Flow Integrity Using FPGA without Code Instrumentation.", "DBLP authors": ["Lang Feng", "Jeff Huang", "Jiang Hu", "Abhijith Reddy"], "year": 2021, "doi": "https://doi.org/10.1145/3458471", "OA papers": [{"PaperId": "https://openalex.org/W3171616859", "PaperTitle": "FastCFI: Real-time Control-Flow Integrity Using FPGA without Code Instrumentation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University": 1.0, "Texas A&M University": 3.0}, "Authors": ["Lang Feng", "Jeff Huang", "Jiang Hu", "Abhijith Reddy"]}]}, {"DBLP title": "Machine Learning for Electronic Design Automation: A Survey.", "DBLP authors": ["Guyue Huang", "Jingbo Hu", "Yifan He", "Jialong Liu", "Mingyuan Ma", "Zhaoyang Shen", "Juejian Wu", "Yuanfan Xu", "Hengrui Zhang", "Kai Zhong", "Xuefei Ning", "Yuzhe Ma", "Haoyu Yang", "Bei Yu", "Huazhong Yang", "Yu Wang"], "year": 2021, "doi": "https://doi.org/10.1145/3451179", "OA papers": [{"PaperId": "https://openalex.org/W3169517138", "PaperTitle": "Machine Learning for Electronic Design Automation: A Survey", "Year": 2021, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Tsinghua University": 13.0, "Chinese University of Hong Kong": 3.0}, "Authors": ["Guyue Huang", "Jingbo Hu", "Yifan He", "Jialong Liu", "Mingyuan Ma", "Zhaoyang Shen", "Juejian Wu", "Yuanfan Xu", "Hengrui Zhang", "Kai Zhong", "Xuefei Ning", "Yuzhe Ma", "Haoyu Yang", "Bei Yu", "Huazhong Yang", "Yu Wang"]}]}, {"DBLP title": "A Conditionally Chaotic Physically Unclonable Function Design Framework with High Reliability.", "DBLP authors": ["Saranyu Chattopadhyay", "Pranesh Santikellur", "Rajat Subhra Chakraborty", "Jimson Mathew", "Marco Ottavi"], "year": 2021, "doi": "https://doi.org/10.1145/3460004", "OA papers": [{"PaperId": "https://openalex.org/W3195388298", "PaperTitle": "A Conditionally Chaotic Physically Unclonable Function Design Framework with High Reliability", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stanford University": 1.0, "Indian Institute of Technology Kharagpur": 2.0, "Indian Institute of Technology Patna": 1.0, "University of Rome Tor Vergata": 1.0}, "Authors": ["Saranyu Chattopadhyay", "Pranesh Santikellur", "Rajat Subhra Chakraborty", "Jimson Mathew", "Marco Ottavi"]}]}, {"DBLP title": "Placement of Digital Microfluidic Biochips via a New Evolutionary Algorithm.", "DBLP authors": ["Chen Jiang", "Bo Yuan", "Tsung-Yi Ho", "Xin Yao"], "year": 2021, "doi": "https://doi.org/10.1145/3460230", "OA papers": [{"PaperId": "https://openalex.org/W3175804561", "PaperTitle": "Placement of Digital Microfluidic Biochips via a New Evolutionary Algorithm", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern University of Science and Technology": 2.0, "National Tsing Hua University": 1.0, "University of Birmingham": 1.0}, "Authors": ["Tao Sun", "Bo Yuan", "Tsung-Yi Ho", "Xin Yao"]}]}, {"DBLP title": "Voltage-Based Covert Channels Using FPGAs.", "DBLP authors": ["Dennis R. E. Gnad", "Cong Dang Khoa Nguyen", "Syed Hashim Gillani", "Mehdi B. Tahoori"], "year": 2021, "doi": "https://doi.org/10.1145/3460229", "OA papers": [{"PaperId": "https://openalex.org/W3175162501", "PaperTitle": "Voltage-Based Covert Channels Using FPGAs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Dennis R. E. Gnad", "Cong Tam Nguyen", "Syed Wasif Gillani", "Mehdi B. Tahoori"]}]}, {"DBLP title": "FTT-NAS: Discovering Fault-tolerant Convolutional Neural Architecture.", "DBLP authors": ["Xuefei Ning", "Guangjun Ge", "Wenshuo Li", "Zhenhua Zhu", "Yin Zheng", "Xiaoming Chen", "Zhen Gao", "Yu Wang", "Huazhong Yang"], "year": 2021, "doi": "https://doi.org/10.1145/3460288", "OA papers": [{"PaperId": "https://openalex.org/W3195959245", "PaperTitle": "FTT-NAS: Discovering Fault-tolerant Convolutional Neural Architecture", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 6.0, "Tencent (China)": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Tianjin University": 1.0}, "Authors": ["Xuefei Ning", "Guangjun Ge", "Wenshuo Li", "Zhenhua Zhu", "Yin Zheng", "Xiao-Ming Chen", "Zhen Gao", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "A Runtime Reconfigurable Design of Compute-in-Memory-Based Hardware Accelerator for Deep Learning Inference.", "DBLP authors": ["Anni Lu", "Xiaochen Peng", "Yandong Luo", "Shanshi Huang", "Shimeng Yu"], "year": 2021, "doi": "https://doi.org/10.1145/3460436", "OA papers": [{"PaperId": "https://openalex.org/W3176833760", "PaperTitle": "A Runtime Reconfigurable Design of Compute-in-Memory\u2013Based Hardware Accelerator for Deep Learning Inference", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Anni Lu", "Xiaochen Peng", "Yandong Luo", "Shanshi Huang", "Shimeng Yu"]}]}, {"DBLP title": "A Framework for Validation of Synthesized MicroElectrode Dot Array Actuations for Digital Microfluidic Biochips.", "DBLP authors": ["Pushpita Roy", "Ansuman Banerjee"], "year": 2021, "doi": "https://doi.org/10.1145/3460437", "OA papers": [{"PaperId": "https://openalex.org/W3193158517", "PaperTitle": "A Framework for Validation of Synthesized MicroElectrode Dot Array Actuations for Digital Microfluidic Biochips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Statistical Institute": 2.0}, "Authors": ["Pushpita Roy", "Ansuman Banerjee"]}]}, {"DBLP title": "A Variation-aware Hold Time Fixing Methodology for Single Flux Quantum Logic Circuits.", "DBLP authors": ["Xi Li", "Soheil Nazar Shahsavani", "Xuan Zhou", "Massoud Pedram", "Peter A. Beerel"], "year": 2021, "doi": "https://doi.org/10.1145/3460289", "OA papers": [{"PaperId": "https://openalex.org/W3187101752", "PaperTitle": "A Variation-aware Hold Time Fixing Methodology for Single Flux Quantum Logic Circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern California University for Professional Studies": 2.5, "University of Southern California": 2.5}, "Authors": ["Xi Li", "Soheil Nazar Shahsavani", "Xuan Zhou", "Massoud Pedram", "Peter A. Beerel"]}]}, {"DBLP title": "High-throughput Near-Memory Processing on CNNs with 3D HBM-like Memory.", "DBLP authors": ["Naebeom Park", "Sungju Ryu", "Jaeha Kung", "Jae-Joon Kim"], "year": 2021, "doi": "https://doi.org/10.1145/3460971", "OA papers": [{"PaperId": "https://openalex.org/W3174762441", "PaperTitle": "High-throughput Near-Memory Processing on CNNs with 3D HBM-like Memory", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pohang University of Science and Technology": 3.0, "Daegu Gyeongbuk Institute of Science and Technology": 1.0}, "Authors": ["Naebeom Park", "Sungju Ryu", "Jaeha Kung", "Jae-Joon Kim"]}]}, {"DBLP title": "An Energy-Efficient Inference Method in Convolutional Neural Networks Based on Dynamic Adjustment of the Pruning Level.", "DBLP authors": ["Mohammad Ali Maleki", "Alireza Nabipour-Meybodi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2021, "doi": "https://doi.org/10.1145/3460972", "OA papers": [{"PaperId": "https://openalex.org/W3189043577", "PaperTitle": "An Energy-Efficient Inference Method in Convolutional Neural Networks Based on Dynamic Adjustment of the Pruning Level", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 3.5, "Institute for Research in Fundamental Sciences": 0.5, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Mohammadreza Maleki", "Alireza Nabipour-Meybodi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "A Delay-Adjustable, Self-Testable Flip-Flop for Soft-Error Tolerability and Delay-Fault Testability.", "DBLP authors": ["Dave Y.-W. Lin", "Charles H.-P. Wen"], "year": 2021, "doi": "https://doi.org/10.1145/3462171", "OA papers": [{"PaperId": "https://openalex.org/W3174737455", "PaperTitle": "A Delay-Adjustable, Self-Testable Flip-Flop for Soft-Error Tolerability and Delay-Fault Testability", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Dave Y.-W. Lin", "Charles H.-P. Wen"]}]}]