
ATK_S1216F8_GPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009004  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000694  08009208  08009208  00019208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800989c  0800989c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800989c  0800989c  0001989c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098a4  080098a4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098a4  080098a4  000198a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098a8  080098a8  000198a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080098ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001e0  08009a8c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08009a8c  0002042c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c418  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f47  00000000  00000000  0002c626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000918  00000000  00000000  0002e570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000830  00000000  00000000  0002ee88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000282d3  00000000  00000000  0002f6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cfb1  00000000  00000000  0005798b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2c1c  00000000  00000000  0006493c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00157558  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003780  00000000  00000000  001575a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	080091ec 	.word	0x080091ec

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	080091ec 	.word	0x080091ec

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <NMEA_Comma_Pos>:
CGI_Data_Record_Frame_Type CGI_Data_Record_Freme;

//从buf里面得到第cx个逗号所在的位置
//返回值:0~0XFE,代表逗号所在位置的偏移.
//       0XFF,代表不存在第cx个逗号
uint8_t NMEA_Comma_Pos(uint8_t *GPS_Data, uint8_t cx) {
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	460b      	mov	r3, r1
 80009e6:	70fb      	strb	r3, [r7, #3]
  uint8_t *p = GPS_Data;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	60fb      	str	r3, [r7, #12]
  while (cx) {
 80009ec:	e017      	b.n	8000a1e <NMEA_Comma_Pos+0x42>
    /* code */
    if (*GPS_Data == '*' || *GPS_Data < ' ' || *GPS_Data > 'z') {
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b2a      	cmp	r3, #42	; 0x2a
 80009f4:	d007      	beq.n	8000a06 <NMEA_Comma_Pos+0x2a>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b1f      	cmp	r3, #31
 80009fc:	d903      	bls.n	8000a06 <NMEA_Comma_Pos+0x2a>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b7a      	cmp	r3, #122	; 0x7a
 8000a04:	d901      	bls.n	8000a0a <NMEA_Comma_Pos+0x2e>
      //遇到'*'或者非法字符，则不存在第cx个逗号
      return 0xFF;
 8000a06:	23ff      	movs	r3, #255	; 0xff
 8000a08:	e010      	b.n	8000a2c <NMEA_Comma_Pos+0x50>
    }
    if (*GPS_Data == ',') {
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b2c      	cmp	r3, #44	; 0x2c
 8000a10:	d102      	bne.n	8000a18 <NMEA_Comma_Pos+0x3c>
      cx--;
 8000a12:	78fb      	ldrb	r3, [r7, #3]
 8000a14:	3b01      	subs	r3, #1
 8000a16:	70fb      	strb	r3, [r7, #3]
    }
    GPS_Data++;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	607b      	str	r3, [r7, #4]
  while (cx) {
 8000a1e:	78fb      	ldrb	r3, [r7, #3]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1e4      	bne.n	80009ee <NMEA_Comma_Pos+0x12>
  }
  return GPS_Data - p;
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	b2db      	uxtb	r3, r3
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <NMEA_Pow>:

// m^n函数
//返回值:m^n次方.
uint32_t NMEA_Pow(uint8_t m, uint8_t n) {
 8000a38:	b480      	push	{r7}
 8000a3a:	b085      	sub	sp, #20
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	460a      	mov	r2, r1
 8000a42:	71fb      	strb	r3, [r7, #7]
 8000a44:	4613      	mov	r3, r2
 8000a46:	71bb      	strb	r3, [r7, #6]
  uint32_t result = 1;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]
  while (n--)
 8000a4c:	e004      	b.n	8000a58 <NMEA_Pow+0x20>
    result *= m;
 8000a4e:	79fa      	ldrb	r2, [r7, #7]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	fb02 f303 	mul.w	r3, r2, r3
 8000a56:	60fb      	str	r3, [r7, #12]
  while (n--)
 8000a58:	79bb      	ldrb	r3, [r7, #6]
 8000a5a:	1e5a      	subs	r2, r3, #1
 8000a5c:	71ba      	strb	r2, [r7, #6]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d1f5      	bne.n	8000a4e <NMEA_Pow+0x16>
  return result;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <NMEA_Str2num>:

// str转换为数字,以','或者'*'结束
// buf:数字存储区
// dx:小数点位数,返回给调用函数
//返回值:转换后的数值
int NMEA_Str2num(uint8_t *buf, uint8_t *dx) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  uint8_t *p = buf;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	61fb      	str	r3, [r7, #28]
  uint32_t ires = 0, fres = 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61bb      	str	r3, [r7, #24]
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  uint8_t ilen = 0, flen = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	74fb      	strb	r3, [r7, #19]
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	74bb      	strb	r3, [r7, #18]
  uint8_t mask = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	747b      	strb	r3, [r7, #17]
  int res;
  while (1) //得到整数和小数的长度
  {
    if (*p == '-') { //负数
 8000a92:	69fb      	ldr	r3, [r7, #28]
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b2d      	cmp	r3, #45	; 0x2d
 8000a98:	d106      	bne.n	8000aa8 <NMEA_Str2num+0x38>
      mask |= 0x02;
 8000a9a:	7c7b      	ldrb	r3, [r7, #17]
 8000a9c:	f043 0302 	orr.w	r3, r3, #2
 8000aa0:	747b      	strb	r3, [r7, #17]
      p++;
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	61fb      	str	r3, [r7, #28]
    }

    if ((*p == ',') || (*p == '*')) { //结束
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b2c      	cmp	r3, #44	; 0x2c
 8000aae:	d02c      	beq.n	8000b0a <NMEA_Str2num+0x9a>
 8000ab0:	69fb      	ldr	r3, [r7, #28]
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b2a      	cmp	r3, #42	; 0x2a
 8000ab6:	d028      	beq.n	8000b0a <NMEA_Str2num+0x9a>
      break;
    }

    if (*p == '.') { //遇到小数点
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b2e      	cmp	r3, #46	; 0x2e
 8000abe:	d107      	bne.n	8000ad0 <NMEA_Str2num+0x60>
      mask |= 0x01;
 8000ac0:	7c7b      	ldrb	r3, [r7, #17]
 8000ac2:	f043 0301 	orr.w	r3, r3, #1
 8000ac6:	747b      	strb	r3, [r7, #17]
      p++;
 8000ac8:	69fb      	ldr	r3, [r7, #28]
 8000aca:	3301      	adds	r3, #1
 8000acc:	61fb      	str	r3, [r7, #28]
 8000ace:	e00c      	b.n	8000aea <NMEA_Str2num+0x7a>
    } else if ((*p > '9') || (*p < '0')) { //非法字符
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b39      	cmp	r3, #57	; 0x39
 8000ad6:	d803      	bhi.n	8000ae0 <NMEA_Str2num+0x70>
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b2f      	cmp	r3, #47	; 0x2f
 8000ade:	d804      	bhi.n	8000aea <NMEA_Str2num+0x7a>
      ilen = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	74fb      	strb	r3, [r7, #19]
      flen = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	74bb      	strb	r3, [r7, #18]
      break;
 8000ae8:	e00f      	b.n	8000b0a <NMEA_Str2num+0x9a>
    }

    if (mask & 0x01) {
 8000aea:	7c7b      	ldrb	r3, [r7, #17]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d003      	beq.n	8000afc <NMEA_Str2num+0x8c>
      flen++;
 8000af4:	7cbb      	ldrb	r3, [r7, #18]
 8000af6:	3301      	adds	r3, #1
 8000af8:	74bb      	strb	r3, [r7, #18]
 8000afa:	e002      	b.n	8000b02 <NMEA_Str2num+0x92>
    } else {
      ilen++;
 8000afc:	7cfb      	ldrb	r3, [r7, #19]
 8000afe:	3301      	adds	r3, #1
 8000b00:	74fb      	strb	r3, [r7, #19]
    }
    p++;
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	3301      	adds	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
    if (*p == '-') { //负数
 8000b08:	e7c3      	b.n	8000a92 <NMEA_Str2num+0x22>
  }

  if (mask & 0x02) {
 8000b0a:	7c7b      	ldrb	r3, [r7, #17]
 8000b0c:	f003 0302 	and.w	r3, r3, #2
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d002      	beq.n	8000b1a <NMEA_Str2num+0xaa>
    buf++; //去掉负号
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3301      	adds	r3, #1
 8000b18:	607b      	str	r3, [r7, #4]
  }
  for (uint8_t i = 0; i < ilen; i++) //得到整数部分数据
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	72fb      	strb	r3, [r7, #11]
 8000b1e:	e017      	b.n	8000b50 <NMEA_Str2num+0xe0>
  {
    ires += NMEA_Pow(10, ilen - 1 - i) * (buf[i] - '0');
 8000b20:	7cfa      	ldrb	r2, [r7, #19]
 8000b22:	7afb      	ldrb	r3, [r7, #11]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	200a      	movs	r0, #10
 8000b30:	f7ff ff82 	bl	8000a38 <NMEA_Pow>
 8000b34:	4601      	mov	r1, r0
 8000b36:	7afb      	ldrb	r3, [r7, #11]
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	3b30      	subs	r3, #48	; 0x30
 8000b40:	fb01 f303 	mul.w	r3, r1, r3
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	4413      	add	r3, r2
 8000b48:	61bb      	str	r3, [r7, #24]
  for (uint8_t i = 0; i < ilen; i++) //得到整数部分数据
 8000b4a:	7afb      	ldrb	r3, [r7, #11]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	72fb      	strb	r3, [r7, #11]
 8000b50:	7afa      	ldrb	r2, [r7, #11]
 8000b52:	7cfb      	ldrb	r3, [r7, #19]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d3e3      	bcc.n	8000b20 <NMEA_Str2num+0xb0>
  }

  if (flen > 5) {
 8000b58:	7cbb      	ldrb	r3, [r7, #18]
 8000b5a:	2b05      	cmp	r3, #5
 8000b5c:	d901      	bls.n	8000b62 <NMEA_Str2num+0xf2>
    flen = 5; //最多取五位小数
 8000b5e:	2305      	movs	r3, #5
 8000b60:	74bb      	strb	r3, [r7, #18]
  }
  *dx = flen; //得到小数点位数
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	7cba      	ldrb	r2, [r7, #18]
 8000b66:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < flen; i++) {
 8000b68:	2300      	movs	r3, #0
 8000b6a:	72bb      	strb	r3, [r7, #10]
 8000b6c:	e01b      	b.n	8000ba6 <NMEA_Str2num+0x136>
    //得到小数部分的数据
    fres += NMEA_Pow(10, flen - 1 - i) * (buf[ilen + 1 + i] - '0');
 8000b6e:	7cba      	ldrb	r2, [r7, #18]
 8000b70:	7abb      	ldrb	r3, [r7, #10]
 8000b72:	1ad3      	subs	r3, r2, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	3b01      	subs	r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	200a      	movs	r0, #10
 8000b7e:	f7ff ff5b 	bl	8000a38 <NMEA_Pow>
 8000b82:	4601      	mov	r1, r0
 8000b84:	7cfb      	ldrb	r3, [r7, #19]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	7abb      	ldrb	r3, [r7, #10]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	3b30      	subs	r3, #48	; 0x30
 8000b96:	fb01 f303 	mul.w	r3, r1, r3
 8000b9a:	697a      	ldr	r2, [r7, #20]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < flen; i++) {
 8000ba0:	7abb      	ldrb	r3, [r7, #10]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	72bb      	strb	r3, [r7, #10]
 8000ba6:	7aba      	ldrb	r2, [r7, #10]
 8000ba8:	7cbb      	ldrb	r3, [r7, #18]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d3df      	bcc.n	8000b6e <NMEA_Str2num+0xfe>
  }
  res = ires * NMEA_Pow(10, flen) + fres;
 8000bae:	7cbb      	ldrb	r3, [r7, #18]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	200a      	movs	r0, #10
 8000bb4:	f7ff ff40 	bl	8000a38 <NMEA_Pow>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	fb03 f202 	mul.w	r2, r3, r2
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	60fb      	str	r3, [r7, #12]
  if (mask & 0x02) {
 8000bc6:	7c7b      	ldrb	r3, [r7, #17]
 8000bc8:	f003 0302 	and.w	r3, r3, #2
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d002      	beq.n	8000bd6 <NMEA_Str2num+0x166>
    res = -res;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	425b      	negs	r3, r3
 8000bd4:	60fb      	str	r3, [r7, #12]
  }
  return res;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3720      	adds	r7, #32
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <NMEA_GPCHC_Analysis>:

/* 华测CGI210组合惯导数据解析 */
void NMEA_GPCHC_Analysis(uint8_t *GPS_Data) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  uint8_t *p1, dx;
  uint8_t posx;
  int32_t temp;
  float rs;

  p1 = (uint8_t *)strstr((const char *)GPS_Data, "$GPCHC");
 8000be8:	49cb      	ldr	r1, [pc, #812]	; (8000f18 <NMEA_GPCHC_Analysis+0x338>)
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f004 fdf0 	bl	80057d0 <strstr>
 8000bf0:	60f8      	str	r0, [r7, #12]

  posx = NMEA_Comma_Pos(p1, 3); //得到偏航角
 8000bf2:	2103      	movs	r1, #3
 8000bf4:	68f8      	ldr	r0, [r7, #12]
 8000bf6:	f7ff fef1 	bl	80009dc <NMEA_Comma_Pos>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000bfe:	7afb      	ldrb	r3, [r7, #11]
 8000c00:	2bff      	cmp	r3, #255	; 0xff
 8000c02:	d01d      	beq.n	8000c40 <NMEA_GPCHC_Analysis+0x60>
    CGI_Data_Record_Freme.Heading_Angle = NMEA_Str2num(p1 + posx, &dx);
 8000c04:	7afb      	ldrb	r3, [r7, #11]
 8000c06:	68fa      	ldr	r2, [r7, #12]
 8000c08:	4413      	add	r3, r2
 8000c0a:	f107 020a 	add.w	r2, r7, #10
 8000c0e:	4611      	mov	r1, r2
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff ff2d 	bl	8000a70 <NMEA_Str2num>
 8000c16:	ee07 0a90 	vmov	s15, r0
 8000c1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c1e:	4bbf      	ldr	r3, [pc, #764]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000c20:	edc3 7a00 	vstr	s15, [r3]
    printf("CGI_Data_Record_Freme.Heading_Angle is %.2f\r\n",
           (CGI_Data_Record_Freme.Heading_Angle) / 100);
 8000c24:	4bbd      	ldr	r3, [pc, #756]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000c26:	ed93 7a00 	vldr	s14, [r3]
 8000c2a:	eddf 6abd 	vldr	s13, [pc, #756]	; 8000f20 <NMEA_GPCHC_Analysis+0x340>
 8000c2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
    printf("CGI_Data_Record_Freme.Heading_Angle is %.2f\r\n",
 8000c32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c36:	ec53 2b17 	vmov	r2, r3, d7
 8000c3a:	48ba      	ldr	r0, [pc, #744]	; (8000f24 <NMEA_GPCHC_Analysis+0x344>)
 8000c3c:	f004 fd14 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 4); //得到俯仰角
 8000c40:	2104      	movs	r1, #4
 8000c42:	68f8      	ldr	r0, [r7, #12]
 8000c44:	f7ff feca 	bl	80009dc <NMEA_Comma_Pos>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000c4c:	7afb      	ldrb	r3, [r7, #11]
 8000c4e:	2bff      	cmp	r3, #255	; 0xff
 8000c50:	d01d      	beq.n	8000c8e <NMEA_GPCHC_Analysis+0xae>
    CGI_Data_Record_Freme.Pitch_Angle = NMEA_Str2num(p1 + posx, &dx);
 8000c52:	7afb      	ldrb	r3, [r7, #11]
 8000c54:	68fa      	ldr	r2, [r7, #12]
 8000c56:	4413      	add	r3, r2
 8000c58:	f107 020a 	add.w	r2, r7, #10
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ff06 	bl	8000a70 <NMEA_Str2num>
 8000c64:	ee07 0a90 	vmov	s15, r0
 8000c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c6c:	4bab      	ldr	r3, [pc, #684]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000c6e:	edc3 7a01 	vstr	s15, [r3, #4]
    printf("CGI_Data_Record_Freme.Pitch_Angle is %.2f\r\n",
           (CGI_Data_Record_Freme.Pitch_Angle) / 100);
 8000c72:	4baa      	ldr	r3, [pc, #680]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000c74:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c78:	eddf 6aa9 	vldr	s13, [pc, #676]	; 8000f20 <NMEA_GPCHC_Analysis+0x340>
 8000c7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
    printf("CGI_Data_Record_Freme.Pitch_Angle is %.2f\r\n",
 8000c80:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c84:	ec53 2b17 	vmov	r2, r3, d7
 8000c88:	48a7      	ldr	r0, [pc, #668]	; (8000f28 <NMEA_GPCHC_Analysis+0x348>)
 8000c8a:	f004 fced 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 5); //得到横滚角
 8000c8e:	2105      	movs	r1, #5
 8000c90:	68f8      	ldr	r0, [r7, #12]
 8000c92:	f7ff fea3 	bl	80009dc <NMEA_Comma_Pos>
 8000c96:	4603      	mov	r3, r0
 8000c98:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000c9a:	7afb      	ldrb	r3, [r7, #11]
 8000c9c:	2bff      	cmp	r3, #255	; 0xff
 8000c9e:	d01d      	beq.n	8000cdc <NMEA_GPCHC_Analysis+0xfc>
    CGI_Data_Record_Freme.Roll_Angle = NMEA_Str2num(p1 + posx, &dx);
 8000ca0:	7afb      	ldrb	r3, [r7, #11]
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	f107 020a 	add.w	r2, r7, #10
 8000caa:	4611      	mov	r1, r2
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fedf 	bl	8000a70 <NMEA_Str2num>
 8000cb2:	ee07 0a90 	vmov	s15, r0
 8000cb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cba:	4b98      	ldr	r3, [pc, #608]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000cbc:	edc3 7a02 	vstr	s15, [r3, #8]
    printf("CGI_Data_Record_Freme.Roll_Angle is %.2f\r\n",
           (CGI_Data_Record_Freme.Roll_Angle) / 100);
 8000cc0:	4b96      	ldr	r3, [pc, #600]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000cc2:	ed93 7a02 	vldr	s14, [r3, #8]
 8000cc6:	eddf 6a96 	vldr	s13, [pc, #600]	; 8000f20 <NMEA_GPCHC_Analysis+0x340>
 8000cca:	eec7 7a26 	vdiv.f32	s15, s14, s13
    printf("CGI_Data_Record_Freme.Roll_Angle is %.2f\r\n",
 8000cce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cd2:	ec53 2b17 	vmov	r2, r3, d7
 8000cd6:	4895      	ldr	r0, [pc, #596]	; (8000f2c <NMEA_GPCHC_Analysis+0x34c>)
 8000cd8:	f004 fcc6 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 6); //得到陀螺X轴
 8000cdc:	2106      	movs	r1, #6
 8000cde:	68f8      	ldr	r0, [r7, #12]
 8000ce0:	f7ff fe7c 	bl	80009dc <NMEA_Comma_Pos>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000ce8:	7afb      	ldrb	r3, [r7, #11]
 8000cea:	2bff      	cmp	r3, #255	; 0xff
 8000cec:	d01b      	beq.n	8000d26 <NMEA_GPCHC_Analysis+0x146>
    CGI_Data_Record_Freme.Gyro_Data.Gyro_X = NMEA_Str2num(p1 + posx, &dx);
 8000cee:	7afb      	ldrb	r3, [r7, #11]
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	f107 020a 	add.w	r2, r7, #10
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff feb8 	bl	8000a70 <NMEA_Str2num>
 8000d00:	ee07 0a90 	vmov	s15, r0
 8000d04:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d08:	4b84      	ldr	r3, [pc, #528]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000d0a:	ed83 7b04 	vstr	d7, [r3, #16]
    printf("CGI_Data_Record_Freme.Gyro_Data.Gyro_X is %.2f\r\n",
           (CGI_Data_Record_Freme.Gyro_Data.Gyro_X) / 100);
 8000d0e:	4b83      	ldr	r3, [pc, #524]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000d10:	ed93 7b04 	vldr	d7, [r3, #16]
    printf("CGI_Data_Record_Freme.Gyro_Data.Gyro_X is %.2f\r\n",
 8000d14:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8000f10 <NMEA_GPCHC_Analysis+0x330>
 8000d18:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8000d1c:	ec53 2b15 	vmov	r2, r3, d5
 8000d20:	4883      	ldr	r0, [pc, #524]	; (8000f30 <NMEA_GPCHC_Analysis+0x350>)
 8000d22:	f004 fca1 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 7); //得到陀螺Y轴
 8000d26:	2107      	movs	r1, #7
 8000d28:	68f8      	ldr	r0, [r7, #12]
 8000d2a:	f7ff fe57 	bl	80009dc <NMEA_Comma_Pos>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000d32:	7afb      	ldrb	r3, [r7, #11]
 8000d34:	2bff      	cmp	r3, #255	; 0xff
 8000d36:	d01b      	beq.n	8000d70 <NMEA_GPCHC_Analysis+0x190>
    CGI_Data_Record_Freme.Gyro_Data.Gyro_Y = NMEA_Str2num(p1 + posx, &dx);
 8000d38:	7afb      	ldrb	r3, [r7, #11]
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	f107 020a 	add.w	r2, r7, #10
 8000d42:	4611      	mov	r1, r2
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fe93 	bl	8000a70 <NMEA_Str2num>
 8000d4a:	ee07 0a90 	vmov	s15, r0
 8000d4e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d52:	4b72      	ldr	r3, [pc, #456]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000d54:	ed83 7b06 	vstr	d7, [r3, #24]
    printf("CGI_Data_Record_Freme.Gyro_Data.Gyro_Y  is %.2f\r\n",
           (CGI_Data_Record_Freme.Gyro_Data.Gyro_Y) / 100);
 8000d58:	4b70      	ldr	r3, [pc, #448]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000d5a:	ed93 7b06 	vldr	d7, [r3, #24]
    printf("CGI_Data_Record_Freme.Gyro_Data.Gyro_Y  is %.2f\r\n",
 8000d5e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8000f10 <NMEA_GPCHC_Analysis+0x330>
 8000d62:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8000d66:	ec53 2b15 	vmov	r2, r3, d5
 8000d6a:	4872      	ldr	r0, [pc, #456]	; (8000f34 <NMEA_GPCHC_Analysis+0x354>)
 8000d6c:	f004 fc7c 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 8); //得到陀螺Z轴
 8000d70:	2108      	movs	r1, #8
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f7ff fe32 	bl	80009dc <NMEA_Comma_Pos>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000d7c:	7afb      	ldrb	r3, [r7, #11]
 8000d7e:	2bff      	cmp	r3, #255	; 0xff
 8000d80:	d01b      	beq.n	8000dba <NMEA_GPCHC_Analysis+0x1da>
    CGI_Data_Record_Freme.Gyro_Data.Gyro_Z = NMEA_Str2num(p1 + posx, &dx);
 8000d82:	7afb      	ldrb	r3, [r7, #11]
 8000d84:	68fa      	ldr	r2, [r7, #12]
 8000d86:	4413      	add	r3, r2
 8000d88:	f107 020a 	add.w	r2, r7, #10
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fe6e 	bl	8000a70 <NMEA_Str2num>
 8000d94:	ee07 0a90 	vmov	s15, r0
 8000d98:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d9c:	4b5f      	ldr	r3, [pc, #380]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000d9e:	ed83 7b08 	vstr	d7, [r3, #32]
    printf("CGI_Data_Record_Freme.Gyro_Data.Gyro_Z is %.2f\r\n",
           (CGI_Data_Record_Freme.Gyro_Data.Gyro_Z) / 100);
 8000da2:	4b5e      	ldr	r3, [pc, #376]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000da4:	ed93 7b08 	vldr	d7, [r3, #32]
    printf("CGI_Data_Record_Freme.Gyro_Data.Gyro_Z is %.2f\r\n",
 8000da8:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8000f10 <NMEA_GPCHC_Analysis+0x330>
 8000dac:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8000db0:	ec53 2b15 	vmov	r2, r3, d5
 8000db4:	4860      	ldr	r0, [pc, #384]	; (8000f38 <NMEA_GPCHC_Analysis+0x358>)
 8000db6:	f004 fc57 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 9); //得到加表X轴
 8000dba:	2109      	movs	r1, #9
 8000dbc:	68f8      	ldr	r0, [r7, #12]
 8000dbe:	f7ff fe0d 	bl	80009dc <NMEA_Comma_Pos>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000dc6:	7afb      	ldrb	r3, [r7, #11]
 8000dc8:	2bff      	cmp	r3, #255	; 0xff
 8000dca:	d01d      	beq.n	8000e08 <NMEA_GPCHC_Analysis+0x228>
    CGI_Data_Record_Freme.Acc_Data.acc_X = NMEA_Str2num(p1 + posx, &dx);
 8000dcc:	7afb      	ldrb	r3, [r7, #11]
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	f107 020a 	add.w	r2, r7, #10
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fe49 	bl	8000a70 <NMEA_Str2num>
 8000dde:	ee07 0a90 	vmov	s15, r0
 8000de2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000de6:	4b4d      	ldr	r3, [pc, #308]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000de8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    printf("CGI_Data_Record_Freme.Acc_Data.acc_X  is %.2f\r\n",
           (CGI_Data_Record_Freme.Acc_Data.acc_X) / 10000);
 8000dec:	4b4b      	ldr	r3, [pc, #300]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000dee:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8000df2:	eddf 6a52 	vldr	s13, [pc, #328]	; 8000f3c <NMEA_GPCHC_Analysis+0x35c>
 8000df6:	eec7 7a26 	vdiv.f32	s15, s14, s13
    printf("CGI_Data_Record_Freme.Acc_Data.acc_X  is %.2f\r\n",
 8000dfa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dfe:	ec53 2b17 	vmov	r2, r3, d7
 8000e02:	484f      	ldr	r0, [pc, #316]	; (8000f40 <NMEA_GPCHC_Analysis+0x360>)
 8000e04:	f004 fc30 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 10); //得到加表Y轴
 8000e08:	210a      	movs	r1, #10
 8000e0a:	68f8      	ldr	r0, [r7, #12]
 8000e0c:	f7ff fde6 	bl	80009dc <NMEA_Comma_Pos>
 8000e10:	4603      	mov	r3, r0
 8000e12:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000e14:	7afb      	ldrb	r3, [r7, #11]
 8000e16:	2bff      	cmp	r3, #255	; 0xff
 8000e18:	d01d      	beq.n	8000e56 <NMEA_GPCHC_Analysis+0x276>
    CGI_Data_Record_Freme.Acc_Data.acc_Y = NMEA_Str2num(p1 + posx, &dx);
 8000e1a:	7afb      	ldrb	r3, [r7, #11]
 8000e1c:	68fa      	ldr	r2, [r7, #12]
 8000e1e:	4413      	add	r3, r2
 8000e20:	f107 020a 	add.w	r2, r7, #10
 8000e24:	4611      	mov	r1, r2
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fe22 	bl	8000a70 <NMEA_Str2num>
 8000e2c:	ee07 0a90 	vmov	s15, r0
 8000e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e34:	4b39      	ldr	r3, [pc, #228]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000e36:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    printf("CGI_Data_Record_Freme.Acc_Data.acc_Y  is %.2f\r\n",
           (CGI_Data_Record_Freme.Acc_Data.acc_Y) / 10000);
 8000e3a:	4b38      	ldr	r3, [pc, #224]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000e3c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8000e40:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8000f3c <NMEA_GPCHC_Analysis+0x35c>
 8000e44:	eec7 7a26 	vdiv.f32	s15, s14, s13
    printf("CGI_Data_Record_Freme.Acc_Data.acc_Y  is %.2f\r\n",
 8000e48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e4c:	ec53 2b17 	vmov	r2, r3, d7
 8000e50:	483c      	ldr	r0, [pc, #240]	; (8000f44 <NMEA_GPCHC_Analysis+0x364>)
 8000e52:	f004 fc09 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 11); //得到加表Z轴
 8000e56:	210b      	movs	r1, #11
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f7ff fdbf 	bl	80009dc <NMEA_Comma_Pos>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000e62:	7afb      	ldrb	r3, [r7, #11]
 8000e64:	2bff      	cmp	r3, #255	; 0xff
 8000e66:	d01d      	beq.n	8000ea4 <NMEA_GPCHC_Analysis+0x2c4>
    CGI_Data_Record_Freme.Acc_Data.acc_Z = NMEA_Str2num(p1 + posx, &dx);
 8000e68:	7afb      	ldrb	r3, [r7, #11]
 8000e6a:	68fa      	ldr	r2, [r7, #12]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	f107 020a 	add.w	r2, r7, #10
 8000e72:	4611      	mov	r1, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff fdfb 	bl	8000a70 <NMEA_Str2num>
 8000e7a:	ee07 0a90 	vmov	s15, r0
 8000e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e82:	4b26      	ldr	r3, [pc, #152]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000e84:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    printf("CGI_Data_Record_Freme.Acc_Data.acc_Z  is %.2f\r\n",
           (CGI_Data_Record_Freme.Acc_Data.acc_Z) / 10000);
 8000e88:	4b24      	ldr	r3, [pc, #144]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000e8a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8000e8e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8000f3c <NMEA_GPCHC_Analysis+0x35c>
 8000e92:	eec7 7a26 	vdiv.f32	s15, s14, s13
    printf("CGI_Data_Record_Freme.Acc_Data.acc_Z  is %.2f\r\n",
 8000e96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e9a:	ec53 2b17 	vmov	r2, r3, d7
 8000e9e:	482a      	ldr	r0, [pc, #168]	; (8000f48 <NMEA_GPCHC_Analysis+0x368>)
 8000ea0:	f004 fbe2 	bl	8005668 <iprintf>
  }

  posx = NMEA_Comma_Pos(p1, 12); //得到纬度
 8000ea4:	210c      	movs	r1, #12
 8000ea6:	68f8      	ldr	r0, [r7, #12]
 8000ea8:	f7ff fd98 	bl	80009dc <NMEA_Comma_Pos>
 8000eac:	4603      	mov	r3, r0
 8000eae:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000eb0:	7afb      	ldrb	r3, [r7, #11]
 8000eb2:	2bff      	cmp	r3, #255	; 0xff
 8000eb4:	d058      	beq.n	8000f68 <NMEA_GPCHC_Analysis+0x388>
    CGI_Data_Record_Freme.Lat_Data.Degrees = NMEA_Str2num(p1 + posx, &dx);
 8000eb6:	7afb      	ldrb	r3, [r7, #11]
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	4413      	add	r3, r2
 8000ebc:	f107 020a 	add.w	r2, r7, #10
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fdd4 	bl	8000a70 <NMEA_Str2num>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    CGI_Data_Record_Freme.Lat_Data.Minutes = NMEA_Str2num(p1 + posx, &dx);
 8000ed2:	7afb      	ldrb	r3, [r7, #11]
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	f107 020a 	add.w	r2, r7, #10
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fdc6 	bl	8000a70 <NMEA_Str2num>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000eea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    CGI_Data_Record_Freme.Lat_Data.Seconds = NMEA_Str2num(p1 + posx, &dx);
 8000eee:	7afb      	ldrb	r3, [r7, #11]
 8000ef0:	68fa      	ldr	r2, [r7, #12]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	f107 020a 	add.w	r2, r7, #10
 8000ef8:	4611      	mov	r1, r2
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fdb8 	bl	8000a70 <NMEA_Str2num>
 8000f00:	ee07 0a90 	vmov	s15, r0
 8000f04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f08:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <NMEA_GPCHC_Analysis+0x33c>)
 8000f0a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8000f0e:	e01d      	b.n	8000f4c <NMEA_GPCHC_Analysis+0x36c>
 8000f10:	00000000 	.word	0x00000000
 8000f14:	40590000 	.word	0x40590000
 8000f18:	08009208 	.word	0x08009208
 8000f1c:	20000200 	.word	0x20000200
 8000f20:	42c80000 	.word	0x42c80000
 8000f24:	08009210 	.word	0x08009210
 8000f28:	08009240 	.word	0x08009240
 8000f2c:	0800926c 	.word	0x0800926c
 8000f30:	08009298 	.word	0x08009298
 8000f34:	080092cc 	.word	0x080092cc
 8000f38:	08009300 	.word	0x08009300
 8000f3c:	461c4000 	.word	0x461c4000
 8000f40:	08009334 	.word	0x08009334
 8000f44:	08009364 	.word	0x08009364
 8000f48:	08009394 	.word	0x08009394
    CGI_Data_Record_Freme.Lat_Data.Hemisphere = NMEA_Str2num(p1 + posx, &dx);
 8000f4c:	7afb      	ldrb	r3, [r7, #11]
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	4413      	add	r3, r2
 8000f52:	f107 020a 	add.w	r2, r7, #10
 8000f56:	4611      	mov	r1, r2
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fd89 	bl	8000a70 <NMEA_Str2num>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b7a      	ldr	r3, [pc, #488]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8000f64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }

  posx = NMEA_Comma_Pos(p1, 13); //得到经度
 8000f68:	210d      	movs	r1, #13
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f7ff fd36 	bl	80009dc <NMEA_Comma_Pos>
 8000f70:	4603      	mov	r3, r0
 8000f72:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000f74:	7afb      	ldrb	r3, [r7, #11]
 8000f76:	2bff      	cmp	r3, #255	; 0xff
 8000f78:	d039      	beq.n	8000fee <NMEA_GPCHC_Analysis+0x40e>
    CGI_Data_Record_Freme.Long_Data.Degrees = NMEA_Str2num(p1 + posx, &dx);
 8000f7a:	7afb      	ldrb	r3, [r7, #11]
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	4413      	add	r3, r2
 8000f80:	f107 020a 	add.w	r2, r7, #10
 8000f84:	4611      	mov	r1, r2
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fd72 	bl	8000a70 <NMEA_Str2num>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	4b6e      	ldr	r3, [pc, #440]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8000f92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    CGI_Data_Record_Freme.Long_Data.Minutes = NMEA_Str2num(p1 + posx, &dx);
 8000f96:	7afb      	ldrb	r3, [r7, #11]
 8000f98:	68fa      	ldr	r2, [r7, #12]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	f107 020a 	add.w	r2, r7, #10
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fd64 	bl	8000a70 <NMEA_Str2num>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	4b67      	ldr	r3, [pc, #412]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8000fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    CGI_Data_Record_Freme.Long_Data.Seconds = NMEA_Str2num(p1 + posx, &dx);
 8000fb2:	7afb      	ldrb	r3, [r7, #11]
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	f107 020a 	add.w	r2, r7, #10
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fd56 	bl	8000a70 <NMEA_Str2num>
 8000fc4:	ee07 0a90 	vmov	s15, r0
 8000fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fcc:	4b5f      	ldr	r3, [pc, #380]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8000fce:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
    CGI_Data_Record_Freme.Long_Data.Hemisphere = NMEA_Str2num(p1 + posx, &dx);
 8000fd2:	7afb      	ldrb	r3, [r7, #11]
 8000fd4:	68fa      	ldr	r2, [r7, #12]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	f107 020a 	add.w	r2, r7, #10
 8000fdc:	4611      	mov	r1, r2
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fd46 	bl	8000a70 <NMEA_Str2num>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b58      	ldr	r3, [pc, #352]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8000fea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  posx = NMEA_Comma_Pos(p1, 14); //得到高度
 8000fee:	210e      	movs	r1, #14
 8000ff0:	68f8      	ldr	r0, [r7, #12]
 8000ff2:	f7ff fcf3 	bl	80009dc <NMEA_Comma_Pos>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8000ffa:	7afb      	ldrb	r3, [r7, #11]
 8000ffc:	2bff      	cmp	r3, #255	; 0xff
 8000ffe:	d00f      	beq.n	8001020 <NMEA_GPCHC_Analysis+0x440>
    CGI_Data_Record_Freme.Altitude_Data = NMEA_Str2num(p1 + posx, &dx);
 8001000:	7afb      	ldrb	r3, [r7, #11]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	4413      	add	r3, r2
 8001006:	f107 020a 	add.w	r2, r7, #10
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fd2f 	bl	8000a70 <NMEA_Str2num>
 8001012:	ee07 0a90 	vmov	s15, r0
 8001016:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800101a:	4b4c      	ldr	r3, [pc, #304]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 800101c:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
  }

  posx = NMEA_Comma_Pos(p1, 15); //得到东向速度
 8001020:	210f      	movs	r1, #15
 8001022:	68f8      	ldr	r0, [r7, #12]
 8001024:	f7ff fcda 	bl	80009dc <NMEA_Comma_Pos>
 8001028:	4603      	mov	r3, r0
 800102a:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 800102c:	7afb      	ldrb	r3, [r7, #11]
 800102e:	2bff      	cmp	r3, #255	; 0xff
 8001030:	d00f      	beq.n	8001052 <NMEA_GPCHC_Analysis+0x472>
    CGI_Data_Record_Freme.Speed_Data.East_Speed = NMEA_Str2num(p1 + posx, &dx);
 8001032:	7afb      	ldrb	r3, [r7, #11]
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	4413      	add	r3, r2
 8001038:	f107 020a 	add.w	r2, r7, #10
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fd16 	bl	8000a70 <NMEA_Str2num>
 8001044:	ee07 0a90 	vmov	s15, r0
 8001048:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800104c:	4b3f      	ldr	r3, [pc, #252]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 800104e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
  }

  posx = NMEA_Comma_Pos(p1, 16); //得到北向速度
 8001052:	2110      	movs	r1, #16
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f7ff fcc1 	bl	80009dc <NMEA_Comma_Pos>
 800105a:	4603      	mov	r3, r0
 800105c:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 800105e:	7afb      	ldrb	r3, [r7, #11]
 8001060:	2bff      	cmp	r3, #255	; 0xff
 8001062:	d00f      	beq.n	8001084 <NMEA_GPCHC_Analysis+0x4a4>
    CGI_Data_Record_Freme.Speed_Data.North_Speed = NMEA_Str2num(p1 + posx, &dx);
 8001064:	7afb      	ldrb	r3, [r7, #11]
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	4413      	add	r3, r2
 800106a:	f107 020a 	add.w	r2, r7, #10
 800106e:	4611      	mov	r1, r2
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fcfd 	bl	8000a70 <NMEA_Str2num>
 8001076:	ee07 0a90 	vmov	s15, r0
 800107a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107e:	4b33      	ldr	r3, [pc, #204]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8001080:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
  }

  posx = NMEA_Comma_Pos(p1, 17); //得到天向速度
 8001084:	2111      	movs	r1, #17
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f7ff fca8 	bl	80009dc <NMEA_Comma_Pos>
 800108c:	4603      	mov	r3, r0
 800108e:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8001090:	7afb      	ldrb	r3, [r7, #11]
 8001092:	2bff      	cmp	r3, #255	; 0xff
 8001094:	d00f      	beq.n	80010b6 <NMEA_GPCHC_Analysis+0x4d6>
    CGI_Data_Record_Freme.Speed_Data.Celestial_Speed =
        NMEA_Str2num(p1 + posx, &dx);
 8001096:	7afb      	ldrb	r3, [r7, #11]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	f107 020a 	add.w	r2, r7, #10
 80010a0:	4611      	mov	r1, r2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fce4 	bl	8000a70 <NMEA_Str2num>
 80010a8:	ee07 0a90 	vmov	s15, r0
    CGI_Data_Record_Freme.Speed_Data.Celestial_Speed =
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	4b26      	ldr	r3, [pc, #152]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 80010b2:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
  }

  posx = NMEA_Comma_Pos(p1, 18); //得到车辆速度
 80010b6:	2112      	movs	r1, #18
 80010b8:	68f8      	ldr	r0, [r7, #12]
 80010ba:	f7ff fc8f 	bl	80009dc <NMEA_Comma_Pos>
 80010be:	4603      	mov	r3, r0
 80010c0:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 80010c2:	7afb      	ldrb	r3, [r7, #11]
 80010c4:	2bff      	cmp	r3, #255	; 0xff
 80010c6:	d00f      	beq.n	80010e8 <NMEA_GPCHC_Analysis+0x508>
    CGI_Data_Record_Freme.Speed_Data.Vehicle_Speed =
        NMEA_Str2num(p1 + posx, &dx);
 80010c8:	7afb      	ldrb	r3, [r7, #11]
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4413      	add	r3, r2
 80010ce:	f107 020a 	add.w	r2, r7, #10
 80010d2:	4611      	mov	r1, r2
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fccb 	bl	8000a70 <NMEA_Str2num>
 80010da:	ee07 0a90 	vmov	s15, r0
    CGI_Data_Record_Freme.Speed_Data.Vehicle_Speed =
 80010de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e2:	4b1a      	ldr	r3, [pc, #104]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 80010e4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
  }

  posx = NMEA_Comma_Pos(p1, 19); //得到主天线1的卫星数
 80010e8:	2113      	movs	r1, #19
 80010ea:	68f8      	ldr	r0, [r7, #12]
 80010ec:	f7ff fc76 	bl	80009dc <NMEA_Comma_Pos>
 80010f0:	4603      	mov	r3, r0
 80010f2:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 80010f4:	7afb      	ldrb	r3, [r7, #11]
 80010f6:	2bff      	cmp	r3, #255	; 0xff
 80010f8:	d00d      	beq.n	8001116 <NMEA_GPCHC_Analysis+0x536>
    CGI_Data_Record_Freme.NSV1_Number = NMEA_Str2num(p1 + posx, &dx);
 80010fa:	7afb      	ldrb	r3, [r7, #11]
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	4413      	add	r3, r2
 8001100:	f107 020a 	add.w	r2, r7, #10
 8001104:	4611      	mov	r1, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fcb2 	bl	8000a70 <NMEA_Str2num>
 800110c:	4603      	mov	r3, r0
 800110e:	b2da      	uxtb	r2, r3
 8001110:	4b0e      	ldr	r3, [pc, #56]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8001112:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
  }

  posx = NMEA_Comma_Pos(p1, 20); //得到副天线2的卫星数
 8001116:	2114      	movs	r1, #20
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	f7ff fc5f 	bl	80009dc <NMEA_Comma_Pos>
 800111e:	4603      	mov	r3, r0
 8001120:	72fb      	strb	r3, [r7, #11]
  if (posx != 0xFF) {
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	2bff      	cmp	r3, #255	; 0xff
 8001126:	d00d      	beq.n	8001144 <NMEA_GPCHC_Analysis+0x564>
    CGI_Data_Record_Freme.NSV2_Number = NMEA_Str2num(p1 + posx, &dx);
 8001128:	7afb      	ldrb	r3, [r7, #11]
 800112a:	68fa      	ldr	r2, [r7, #12]
 800112c:	4413      	add	r3, r2
 800112e:	f107 020a 	add.w	r2, r7, #10
 8001132:	4611      	mov	r1, r2
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fc9b 	bl	8000a70 <NMEA_Str2num>
 800113a:	4603      	mov	r3, r0
 800113c:	b2da      	uxtb	r2, r3
 800113e:	4b03      	ldr	r3, [pc, #12]	; (800114c <NMEA_GPCHC_Analysis+0x56c>)
 8001140:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  }
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000200 	.word	0x20000200

08001150 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001156:	4b15      	ldr	r3, [pc, #84]	; (80011ac <MX_GPIO_Init+0x5c>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	4a14      	ldr	r2, [pc, #80]	; (80011ac <MX_GPIO_Init+0x5c>)
 800115c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001160:	6313      	str	r3, [r2, #48]	; 0x30
 8001162:	4b12      	ldr	r3, [pc, #72]	; (80011ac <MX_GPIO_Init+0x5c>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116e:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <MX_GPIO_Init+0x5c>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a0e      	ldr	r2, [pc, #56]	; (80011ac <MX_GPIO_Init+0x5c>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <MX_GPIO_Init+0x5c>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001186:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_GPIO_Init+0x5c>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a08      	ldr	r2, [pc, #32]	; (80011ac <MX_GPIO_Init+0x5c>)
 800118c:	f043 0302 	orr.w	r3, r3, #2
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_GPIO_Init+0x5c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]

}
 800119e:	bf00      	nop
 80011a0:	3714      	adds	r7, #20
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800

080011b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80011b4:	f000 f88a 	bl	80012cc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 80011b8:	f000 fb93 	bl	80018e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011bc:	f000 f816 	bl	80011ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c0:	f7ff ffc6 	bl	8001150 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80011c4:	f000 fa00 	bl	80015c8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80011c8:	f000 fa2e 	bl	8001628 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)UART1_temp, REC_LENGTH);
 80011cc:	2201      	movs	r2, #1
 80011ce:	4904      	ldr	r1, [pc, #16]	; (80011e0 <main+0x30>)
 80011d0:	4804      	ldr	r0, [pc, #16]	; (80011e4 <main+0x34>)
 80011d2:	f002 f98c 	bl	80034ee <HAL_UART_Receive_IT>
  printf("USART2 IS OK!!!\r\n");
 80011d6:	4804      	ldr	r0, [pc, #16]	; (80011e8 <main+0x38>)
 80011d8:	f004 facc 	bl	8005774 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 80011dc:	e7fe      	b.n	80011dc <main+0x2c>
 80011de:	bf00      	nop
 80011e0:	20000304 	.word	0x20000304
 80011e4:	20000308 	.word	0x20000308
 80011e8:	080093c4 	.word	0x080093c4

080011ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b094      	sub	sp, #80	; 0x50
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	2234      	movs	r2, #52	; 0x34
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f003 fbe2 	bl	80049c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	f107 0308 	add.w	r3, r7, #8
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001210:	4b2c      	ldr	r3, [pc, #176]	; (80012c4 <SystemClock_Config+0xd8>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	4a2b      	ldr	r2, [pc, #172]	; (80012c4 <SystemClock_Config+0xd8>)
 8001216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121a:	6413      	str	r3, [r2, #64]	; 0x40
 800121c:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <SystemClock_Config+0xd8>)
 800121e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001228:	4b27      	ldr	r3, [pc, #156]	; (80012c8 <SystemClock_Config+0xdc>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a26      	ldr	r2, [pc, #152]	; (80012c8 <SystemClock_Config+0xdc>)
 800122e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001232:	6013      	str	r3, [r2, #0]
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <SystemClock_Config+0xdc>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001240:	2301      	movs	r3, #1
 8001242:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001244:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001248:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800124a:	2302      	movs	r3, #2
 800124c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800124e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001252:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001254:	2319      	movs	r3, #25
 8001256:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001258:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800125c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800125e:	2302      	movs	r3, #2
 8001260:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001262:	2302      	movs	r3, #2
 8001264:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001266:	2302      	movs	r3, #2
 8001268:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800126a:	f107 031c 	add.w	r3, r7, #28
 800126e:	4618      	mov	r0, r3
 8001270:	f000 ffb0 	bl	80021d4 <HAL_RCC_OscConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0x92>
    Error_Handler();
 800127a:	f000 f853 	bl	8001324 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 800127e:	f000 ff59 	bl	8002134 <HAL_PWREx_EnableOverDrive>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0xa0>
    Error_Handler();
 8001288:	f000 f84c 	bl	8001324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 800128c:	230f      	movs	r3, #15
 800128e:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001290:	2302      	movs	r3, #2
 8001292:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001298:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800129c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800129e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012a2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 80012a4:	f107 0308 	add.w	r3, r7, #8
 80012a8:	2107      	movs	r1, #7
 80012aa:	4618      	mov	r0, r3
 80012ac:	f001 fa40 	bl	8002730 <HAL_RCC_ClockConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0xce>
    Error_Handler();
 80012b6:	f000 f835 	bl	8001324 <Error_Handler>
  }
}
 80012ba:	bf00      	nop
 80012bc:	3750      	adds	r7, #80	; 0x50
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40007000 	.word	0x40007000

080012cc <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80012d2:	463b      	mov	r3, r7
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80012de:	f000 fc6f 	bl	8001bc0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
   */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80012e2:	2301      	movs	r3, #1
 80012e4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80012ee:	231f      	movs	r3, #31
 80012f0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80012f2:	2387      	movs	r3, #135	; 0x87
 80012f4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80012fa:	2300      	movs	r3, #0
 80012fc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80012fe:	2301      	movs	r3, #1
 8001300:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001302:	2301      	movs	r3, #1
 8001304:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800130e:	463b      	mov	r3, r7
 8001310:	4618      	mov	r0, r3
 8001312:	f000 fc8d 	bl	8001c30 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001316:	2004      	movs	r0, #4
 8001318:	f000 fc6a 	bl	8001bf0 <HAL_MPU_Enable>
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001328:	b672      	cpsid	i
}
 800132a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800132c:	e7fe      	b.n	800132c <Error_Handler+0x8>
	...

08001330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <HAL_MspInit+0x44>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_MspInit+0x44>)
 800133c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001340:	6413      	str	r3, [r2, #64]	; 0x40
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <HAL_MspInit+0x44>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <HAL_MspInit+0x44>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001352:	4a08      	ldr	r2, [pc, #32]	; (8001374 <HAL_MspInit+0x44>)
 8001354:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001358:	6453      	str	r3, [r2, #68]	; 0x44
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_MspInit+0x44>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800

08001378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800137c:	e7fe      	b.n	800137c <NMI_Handler+0x4>

0800137e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001382:	e7fe      	b.n	8001382 <HardFault_Handler+0x4>

08001384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <MemManage_Handler+0x4>

0800138a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <BusFault_Handler+0x4>

08001390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001394:	e7fe      	b.n	8001394 <UsageFault_Handler+0x4>

08001396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013b2:	b480      	push	{r7}
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013c4:	f000 faca 	bl	800195c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}

080013cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013d0:	4802      	ldr	r0, [pc, #8]	; (80013dc <USART1_IRQHandler+0x10>)
 80013d2:	f002 f8d1 	bl	8003578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000308 	.word	0x20000308

080013e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013e4:	4802      	ldr	r0, [pc, #8]	; (80013f0 <USART2_IRQHandler+0x10>)
 80013e6:	f002 f8c7 	bl	8003578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000390 	.word	0x20000390

080013f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
	return 1;
 80013f8:	2301      	movs	r3, #1
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_kill>:

int _kill(int pid, int sig)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800140e:	f003 faaf 	bl	8004970 <__errno>
 8001412:	4603      	mov	r3, r0
 8001414:	2216      	movs	r2, #22
 8001416:	601a      	str	r2, [r3, #0]
	return -1;
 8001418:	f04f 33ff 	mov.w	r3, #4294967295
}
 800141c:	4618      	mov	r0, r3
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <_exit>:

void _exit (int status)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800142c:	f04f 31ff 	mov.w	r1, #4294967295
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff ffe7 	bl	8001404 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001436:	e7fe      	b.n	8001436 <_exit+0x12>

08001438 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	e00a      	b.n	8001460 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800144a:	f3af 8000 	nop.w
 800144e:	4601      	mov	r1, r0
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	1c5a      	adds	r2, r3, #1
 8001454:	60ba      	str	r2, [r7, #8]
 8001456:	b2ca      	uxtb	r2, r1
 8001458:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3301      	adds	r3, #1
 800145e:	617b      	str	r3, [r7, #20]
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	429a      	cmp	r2, r3
 8001466:	dbf0      	blt.n	800144a <_read+0x12>
	}

return len;
 8001468:	687b      	ldr	r3, [r7, #4]
}
 800146a:	4618      	mov	r0, r3
 800146c:	3718      	adds	r7, #24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b086      	sub	sp, #24
 8001476:	af00      	add	r7, sp, #0
 8001478:	60f8      	str	r0, [r7, #12]
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	e009      	b.n	8001498 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	1c5a      	adds	r2, r3, #1
 8001488:	60ba      	str	r2, [r7, #8]
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f000 f889 	bl	80015a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3301      	adds	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	dbf1      	blt.n	8001484 <_write+0x12>
	}
	return len;
 80014a0:	687b      	ldr	r3, [r7, #4]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <_close>:

int _close(int file)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
	return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014d2:	605a      	str	r2, [r3, #4]
	return 0;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <_isatty>:

int _isatty(int file)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
	return 1;
 80014ea:	2301      	movs	r3, #1
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
	return 0;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
	...

08001514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800151c:	4a14      	ldr	r2, [pc, #80]	; (8001570 <_sbrk+0x5c>)
 800151e:	4b15      	ldr	r3, [pc, #84]	; (8001574 <_sbrk+0x60>)
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001528:	4b13      	ldr	r3, [pc, #76]	; (8001578 <_sbrk+0x64>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d102      	bne.n	8001536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001530:	4b11      	ldr	r3, [pc, #68]	; (8001578 <_sbrk+0x64>)
 8001532:	4a12      	ldr	r2, [pc, #72]	; (800157c <_sbrk+0x68>)
 8001534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <_sbrk+0x64>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4413      	add	r3, r2
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	429a      	cmp	r2, r3
 8001542:	d207      	bcs.n	8001554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001544:	f003 fa14 	bl	8004970 <__errno>
 8001548:	4603      	mov	r3, r0
 800154a:	220c      	movs	r2, #12
 800154c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
 8001552:	e009      	b.n	8001568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001554:	4b08      	ldr	r3, [pc, #32]	; (8001578 <_sbrk+0x64>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800155a:	4b07      	ldr	r3, [pc, #28]	; (8001578 <_sbrk+0x64>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	4a05      	ldr	r2, [pc, #20]	; (8001578 <_sbrk+0x64>)
 8001564:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001566:	68fb      	ldr	r3, [r7, #12]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20080000 	.word	0x20080000
 8001574:	00000400 	.word	0x00000400
 8001578:	20000268 	.word	0x20000268
 800157c:	20000430 	.word	0x20000430

08001580 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <SystemInit+0x20>)
 8001586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800158a:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <SystemInit+0x20>)
 800158c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001590:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80015ac:	1d39      	adds	r1, r7, #4
 80015ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015b2:	2201      	movs	r2, #1
 80015b4:	4803      	ldr	r0, [pc, #12]	; (80015c4 <__io_putchar+0x20>)
 80015b6:	f001 ff17 	bl	80033e8 <HAL_UART_Transmit>
  return ch;
 80015ba:	687b      	ldr	r3, [r7, #4]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000390 	.word	0x20000390

080015c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015cc:	4b14      	ldr	r3, [pc, #80]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015ce:	4a15      	ldr	r2, [pc, #84]	; (8001624 <MX_USART1_UART_Init+0x5c>)
 80015d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015d4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80015d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015ee:	220c      	movs	r2, #12
 80015f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <MX_USART1_UART_Init+0x58>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <MX_USART1_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <MX_USART1_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_USART1_UART_Init+0x58>)
 800160c:	f001 fe9e 	bl	800334c <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART1_UART_Init+0x52>
    Error_Handler();
 8001616:	f7ff fe85 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000308 	.word	0x20000308
 8001624:	40011000 	.word	0x40011000

08001628 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void) {
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800162c:	4b14      	ldr	r3, [pc, #80]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800162e:	4a15      	ldr	r2, [pc, #84]	; (8001684 <MX_USART2_UART_Init+0x5c>)
 8001630:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001634:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001638:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001640:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800164e:	220c      	movs	r2, #12
 8001650:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800165a:	2200      	movs	r2, #0
 800165c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001660:	2200      	movs	r2, #0
 8001662:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001666:	2200      	movs	r2, #0
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800166c:	f001 fe6e 	bl	800334c <HAL_UART_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_USART2_UART_Init+0x52>
    Error_Handler();
 8001676:	f7ff fe55 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000390 	.word	0x20000390
 8001684:	40004400 	.word	0x40004400

08001688 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b0b0      	sub	sp, #192	; 0xc0
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016a0:	f107 031c 	add.w	r3, r7, #28
 80016a4:	2290      	movs	r2, #144	; 0x90
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f003 f98b 	bl	80049c4 <memset>
  if (uartHandle->Instance == USART1) {
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a4a      	ldr	r2, [pc, #296]	; (80017dc <HAL_UART_MspInit+0x154>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d144      	bne.n	8001742 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART1_MspInit 0 */

    /** Initializes the peripherals clock
     */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016b8:	2340      	movs	r3, #64	; 0x40
 80016ba:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016bc:	2300      	movs	r3, #0
 80016be:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80016c0:	f107 031c 	add.w	r3, r7, #28
 80016c4:	4618      	mov	r0, r3
 80016c6:	f001 fa19 	bl	8002afc <HAL_RCCEx_PeriphCLKConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <HAL_UART_MspInit+0x4c>
      Error_Handler();
 80016d0:	f7ff fe28 	bl	8001324 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d4:	4b42      	ldr	r3, [pc, #264]	; (80017e0 <HAL_UART_MspInit+0x158>)
 80016d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d8:	4a41      	ldr	r2, [pc, #260]	; (80017e0 <HAL_UART_MspInit+0x158>)
 80016da:	f043 0310 	orr.w	r3, r3, #16
 80016de:	6453      	str	r3, [r2, #68]	; 0x44
 80016e0:	4b3f      	ldr	r3, [pc, #252]	; (80017e0 <HAL_UART_MspInit+0x158>)
 80016e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e4:	f003 0310 	and.w	r3, r3, #16
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ec:	4b3c      	ldr	r3, [pc, #240]	; (80017e0 <HAL_UART_MspInit+0x158>)
 80016ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f0:	4a3b      	ldr	r2, [pc, #236]	; (80017e0 <HAL_UART_MspInit+0x158>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6313      	str	r3, [r2, #48]	; 0x30
 80016f8:	4b39      	ldr	r3, [pc, #228]	; (80017e0 <HAL_UART_MspInit+0x158>)
 80016fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 8001704:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001708:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	2302      	movs	r3, #2
 800170e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001718:	2303      	movs	r3, #3
 800171a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800171e:	2307      	movs	r3, #7
 8001720:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001728:	4619      	mov	r1, r3
 800172a:	482e      	ldr	r0, [pc, #184]	; (80017e4 <HAL_UART_MspInit+0x15c>)
 800172c:	f000 fb56 	bl	8001ddc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	2100      	movs	r1, #0
 8001734:	2025      	movs	r0, #37	; 0x25
 8001736:	f000 fa0c 	bl	8001b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800173a:	2025      	movs	r0, #37	; 0x25
 800173c:	f000 fa25 	bl	8001b8a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }
}
 8001740:	e047      	b.n	80017d2 <HAL_UART_MspInit+0x14a>
  } else if (uartHandle->Instance == USART2) {
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a28      	ldr	r2, [pc, #160]	; (80017e8 <HAL_UART_MspInit+0x160>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d142      	bne.n	80017d2 <HAL_UART_MspInit+0x14a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001750:	2300      	movs	r3, #0
 8001752:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	4618      	mov	r0, r3
 800175a:	f001 f9cf 	bl	8002afc <HAL_RCCEx_PeriphCLKConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001764:	f7ff fdde 	bl	8001324 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001768:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <HAL_UART_MspInit+0x158>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	4a1c      	ldr	r2, [pc, #112]	; (80017e0 <HAL_UART_MspInit+0x158>)
 800176e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001772:	6413      	str	r3, [r2, #64]	; 0x40
 8001774:	4b1a      	ldr	r3, [pc, #104]	; (80017e0 <HAL_UART_MspInit+0x158>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <HAL_UART_MspInit+0x158>)
 8001782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001784:	4a16      	ldr	r2, [pc, #88]	; (80017e0 <HAL_UART_MspInit+0x158>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6313      	str	r3, [r2, #48]	; 0x30
 800178c:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <HAL_UART_MspInit+0x158>)
 800178e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001798:	230c      	movs	r3, #12
 800179a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179e:	2302      	movs	r3, #2
 80017a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2303      	movs	r3, #3
 80017ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017b0:	2307      	movs	r3, #7
 80017b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80017ba:	4619      	mov	r1, r3
 80017bc:	4809      	ldr	r0, [pc, #36]	; (80017e4 <HAL_UART_MspInit+0x15c>)
 80017be:	f000 fb0d 	bl	8001ddc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017c2:	2200      	movs	r2, #0
 80017c4:	2100      	movs	r1, #0
 80017c6:	2026      	movs	r0, #38	; 0x26
 80017c8:	f000 f9c3 	bl	8001b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017cc:	2026      	movs	r0, #38	; 0x26
 80017ce:	f000 f9dc 	bl	8001b8a <HAL_NVIC_EnableIRQ>
}
 80017d2:	bf00      	nop
 80017d4:	37c0      	adds	r7, #192	; 0xc0
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40011000 	.word	0x40011000
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40020000 	.word	0x40020000
 80017e8:	40004400 	.word	0x40004400

080017ec <HAL_UART_RxCpltCallback>:
    /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* USART1 for GPS connection */
  if (huart->Instance == USART1) {
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a1f      	ldr	r2, [pc, #124]	; (8001878 <HAL_UART_RxCpltCallback+0x8c>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d138      	bne.n	8001870 <HAL_UART_RxCpltCallback+0x84>
    /* Message head flag,start storing USART1 recerved data */
    if (0x24 == UART1_temp[0]) {
 80017fe:	4b1f      	ldr	r3, [pc, #124]	; (800187c <HAL_UART_RxCpltCallback+0x90>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b24      	cmp	r3, #36	; 0x24
 8001804:	d102      	bne.n	800180c <HAL_UART_RxCpltCallback+0x20>
      UART1_Rx_Cnt = 0;
 8001806:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
    }

    UART1_RxBuff[UART1_Rx_Cnt] = UART1_temp[0];
 800180c:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <HAL_UART_RxCpltCallback+0x90>)
 8001814:	7819      	ldrb	r1, [r3, #0]
 8001816:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <HAL_UART_RxCpltCallback+0x98>)
 8001818:	5499      	strb	r1, [r3, r2]
    UART1_Rx_Cnt++;
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	3301      	adds	r3, #1
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 8001824:	701a      	strb	r2, [r3, #0]

    /* Line-End checking, supports both Windows and Linux */
    if (0x2A == UART1_temp[0]) { /* 0x2A = * */
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <HAL_UART_RxCpltCallback+0x90>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b2a      	cmp	r3, #42	; 0x2a
 800182c:	d105      	bne.n	800183a <HAL_UART_RxCpltCallback+0x4e>
      UART1_Rx_Flag = 1;
 800182e:	4b16      	ldr	r3, [pc, #88]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 8001830:	2201      	movs	r2, #1
 8001832:	701a      	strb	r2, [r3, #0]
      UART1_Rx_Cnt = 0;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
    }

    /* Go to data Analysising */
    if (UART1_Rx_Flag == 1) {
 800183a:	4b13      	ldr	r3, [pc, #76]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d102      	bne.n	8001848 <HAL_UART_RxCpltCallback+0x5c>
      /* GPS DATA Analysis algorithm */

      NMEA_GPCHC_Analysis(UART1_RxBuff);
 8001842:	4810      	ldr	r0, [pc, #64]	; (8001884 <HAL_UART_RxCpltCallback+0x98>)
 8001844:	f7ff f9cc 	bl	8000be0 <NMEA_GPCHC_Analysis>
    }

    /* Clear out receive buff while overflowed */
    if (UART1_Rx_Cnt >= MAX_REC_LENGTH) {
 8001848:	4b0d      	ldr	r3, [pc, #52]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b95      	cmp	r3, #149	; 0x95
 800184e:	d90a      	bls.n	8001866 <HAL_UART_RxCpltCallback+0x7a>
      UART1_Rx_Cnt = 0;
 8001850:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <HAL_UART_RxCpltCallback+0x94>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
      UART1_Rx_Flag = 0;
 8001856:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <HAL_UART_RxCpltCallback+0x9c>)
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
      memset(UART1_RxBuff, 0x00, sizeof(UART1_RxBuff));
 800185c:	2296      	movs	r2, #150	; 0x96
 800185e:	2100      	movs	r1, #0
 8001860:	4808      	ldr	r0, [pc, #32]	; (8001884 <HAL_UART_RxCpltCallback+0x98>)
 8001862:	f003 f8af 	bl	80049c4 <memset>
    }

    HAL_UART_Receive_IT(&huart1, (uint8_t *)UART1_temp, REC_LENGTH);
 8001866:	2201      	movs	r2, #1
 8001868:	4904      	ldr	r1, [pc, #16]	; (800187c <HAL_UART_RxCpltCallback+0x90>)
 800186a:	4808      	ldr	r0, [pc, #32]	; (800188c <HAL_UART_RxCpltCallback+0xa0>)
 800186c:	f001 fe3f 	bl	80034ee <HAL_UART_Receive_IT>
  }
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40011000 	.word	0x40011000
 800187c:	20000304 	.word	0x20000304
 8001880:	20000302 	.word	0x20000302
 8001884:	2000026c 	.word	0x2000026c
 8001888:	20000303 	.word	0x20000303
 800188c:	20000308 	.word	0x20000308

08001890 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001894:	480d      	ldr	r0, [pc, #52]	; (80018cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001896:	490e      	ldr	r1, [pc, #56]	; (80018d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001898:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800189a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800189c:	e002      	b.n	80018a4 <LoopCopyDataInit>

0800189e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800189e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a2:	3304      	adds	r3, #4

080018a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018a8:	d3f9      	bcc.n	800189e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018aa:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018ac:	4c0b      	ldr	r4, [pc, #44]	; (80018dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b0:	e001      	b.n	80018b6 <LoopFillZerobss>

080018b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b4:	3204      	adds	r2, #4

080018b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018b8:	d3fb      	bcc.n	80018b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018ba:	f7ff fe61 	bl	8001580 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018be:	f003 f85d 	bl	800497c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c2:	f7ff fc75 	bl	80011b0 <main>
  bx  lr    
 80018c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018c8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80018cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80018d4:	080098ac 	.word	0x080098ac
  ldr r2, =_sbss
 80018d8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80018dc:	2000042c 	.word	0x2000042c

080018e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e0:	e7fe      	b.n	80018e0 <ADC_IRQHandler>

080018e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018e6:	2003      	movs	r0, #3
 80018e8:	f000 f928 	bl	8001b3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ec:	2000      	movs	r0, #0
 80018ee:	f000 f805 	bl	80018fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f2:	f7ff fd1d 	bl	8001330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <HAL_InitTick+0x54>)
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	4b12      	ldr	r3, [pc, #72]	; (8001954 <HAL_InitTick+0x58>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	4619      	mov	r1, r3
 800190e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001912:	fbb3 f3f1 	udiv	r3, r3, r1
 8001916:	fbb2 f3f3 	udiv	r3, r2, r3
 800191a:	4618      	mov	r0, r3
 800191c:	f000 f943 	bl	8001ba6 <HAL_SYSTICK_Config>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e00e      	b.n	8001948 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b0f      	cmp	r3, #15
 800192e:	d80a      	bhi.n	8001946 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001930:	2200      	movs	r2, #0
 8001932:	6879      	ldr	r1, [r7, #4]
 8001934:	f04f 30ff 	mov.w	r0, #4294967295
 8001938:	f000 f90b 	bl	8001b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800193c:	4a06      	ldr	r2, [pc, #24]	; (8001958 <HAL_InitTick+0x5c>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001942:	2300      	movs	r3, #0
 8001944:	e000      	b.n	8001948 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
}
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000000 	.word	0x20000000
 8001954:	20000008 	.word	0x20000008
 8001958:	20000004 	.word	0x20000004

0800195c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <HAL_IncTick+0x20>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	461a      	mov	r2, r3
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <HAL_IncTick+0x24>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4413      	add	r3, r2
 800196c:	4a04      	ldr	r2, [pc, #16]	; (8001980 <HAL_IncTick+0x24>)
 800196e:	6013      	str	r3, [r2, #0]
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000008 	.word	0x20000008
 8001980:	20000418 	.word	0x20000418

08001984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return uwTick;
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <HAL_GetTick+0x14>)
 800198a:	681b      	ldr	r3, [r3, #0]
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000418 	.word	0x20000418

0800199c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019ac:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <__NVIC_SetPriorityGrouping+0x40>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019b8:	4013      	ands	r3, r2
 80019ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ca:	4a04      	ldr	r2, [pc, #16]	; (80019dc <__NVIC_SetPriorityGrouping+0x40>)
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	60d3      	str	r3, [r2, #12]
}
 80019d0:	bf00      	nop
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000ed00 	.word	0xe000ed00
 80019e0:	05fa0000 	.word	0x05fa0000

080019e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e8:	4b04      	ldr	r3, [pc, #16]	; (80019fc <__NVIC_GetPriorityGrouping+0x18>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	f003 0307 	and.w	r3, r3, #7
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	db0b      	blt.n	8001a2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	f003 021f 	and.w	r2, r3, #31
 8001a18:	4907      	ldr	r1, [pc, #28]	; (8001a38 <__NVIC_EnableIRQ+0x38>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	095b      	lsrs	r3, r3, #5
 8001a20:	2001      	movs	r0, #1
 8001a22:	fa00 f202 	lsl.w	r2, r0, r2
 8001a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db0a      	blt.n	8001a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	490c      	ldr	r1, [pc, #48]	; (8001a88 <__NVIC_SetPriority+0x4c>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a64:	e00a      	b.n	8001a7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4908      	ldr	r1, [pc, #32]	; (8001a8c <__NVIC_SetPriority+0x50>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3b04      	subs	r3, #4
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	440b      	add	r3, r1
 8001a7a:	761a      	strb	r2, [r3, #24]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	e000e100 	.word	0xe000e100
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	; 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f1c3 0307 	rsb	r3, r3, #7
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	bf28      	it	cs
 8001aae:	2304      	movcs	r3, #4
 8001ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d902      	bls.n	8001ac0 <NVIC_EncodePriority+0x30>
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3b03      	subs	r3, #3
 8001abe:	e000      	b.n	8001ac2 <NVIC_EncodePriority+0x32>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	4313      	orrs	r3, r2
         );
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3724      	adds	r7, #36	; 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
	...

08001af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b08:	d301      	bcc.n	8001b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e00f      	b.n	8001b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b0e:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <SysTick_Config+0x40>)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b16:	210f      	movs	r1, #15
 8001b18:	f04f 30ff 	mov.w	r0, #4294967295
 8001b1c:	f7ff ff8e 	bl	8001a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <SysTick_Config+0x40>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b26:	4b04      	ldr	r3, [pc, #16]	; (8001b38 <SysTick_Config+0x40>)
 8001b28:	2207      	movs	r2, #7
 8001b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	e000e010 	.word	0xe000e010

08001b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f7ff ff29 	bl	800199c <__NVIC_SetPriorityGrouping>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b086      	sub	sp, #24
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	4603      	mov	r3, r0
 8001b5a:	60b9      	str	r1, [r7, #8]
 8001b5c:	607a      	str	r2, [r7, #4]
 8001b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b64:	f7ff ff3e 	bl	80019e4 <__NVIC_GetPriorityGrouping>
 8001b68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	6978      	ldr	r0, [r7, #20]
 8001b70:	f7ff ff8e 	bl	8001a90 <NVIC_EncodePriority>
 8001b74:	4602      	mov	r2, r0
 8001b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff5d 	bl	8001a3c <__NVIC_SetPriority>
}
 8001b82:	bf00      	nop
 8001b84:	3718      	adds	r7, #24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	4603      	mov	r3, r0
 8001b92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff31 	bl	8001a00 <__NVIC_EnableIRQ>
}
 8001b9e:	bf00      	nop
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ffa2 	bl	8001af8 <SysTick_Config>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001bc4:	f3bf 8f5f 	dmb	sy
}
 8001bc8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001bca:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <HAL_MPU_Disable+0x28>)
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bce:	4a06      	ldr	r2, [pc, #24]	; (8001be8 <HAL_MPU_Disable+0x28>)
 8001bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd4:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001bd6:	4b05      	ldr	r3, [pc, #20]	; (8001bec <HAL_MPU_Disable+0x2c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	605a      	str	r2, [r3, #4]
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	e000ed00 	.word	0xe000ed00
 8001bec:	e000ed90 	.word	0xe000ed90

08001bf0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001bf8:	4a0b      	ldr	r2, [pc, #44]	; (8001c28 <HAL_MPU_Enable+0x38>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_MPU_Enable+0x3c>)
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	4a09      	ldr	r2, [pc, #36]	; (8001c2c <HAL_MPU_Enable+0x3c>)
 8001c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c0c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001c0e:	f3bf 8f4f 	dsb	sy
}
 8001c12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c14:	f3bf 8f6f 	isb	sy
}
 8001c18:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	e000ed90 	.word	0xe000ed90
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	785a      	ldrb	r2, [r3, #1]
 8001c3c:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <HAL_MPU_ConfigRegion+0x84>)
 8001c3e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d029      	beq.n	8001c9c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001c48:	4a1a      	ldr	r2, [pc, #104]	; (8001cb4 <HAL_MPU_ConfigRegion+0x84>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7b1b      	ldrb	r3, [r3, #12]
 8001c54:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7adb      	ldrb	r3, [r3, #11]
 8001c5a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c5c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	7a9b      	ldrb	r3, [r3, #10]
 8001c62:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c64:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	7b5b      	ldrb	r3, [r3, #13]
 8001c6a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c6c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	7b9b      	ldrb	r3, [r3, #14]
 8001c72:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c74:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	7bdb      	ldrb	r3, [r3, #15]
 8001c7a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c7c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	7a5b      	ldrb	r3, [r3, #9]
 8001c82:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c84:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	7a1b      	ldrb	r3, [r3, #8]
 8001c8a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c8c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	7812      	ldrb	r2, [r2, #0]
 8001c92:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c94:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c96:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c98:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001c9a:	e005      	b.n	8001ca8 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_MPU_ConfigRegion+0x84>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001ca2:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <HAL_MPU_ConfigRegion+0x84>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	611a      	str	r2, [r3, #16]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	e000ed90 	.word	0xe000ed90

08001cb8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cc6:	f7ff fe5d 	bl	8001984 <HAL_GetTick>
 8001cca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d008      	beq.n	8001cea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2280      	movs	r2, #128	; 0x80
 8001cdc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e052      	b.n	8001d90 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0216 	bic.w	r2, r2, #22
 8001cf8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	695a      	ldr	r2, [r3, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d08:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d103      	bne.n	8001d1a <HAL_DMA_Abort+0x62>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d007      	beq.n	8001d2a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 0208 	bic.w	r2, r2, #8
 8001d28:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0201 	bic.w	r2, r2, #1
 8001d38:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d3a:	e013      	b.n	8001d64 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d3c:	f7ff fe22 	bl	8001984 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	d90c      	bls.n	8001d64 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2203      	movs	r2, #3
 8001d54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e015      	b.n	8001d90 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1e4      	bne.n	8001d3c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d76:	223f      	movs	r2, #63	; 0x3f
 8001d78:	409a      	lsls	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d004      	beq.n	8001db6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2280      	movs	r2, #128	; 0x80
 8001db0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00c      	b.n	8001dd0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2205      	movs	r2, #5
 8001dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f022 0201 	bic.w	r2, r2, #1
 8001dcc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b089      	sub	sp, #36	; 0x24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
 8001dfa:	e175      	b.n	80020e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	f040 8164 	bne.w	80020e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d005      	beq.n	8001e32 <HAL_GPIO_Init+0x56>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d130      	bne.n	8001e94 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43db      	mvns	r3, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4013      	ands	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	68da      	ldr	r2, [r3, #12]
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e68:	2201      	movs	r2, #1
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	f003 0201 	and.w	r2, r3, #1
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	2b03      	cmp	r3, #3
 8001e9e:	d017      	beq.n	8001ed0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	2203      	movs	r2, #3
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d123      	bne.n	8001f24 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	08da      	lsrs	r2, r3, #3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3208      	adds	r2, #8
 8001ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	220f      	movs	r2, #15
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	4013      	ands	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	08da      	lsrs	r2, r3, #3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3208      	adds	r2, #8
 8001f1e:	69b9      	ldr	r1, [r7, #24]
 8001f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0203 	and.w	r2, r3, #3
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f000 80be 	beq.w	80020e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f66:	4b66      	ldr	r3, [pc, #408]	; (8002100 <HAL_GPIO_Init+0x324>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	4a65      	ldr	r2, [pc, #404]	; (8002100 <HAL_GPIO_Init+0x324>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f70:	6453      	str	r3, [r2, #68]	; 0x44
 8001f72:	4b63      	ldr	r3, [pc, #396]	; (8002100 <HAL_GPIO_Init+0x324>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f7e:	4a61      	ldr	r2, [pc, #388]	; (8002104 <HAL_GPIO_Init+0x328>)
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	089b      	lsrs	r3, r3, #2
 8001f84:	3302      	adds	r3, #2
 8001f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	220f      	movs	r2, #15
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a58      	ldr	r2, [pc, #352]	; (8002108 <HAL_GPIO_Init+0x32c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d037      	beq.n	800201a <HAL_GPIO_Init+0x23e>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a57      	ldr	r2, [pc, #348]	; (800210c <HAL_GPIO_Init+0x330>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d031      	beq.n	8002016 <HAL_GPIO_Init+0x23a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a56      	ldr	r2, [pc, #344]	; (8002110 <HAL_GPIO_Init+0x334>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d02b      	beq.n	8002012 <HAL_GPIO_Init+0x236>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a55      	ldr	r2, [pc, #340]	; (8002114 <HAL_GPIO_Init+0x338>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d025      	beq.n	800200e <HAL_GPIO_Init+0x232>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a54      	ldr	r2, [pc, #336]	; (8002118 <HAL_GPIO_Init+0x33c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d01f      	beq.n	800200a <HAL_GPIO_Init+0x22e>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a53      	ldr	r2, [pc, #332]	; (800211c <HAL_GPIO_Init+0x340>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d019      	beq.n	8002006 <HAL_GPIO_Init+0x22a>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a52      	ldr	r2, [pc, #328]	; (8002120 <HAL_GPIO_Init+0x344>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d013      	beq.n	8002002 <HAL_GPIO_Init+0x226>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a51      	ldr	r2, [pc, #324]	; (8002124 <HAL_GPIO_Init+0x348>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d00d      	beq.n	8001ffe <HAL_GPIO_Init+0x222>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a50      	ldr	r2, [pc, #320]	; (8002128 <HAL_GPIO_Init+0x34c>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d007      	beq.n	8001ffa <HAL_GPIO_Init+0x21e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a4f      	ldr	r2, [pc, #316]	; (800212c <HAL_GPIO_Init+0x350>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d101      	bne.n	8001ff6 <HAL_GPIO_Init+0x21a>
 8001ff2:	2309      	movs	r3, #9
 8001ff4:	e012      	b.n	800201c <HAL_GPIO_Init+0x240>
 8001ff6:	230a      	movs	r3, #10
 8001ff8:	e010      	b.n	800201c <HAL_GPIO_Init+0x240>
 8001ffa:	2308      	movs	r3, #8
 8001ffc:	e00e      	b.n	800201c <HAL_GPIO_Init+0x240>
 8001ffe:	2307      	movs	r3, #7
 8002000:	e00c      	b.n	800201c <HAL_GPIO_Init+0x240>
 8002002:	2306      	movs	r3, #6
 8002004:	e00a      	b.n	800201c <HAL_GPIO_Init+0x240>
 8002006:	2305      	movs	r3, #5
 8002008:	e008      	b.n	800201c <HAL_GPIO_Init+0x240>
 800200a:	2304      	movs	r3, #4
 800200c:	e006      	b.n	800201c <HAL_GPIO_Init+0x240>
 800200e:	2303      	movs	r3, #3
 8002010:	e004      	b.n	800201c <HAL_GPIO_Init+0x240>
 8002012:	2302      	movs	r3, #2
 8002014:	e002      	b.n	800201c <HAL_GPIO_Init+0x240>
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <HAL_GPIO_Init+0x240>
 800201a:	2300      	movs	r3, #0
 800201c:	69fa      	ldr	r2, [r7, #28]
 800201e:	f002 0203 	and.w	r2, r2, #3
 8002022:	0092      	lsls	r2, r2, #2
 8002024:	4093      	lsls	r3, r2
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800202c:	4935      	ldr	r1, [pc, #212]	; (8002104 <HAL_GPIO_Init+0x328>)
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	089b      	lsrs	r3, r3, #2
 8002032:	3302      	adds	r3, #2
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800203a:	4b3d      	ldr	r3, [pc, #244]	; (8002130 <HAL_GPIO_Init+0x354>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4313      	orrs	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800205e:	4a34      	ldr	r2, [pc, #208]	; (8002130 <HAL_GPIO_Init+0x354>)
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002064:	4b32      	ldr	r3, [pc, #200]	; (8002130 <HAL_GPIO_Init+0x354>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	43db      	mvns	r3, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4013      	ands	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002088:	4a29      	ldr	r2, [pc, #164]	; (8002130 <HAL_GPIO_Init+0x354>)
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800208e:	4b28      	ldr	r3, [pc, #160]	; (8002130 <HAL_GPIO_Init+0x354>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	43db      	mvns	r3, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4013      	ands	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020b2:	4a1f      	ldr	r2, [pc, #124]	; (8002130 <HAL_GPIO_Init+0x354>)
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020b8:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <HAL_GPIO_Init+0x354>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4013      	ands	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020dc:	4a14      	ldr	r2, [pc, #80]	; (8002130 <HAL_GPIO_Init+0x354>)
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3301      	adds	r3, #1
 80020e6:	61fb      	str	r3, [r7, #28]
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	2b0f      	cmp	r3, #15
 80020ec:	f67f ae86 	bls.w	8001dfc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3724      	adds	r7, #36	; 0x24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	40023800 	.word	0x40023800
 8002104:	40013800 	.word	0x40013800
 8002108:	40020000 	.word	0x40020000
 800210c:	40020400 	.word	0x40020400
 8002110:	40020800 	.word	0x40020800
 8002114:	40020c00 	.word	0x40020c00
 8002118:	40021000 	.word	0x40021000
 800211c:	40021400 	.word	0x40021400
 8002120:	40021800 	.word	0x40021800
 8002124:	40021c00 	.word	0x40021c00
 8002128:	40022000 	.word	0x40022000
 800212c:	40022400 	.word	0x40022400
 8002130:	40013c00 	.word	0x40013c00

08002134 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800213e:	4b23      	ldr	r3, [pc, #140]	; (80021cc <HAL_PWREx_EnableOverDrive+0x98>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	4a22      	ldr	r2, [pc, #136]	; (80021cc <HAL_PWREx_EnableOverDrive+0x98>)
 8002144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002148:	6413      	str	r3, [r2, #64]	; 0x40
 800214a:	4b20      	ldr	r3, [pc, #128]	; (80021cc <HAL_PWREx_EnableOverDrive+0x98>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002152:	603b      	str	r3, [r7, #0]
 8002154:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a1d      	ldr	r2, [pc, #116]	; (80021d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800215c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002160:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002162:	f7ff fc0f 	bl	8001984 <HAL_GetTick>
 8002166:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002168:	e009      	b.n	800217e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800216a:	f7ff fc0b 	bl	8001984 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002178:	d901      	bls.n	800217e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e022      	b.n	80021c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800217e:	4b14      	ldr	r3, [pc, #80]	; (80021d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002186:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800218a:	d1ee      	bne.n	800216a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800218c:	4b10      	ldr	r3, [pc, #64]	; (80021d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0f      	ldr	r2, [pc, #60]	; (80021d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002192:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002196:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002198:	f7ff fbf4 	bl	8001984 <HAL_GetTick>
 800219c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800219e:	e009      	b.n	80021b4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021a0:	f7ff fbf0 	bl	8001984 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021ae:	d901      	bls.n	80021b4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e007      	b.n	80021c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80021b4:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80021c0:	d1ee      	bne.n	80021a0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40007000 	.word	0x40007000

080021d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80021dc:	2300      	movs	r3, #0
 80021de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e29b      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8087 	beq.w	8002306 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021f8:	4b96      	ldr	r3, [pc, #600]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 030c 	and.w	r3, r3, #12
 8002200:	2b04      	cmp	r3, #4
 8002202:	d00c      	beq.n	800221e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002204:	4b93      	ldr	r3, [pc, #588]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 030c 	and.w	r3, r3, #12
 800220c:	2b08      	cmp	r3, #8
 800220e:	d112      	bne.n	8002236 <HAL_RCC_OscConfig+0x62>
 8002210:	4b90      	ldr	r3, [pc, #576]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002218:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800221c:	d10b      	bne.n	8002236 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800221e:	4b8d      	ldr	r3, [pc, #564]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d06c      	beq.n	8002304 <HAL_RCC_OscConfig+0x130>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d168      	bne.n	8002304 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e275      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800223e:	d106      	bne.n	800224e <HAL_RCC_OscConfig+0x7a>
 8002240:	4b84      	ldr	r3, [pc, #528]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a83      	ldr	r2, [pc, #524]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	e02e      	b.n	80022ac <HAL_RCC_OscConfig+0xd8>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d10c      	bne.n	8002270 <HAL_RCC_OscConfig+0x9c>
 8002256:	4b7f      	ldr	r3, [pc, #508]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a7e      	ldr	r2, [pc, #504]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800225c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002260:	6013      	str	r3, [r2, #0]
 8002262:	4b7c      	ldr	r3, [pc, #496]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a7b      	ldr	r2, [pc, #492]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002268:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	e01d      	b.n	80022ac <HAL_RCC_OscConfig+0xd8>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002278:	d10c      	bne.n	8002294 <HAL_RCC_OscConfig+0xc0>
 800227a:	4b76      	ldr	r3, [pc, #472]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a75      	ldr	r2, [pc, #468]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002280:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4b73      	ldr	r3, [pc, #460]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a72      	ldr	r2, [pc, #456]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800228c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	e00b      	b.n	80022ac <HAL_RCC_OscConfig+0xd8>
 8002294:	4b6f      	ldr	r3, [pc, #444]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a6e      	ldr	r2, [pc, #440]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800229a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800229e:	6013      	str	r3, [r2, #0]
 80022a0:	4b6c      	ldr	r3, [pc, #432]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a6b      	ldr	r2, [pc, #428]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80022a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d013      	beq.n	80022dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b4:	f7ff fb66 	bl	8001984 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022bc:	f7ff fb62 	bl	8001984 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b64      	cmp	r3, #100	; 0x64
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e229      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	4b61      	ldr	r3, [pc, #388]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f0      	beq.n	80022bc <HAL_RCC_OscConfig+0xe8>
 80022da:	e014      	b.n	8002306 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022dc:	f7ff fb52 	bl	8001984 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e4:	f7ff fb4e 	bl	8001984 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	; 0x64
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e215      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f6:	4b57      	ldr	r3, [pc, #348]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0x110>
 8002302:	e000      	b.n	8002306 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d069      	beq.n	80023e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002312:	4b50      	ldr	r3, [pc, #320]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00b      	beq.n	8002336 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800231e:	4b4d      	ldr	r3, [pc, #308]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 030c 	and.w	r3, r3, #12
 8002326:	2b08      	cmp	r3, #8
 8002328:	d11c      	bne.n	8002364 <HAL_RCC_OscConfig+0x190>
 800232a:	4b4a      	ldr	r3, [pc, #296]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d116      	bne.n	8002364 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002336:	4b47      	ldr	r3, [pc, #284]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <HAL_RCC_OscConfig+0x17a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d001      	beq.n	800234e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e1e9      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800234e:	4b41      	ldr	r3, [pc, #260]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	493d      	ldr	r1, [pc, #244]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800235e:	4313      	orrs	r3, r2
 8002360:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	e040      	b.n	80023e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d023      	beq.n	80023b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800236c:	4b39      	ldr	r3, [pc, #228]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a38      	ldr	r2, [pc, #224]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002378:	f7ff fb04 	bl	8001984 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002380:	f7ff fb00 	bl	8001984 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e1c7      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002392:	4b30      	ldr	r3, [pc, #192]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f0      	beq.n	8002380 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239e:	4b2d      	ldr	r3, [pc, #180]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4929      	ldr	r1, [pc, #164]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	600b      	str	r3, [r1, #0]
 80023b2:	e018      	b.n	80023e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b4:	4b27      	ldr	r3, [pc, #156]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a26      	ldr	r2, [pc, #152]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c0:	f7ff fae0 	bl	8001984 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c8:	f7ff fadc 	bl	8001984 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e1a3      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023da:	4b1e      	ldr	r3, [pc, #120]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1f0      	bne.n	80023c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d038      	beq.n	8002464 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d019      	beq.n	800242e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023fa:	4b16      	ldr	r3, [pc, #88]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 80023fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023fe:	4a15      	ldr	r2, [pc, #84]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002406:	f7ff fabd 	bl	8001984 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240e:	f7ff fab9 	bl	8001984 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e180      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x23a>
 800242c:	e01a      	b.n	8002464 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800242e:	4b09      	ldr	r3, [pc, #36]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002432:	4a08      	ldr	r2, [pc, #32]	; (8002454 <HAL_RCC_OscConfig+0x280>)
 8002434:	f023 0301 	bic.w	r3, r3, #1
 8002438:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243a:	f7ff faa3 	bl	8001984 <HAL_GetTick>
 800243e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002440:	e00a      	b.n	8002458 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002442:	f7ff fa9f 	bl	8001984 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d903      	bls.n	8002458 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e166      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
 8002454:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002458:	4b92      	ldr	r3, [pc, #584]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800245a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1ee      	bne.n	8002442 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80a4 	beq.w	80025ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002472:	4b8c      	ldr	r3, [pc, #560]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10d      	bne.n	800249a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800247e:	4b89      	ldr	r3, [pc, #548]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	4a88      	ldr	r2, [pc, #544]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002488:	6413      	str	r3, [r2, #64]	; 0x40
 800248a:	4b86      	ldr	r3, [pc, #536]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002496:	2301      	movs	r3, #1
 8002498:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800249a:	4b83      	ldr	r3, [pc, #524]	; (80026a8 <HAL_RCC_OscConfig+0x4d4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d118      	bne.n	80024d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024a6:	4b80      	ldr	r3, [pc, #512]	; (80026a8 <HAL_RCC_OscConfig+0x4d4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a7f      	ldr	r2, [pc, #508]	; (80026a8 <HAL_RCC_OscConfig+0x4d4>)
 80024ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024b2:	f7ff fa67 	bl	8001984 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ba:	f7ff fa63 	bl	8001984 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b64      	cmp	r3, #100	; 0x64
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e12a      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024cc:	4b76      	ldr	r3, [pc, #472]	; (80026a8 <HAL_RCC_OscConfig+0x4d4>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0f0      	beq.n	80024ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d106      	bne.n	80024ee <HAL_RCC_OscConfig+0x31a>
 80024e0:	4b70      	ldr	r3, [pc, #448]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80024e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e4:	4a6f      	ldr	r2, [pc, #444]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	6713      	str	r3, [r2, #112]	; 0x70
 80024ec:	e02d      	b.n	800254a <HAL_RCC_OscConfig+0x376>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10c      	bne.n	8002510 <HAL_RCC_OscConfig+0x33c>
 80024f6:	4b6b      	ldr	r3, [pc, #428]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80024f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024fa:	4a6a      	ldr	r2, [pc, #424]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80024fc:	f023 0301 	bic.w	r3, r3, #1
 8002500:	6713      	str	r3, [r2, #112]	; 0x70
 8002502:	4b68      	ldr	r3, [pc, #416]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002506:	4a67      	ldr	r2, [pc, #412]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002508:	f023 0304 	bic.w	r3, r3, #4
 800250c:	6713      	str	r3, [r2, #112]	; 0x70
 800250e:	e01c      	b.n	800254a <HAL_RCC_OscConfig+0x376>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2b05      	cmp	r3, #5
 8002516:	d10c      	bne.n	8002532 <HAL_RCC_OscConfig+0x35e>
 8002518:	4b62      	ldr	r3, [pc, #392]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800251a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800251c:	4a61      	ldr	r2, [pc, #388]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800251e:	f043 0304 	orr.w	r3, r3, #4
 8002522:	6713      	str	r3, [r2, #112]	; 0x70
 8002524:	4b5f      	ldr	r3, [pc, #380]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002528:	4a5e      	ldr	r2, [pc, #376]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800252a:	f043 0301 	orr.w	r3, r3, #1
 800252e:	6713      	str	r3, [r2, #112]	; 0x70
 8002530:	e00b      	b.n	800254a <HAL_RCC_OscConfig+0x376>
 8002532:	4b5c      	ldr	r3, [pc, #368]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002536:	4a5b      	ldr	r2, [pc, #364]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002538:	f023 0301 	bic.w	r3, r3, #1
 800253c:	6713      	str	r3, [r2, #112]	; 0x70
 800253e:	4b59      	ldr	r3, [pc, #356]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002542:	4a58      	ldr	r2, [pc, #352]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002544:	f023 0304 	bic.w	r3, r3, #4
 8002548:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d015      	beq.n	800257e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002552:	f7ff fa17 	bl	8001984 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002558:	e00a      	b.n	8002570 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255a:	f7ff fa13 	bl	8001984 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	f241 3288 	movw	r2, #5000	; 0x1388
 8002568:	4293      	cmp	r3, r2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e0d8      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002570:	4b4c      	ldr	r3, [pc, #304]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d0ee      	beq.n	800255a <HAL_RCC_OscConfig+0x386>
 800257c:	e014      	b.n	80025a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257e:	f7ff fa01 	bl	8001984 <HAL_GetTick>
 8002582:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002584:	e00a      	b.n	800259c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002586:	f7ff f9fd 	bl	8001984 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	f241 3288 	movw	r2, #5000	; 0x1388
 8002594:	4293      	cmp	r3, r2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e0c2      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800259c:	4b41      	ldr	r3, [pc, #260]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800259e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1ee      	bne.n	8002586 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025a8:	7dfb      	ldrb	r3, [r7, #23]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d105      	bne.n	80025ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ae:	4b3d      	ldr	r3, [pc, #244]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	4a3c      	ldr	r2, [pc, #240]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80025b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 80ae 	beq.w	8002720 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c4:	4b37      	ldr	r3, [pc, #220]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 030c 	and.w	r3, r3, #12
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d06d      	beq.n	80026ac <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d14b      	bne.n	8002670 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d8:	4b32      	ldr	r3, [pc, #200]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a31      	ldr	r2, [pc, #196]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 80025de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7ff f9ce 	bl	8001984 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ec:	f7ff f9ca 	bl	8001984 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e091      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025fe:	4b29      	ldr	r3, [pc, #164]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f0      	bne.n	80025ec <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69da      	ldr	r2, [r3, #28]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002618:	019b      	lsls	r3, r3, #6
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002620:	085b      	lsrs	r3, r3, #1
 8002622:	3b01      	subs	r3, #1
 8002624:	041b      	lsls	r3, r3, #16
 8002626:	431a      	orrs	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262c:	061b      	lsls	r3, r3, #24
 800262e:	431a      	orrs	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002634:	071b      	lsls	r3, r3, #28
 8002636:	491b      	ldr	r1, [pc, #108]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800263c:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a18      	ldr	r2, [pc, #96]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002642:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002646:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7ff f99c 	bl	8001984 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002650:	f7ff f998 	bl	8001984 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e05f      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002662:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCC_OscConfig+0x47c>
 800266e:	e057      	b.n	8002720 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a0b      	ldr	r2, [pc, #44]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002676:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800267a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267c:	f7ff f982 	bl	8001984 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002684:	f7ff f97e 	bl	8001984 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e045      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002696:	4b03      	ldr	r3, [pc, #12]	; (80026a4 <HAL_RCC_OscConfig+0x4d0>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f0      	bne.n	8002684 <HAL_RCC_OscConfig+0x4b0>
 80026a2:	e03d      	b.n	8002720 <HAL_RCC_OscConfig+0x54c>
 80026a4:	40023800 	.word	0x40023800
 80026a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80026ac:	4b1f      	ldr	r3, [pc, #124]	; (800272c <HAL_RCC_OscConfig+0x558>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d030      	beq.n	800271c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d129      	bne.n	800271c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d122      	bne.n	800271c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026dc:	4013      	ands	r3, r2
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026e2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d119      	bne.n	800271c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	3b01      	subs	r3, #1
 80026f6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d10f      	bne.n	800271c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002706:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d107      	bne.n	800271c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002718:	429a      	cmp	r2, r3
 800271a:	d001      	beq.n	8002720 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e000      	b.n	8002722 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40023800 	.word	0x40023800

08002730 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e0d0      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002748:	4b6a      	ldr	r3, [pc, #424]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 030f 	and.w	r3, r3, #15
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	d910      	bls.n	8002778 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002756:	4b67      	ldr	r3, [pc, #412]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f023 020f 	bic.w	r2, r3, #15
 800275e:	4965      	ldr	r1, [pc, #404]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	4313      	orrs	r3, r2
 8002764:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002766:	4b63      	ldr	r3, [pc, #396]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 030f 	and.w	r3, r3, #15
 800276e:	683a      	ldr	r2, [r7, #0]
 8002770:	429a      	cmp	r2, r3
 8002772:	d001      	beq.n	8002778 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e0b8      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d020      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0304 	and.w	r3, r3, #4
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002790:	4b59      	ldr	r3, [pc, #356]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	4a58      	ldr	r2, [pc, #352]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002796:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800279a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d005      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027a8:	4b53      	ldr	r3, [pc, #332]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	4a52      	ldr	r2, [pc, #328]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b4:	4b50      	ldr	r3, [pc, #320]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	494d      	ldr	r1, [pc, #308]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d040      	beq.n	8002854 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d107      	bne.n	80027ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027da:	4b47      	ldr	r3, [pc, #284]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d115      	bne.n	8002812 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e07f      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d107      	bne.n	8002802 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f2:	4b41      	ldr	r3, [pc, #260]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d109      	bne.n	8002812 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e073      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002802:	4b3d      	ldr	r3, [pc, #244]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e06b      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002812:	4b39      	ldr	r3, [pc, #228]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f023 0203 	bic.w	r2, r3, #3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	4936      	ldr	r1, [pc, #216]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002820:	4313      	orrs	r3, r2
 8002822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002824:	f7ff f8ae 	bl	8001984 <HAL_GetTick>
 8002828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282a:	e00a      	b.n	8002842 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800282c:	f7ff f8aa 	bl	8001984 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	f241 3288 	movw	r2, #5000	; 0x1388
 800283a:	4293      	cmp	r3, r2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e053      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002842:	4b2d      	ldr	r3, [pc, #180]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 020c 	and.w	r2, r3, #12
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	429a      	cmp	r2, r3
 8002852:	d1eb      	bne.n	800282c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002854:	4b27      	ldr	r3, [pc, #156]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 030f 	and.w	r3, r3, #15
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	429a      	cmp	r2, r3
 8002860:	d210      	bcs.n	8002884 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002862:	4b24      	ldr	r3, [pc, #144]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f023 020f 	bic.w	r2, r3, #15
 800286a:	4922      	ldr	r1, [pc, #136]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	4313      	orrs	r3, r2
 8002870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002872:	4b20      	ldr	r3, [pc, #128]	; (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 030f 	and.w	r3, r3, #15
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	429a      	cmp	r2, r3
 800287e:	d001      	beq.n	8002884 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e032      	b.n	80028ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d008      	beq.n	80028a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002890:	4b19      	ldr	r3, [pc, #100]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	4916      	ldr	r1, [pc, #88]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0308 	and.w	r3, r3, #8
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d009      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028ae:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	490e      	ldr	r1, [pc, #56]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028c2:	f000 f821 	bl	8002908 <HAL_RCC_GetSysClockFreq>
 80028c6:	4602      	mov	r2, r0
 80028c8:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	091b      	lsrs	r3, r3, #4
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	490a      	ldr	r1, [pc, #40]	; (80028fc <HAL_RCC_ClockConfig+0x1cc>)
 80028d4:	5ccb      	ldrb	r3, [r1, r3]
 80028d6:	fa22 f303 	lsr.w	r3, r2, r3
 80028da:	4a09      	ldr	r2, [pc, #36]	; (8002900 <HAL_RCC_ClockConfig+0x1d0>)
 80028dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028de:	4b09      	ldr	r3, [pc, #36]	; (8002904 <HAL_RCC_ClockConfig+0x1d4>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff f80a 	bl	80018fc <HAL_InitTick>

  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40023c00 	.word	0x40023c00
 80028f8:	40023800 	.word	0x40023800
 80028fc:	080093d8 	.word	0x080093d8
 8002900:	20000000 	.word	0x20000000
 8002904:	20000004 	.word	0x20000004

08002908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800290c:	b090      	sub	sp, #64	; 0x40
 800290e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	637b      	str	r3, [r7, #52]	; 0x34
 8002914:	2300      	movs	r3, #0
 8002916:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002918:	2300      	movs	r3, #0
 800291a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002920:	4b59      	ldr	r3, [pc, #356]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 030c 	and.w	r3, r3, #12
 8002928:	2b08      	cmp	r3, #8
 800292a:	d00d      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x40>
 800292c:	2b08      	cmp	r3, #8
 800292e:	f200 80a1 	bhi.w	8002a74 <HAL_RCC_GetSysClockFreq+0x16c>
 8002932:	2b00      	cmp	r3, #0
 8002934:	d002      	beq.n	800293c <HAL_RCC_GetSysClockFreq+0x34>
 8002936:	2b04      	cmp	r3, #4
 8002938:	d003      	beq.n	8002942 <HAL_RCC_GetSysClockFreq+0x3a>
 800293a:	e09b      	b.n	8002a74 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800293c:	4b53      	ldr	r3, [pc, #332]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x184>)
 800293e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002940:	e09b      	b.n	8002a7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002942:	4b53      	ldr	r3, [pc, #332]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x188>)
 8002944:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002946:	e098      	b.n	8002a7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002948:	4b4f      	ldr	r3, [pc, #316]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x180>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002950:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002952:	4b4d      	ldr	r3, [pc, #308]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d028      	beq.n	80029b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800295e:	4b4a      	ldr	r3, [pc, #296]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	099b      	lsrs	r3, r3, #6
 8002964:	2200      	movs	r2, #0
 8002966:	623b      	str	r3, [r7, #32]
 8002968:	627a      	str	r2, [r7, #36]	; 0x24
 800296a:	6a3b      	ldr	r3, [r7, #32]
 800296c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002970:	2100      	movs	r1, #0
 8002972:	4b47      	ldr	r3, [pc, #284]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x188>)
 8002974:	fb03 f201 	mul.w	r2, r3, r1
 8002978:	2300      	movs	r3, #0
 800297a:	fb00 f303 	mul.w	r3, r0, r3
 800297e:	4413      	add	r3, r2
 8002980:	4a43      	ldr	r2, [pc, #268]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x188>)
 8002982:	fba0 1202 	umull	r1, r2, r0, r2
 8002986:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002988:	460a      	mov	r2, r1
 800298a:	62ba      	str	r2, [r7, #40]	; 0x28
 800298c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800298e:	4413      	add	r3, r2
 8002990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002994:	2200      	movs	r2, #0
 8002996:	61bb      	str	r3, [r7, #24]
 8002998:	61fa      	str	r2, [r7, #28]
 800299a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800299e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029a2:	f7fd fe61 	bl	8000668 <__aeabi_uldivmod>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4613      	mov	r3, r2
 80029ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029ae:	e053      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029b0:	4b35      	ldr	r3, [pc, #212]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x180>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	099b      	lsrs	r3, r3, #6
 80029b6:	2200      	movs	r2, #0
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	617a      	str	r2, [r7, #20]
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029c2:	f04f 0b00 	mov.w	fp, #0
 80029c6:	4652      	mov	r2, sl
 80029c8:	465b      	mov	r3, fp
 80029ca:	f04f 0000 	mov.w	r0, #0
 80029ce:	f04f 0100 	mov.w	r1, #0
 80029d2:	0159      	lsls	r1, r3, #5
 80029d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029d8:	0150      	lsls	r0, r2, #5
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	ebb2 080a 	subs.w	r8, r2, sl
 80029e2:	eb63 090b 	sbc.w	r9, r3, fp
 80029e6:	f04f 0200 	mov.w	r2, #0
 80029ea:	f04f 0300 	mov.w	r3, #0
 80029ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80029fa:	ebb2 0408 	subs.w	r4, r2, r8
 80029fe:	eb63 0509 	sbc.w	r5, r3, r9
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	f04f 0300 	mov.w	r3, #0
 8002a0a:	00eb      	lsls	r3, r5, #3
 8002a0c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a10:	00e2      	lsls	r2, r4, #3
 8002a12:	4614      	mov	r4, r2
 8002a14:	461d      	mov	r5, r3
 8002a16:	eb14 030a 	adds.w	r3, r4, sl
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	eb45 030b 	adc.w	r3, r5, fp
 8002a20:	607b      	str	r3, [r7, #4]
 8002a22:	f04f 0200 	mov.w	r2, #0
 8002a26:	f04f 0300 	mov.w	r3, #0
 8002a2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a2e:	4629      	mov	r1, r5
 8002a30:	028b      	lsls	r3, r1, #10
 8002a32:	4621      	mov	r1, r4
 8002a34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a38:	4621      	mov	r1, r4
 8002a3a:	028a      	lsls	r2, r1, #10
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	4619      	mov	r1, r3
 8002a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a42:	2200      	movs	r2, #0
 8002a44:	60bb      	str	r3, [r7, #8]
 8002a46:	60fa      	str	r2, [r7, #12]
 8002a48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a4c:	f7fd fe0c 	bl	8000668 <__aeabi_uldivmod>
 8002a50:	4602      	mov	r2, r0
 8002a52:	460b      	mov	r3, r1
 8002a54:	4613      	mov	r3, r2
 8002a56:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a58:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	0c1b      	lsrs	r3, r3, #16
 8002a5e:	f003 0303 	and.w	r3, r3, #3
 8002a62:	3301      	adds	r3, #1
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002a68:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a70:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a72:	e002      	b.n	8002a7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x184>)
 8002a76:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3740      	adds	r7, #64	; 0x40
 8002a80:	46bd      	mov	sp, r7
 8002a82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a86:	bf00      	nop
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	00f42400 	.word	0x00f42400
 8002a90:	017d7840 	.word	0x017d7840

08002a94 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20000000 	.word	0x20000000

08002aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ab0:	f7ff fff0 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	4b05      	ldr	r3, [pc, #20]	; (8002acc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	0a9b      	lsrs	r3, r3, #10
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	4903      	ldr	r1, [pc, #12]	; (8002ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ac2:	5ccb      	ldrb	r3, [r1, r3]
 8002ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	080093e8 	.word	0x080093e8

08002ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ad8:	f7ff ffdc 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002adc:	4602      	mov	r2, r0
 8002ade:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	0b5b      	lsrs	r3, r3, #13
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	4903      	ldr	r1, [pc, #12]	; (8002af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aea:	5ccb      	ldrb	r3, [r1, r3]
 8002aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40023800 	.word	0x40023800
 8002af8:	080093e8 	.word	0x080093e8

08002afc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d012      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b24:	4b69      	ldr	r3, [pc, #420]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	4a68      	ldr	r2, [pc, #416]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b2e:	6093      	str	r3, [r2, #8]
 8002b30:	4b66      	ldr	r3, [pc, #408]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b38:	4964      	ldr	r1, [pc, #400]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b46:	2301      	movs	r3, #1
 8002b48:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d017      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b56:	4b5d      	ldr	r3, [pc, #372]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b64:	4959      	ldr	r1, [pc, #356]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b74:	d101      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b76:	2301      	movs	r3, #1
 8002b78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b82:	2301      	movs	r3, #1
 8002b84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d017      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b92:	4b4e      	ldr	r3, [pc, #312]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	494a      	ldr	r1, [pc, #296]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bb0:	d101      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0320 	and.w	r3, r3, #32
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f000 808b 	beq.w	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002be0:	4b3a      	ldr	r3, [pc, #232]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	4a39      	ldr	r2, [pc, #228]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bea:	6413      	str	r3, [r2, #64]	; 0x40
 8002bec:	4b37      	ldr	r3, [pc, #220]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002bf8:	4b35      	ldr	r3, [pc, #212]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a34      	ldr	r2, [pc, #208]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c04:	f7fe febe 	bl	8001984 <HAL_GetTick>
 8002c08:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0c:	f7fe feba 	bl	8001984 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	; 0x64
 8002c18:	d901      	bls.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e38f      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c1e:	4b2c      	ldr	r3, [pc, #176]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c2a:	4b28      	ldr	r3, [pc, #160]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c32:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d035      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d02e      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c48:	4b20      	ldr	r3, [pc, #128]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c50:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c52:	4b1e      	ldr	r3, [pc, #120]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c56:	4a1d      	ldr	r2, [pc, #116]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c5c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c62:	4a1a      	ldr	r2, [pc, #104]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c6a:	4a18      	ldr	r2, [pc, #96]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c70:	4b16      	ldr	r3, [pc, #88]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d114      	bne.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7c:	f7fe fe82 	bl	8001984 <HAL_GetTick>
 8002c80:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c82:	e00a      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c84:	f7fe fe7e 	bl	8001984 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e351      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d0ee      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cb2:	d111      	bne.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cc0:	4b04      	ldr	r3, [pc, #16]	; (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cc2:	400b      	ands	r3, r1
 8002cc4:	4901      	ldr	r1, [pc, #4]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	608b      	str	r3, [r1, #8]
 8002cca:	e00b      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	0ffffcff 	.word	0x0ffffcff
 8002cd8:	4bac      	ldr	r3, [pc, #688]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	4aab      	ldr	r2, [pc, #684]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cde:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002ce2:	6093      	str	r3, [r2, #8]
 8002ce4:	4ba9      	ldr	r3, [pc, #676]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ce6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf0:	49a6      	ldr	r1, [pc, #664]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d010      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d02:	4ba2      	ldr	r3, [pc, #648]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d08:	4aa0      	ldr	r2, [pc, #640]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d0e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002d12:	4b9e      	ldr	r3, [pc, #632]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d14:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1c:	499b      	ldr	r1, [pc, #620]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00a      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d30:	4b96      	ldr	r3, [pc, #600]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d3e:	4993      	ldr	r1, [pc, #588]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00a      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d52:	4b8e      	ldr	r3, [pc, #568]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d60:	498a      	ldr	r1, [pc, #552]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00a      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d74:	4b85      	ldr	r3, [pc, #532]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d82:	4982      	ldr	r1, [pc, #520]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d96:	4b7d      	ldr	r3, [pc, #500]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d9c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da4:	4979      	ldr	r1, [pc, #484]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00a      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002db8:	4b74      	ldr	r3, [pc, #464]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbe:	f023 0203 	bic.w	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	4971      	ldr	r1, [pc, #452]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00a      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dda:	4b6c      	ldr	r3, [pc, #432]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de0:	f023 020c 	bic.w	r2, r3, #12
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002de8:	4968      	ldr	r1, [pc, #416]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00a      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dfc:	4b63      	ldr	r3, [pc, #396]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e02:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e0a:	4960      	ldr	r1, [pc, #384]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e1e:	4b5b      	ldr	r3, [pc, #364]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e24:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e2c:	4957      	ldr	r1, [pc, #348]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e40:	4b52      	ldr	r3, [pc, #328]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4e:	494f      	ldr	r1, [pc, #316]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00a      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e62:	4b4a      	ldr	r3, [pc, #296]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e68:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e70:	4946      	ldr	r1, [pc, #280]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e84:	4b41      	ldr	r3, [pc, #260]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e8a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e92:	493e      	ldr	r1, [pc, #248]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002ea6:	4b39      	ldr	r3, [pc, #228]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eb4:	4935      	ldr	r1, [pc, #212]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ec8:	4b30      	ldr	r3, [pc, #192]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ed6:	492d      	ldr	r1, [pc, #180]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d011      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002eea:	4b28      	ldr	r3, [pc, #160]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ef8:	4924      	ldr	r1, [pc, #144]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f08:	d101      	bne.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00a      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f30:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f38:	4914      	ldr	r1, [pc, #80]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00b      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f4c:	4b0f      	ldr	r3, [pc, #60]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f52:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f5c:	490b      	ldr	r1, [pc, #44]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00f      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002f70:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f76:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f80:	4902      	ldr	r1, [pc, #8]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f88:	e002      	b.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002f8a:	bf00      	nop
 8002f8c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00b      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f9c:	4b8a      	ldr	r3, [pc, #552]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fa2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fac:	4986      	ldr	r1, [pc, #536]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00b      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002fc0:	4b81      	ldr	r3, [pc, #516]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fc6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fd0:	497d      	ldr	r1, [pc, #500]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d006      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f000 80d6 	beq.w	8003198 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002fec:	4b76      	ldr	r3, [pc, #472]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a75      	ldr	r2, [pc, #468]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ff2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff8:	f7fe fcc4 	bl	8001984 <HAL_GetTick>
 8002ffc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003000:	f7fe fcc0 	bl	8001984 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b64      	cmp	r3, #100	; 0x64
 800300c:	d901      	bls.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e195      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003012:	4b6d      	ldr	r3, [pc, #436]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d021      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800302e:	2b00      	cmp	r3, #0
 8003030:	d11d      	bne.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003032:	4b65      	ldr	r3, [pc, #404]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003034:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003038:	0c1b      	lsrs	r3, r3, #16
 800303a:	f003 0303 	and.w	r3, r3, #3
 800303e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003040:	4b61      	ldr	r3, [pc, #388]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003042:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003046:	0e1b      	lsrs	r3, r3, #24
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	019a      	lsls	r2, r3, #6
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	041b      	lsls	r3, r3, #16
 8003058:	431a      	orrs	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	061b      	lsls	r3, r3, #24
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	071b      	lsls	r3, r3, #28
 8003066:	4958      	ldr	r1, [pc, #352]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d004      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800308c:	2b00      	cmp	r3, #0
 800308e:	d02e      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003098:	d129      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800309a:	4b4b      	ldr	r3, [pc, #300]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800309c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030a0:	0c1b      	lsrs	r3, r3, #16
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030a8:	4b47      	ldr	r3, [pc, #284]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030ae:	0f1b      	lsrs	r3, r3, #28
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	019a      	lsls	r2, r3, #6
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	041b      	lsls	r3, r3, #16
 80030c0:	431a      	orrs	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	061b      	lsls	r3, r3, #24
 80030c8:	431a      	orrs	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	071b      	lsls	r3, r3, #28
 80030ce:	493e      	ldr	r1, [pc, #248]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80030d6:	4b3c      	ldr	r3, [pc, #240]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030dc:	f023 021f 	bic.w	r2, r3, #31
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	3b01      	subs	r3, #1
 80030e6:	4938      	ldr	r1, [pc, #224]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d01d      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030fa:	4b33      	ldr	r3, [pc, #204]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003100:	0e1b      	lsrs	r3, r3, #24
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003108:	4b2f      	ldr	r3, [pc, #188]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800310a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800310e:	0f1b      	lsrs	r3, r3, #28
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	019a      	lsls	r2, r3, #6
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	041b      	lsls	r3, r3, #16
 8003122:	431a      	orrs	r2, r3
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	061b      	lsls	r3, r3, #24
 8003128:	431a      	orrs	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	071b      	lsls	r3, r3, #28
 800312e:	4926      	ldr	r1, [pc, #152]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d011      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	019a      	lsls	r2, r3, #6
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	041b      	lsls	r3, r3, #16
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	061b      	lsls	r3, r3, #24
 8003156:	431a      	orrs	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	071b      	lsls	r3, r3, #28
 800315e:	491a      	ldr	r1, [pc, #104]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003166:	4b18      	ldr	r3, [pc, #96]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a17      	ldr	r2, [pc, #92]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800316c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003172:	f7fe fc07 	bl	8001984 <HAL_GetTick>
 8003176:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003178:	e008      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800317a:	f7fe fc03 	bl	8001984 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b64      	cmp	r3, #100	; 0x64
 8003186:	d901      	bls.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e0d8      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800318c:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0f0      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	2b01      	cmp	r3, #1
 800319c:	f040 80ce 	bne.w	800333c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80031a0:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a08      	ldr	r2, [pc, #32]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ac:	f7fe fbea 	bl	8001984 <HAL_GetTick>
 80031b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031b2:	e00b      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031b4:	f7fe fbe6 	bl	8001984 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b64      	cmp	r3, #100	; 0x64
 80031c0:	d904      	bls.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e0bb      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80031c6:	bf00      	nop
 80031c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031cc:	4b5e      	ldr	r3, [pc, #376]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031d8:	d0ec      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d009      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d02e      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d12a      	bne.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003202:	4b51      	ldr	r3, [pc, #324]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003208:	0c1b      	lsrs	r3, r3, #16
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003210:	4b4d      	ldr	r3, [pc, #308]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	0f1b      	lsrs	r3, r3, #28
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	019a      	lsls	r2, r3, #6
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	041b      	lsls	r3, r3, #16
 8003228:	431a      	orrs	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	061b      	lsls	r3, r3, #24
 8003230:	431a      	orrs	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	071b      	lsls	r3, r3, #28
 8003236:	4944      	ldr	r1, [pc, #272]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800323e:	4b42      	ldr	r3, [pc, #264]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003244:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324c:	3b01      	subs	r3, #1
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	493d      	ldr	r1, [pc, #244]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d022      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003268:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800326c:	d11d      	bne.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800326e:	4b36      	ldr	r3, [pc, #216]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003274:	0e1b      	lsrs	r3, r3, #24
 8003276:	f003 030f 	and.w	r3, r3, #15
 800327a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800327c:	4b32      	ldr	r3, [pc, #200]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800327e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003282:	0f1b      	lsrs	r3, r3, #28
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	019a      	lsls	r2, r3, #6
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	041b      	lsls	r3, r3, #16
 8003296:	431a      	orrs	r2, r3
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	061b      	lsls	r3, r3, #24
 800329c:	431a      	orrs	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	071b      	lsls	r3, r3, #28
 80032a2:	4929      	ldr	r1, [pc, #164]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d028      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032b6:	4b24      	ldr	r3, [pc, #144]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032bc:	0e1b      	lsrs	r3, r3, #24
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032c4:	4b20      	ldr	r3, [pc, #128]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ca:	0c1b      	lsrs	r3, r3, #16
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	019a      	lsls	r2, r3, #6
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	041b      	lsls	r3, r3, #16
 80032dc:	431a      	orrs	r2, r3
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	061b      	lsls	r3, r3, #24
 80032e2:	431a      	orrs	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	071b      	lsls	r3, r3, #28
 80032ea:	4917      	ldr	r1, [pc, #92]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032f2:	4b15      	ldr	r3, [pc, #84]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	4911      	ldr	r1, [pc, #68]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003308:	4b0f      	ldr	r3, [pc, #60]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a0e      	ldr	r2, [pc, #56]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800330e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003312:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003314:	f7fe fb36 	bl	8001984 <HAL_GetTick>
 8003318:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800331a:	e008      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800331c:	f7fe fb32 	bl	8001984 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b64      	cmp	r3, #100	; 0x64
 8003328:	d901      	bls.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e007      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003336:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800333a:	d1ef      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800

0800334c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e040      	b.n	80033e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003362:	2b00      	cmp	r3, #0
 8003364:	d106      	bne.n	8003374 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fe f98a 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2224      	movs	r2, #36	; 0x24
 8003378:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0201 	bic.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 fc06 	bl	8003b9c <UART_SetConfig>
 8003390:	4603      	mov	r3, r0
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e022      	b.n	80033e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fe5e 	bl	8004064 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f042 0201 	orr.w	r2, r2, #1
 80033d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fee5 	bl	80041a8 <UART_CheckIdleState>
 80033de:	4603      	mov	r3, r0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	; 0x28
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	4613      	mov	r3, r2
 80033f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d171      	bne.n	80034e4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d002      	beq.n	800340c <HAL_UART_Transmit+0x24>
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e06a      	b.n	80034e6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2221      	movs	r2, #33	; 0x21
 800341c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800341e:	f7fe fab1 	bl	8001984 <HAL_GetTick>
 8003422:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	88fa      	ldrh	r2, [r7, #6]
 8003428:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	88fa      	ldrh	r2, [r7, #6]
 8003430:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800343c:	d108      	bne.n	8003450 <HAL_UART_Transmit+0x68>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d104      	bne.n	8003450 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003446:	2300      	movs	r3, #0
 8003448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	e003      	b.n	8003458 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003454:	2300      	movs	r3, #0
 8003456:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003458:	e02c      	b.n	80034b4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	2200      	movs	r2, #0
 8003462:	2180      	movs	r1, #128	; 0x80
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 feec 	bl	8004242 <UART_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e038      	b.n	80034e6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003488:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	3302      	adds	r3, #2
 800348e:	61bb      	str	r3, [r7, #24]
 8003490:	e007      	b.n	80034a2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	3301      	adds	r3, #1
 80034a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	3b01      	subs	r3, #1
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1cc      	bne.n	800345a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2200      	movs	r2, #0
 80034c8:	2140      	movs	r1, #64	; 0x40
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f000 feb9 	bl	8004242 <UART_WaitOnFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e005      	b.n	80034e6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2220      	movs	r2, #32
 80034de:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80034e0:	2300      	movs	r3, #0
 80034e2:	e000      	b.n	80034e6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80034e4:	2302      	movs	r3, #2
  }
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3720      	adds	r7, #32
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b08a      	sub	sp, #40	; 0x28
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	60f8      	str	r0, [r7, #12]
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	4613      	mov	r3, r2
 80034fa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003502:	2b20      	cmp	r3, #32
 8003504:	d132      	bne.n	800356c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <HAL_UART_Receive_IT+0x24>
 800350c:	88fb      	ldrh	r3, [r7, #6]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e02b      	b.n	800356e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d018      	beq.n	800355c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	e853 3f00 	ldrex	r3, [r3]
 8003536:	613b      	str	r3, [r7, #16]
   return(result);
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800353e:	627b      	str	r3, [r7, #36]	; 0x24
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	461a      	mov	r2, r3
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	623b      	str	r3, [r7, #32]
 800354a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354c:	69f9      	ldr	r1, [r7, #28]
 800354e:	6a3a      	ldr	r2, [r7, #32]
 8003550:	e841 2300 	strex	r3, r2, [r1]
 8003554:	61bb      	str	r3, [r7, #24]
   return(result);
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1e6      	bne.n	800352a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800355c:	88fb      	ldrh	r3, [r7, #6]
 800355e:	461a      	mov	r2, r3
 8003560:	68b9      	ldr	r1, [r7, #8]
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 ff34 	bl	80043d0 <UART_Start_Receive_IT>
 8003568:	4603      	mov	r3, r0
 800356a:	e000      	b.n	800356e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800356c:	2302      	movs	r3, #2
  }
}
 800356e:	4618      	mov	r0, r3
 8003570:	3728      	adds	r7, #40	; 0x28
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
	...

08003578 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b0ba      	sub	sp, #232	; 0xe8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800359e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80035a2:	f640 030f 	movw	r3, #2063	; 0x80f
 80035a6:	4013      	ands	r3, r2
 80035a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80035ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d115      	bne.n	80035e0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80035b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00f      	beq.n	80035e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035c4:	f003 0320 	and.w	r3, r3, #32
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d009      	beq.n	80035e0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 82ac 	beq.w	8003b2e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4798      	blx	r3
      }
      return;
 80035de:	e2a6      	b.n	8003b2e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80035e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f000 8117 	beq.w	8003818 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80035ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d106      	bne.n	8003604 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80035f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80035fa:	4b85      	ldr	r3, [pc, #532]	; (8003810 <HAL_UART_IRQHandler+0x298>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 810a 	beq.w	8003818 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d011      	beq.n	8003634 <HAL_UART_IRQHandler+0xbc>
 8003610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00b      	beq.n	8003634 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2201      	movs	r2, #1
 8003622:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800362a:	f043 0201 	orr.w	r2, r3, #1
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d011      	beq.n	8003664 <HAL_UART_IRQHandler+0xec>
 8003640:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00b      	beq.n	8003664 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2202      	movs	r2, #2
 8003652:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800365a:	f043 0204 	orr.w	r2, r3, #4
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	2b00      	cmp	r3, #0
 800366e:	d011      	beq.n	8003694 <HAL_UART_IRQHandler+0x11c>
 8003670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00b      	beq.n	8003694 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2204      	movs	r2, #4
 8003682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800368a:	f043 0202 	orr.w	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b00      	cmp	r3, #0
 800369e:	d017      	beq.n	80036d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80036a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036a4:	f003 0320 	and.w	r3, r3, #32
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80036ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00b      	beq.n	80036d0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2208      	movs	r2, #8
 80036be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036c6:	f043 0208 	orr.w	r2, r3, #8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80036d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d012      	beq.n	8003702 <HAL_UART_IRQHandler+0x18a>
 80036dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00c      	beq.n	8003702 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f8:	f043 0220 	orr.w	r2, r3, #32
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 8212 	beq.w	8003b32 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800370e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00d      	beq.n	8003736 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800371a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800371e:	f003 0320 	and.w	r3, r3, #32
 8003722:	2b00      	cmp	r3, #0
 8003724:	d007      	beq.n	8003736 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800373c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374a:	2b40      	cmp	r3, #64	; 0x40
 800374c:	d005      	beq.n	800375a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800374e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003752:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003756:	2b00      	cmp	r3, #0
 8003758:	d04f      	beq.n	80037fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 fefe 	bl	800455c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376a:	2b40      	cmp	r3, #64	; 0x40
 800376c:	d141      	bne.n	80037f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	3308      	adds	r3, #8
 8003774:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003778:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800377c:	e853 3f00 	ldrex	r3, [r3]
 8003780:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003784:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003788:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800378c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3308      	adds	r3, #8
 8003796:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800379a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800379e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80037a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80037aa:	e841 2300 	strex	r3, r2, [r1]
 80037ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80037b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1d9      	bne.n	800376e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d013      	beq.n	80037ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037c6:	4a13      	ldr	r2, [pc, #76]	; (8003814 <HAL_UART_IRQHandler+0x29c>)
 80037c8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fe fae2 	bl	8001d98 <HAL_DMA_Abort_IT>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d017      	beq.n	800380a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80037e4:	4610      	mov	r0, r2
 80037e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037e8:	e00f      	b.n	800380a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f9b6 	bl	8003b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f0:	e00b      	b.n	800380a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f9b2 	bl	8003b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f8:	e007      	b.n	800380a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f9ae 	bl	8003b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003808:	e193      	b.n	8003b32 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380a:	bf00      	nop
    return;
 800380c:	e191      	b.n	8003b32 <HAL_UART_IRQHandler+0x5ba>
 800380e:	bf00      	nop
 8003810:	04000120 	.word	0x04000120
 8003814:	08004625 	.word	0x08004625

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800381c:	2b01      	cmp	r3, #1
 800381e:	f040 814c 	bne.w	8003aba <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 8145 	beq.w	8003aba <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003834:	f003 0310 	and.w	r3, r3, #16
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 813e 	beq.w	8003aba <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2210      	movs	r2, #16
 8003844:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003850:	2b40      	cmp	r3, #64	; 0x40
 8003852:	f040 80b6 	bne.w	80039c2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003862:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003866:	2b00      	cmp	r3, #0
 8003868:	f000 8165 	beq.w	8003b36 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003872:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003876:	429a      	cmp	r2, r3
 8003878:	f080 815d 	bcs.w	8003b36 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003882:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800388a:	69db      	ldr	r3, [r3, #28]
 800388c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003890:	f000 8086 	beq.w	80039a0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038a0:	e853 3f00 	ldrex	r3, [r3]
 80038a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80038a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	461a      	mov	r2, r3
 80038ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80038be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80038c2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80038ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80038ce:	e841 2300 	strex	r3, r2, [r1]
 80038d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80038d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1da      	bne.n	8003894 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3308      	adds	r3, #8
 80038e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038e8:	e853 3f00 	ldrex	r3, [r3]
 80038ec:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80038ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038f0:	f023 0301 	bic.w	r3, r3, #1
 80038f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3308      	adds	r3, #8
 80038fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003902:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003906:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003908:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800390a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800390e:	e841 2300 	strex	r3, r2, [r1]
 8003912:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003914:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1e1      	bne.n	80038de <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	3308      	adds	r3, #8
 8003920:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003922:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003924:	e853 3f00 	ldrex	r3, [r3]
 8003928:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800392a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800392c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003930:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	3308      	adds	r3, #8
 800393a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800393e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003940:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003942:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003944:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003946:	e841 2300 	strex	r3, r2, [r1]
 800394a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800394c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1e3      	bne.n	800391a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2220      	movs	r2, #32
 8003956:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003968:	e853 3f00 	ldrex	r3, [r3]
 800396c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800396e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003970:	f023 0310 	bic.w	r3, r3, #16
 8003974:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	461a      	mov	r2, r3
 800397e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003982:	65bb      	str	r3, [r7, #88]	; 0x58
 8003984:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003986:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003988:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800398a:	e841 2300 	strex	r3, r2, [r1]
 800398e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003990:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1e4      	bne.n	8003960 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800399a:	4618      	mov	r0, r3
 800399c:	f7fe f98c 	bl	8001cb8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2202      	movs	r2, #2
 80039a4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	4619      	mov	r1, r3
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 f8d8 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039c0:	e0b9      	b.n	8003b36 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 80ab 	beq.w	8003b3a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80039e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f000 80a6 	beq.w	8003b3a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f6:	e853 3f00 	ldrex	r3, [r3]
 80039fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80039fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a02:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a10:	647b      	str	r3, [r7, #68]	; 0x44
 8003a12:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a14:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003a16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003a18:	e841 2300 	strex	r3, r2, [r1]
 8003a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e4      	bne.n	80039ee <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	3308      	adds	r3, #8
 8003a2a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	e853 3f00 	ldrex	r3, [r3]
 8003a32:	623b      	str	r3, [r7, #32]
   return(result);
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	f023 0301 	bic.w	r3, r3, #1
 8003a3a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3308      	adds	r3, #8
 8003a44:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a48:	633a      	str	r2, [r7, #48]	; 0x30
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a50:	e841 2300 	strex	r3, r2, [r1]
 8003a54:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1e3      	bne.n	8003a24 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	e853 3f00 	ldrex	r3, [r3]
 8003a7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f023 0310 	bic.w	r3, r3, #16
 8003a84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a92:	61fb      	str	r3, [r7, #28]
 8003a94:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a96:	69b9      	ldr	r1, [r7, #24]
 8003a98:	69fa      	ldr	r2, [r7, #28]
 8003a9a:	e841 2300 	strex	r3, r2, [r1]
 8003a9e:	617b      	str	r3, [r7, #20]
   return(result);
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1e4      	bne.n	8003a70 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003aac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f85c 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ab8:	e03f      	b.n	8003b3a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003abe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00e      	beq.n	8003ae4 <HAL_UART_IRQHandler+0x56c>
 8003ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d008      	beq.n	8003ae4 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ada:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 f853 	bl	8003b88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ae2:	e02d      	b.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00e      	beq.n	8003b0e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d01c      	beq.n	8003b3e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
    }
    return;
 8003b0c:	e017      	b.n	8003b3e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d012      	beq.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
 8003b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00c      	beq.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 fd92 	bl	8004650 <UART_EndTransmit_IT>
    return;
 8003b2c:	e008      	b.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003b2e:	bf00      	nop
 8003b30:	e006      	b.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
    return;
 8003b32:	bf00      	nop
 8003b34:	e004      	b.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003b36:	bf00      	nop
 8003b38:	e002      	b.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003b3a:	bf00      	nop
 8003b3c:	e000      	b.n	8003b40 <HAL_UART_IRQHandler+0x5c8>
    return;
 8003b3e:	bf00      	nop
  }

}
 8003b40:	37e8      	adds	r7, #232	; 0xe8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop

08003b48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4ba6      	ldr	r3, [pc, #664]	; (8003e60 <UART_SetConfig+0x2c4>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6812      	ldr	r2, [r2, #0]
 8003bce:	6979      	ldr	r1, [r7, #20]
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68da      	ldr	r2, [r3, #12]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a1b      	ldr	r3, [r3, #32]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a94      	ldr	r2, [pc, #592]	; (8003e64 <UART_SetConfig+0x2c8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d120      	bne.n	8003c5a <UART_SetConfig+0xbe>
 8003c18:	4b93      	ldr	r3, [pc, #588]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b03      	cmp	r3, #3
 8003c24:	d816      	bhi.n	8003c54 <UART_SetConfig+0xb8>
 8003c26:	a201      	add	r2, pc, #4	; (adr r2, 8003c2c <UART_SetConfig+0x90>)
 8003c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2c:	08003c3d 	.word	0x08003c3d
 8003c30:	08003c49 	.word	0x08003c49
 8003c34:	08003c43 	.word	0x08003c43
 8003c38:	08003c4f 	.word	0x08003c4f
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	77fb      	strb	r3, [r7, #31]
 8003c40:	e150      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003c42:	2302      	movs	r3, #2
 8003c44:	77fb      	strb	r3, [r7, #31]
 8003c46:	e14d      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003c48:	2304      	movs	r3, #4
 8003c4a:	77fb      	strb	r3, [r7, #31]
 8003c4c:	e14a      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003c4e:	2308      	movs	r3, #8
 8003c50:	77fb      	strb	r3, [r7, #31]
 8003c52:	e147      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003c54:	2310      	movs	r3, #16
 8003c56:	77fb      	strb	r3, [r7, #31]
 8003c58:	e144      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a83      	ldr	r2, [pc, #524]	; (8003e6c <UART_SetConfig+0x2d0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d132      	bne.n	8003cca <UART_SetConfig+0x12e>
 8003c64:	4b80      	ldr	r3, [pc, #512]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b0c      	cmp	r3, #12
 8003c70:	d828      	bhi.n	8003cc4 <UART_SetConfig+0x128>
 8003c72:	a201      	add	r2, pc, #4	; (adr r2, 8003c78 <UART_SetConfig+0xdc>)
 8003c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c78:	08003cad 	.word	0x08003cad
 8003c7c:	08003cc5 	.word	0x08003cc5
 8003c80:	08003cc5 	.word	0x08003cc5
 8003c84:	08003cc5 	.word	0x08003cc5
 8003c88:	08003cb9 	.word	0x08003cb9
 8003c8c:	08003cc5 	.word	0x08003cc5
 8003c90:	08003cc5 	.word	0x08003cc5
 8003c94:	08003cc5 	.word	0x08003cc5
 8003c98:	08003cb3 	.word	0x08003cb3
 8003c9c:	08003cc5 	.word	0x08003cc5
 8003ca0:	08003cc5 	.word	0x08003cc5
 8003ca4:	08003cc5 	.word	0x08003cc5
 8003ca8:	08003cbf 	.word	0x08003cbf
 8003cac:	2300      	movs	r3, #0
 8003cae:	77fb      	strb	r3, [r7, #31]
 8003cb0:	e118      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	77fb      	strb	r3, [r7, #31]
 8003cb6:	e115      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003cb8:	2304      	movs	r3, #4
 8003cba:	77fb      	strb	r3, [r7, #31]
 8003cbc:	e112      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003cbe:	2308      	movs	r3, #8
 8003cc0:	77fb      	strb	r3, [r7, #31]
 8003cc2:	e10f      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003cc4:	2310      	movs	r3, #16
 8003cc6:	77fb      	strb	r3, [r7, #31]
 8003cc8:	e10c      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a68      	ldr	r2, [pc, #416]	; (8003e70 <UART_SetConfig+0x2d4>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d120      	bne.n	8003d16 <UART_SetConfig+0x17a>
 8003cd4:	4b64      	ldr	r3, [pc, #400]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cda:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003cde:	2b30      	cmp	r3, #48	; 0x30
 8003ce0:	d013      	beq.n	8003d0a <UART_SetConfig+0x16e>
 8003ce2:	2b30      	cmp	r3, #48	; 0x30
 8003ce4:	d814      	bhi.n	8003d10 <UART_SetConfig+0x174>
 8003ce6:	2b20      	cmp	r3, #32
 8003ce8:	d009      	beq.n	8003cfe <UART_SetConfig+0x162>
 8003cea:	2b20      	cmp	r3, #32
 8003cec:	d810      	bhi.n	8003d10 <UART_SetConfig+0x174>
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <UART_SetConfig+0x15c>
 8003cf2:	2b10      	cmp	r3, #16
 8003cf4:	d006      	beq.n	8003d04 <UART_SetConfig+0x168>
 8003cf6:	e00b      	b.n	8003d10 <UART_SetConfig+0x174>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	77fb      	strb	r3, [r7, #31]
 8003cfc:	e0f2      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003cfe:	2302      	movs	r3, #2
 8003d00:	77fb      	strb	r3, [r7, #31]
 8003d02:	e0ef      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d04:	2304      	movs	r3, #4
 8003d06:	77fb      	strb	r3, [r7, #31]
 8003d08:	e0ec      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d0a:	2308      	movs	r3, #8
 8003d0c:	77fb      	strb	r3, [r7, #31]
 8003d0e:	e0e9      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d10:	2310      	movs	r3, #16
 8003d12:	77fb      	strb	r3, [r7, #31]
 8003d14:	e0e6      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a56      	ldr	r2, [pc, #344]	; (8003e74 <UART_SetConfig+0x2d8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d120      	bne.n	8003d62 <UART_SetConfig+0x1c6>
 8003d20:	4b51      	ldr	r3, [pc, #324]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d26:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003d2a:	2bc0      	cmp	r3, #192	; 0xc0
 8003d2c:	d013      	beq.n	8003d56 <UART_SetConfig+0x1ba>
 8003d2e:	2bc0      	cmp	r3, #192	; 0xc0
 8003d30:	d814      	bhi.n	8003d5c <UART_SetConfig+0x1c0>
 8003d32:	2b80      	cmp	r3, #128	; 0x80
 8003d34:	d009      	beq.n	8003d4a <UART_SetConfig+0x1ae>
 8003d36:	2b80      	cmp	r3, #128	; 0x80
 8003d38:	d810      	bhi.n	8003d5c <UART_SetConfig+0x1c0>
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <UART_SetConfig+0x1a8>
 8003d3e:	2b40      	cmp	r3, #64	; 0x40
 8003d40:	d006      	beq.n	8003d50 <UART_SetConfig+0x1b4>
 8003d42:	e00b      	b.n	8003d5c <UART_SetConfig+0x1c0>
 8003d44:	2300      	movs	r3, #0
 8003d46:	77fb      	strb	r3, [r7, #31]
 8003d48:	e0cc      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	77fb      	strb	r3, [r7, #31]
 8003d4e:	e0c9      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d50:	2304      	movs	r3, #4
 8003d52:	77fb      	strb	r3, [r7, #31]
 8003d54:	e0c6      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d56:	2308      	movs	r3, #8
 8003d58:	77fb      	strb	r3, [r7, #31]
 8003d5a:	e0c3      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d5c:	2310      	movs	r3, #16
 8003d5e:	77fb      	strb	r3, [r7, #31]
 8003d60:	e0c0      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a44      	ldr	r2, [pc, #272]	; (8003e78 <UART_SetConfig+0x2dc>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d125      	bne.n	8003db8 <UART_SetConfig+0x21c>
 8003d6c:	4b3e      	ldr	r3, [pc, #248]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d7a:	d017      	beq.n	8003dac <UART_SetConfig+0x210>
 8003d7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d80:	d817      	bhi.n	8003db2 <UART_SetConfig+0x216>
 8003d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d86:	d00b      	beq.n	8003da0 <UART_SetConfig+0x204>
 8003d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d8c:	d811      	bhi.n	8003db2 <UART_SetConfig+0x216>
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <UART_SetConfig+0x1fe>
 8003d92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d96:	d006      	beq.n	8003da6 <UART_SetConfig+0x20a>
 8003d98:	e00b      	b.n	8003db2 <UART_SetConfig+0x216>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	77fb      	strb	r3, [r7, #31]
 8003d9e:	e0a1      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003da0:	2302      	movs	r3, #2
 8003da2:	77fb      	strb	r3, [r7, #31]
 8003da4:	e09e      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003da6:	2304      	movs	r3, #4
 8003da8:	77fb      	strb	r3, [r7, #31]
 8003daa:	e09b      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003dac:	2308      	movs	r3, #8
 8003dae:	77fb      	strb	r3, [r7, #31]
 8003db0:	e098      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003db2:	2310      	movs	r3, #16
 8003db4:	77fb      	strb	r3, [r7, #31]
 8003db6:	e095      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a2f      	ldr	r2, [pc, #188]	; (8003e7c <UART_SetConfig+0x2e0>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d125      	bne.n	8003e0e <UART_SetConfig+0x272>
 8003dc2:	4b29      	ldr	r3, [pc, #164]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dc8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003dcc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003dd0:	d017      	beq.n	8003e02 <UART_SetConfig+0x266>
 8003dd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003dd6:	d817      	bhi.n	8003e08 <UART_SetConfig+0x26c>
 8003dd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ddc:	d00b      	beq.n	8003df6 <UART_SetConfig+0x25a>
 8003dde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003de2:	d811      	bhi.n	8003e08 <UART_SetConfig+0x26c>
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d003      	beq.n	8003df0 <UART_SetConfig+0x254>
 8003de8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dec:	d006      	beq.n	8003dfc <UART_SetConfig+0x260>
 8003dee:	e00b      	b.n	8003e08 <UART_SetConfig+0x26c>
 8003df0:	2301      	movs	r3, #1
 8003df2:	77fb      	strb	r3, [r7, #31]
 8003df4:	e076      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003df6:	2302      	movs	r3, #2
 8003df8:	77fb      	strb	r3, [r7, #31]
 8003dfa:	e073      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003dfc:	2304      	movs	r3, #4
 8003dfe:	77fb      	strb	r3, [r7, #31]
 8003e00:	e070      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e02:	2308      	movs	r3, #8
 8003e04:	77fb      	strb	r3, [r7, #31]
 8003e06:	e06d      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e08:	2310      	movs	r3, #16
 8003e0a:	77fb      	strb	r3, [r7, #31]
 8003e0c:	e06a      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a1b      	ldr	r2, [pc, #108]	; (8003e80 <UART_SetConfig+0x2e4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d138      	bne.n	8003e8a <UART_SetConfig+0x2ee>
 8003e18:	4b13      	ldr	r3, [pc, #76]	; (8003e68 <UART_SetConfig+0x2cc>)
 8003e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003e22:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003e26:	d017      	beq.n	8003e58 <UART_SetConfig+0x2bc>
 8003e28:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003e2c:	d82a      	bhi.n	8003e84 <UART_SetConfig+0x2e8>
 8003e2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e32:	d00b      	beq.n	8003e4c <UART_SetConfig+0x2b0>
 8003e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e38:	d824      	bhi.n	8003e84 <UART_SetConfig+0x2e8>
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <UART_SetConfig+0x2aa>
 8003e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e42:	d006      	beq.n	8003e52 <UART_SetConfig+0x2b6>
 8003e44:	e01e      	b.n	8003e84 <UART_SetConfig+0x2e8>
 8003e46:	2300      	movs	r3, #0
 8003e48:	77fb      	strb	r3, [r7, #31]
 8003e4a:	e04b      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	77fb      	strb	r3, [r7, #31]
 8003e50:	e048      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e52:	2304      	movs	r3, #4
 8003e54:	77fb      	strb	r3, [r7, #31]
 8003e56:	e045      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e58:	2308      	movs	r3, #8
 8003e5a:	77fb      	strb	r3, [r7, #31]
 8003e5c:	e042      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e5e:	bf00      	nop
 8003e60:	efff69f3 	.word	0xefff69f3
 8003e64:	40011000 	.word	0x40011000
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	40004400 	.word	0x40004400
 8003e70:	40004800 	.word	0x40004800
 8003e74:	40004c00 	.word	0x40004c00
 8003e78:	40005000 	.word	0x40005000
 8003e7c:	40011400 	.word	0x40011400
 8003e80:	40007800 	.word	0x40007800
 8003e84:	2310      	movs	r3, #16
 8003e86:	77fb      	strb	r3, [r7, #31]
 8003e88:	e02c      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a72      	ldr	r2, [pc, #456]	; (8004058 <UART_SetConfig+0x4bc>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d125      	bne.n	8003ee0 <UART_SetConfig+0x344>
 8003e94:	4b71      	ldr	r3, [pc, #452]	; (800405c <UART_SetConfig+0x4c0>)
 8003e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e9e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ea2:	d017      	beq.n	8003ed4 <UART_SetConfig+0x338>
 8003ea4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ea8:	d817      	bhi.n	8003eda <UART_SetConfig+0x33e>
 8003eaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eae:	d00b      	beq.n	8003ec8 <UART_SetConfig+0x32c>
 8003eb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb4:	d811      	bhi.n	8003eda <UART_SetConfig+0x33e>
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <UART_SetConfig+0x326>
 8003eba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ebe:	d006      	beq.n	8003ece <UART_SetConfig+0x332>
 8003ec0:	e00b      	b.n	8003eda <UART_SetConfig+0x33e>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	77fb      	strb	r3, [r7, #31]
 8003ec6:	e00d      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003ec8:	2302      	movs	r3, #2
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e00a      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003ece:	2304      	movs	r3, #4
 8003ed0:	77fb      	strb	r3, [r7, #31]
 8003ed2:	e007      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003ed4:	2308      	movs	r3, #8
 8003ed6:	77fb      	strb	r3, [r7, #31]
 8003ed8:	e004      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003eda:	2310      	movs	r3, #16
 8003edc:	77fb      	strb	r3, [r7, #31]
 8003ede:	e001      	b.n	8003ee4 <UART_SetConfig+0x348>
 8003ee0:	2310      	movs	r3, #16
 8003ee2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eec:	d15b      	bne.n	8003fa6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003eee:	7ffb      	ldrb	r3, [r7, #31]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d828      	bhi.n	8003f46 <UART_SetConfig+0x3aa>
 8003ef4:	a201      	add	r2, pc, #4	; (adr r2, 8003efc <UART_SetConfig+0x360>)
 8003ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efa:	bf00      	nop
 8003efc:	08003f21 	.word	0x08003f21
 8003f00:	08003f29 	.word	0x08003f29
 8003f04:	08003f31 	.word	0x08003f31
 8003f08:	08003f47 	.word	0x08003f47
 8003f0c:	08003f37 	.word	0x08003f37
 8003f10:	08003f47 	.word	0x08003f47
 8003f14:	08003f47 	.word	0x08003f47
 8003f18:	08003f47 	.word	0x08003f47
 8003f1c:	08003f3f 	.word	0x08003f3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f20:	f7fe fdc4 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8003f24:	61b8      	str	r0, [r7, #24]
        break;
 8003f26:	e013      	b.n	8003f50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f28:	f7fe fdd4 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8003f2c:	61b8      	str	r0, [r7, #24]
        break;
 8003f2e:	e00f      	b.n	8003f50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f30:	4b4b      	ldr	r3, [pc, #300]	; (8004060 <UART_SetConfig+0x4c4>)
 8003f32:	61bb      	str	r3, [r7, #24]
        break;
 8003f34:	e00c      	b.n	8003f50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f36:	f7fe fce7 	bl	8002908 <HAL_RCC_GetSysClockFreq>
 8003f3a:	61b8      	str	r0, [r7, #24]
        break;
 8003f3c:	e008      	b.n	8003f50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f42:	61bb      	str	r3, [r7, #24]
        break;
 8003f44:	e004      	b.n	8003f50 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	77bb      	strb	r3, [r7, #30]
        break;
 8003f4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d074      	beq.n	8004040 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	005a      	lsls	r2, r3, #1
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	085b      	lsrs	r3, r3, #1
 8003f60:	441a      	add	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	2b0f      	cmp	r3, #15
 8003f70:	d916      	bls.n	8003fa0 <UART_SetConfig+0x404>
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f78:	d212      	bcs.n	8003fa0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	f023 030f 	bic.w	r3, r3, #15
 8003f82:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	085b      	lsrs	r3, r3, #1
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	89fb      	ldrh	r3, [r7, #14]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	89fa      	ldrh	r2, [r7, #14]
 8003f9c:	60da      	str	r2, [r3, #12]
 8003f9e:	e04f      	b.n	8004040 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	77bb      	strb	r3, [r7, #30]
 8003fa4:	e04c      	b.n	8004040 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fa6:	7ffb      	ldrb	r3, [r7, #31]
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d828      	bhi.n	8003ffe <UART_SetConfig+0x462>
 8003fac:	a201      	add	r2, pc, #4	; (adr r2, 8003fb4 <UART_SetConfig+0x418>)
 8003fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb2:	bf00      	nop
 8003fb4:	08003fd9 	.word	0x08003fd9
 8003fb8:	08003fe1 	.word	0x08003fe1
 8003fbc:	08003fe9 	.word	0x08003fe9
 8003fc0:	08003fff 	.word	0x08003fff
 8003fc4:	08003fef 	.word	0x08003fef
 8003fc8:	08003fff 	.word	0x08003fff
 8003fcc:	08003fff 	.word	0x08003fff
 8003fd0:	08003fff 	.word	0x08003fff
 8003fd4:	08003ff7 	.word	0x08003ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd8:	f7fe fd68 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8003fdc:	61b8      	str	r0, [r7, #24]
        break;
 8003fde:	e013      	b.n	8004008 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fe0:	f7fe fd78 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8003fe4:	61b8      	str	r0, [r7, #24]
        break;
 8003fe6:	e00f      	b.n	8004008 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fe8:	4b1d      	ldr	r3, [pc, #116]	; (8004060 <UART_SetConfig+0x4c4>)
 8003fea:	61bb      	str	r3, [r7, #24]
        break;
 8003fec:	e00c      	b.n	8004008 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fee:	f7fe fc8b 	bl	8002908 <HAL_RCC_GetSysClockFreq>
 8003ff2:	61b8      	str	r0, [r7, #24]
        break;
 8003ff4:	e008      	b.n	8004008 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ffa:	61bb      	str	r3, [r7, #24]
        break;
 8003ffc:	e004      	b.n	8004008 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	77bb      	strb	r3, [r7, #30]
        break;
 8004006:	bf00      	nop
    }

    if (pclk != 0U)
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d018      	beq.n	8004040 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	085a      	lsrs	r2, r3, #1
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	441a      	add	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004020:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	2b0f      	cmp	r3, #15
 8004026:	d909      	bls.n	800403c <UART_SetConfig+0x4a0>
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800402e:	d205      	bcs.n	800403c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	b29a      	uxth	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	e001      	b.n	8004040 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800404c:	7fbb      	ldrb	r3, [r7, #30]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40007c00 	.word	0x40007c00
 800405c:	40023800 	.word	0x40023800
 8004060:	00f42400 	.word	0x00f42400

08004064 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00a      	beq.n	80040b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00a      	beq.n	80040d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00a      	beq.n	80040f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	f003 0310 	and.w	r3, r3, #16
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00a      	beq.n	8004116 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	f003 0320 	and.w	r3, r3, #32
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	430a      	orrs	r2, r1
 8004136:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004140:	2b00      	cmp	r3, #0
 8004142:	d01a      	beq.n	800417a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	430a      	orrs	r2, r1
 8004158:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004162:	d10a      	bne.n	800417a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	605a      	str	r2, [r3, #4]
  }
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af02      	add	r7, sp, #8
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041b8:	f7fd fbe4 	bl	8001984 <HAL_GetTick>
 80041bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d10e      	bne.n	80041ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f831 	bl	8004242 <UART_WaitOnFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e027      	b.n	800423a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d10e      	bne.n	8004216 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f81b 	bl	8004242 <UART_WaitOnFlagUntilTimeout>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e011      	b.n	800423a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2220      	movs	r2, #32
 800421a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2220      	movs	r2, #32
 8004220:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b09c      	sub	sp, #112	; 0x70
 8004246:	af00      	add	r7, sp, #0
 8004248:	60f8      	str	r0, [r7, #12]
 800424a:	60b9      	str	r1, [r7, #8]
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	4613      	mov	r3, r2
 8004250:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004252:	e0a7      	b.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004254:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425a:	f000 80a3 	beq.w	80043a4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800425e:	f7fd fb91 	bl	8001984 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800426a:	429a      	cmp	r2, r3
 800426c:	d302      	bcc.n	8004274 <UART_WaitOnFlagUntilTimeout+0x32>
 800426e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004270:	2b00      	cmp	r3, #0
 8004272:	d13f      	bne.n	80042f4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800427c:	e853 3f00 	ldrex	r3, [r3]
 8004280:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004282:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004284:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004288:	667b      	str	r3, [r7, #100]	; 0x64
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004292:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004294:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004296:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004298:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800429a:	e841 2300 	strex	r3, r2, [r1]
 800429e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80042a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1e6      	bne.n	8004274 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	3308      	adds	r3, #8
 80042ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b0:	e853 3f00 	ldrex	r3, [r3]
 80042b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80042b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042b8:	f023 0301 	bic.w	r3, r3, #1
 80042bc:	663b      	str	r3, [r7, #96]	; 0x60
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3308      	adds	r3, #8
 80042c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80042c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80042c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80042cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042ce:	e841 2300 	strex	r3, r2, [r1]
 80042d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80042d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1e5      	bne.n	80042a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2220      	movs	r2, #32
 80042de:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e068      	b.n	80043c6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0304 	and.w	r3, r3, #4
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d050      	beq.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	69db      	ldr	r3, [r3, #28]
 8004308:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800430c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004310:	d148      	bne.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800431a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004330:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	461a      	mov	r2, r3
 8004338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800433a:	637b      	str	r3, [r7, #52]	; 0x34
 800433c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004340:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004342:	e841 2300 	strex	r3, r2, [r1]
 8004346:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1e6      	bne.n	800431c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	3308      	adds	r3, #8
 8004354:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	e853 3f00 	ldrex	r3, [r3]
 800435c:	613b      	str	r3, [r7, #16]
   return(result);
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	f023 0301 	bic.w	r3, r3, #1
 8004364:	66bb      	str	r3, [r7, #104]	; 0x68
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3308      	adds	r3, #8
 800436c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800436e:	623a      	str	r2, [r7, #32]
 8004370:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004372:	69f9      	ldr	r1, [r7, #28]
 8004374:	6a3a      	ldr	r2, [r7, #32]
 8004376:	e841 2300 	strex	r3, r2, [r1]
 800437a:	61bb      	str	r3, [r7, #24]
   return(result);
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1e5      	bne.n	800434e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2220      	movs	r2, #32
 8004386:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2220      	movs	r2, #32
 800438c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2220      	movs	r2, #32
 8004394:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e010      	b.n	80043c6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	69da      	ldr	r2, [r3, #28]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	4013      	ands	r3, r2
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	bf0c      	ite	eq
 80043b4:	2301      	moveq	r3, #1
 80043b6:	2300      	movne	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	461a      	mov	r2, r3
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	429a      	cmp	r2, r3
 80043c0:	f43f af48 	beq.w	8004254 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3770      	adds	r7, #112	; 0x70
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b097      	sub	sp, #92	; 0x5c
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	4613      	mov	r3, r2
 80043dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	88fa      	ldrh	r2, [r7, #6]
 80043e8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	88fa      	ldrh	r2, [r7, #6]
 80043f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004402:	d10e      	bne.n	8004422 <UART_Start_Receive_IT+0x52>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d105      	bne.n	8004418 <UART_Start_Receive_IT+0x48>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004412:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004416:	e02d      	b.n	8004474 <UART_Start_Receive_IT+0xa4>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	22ff      	movs	r2, #255	; 0xff
 800441c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004420:	e028      	b.n	8004474 <UART_Start_Receive_IT+0xa4>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10d      	bne.n	8004446 <UART_Start_Receive_IT+0x76>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d104      	bne.n	800443c <UART_Start_Receive_IT+0x6c>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	22ff      	movs	r2, #255	; 0xff
 8004436:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800443a:	e01b      	b.n	8004474 <UART_Start_Receive_IT+0xa4>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	227f      	movs	r2, #127	; 0x7f
 8004440:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004444:	e016      	b.n	8004474 <UART_Start_Receive_IT+0xa4>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800444e:	d10d      	bne.n	800446c <UART_Start_Receive_IT+0x9c>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d104      	bne.n	8004462 <UART_Start_Receive_IT+0x92>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	227f      	movs	r2, #127	; 0x7f
 800445c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004460:	e008      	b.n	8004474 <UART_Start_Receive_IT+0xa4>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	223f      	movs	r2, #63	; 0x3f
 8004466:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800446a:	e003      	b.n	8004474 <UART_Start_Receive_IT+0xa4>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2222      	movs	r2, #34	; 0x22
 8004480:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3308      	adds	r3, #8
 800448a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	657b      	str	r3, [r7, #84]	; 0x54
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	3308      	adds	r3, #8
 80044a2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80044a4:	64ba      	str	r2, [r7, #72]	; 0x48
 80044a6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80044aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044ac:	e841 2300 	strex	r3, r2, [r1]
 80044b0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80044b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1e5      	bne.n	8004484 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c0:	d107      	bne.n	80044d2 <UART_Start_Receive_IT+0x102>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d103      	bne.n	80044d2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	4a21      	ldr	r2, [pc, #132]	; (8004554 <UART_Start_Receive_IT+0x184>)
 80044ce:	669a      	str	r2, [r3, #104]	; 0x68
 80044d0:	e002      	b.n	80044d8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	4a20      	ldr	r2, [pc, #128]	; (8004558 <UART_Start_Receive_IT+0x188>)
 80044d6:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d019      	beq.n	8004514 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e8:	e853 3f00 	ldrex	r3, [r3]
 80044ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80044f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004500:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004502:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004504:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004506:	e841 2300 	strex	r3, r2, [r1]
 800450a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800450c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1e6      	bne.n	80044e0 <UART_Start_Receive_IT+0x110>
 8004512:	e018      	b.n	8004546 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	e853 3f00 	ldrex	r3, [r3]
 8004520:	613b      	str	r3, [r7, #16]
   return(result);
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f043 0320 	orr.w	r3, r3, #32
 8004528:	653b      	str	r3, [r7, #80]	; 0x50
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004532:	623b      	str	r3, [r7, #32]
 8004534:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004536:	69f9      	ldr	r1, [r7, #28]
 8004538:	6a3a      	ldr	r2, [r7, #32]
 800453a:	e841 2300 	strex	r3, r2, [r1]
 800453e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1e6      	bne.n	8004514 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	375c      	adds	r7, #92	; 0x5c
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	0800480b 	.word	0x0800480b
 8004558:	080046a5 	.word	0x080046a5

0800455c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800455c:	b480      	push	{r7}
 800455e:	b095      	sub	sp, #84	; 0x54
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456c:	e853 3f00 	ldrex	r3, [r3]
 8004570:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004574:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004578:	64fb      	str	r3, [r7, #76]	; 0x4c
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	461a      	mov	r2, r3
 8004580:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004582:	643b      	str	r3, [r7, #64]	; 0x40
 8004584:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004586:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004588:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800458a:	e841 2300 	strex	r3, r2, [r1]
 800458e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1e6      	bne.n	8004564 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3308      	adds	r3, #8
 800459c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	e853 3f00 	ldrex	r3, [r3]
 80045a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	3308      	adds	r3, #8
 80045b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045be:	e841 2300 	strex	r3, r2, [r1]
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1e5      	bne.n	8004596 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d118      	bne.n	8004604 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	e853 3f00 	ldrex	r3, [r3]
 80045de:	60bb      	str	r3, [r7, #8]
   return(result);
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f023 0310 	bic.w	r3, r3, #16
 80045e6:	647b      	str	r3, [r7, #68]	; 0x44
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	461a      	mov	r2, r3
 80045ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045f0:	61bb      	str	r3, [r7, #24]
 80045f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f4:	6979      	ldr	r1, [r7, #20]
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	e841 2300 	strex	r3, r2, [r1]
 80045fc:	613b      	str	r3, [r7, #16]
   return(result);
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1e6      	bne.n	80045d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004618:	bf00      	nop
 800461a:	3754      	adds	r7, #84	; 0x54
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004630:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f7ff fa8a 	bl	8003b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	e853 3f00 	ldrex	r3, [r3]
 8004664:	60bb      	str	r3, [r7, #8]
   return(result);
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800466c:	61fb      	str	r3, [r7, #28]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	461a      	mov	r2, r3
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	61bb      	str	r3, [r7, #24]
 8004678:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467a:	6979      	ldr	r1, [r7, #20]
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	e841 2300 	strex	r3, r2, [r1]
 8004682:	613b      	str	r3, [r7, #16]
   return(result);
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1e6      	bne.n	8004658 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2220      	movs	r2, #32
 800468e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7ff fa56 	bl	8003b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800469c:	bf00      	nop
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b096      	sub	sp, #88	; 0x58
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80046b2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046bc:	2b22      	cmp	r3, #34	; 0x22
 80046be:	f040 8098 	bne.w	80047f2 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80046cc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046d0:	b2d9      	uxtb	r1, r3
 80046d2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046dc:	400a      	ands	r2, r1
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d17b      	bne.n	8004802 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004712:	e853 3f00 	ldrex	r3, [r3]
 8004716:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800471a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800471e:	653b      	str	r3, [r7, #80]	; 0x50
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004728:	647b      	str	r3, [r7, #68]	; 0x44
 800472a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800472e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004730:	e841 2300 	strex	r3, r2, [r1]
 8004734:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1e6      	bne.n	800470a <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3308      	adds	r3, #8
 8004742:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	e853 3f00 	ldrex	r3, [r3]
 800474a:	623b      	str	r3, [r7, #32]
   return(result);
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	f023 0301 	bic.w	r3, r3, #1
 8004752:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	3308      	adds	r3, #8
 800475a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800475c:	633a      	str	r2, [r7, #48]	; 0x30
 800475e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004760:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004762:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004764:	e841 2300 	strex	r3, r2, [r1]
 8004768:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800476a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1e5      	bne.n	800473c <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2220      	movs	r2, #32
 8004774:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004788:	2b01      	cmp	r3, #1
 800478a:	d12e      	bne.n	80047ea <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	e853 3f00 	ldrex	r3, [r3]
 800479e:	60fb      	str	r3, [r7, #12]
   return(result);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0310 	bic.w	r3, r3, #16
 80047a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	461a      	mov	r2, r3
 80047ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	69b9      	ldr	r1, [r7, #24]
 80047b6:	69fa      	ldr	r2, [r7, #28]
 80047b8:	e841 2300 	strex	r3, r2, [r1]
 80047bc:	617b      	str	r3, [r7, #20]
   return(result);
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1e6      	bne.n	8004792 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f003 0310 	and.w	r3, r3, #16
 80047ce:	2b10      	cmp	r3, #16
 80047d0:	d103      	bne.n	80047da <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2210      	movs	r2, #16
 80047d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80047e0:	4619      	mov	r1, r3
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7ff f9c4 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80047e8:	e00b      	b.n	8004802 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fc fffe 	bl	80017ec <HAL_UART_RxCpltCallback>
}
 80047f0:	e007      	b.n	8004802 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699a      	ldr	r2, [r3, #24]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0208 	orr.w	r2, r2, #8
 8004800:	619a      	str	r2, [r3, #24]
}
 8004802:	bf00      	nop
 8004804:	3758      	adds	r7, #88	; 0x58
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b096      	sub	sp, #88	; 0x58
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004818:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004822:	2b22      	cmp	r3, #34	; 0x22
 8004824:	f040 8098 	bne.w	8004958 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8004838:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800483c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004840:	4013      	ands	r3, r2
 8004842:	b29a      	uxth	r2, r3
 8004844:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004846:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484c:	1c9a      	adds	r2, r3, #2
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004858:	b29b      	uxth	r3, r3
 800485a:	3b01      	subs	r3, #1
 800485c:	b29a      	uxth	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800486a:	b29b      	uxth	r3, r3
 800486c:	2b00      	cmp	r3, #0
 800486e:	d17b      	bne.n	8004968 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004878:	e853 3f00 	ldrex	r3, [r3]
 800487c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800487e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004880:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004884:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800488e:	643b      	str	r3, [r7, #64]	; 0x40
 8004890:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004892:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004894:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004896:	e841 2300 	strex	r3, r2, [r1]
 800489a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1e6      	bne.n	8004870 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3308      	adds	r3, #8
 80048a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048aa:	6a3b      	ldr	r3, [r7, #32]
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	f023 0301 	bic.w	r3, r3, #1
 80048b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	3308      	adds	r3, #8
 80048c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048ca:	e841 2300 	strex	r3, r2, [r1]
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1e5      	bne.n	80048a2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2220      	movs	r2, #32
 80048da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d12e      	bne.n	8004950 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	60bb      	str	r3, [r7, #8]
   return(result);
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	f023 0310 	bic.w	r3, r3, #16
 800490c:	647b      	str	r3, [r7, #68]	; 0x44
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	461a      	mov	r2, r3
 8004914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004916:	61bb      	str	r3, [r7, #24]
 8004918:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491a:	6979      	ldr	r1, [r7, #20]
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	e841 2300 	strex	r3, r2, [r1]
 8004922:	613b      	str	r3, [r7, #16]
   return(result);
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1e6      	bne.n	80048f8 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	f003 0310 	and.w	r3, r3, #16
 8004934:	2b10      	cmp	r3, #16
 8004936:	d103      	bne.n	8004940 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2210      	movs	r2, #16
 800493e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004946:	4619      	mov	r1, r3
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f7ff f911 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800494e:	e00b      	b.n	8004968 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7fc ff4b 	bl	80017ec <HAL_UART_RxCpltCallback>
}
 8004956:	e007      	b.n	8004968 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	699a      	ldr	r2, [r3, #24]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f042 0208 	orr.w	r2, r2, #8
 8004966:	619a      	str	r2, [r3, #24]
}
 8004968:	bf00      	nop
 800496a:	3758      	adds	r7, #88	; 0x58
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <__errno>:
 8004970:	4b01      	ldr	r3, [pc, #4]	; (8004978 <__errno+0x8>)
 8004972:	6818      	ldr	r0, [r3, #0]
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	2000000c 	.word	0x2000000c

0800497c <__libc_init_array>:
 800497c:	b570      	push	{r4, r5, r6, lr}
 800497e:	4d0d      	ldr	r5, [pc, #52]	; (80049b4 <__libc_init_array+0x38>)
 8004980:	4c0d      	ldr	r4, [pc, #52]	; (80049b8 <__libc_init_array+0x3c>)
 8004982:	1b64      	subs	r4, r4, r5
 8004984:	10a4      	asrs	r4, r4, #2
 8004986:	2600      	movs	r6, #0
 8004988:	42a6      	cmp	r6, r4
 800498a:	d109      	bne.n	80049a0 <__libc_init_array+0x24>
 800498c:	4d0b      	ldr	r5, [pc, #44]	; (80049bc <__libc_init_array+0x40>)
 800498e:	4c0c      	ldr	r4, [pc, #48]	; (80049c0 <__libc_init_array+0x44>)
 8004990:	f004 fc2c 	bl	80091ec <_init>
 8004994:	1b64      	subs	r4, r4, r5
 8004996:	10a4      	asrs	r4, r4, #2
 8004998:	2600      	movs	r6, #0
 800499a:	42a6      	cmp	r6, r4
 800499c:	d105      	bne.n	80049aa <__libc_init_array+0x2e>
 800499e:	bd70      	pop	{r4, r5, r6, pc}
 80049a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049a4:	4798      	blx	r3
 80049a6:	3601      	adds	r6, #1
 80049a8:	e7ee      	b.n	8004988 <__libc_init_array+0xc>
 80049aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ae:	4798      	blx	r3
 80049b0:	3601      	adds	r6, #1
 80049b2:	e7f2      	b.n	800499a <__libc_init_array+0x1e>
 80049b4:	080098a4 	.word	0x080098a4
 80049b8:	080098a4 	.word	0x080098a4
 80049bc:	080098a4 	.word	0x080098a4
 80049c0:	080098a8 	.word	0x080098a8

080049c4 <memset>:
 80049c4:	4402      	add	r2, r0
 80049c6:	4603      	mov	r3, r0
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d100      	bne.n	80049ce <memset+0xa>
 80049cc:	4770      	bx	lr
 80049ce:	f803 1b01 	strb.w	r1, [r3], #1
 80049d2:	e7f9      	b.n	80049c8 <memset+0x4>

080049d4 <__cvt>:
 80049d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049d6:	ed2d 8b02 	vpush	{d8}
 80049da:	eeb0 8b40 	vmov.f64	d8, d0
 80049de:	b085      	sub	sp, #20
 80049e0:	4617      	mov	r7, r2
 80049e2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80049e4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80049e6:	ee18 2a90 	vmov	r2, s17
 80049ea:	f025 0520 	bic.w	r5, r5, #32
 80049ee:	2a00      	cmp	r2, #0
 80049f0:	bfb6      	itet	lt
 80049f2:	222d      	movlt	r2, #45	; 0x2d
 80049f4:	2200      	movge	r2, #0
 80049f6:	eeb1 8b40 	vneglt.f64	d8, d0
 80049fa:	2d46      	cmp	r5, #70	; 0x46
 80049fc:	460c      	mov	r4, r1
 80049fe:	701a      	strb	r2, [r3, #0]
 8004a00:	d004      	beq.n	8004a0c <__cvt+0x38>
 8004a02:	2d45      	cmp	r5, #69	; 0x45
 8004a04:	d100      	bne.n	8004a08 <__cvt+0x34>
 8004a06:	3401      	adds	r4, #1
 8004a08:	2102      	movs	r1, #2
 8004a0a:	e000      	b.n	8004a0e <__cvt+0x3a>
 8004a0c:	2103      	movs	r1, #3
 8004a0e:	ab03      	add	r3, sp, #12
 8004a10:	9301      	str	r3, [sp, #4]
 8004a12:	ab02      	add	r3, sp, #8
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	4622      	mov	r2, r4
 8004a18:	4633      	mov	r3, r6
 8004a1a:	eeb0 0b48 	vmov.f64	d0, d8
 8004a1e:	f001 fe93 	bl	8006748 <_dtoa_r>
 8004a22:	2d47      	cmp	r5, #71	; 0x47
 8004a24:	d101      	bne.n	8004a2a <__cvt+0x56>
 8004a26:	07fb      	lsls	r3, r7, #31
 8004a28:	d51a      	bpl.n	8004a60 <__cvt+0x8c>
 8004a2a:	2d46      	cmp	r5, #70	; 0x46
 8004a2c:	eb00 0204 	add.w	r2, r0, r4
 8004a30:	d10c      	bne.n	8004a4c <__cvt+0x78>
 8004a32:	7803      	ldrb	r3, [r0, #0]
 8004a34:	2b30      	cmp	r3, #48	; 0x30
 8004a36:	d107      	bne.n	8004a48 <__cvt+0x74>
 8004a38:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a40:	bf1c      	itt	ne
 8004a42:	f1c4 0401 	rsbne	r4, r4, #1
 8004a46:	6034      	strne	r4, [r6, #0]
 8004a48:	6833      	ldr	r3, [r6, #0]
 8004a4a:	441a      	add	r2, r3
 8004a4c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a54:	bf08      	it	eq
 8004a56:	9203      	streq	r2, [sp, #12]
 8004a58:	2130      	movs	r1, #48	; 0x30
 8004a5a:	9b03      	ldr	r3, [sp, #12]
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d307      	bcc.n	8004a70 <__cvt+0x9c>
 8004a60:	9b03      	ldr	r3, [sp, #12]
 8004a62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a64:	1a1b      	subs	r3, r3, r0
 8004a66:	6013      	str	r3, [r2, #0]
 8004a68:	b005      	add	sp, #20
 8004a6a:	ecbd 8b02 	vpop	{d8}
 8004a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a70:	1c5c      	adds	r4, r3, #1
 8004a72:	9403      	str	r4, [sp, #12]
 8004a74:	7019      	strb	r1, [r3, #0]
 8004a76:	e7f0      	b.n	8004a5a <__cvt+0x86>

08004a78 <__exponent>:
 8004a78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2900      	cmp	r1, #0
 8004a7e:	bfb8      	it	lt
 8004a80:	4249      	neglt	r1, r1
 8004a82:	f803 2b02 	strb.w	r2, [r3], #2
 8004a86:	bfb4      	ite	lt
 8004a88:	222d      	movlt	r2, #45	; 0x2d
 8004a8a:	222b      	movge	r2, #43	; 0x2b
 8004a8c:	2909      	cmp	r1, #9
 8004a8e:	7042      	strb	r2, [r0, #1]
 8004a90:	dd2a      	ble.n	8004ae8 <__exponent+0x70>
 8004a92:	f10d 0407 	add.w	r4, sp, #7
 8004a96:	46a4      	mov	ip, r4
 8004a98:	270a      	movs	r7, #10
 8004a9a:	46a6      	mov	lr, r4
 8004a9c:	460a      	mov	r2, r1
 8004a9e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004aa2:	fb07 1516 	mls	r5, r7, r6, r1
 8004aa6:	3530      	adds	r5, #48	; 0x30
 8004aa8:	2a63      	cmp	r2, #99	; 0x63
 8004aaa:	f104 34ff 	add.w	r4, r4, #4294967295
 8004aae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	dcf1      	bgt.n	8004a9a <__exponent+0x22>
 8004ab6:	3130      	adds	r1, #48	; 0x30
 8004ab8:	f1ae 0502 	sub.w	r5, lr, #2
 8004abc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004ac0:	1c44      	adds	r4, r0, #1
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	4561      	cmp	r1, ip
 8004ac6:	d30a      	bcc.n	8004ade <__exponent+0x66>
 8004ac8:	f10d 0209 	add.w	r2, sp, #9
 8004acc:	eba2 020e 	sub.w	r2, r2, lr
 8004ad0:	4565      	cmp	r5, ip
 8004ad2:	bf88      	it	hi
 8004ad4:	2200      	movhi	r2, #0
 8004ad6:	4413      	add	r3, r2
 8004ad8:	1a18      	subs	r0, r3, r0
 8004ada:	b003      	add	sp, #12
 8004adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ade:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ae2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004ae6:	e7ed      	b.n	8004ac4 <__exponent+0x4c>
 8004ae8:	2330      	movs	r3, #48	; 0x30
 8004aea:	3130      	adds	r1, #48	; 0x30
 8004aec:	7083      	strb	r3, [r0, #2]
 8004aee:	70c1      	strb	r1, [r0, #3]
 8004af0:	1d03      	adds	r3, r0, #4
 8004af2:	e7f1      	b.n	8004ad8 <__exponent+0x60>
 8004af4:	0000      	movs	r0, r0
	...

08004af8 <_printf_float>:
 8004af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004afc:	b08b      	sub	sp, #44	; 0x2c
 8004afe:	460c      	mov	r4, r1
 8004b00:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004b04:	4616      	mov	r6, r2
 8004b06:	461f      	mov	r7, r3
 8004b08:	4605      	mov	r5, r0
 8004b0a:	f003 f8b1 	bl	8007c70 <_localeconv_r>
 8004b0e:	f8d0 b000 	ldr.w	fp, [r0]
 8004b12:	4658      	mov	r0, fp
 8004b14:	f7fb fb94 	bl	8000240 <strlen>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	9308      	str	r3, [sp, #32]
 8004b1c:	f8d8 3000 	ldr.w	r3, [r8]
 8004b20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004b24:	6822      	ldr	r2, [r4, #0]
 8004b26:	3307      	adds	r3, #7
 8004b28:	f023 0307 	bic.w	r3, r3, #7
 8004b2c:	f103 0108 	add.w	r1, r3, #8
 8004b30:	f8c8 1000 	str.w	r1, [r8]
 8004b34:	4682      	mov	sl, r0
 8004b36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b3a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004b3e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004da0 <_printf_float+0x2a8>
 8004b42:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004b46:	eeb0 6bc0 	vabs.f64	d6, d0
 8004b4a:	eeb4 6b47 	vcmp.f64	d6, d7
 8004b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b52:	dd24      	ble.n	8004b9e <_printf_float+0xa6>
 8004b54:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5c:	d502      	bpl.n	8004b64 <_printf_float+0x6c>
 8004b5e:	232d      	movs	r3, #45	; 0x2d
 8004b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b64:	4b90      	ldr	r3, [pc, #576]	; (8004da8 <_printf_float+0x2b0>)
 8004b66:	4891      	ldr	r0, [pc, #580]	; (8004dac <_printf_float+0x2b4>)
 8004b68:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004b6c:	bf94      	ite	ls
 8004b6e:	4698      	movls	r8, r3
 8004b70:	4680      	movhi	r8, r0
 8004b72:	2303      	movs	r3, #3
 8004b74:	6123      	str	r3, [r4, #16]
 8004b76:	f022 0204 	bic.w	r2, r2, #4
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	6022      	str	r2, [r4, #0]
 8004b7e:	9304      	str	r3, [sp, #16]
 8004b80:	9700      	str	r7, [sp, #0]
 8004b82:	4633      	mov	r3, r6
 8004b84:	aa09      	add	r2, sp, #36	; 0x24
 8004b86:	4621      	mov	r1, r4
 8004b88:	4628      	mov	r0, r5
 8004b8a:	f000 f9d3 	bl	8004f34 <_printf_common>
 8004b8e:	3001      	adds	r0, #1
 8004b90:	f040 808a 	bne.w	8004ca8 <_printf_float+0x1b0>
 8004b94:	f04f 30ff 	mov.w	r0, #4294967295
 8004b98:	b00b      	add	sp, #44	; 0x2c
 8004b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b9e:	eeb4 0b40 	vcmp.f64	d0, d0
 8004ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba6:	d709      	bvc.n	8004bbc <_printf_float+0xc4>
 8004ba8:	ee10 3a90 	vmov	r3, s1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	bfbc      	itt	lt
 8004bb0:	232d      	movlt	r3, #45	; 0x2d
 8004bb2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004bb6:	487e      	ldr	r0, [pc, #504]	; (8004db0 <_printf_float+0x2b8>)
 8004bb8:	4b7e      	ldr	r3, [pc, #504]	; (8004db4 <_printf_float+0x2bc>)
 8004bba:	e7d5      	b.n	8004b68 <_printf_float+0x70>
 8004bbc:	6863      	ldr	r3, [r4, #4]
 8004bbe:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004bc2:	9104      	str	r1, [sp, #16]
 8004bc4:	1c59      	adds	r1, r3, #1
 8004bc6:	d13c      	bne.n	8004c42 <_printf_float+0x14a>
 8004bc8:	2306      	movs	r3, #6
 8004bca:	6063      	str	r3, [r4, #4]
 8004bcc:	2300      	movs	r3, #0
 8004bce:	9303      	str	r3, [sp, #12]
 8004bd0:	ab08      	add	r3, sp, #32
 8004bd2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004bd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bda:	ab07      	add	r3, sp, #28
 8004bdc:	6861      	ldr	r1, [r4, #4]
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	6022      	str	r2, [r4, #0]
 8004be2:	f10d 031b 	add.w	r3, sp, #27
 8004be6:	4628      	mov	r0, r5
 8004be8:	f7ff fef4 	bl	80049d4 <__cvt>
 8004bec:	9b04      	ldr	r3, [sp, #16]
 8004bee:	9907      	ldr	r1, [sp, #28]
 8004bf0:	2b47      	cmp	r3, #71	; 0x47
 8004bf2:	4680      	mov	r8, r0
 8004bf4:	d108      	bne.n	8004c08 <_printf_float+0x110>
 8004bf6:	1cc8      	adds	r0, r1, #3
 8004bf8:	db02      	blt.n	8004c00 <_printf_float+0x108>
 8004bfa:	6863      	ldr	r3, [r4, #4]
 8004bfc:	4299      	cmp	r1, r3
 8004bfe:	dd41      	ble.n	8004c84 <_printf_float+0x18c>
 8004c00:	f1a9 0902 	sub.w	r9, r9, #2
 8004c04:	fa5f f989 	uxtb.w	r9, r9
 8004c08:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004c0c:	d820      	bhi.n	8004c50 <_printf_float+0x158>
 8004c0e:	3901      	subs	r1, #1
 8004c10:	464a      	mov	r2, r9
 8004c12:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004c16:	9107      	str	r1, [sp, #28]
 8004c18:	f7ff ff2e 	bl	8004a78 <__exponent>
 8004c1c:	9a08      	ldr	r2, [sp, #32]
 8004c1e:	9004      	str	r0, [sp, #16]
 8004c20:	1813      	adds	r3, r2, r0
 8004c22:	2a01      	cmp	r2, #1
 8004c24:	6123      	str	r3, [r4, #16]
 8004c26:	dc02      	bgt.n	8004c2e <_printf_float+0x136>
 8004c28:	6822      	ldr	r2, [r4, #0]
 8004c2a:	07d2      	lsls	r2, r2, #31
 8004c2c:	d501      	bpl.n	8004c32 <_printf_float+0x13a>
 8004c2e:	3301      	adds	r3, #1
 8004c30:	6123      	str	r3, [r4, #16]
 8004c32:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0a2      	beq.n	8004b80 <_printf_float+0x88>
 8004c3a:	232d      	movs	r3, #45	; 0x2d
 8004c3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c40:	e79e      	b.n	8004b80 <_printf_float+0x88>
 8004c42:	9904      	ldr	r1, [sp, #16]
 8004c44:	2947      	cmp	r1, #71	; 0x47
 8004c46:	d1c1      	bne.n	8004bcc <_printf_float+0xd4>
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1bf      	bne.n	8004bcc <_printf_float+0xd4>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e7bc      	b.n	8004bca <_printf_float+0xd2>
 8004c50:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004c54:	d118      	bne.n	8004c88 <_printf_float+0x190>
 8004c56:	2900      	cmp	r1, #0
 8004c58:	6863      	ldr	r3, [r4, #4]
 8004c5a:	dd0b      	ble.n	8004c74 <_printf_float+0x17c>
 8004c5c:	6121      	str	r1, [r4, #16]
 8004c5e:	b913      	cbnz	r3, 8004c66 <_printf_float+0x16e>
 8004c60:	6822      	ldr	r2, [r4, #0]
 8004c62:	07d0      	lsls	r0, r2, #31
 8004c64:	d502      	bpl.n	8004c6c <_printf_float+0x174>
 8004c66:	3301      	adds	r3, #1
 8004c68:	440b      	add	r3, r1
 8004c6a:	6123      	str	r3, [r4, #16]
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004c70:	9304      	str	r3, [sp, #16]
 8004c72:	e7de      	b.n	8004c32 <_printf_float+0x13a>
 8004c74:	b913      	cbnz	r3, 8004c7c <_printf_float+0x184>
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	07d2      	lsls	r2, r2, #31
 8004c7a:	d501      	bpl.n	8004c80 <_printf_float+0x188>
 8004c7c:	3302      	adds	r3, #2
 8004c7e:	e7f4      	b.n	8004c6a <_printf_float+0x172>
 8004c80:	2301      	movs	r3, #1
 8004c82:	e7f2      	b.n	8004c6a <_printf_float+0x172>
 8004c84:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004c88:	9b08      	ldr	r3, [sp, #32]
 8004c8a:	4299      	cmp	r1, r3
 8004c8c:	db05      	blt.n	8004c9a <_printf_float+0x1a2>
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	6121      	str	r1, [r4, #16]
 8004c92:	07d8      	lsls	r0, r3, #31
 8004c94:	d5ea      	bpl.n	8004c6c <_printf_float+0x174>
 8004c96:	1c4b      	adds	r3, r1, #1
 8004c98:	e7e7      	b.n	8004c6a <_printf_float+0x172>
 8004c9a:	2900      	cmp	r1, #0
 8004c9c:	bfd4      	ite	le
 8004c9e:	f1c1 0202 	rsble	r2, r1, #2
 8004ca2:	2201      	movgt	r2, #1
 8004ca4:	4413      	add	r3, r2
 8004ca6:	e7e0      	b.n	8004c6a <_printf_float+0x172>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	055a      	lsls	r2, r3, #21
 8004cac:	d407      	bmi.n	8004cbe <_printf_float+0x1c6>
 8004cae:	6923      	ldr	r3, [r4, #16]
 8004cb0:	4642      	mov	r2, r8
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	d12a      	bne.n	8004d12 <_printf_float+0x21a>
 8004cbc:	e76a      	b.n	8004b94 <_printf_float+0x9c>
 8004cbe:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004cc2:	f240 80e2 	bls.w	8004e8a <_printf_float+0x392>
 8004cc6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004cca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd2:	d133      	bne.n	8004d3c <_printf_float+0x244>
 8004cd4:	4a38      	ldr	r2, [pc, #224]	; (8004db8 <_printf_float+0x2c0>)
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	4631      	mov	r1, r6
 8004cda:	4628      	mov	r0, r5
 8004cdc:	47b8      	blx	r7
 8004cde:	3001      	adds	r0, #1
 8004ce0:	f43f af58 	beq.w	8004b94 <_printf_float+0x9c>
 8004ce4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	db02      	blt.n	8004cf2 <_printf_float+0x1fa>
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	07d8      	lsls	r0, r3, #31
 8004cf0:	d50f      	bpl.n	8004d12 <_printf_float+0x21a>
 8004cf2:	4653      	mov	r3, sl
 8004cf4:	465a      	mov	r2, fp
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	47b8      	blx	r7
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	f43f af49 	beq.w	8004b94 <_printf_float+0x9c>
 8004d02:	f04f 0800 	mov.w	r8, #0
 8004d06:	f104 091a 	add.w	r9, r4, #26
 8004d0a:	9b08      	ldr	r3, [sp, #32]
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	4543      	cmp	r3, r8
 8004d10:	dc09      	bgt.n	8004d26 <_printf_float+0x22e>
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	079b      	lsls	r3, r3, #30
 8004d16:	f100 8108 	bmi.w	8004f2a <_printf_float+0x432>
 8004d1a:	68e0      	ldr	r0, [r4, #12]
 8004d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d1e:	4298      	cmp	r0, r3
 8004d20:	bfb8      	it	lt
 8004d22:	4618      	movlt	r0, r3
 8004d24:	e738      	b.n	8004b98 <_printf_float+0xa0>
 8004d26:	2301      	movs	r3, #1
 8004d28:	464a      	mov	r2, r9
 8004d2a:	4631      	mov	r1, r6
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	47b8      	blx	r7
 8004d30:	3001      	adds	r0, #1
 8004d32:	f43f af2f 	beq.w	8004b94 <_printf_float+0x9c>
 8004d36:	f108 0801 	add.w	r8, r8, #1
 8004d3a:	e7e6      	b.n	8004d0a <_printf_float+0x212>
 8004d3c:	9b07      	ldr	r3, [sp, #28]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	dc3c      	bgt.n	8004dbc <_printf_float+0x2c4>
 8004d42:	4a1d      	ldr	r2, [pc, #116]	; (8004db8 <_printf_float+0x2c0>)
 8004d44:	2301      	movs	r3, #1
 8004d46:	4631      	mov	r1, r6
 8004d48:	4628      	mov	r0, r5
 8004d4a:	47b8      	blx	r7
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	f43f af21 	beq.w	8004b94 <_printf_float+0x9c>
 8004d52:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	d102      	bne.n	8004d60 <_printf_float+0x268>
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	07d9      	lsls	r1, r3, #31
 8004d5e:	d5d8      	bpl.n	8004d12 <_printf_float+0x21a>
 8004d60:	4653      	mov	r3, sl
 8004d62:	465a      	mov	r2, fp
 8004d64:	4631      	mov	r1, r6
 8004d66:	4628      	mov	r0, r5
 8004d68:	47b8      	blx	r7
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	f43f af12 	beq.w	8004b94 <_printf_float+0x9c>
 8004d70:	f04f 0900 	mov.w	r9, #0
 8004d74:	f104 0a1a 	add.w	sl, r4, #26
 8004d78:	9b07      	ldr	r3, [sp, #28]
 8004d7a:	425b      	negs	r3, r3
 8004d7c:	454b      	cmp	r3, r9
 8004d7e:	dc01      	bgt.n	8004d84 <_printf_float+0x28c>
 8004d80:	9b08      	ldr	r3, [sp, #32]
 8004d82:	e795      	b.n	8004cb0 <_printf_float+0x1b8>
 8004d84:	2301      	movs	r3, #1
 8004d86:	4652      	mov	r2, sl
 8004d88:	4631      	mov	r1, r6
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b8      	blx	r7
 8004d8e:	3001      	adds	r0, #1
 8004d90:	f43f af00 	beq.w	8004b94 <_printf_float+0x9c>
 8004d94:	f109 0901 	add.w	r9, r9, #1
 8004d98:	e7ee      	b.n	8004d78 <_printf_float+0x280>
 8004d9a:	bf00      	nop
 8004d9c:	f3af 8000 	nop.w
 8004da0:	ffffffff 	.word	0xffffffff
 8004da4:	7fefffff 	.word	0x7fefffff
 8004da8:	080093f4 	.word	0x080093f4
 8004dac:	080093f8 	.word	0x080093f8
 8004db0:	08009400 	.word	0x08009400
 8004db4:	080093fc 	.word	0x080093fc
 8004db8:	08009404 	.word	0x08009404
 8004dbc:	9a08      	ldr	r2, [sp, #32]
 8004dbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	bfa8      	it	ge
 8004dc4:	461a      	movge	r2, r3
 8004dc6:	2a00      	cmp	r2, #0
 8004dc8:	4691      	mov	r9, r2
 8004dca:	dc38      	bgt.n	8004e3e <_printf_float+0x346>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	9305      	str	r3, [sp, #20]
 8004dd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dd4:	f104 021a 	add.w	r2, r4, #26
 8004dd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dda:	9905      	ldr	r1, [sp, #20]
 8004ddc:	9304      	str	r3, [sp, #16]
 8004dde:	eba3 0309 	sub.w	r3, r3, r9
 8004de2:	428b      	cmp	r3, r1
 8004de4:	dc33      	bgt.n	8004e4e <_printf_float+0x356>
 8004de6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	db3c      	blt.n	8004e68 <_printf_float+0x370>
 8004dee:	6823      	ldr	r3, [r4, #0]
 8004df0:	07da      	lsls	r2, r3, #31
 8004df2:	d439      	bmi.n	8004e68 <_printf_float+0x370>
 8004df4:	9b08      	ldr	r3, [sp, #32]
 8004df6:	9a04      	ldr	r2, [sp, #16]
 8004df8:	9907      	ldr	r1, [sp, #28]
 8004dfa:	1a9a      	subs	r2, r3, r2
 8004dfc:	eba3 0901 	sub.w	r9, r3, r1
 8004e00:	4591      	cmp	r9, r2
 8004e02:	bfa8      	it	ge
 8004e04:	4691      	movge	r9, r2
 8004e06:	f1b9 0f00 	cmp.w	r9, #0
 8004e0a:	dc35      	bgt.n	8004e78 <_printf_float+0x380>
 8004e0c:	f04f 0800 	mov.w	r8, #0
 8004e10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e14:	f104 0a1a 	add.w	sl, r4, #26
 8004e18:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004e1c:	1a9b      	subs	r3, r3, r2
 8004e1e:	eba3 0309 	sub.w	r3, r3, r9
 8004e22:	4543      	cmp	r3, r8
 8004e24:	f77f af75 	ble.w	8004d12 <_printf_float+0x21a>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	4652      	mov	r2, sl
 8004e2c:	4631      	mov	r1, r6
 8004e2e:	4628      	mov	r0, r5
 8004e30:	47b8      	blx	r7
 8004e32:	3001      	adds	r0, #1
 8004e34:	f43f aeae 	beq.w	8004b94 <_printf_float+0x9c>
 8004e38:	f108 0801 	add.w	r8, r8, #1
 8004e3c:	e7ec      	b.n	8004e18 <_printf_float+0x320>
 8004e3e:	4613      	mov	r3, r2
 8004e40:	4631      	mov	r1, r6
 8004e42:	4642      	mov	r2, r8
 8004e44:	4628      	mov	r0, r5
 8004e46:	47b8      	blx	r7
 8004e48:	3001      	adds	r0, #1
 8004e4a:	d1bf      	bne.n	8004dcc <_printf_float+0x2d4>
 8004e4c:	e6a2      	b.n	8004b94 <_printf_float+0x9c>
 8004e4e:	2301      	movs	r3, #1
 8004e50:	4631      	mov	r1, r6
 8004e52:	4628      	mov	r0, r5
 8004e54:	9204      	str	r2, [sp, #16]
 8004e56:	47b8      	blx	r7
 8004e58:	3001      	adds	r0, #1
 8004e5a:	f43f ae9b 	beq.w	8004b94 <_printf_float+0x9c>
 8004e5e:	9b05      	ldr	r3, [sp, #20]
 8004e60:	9a04      	ldr	r2, [sp, #16]
 8004e62:	3301      	adds	r3, #1
 8004e64:	9305      	str	r3, [sp, #20]
 8004e66:	e7b7      	b.n	8004dd8 <_printf_float+0x2e0>
 8004e68:	4653      	mov	r3, sl
 8004e6a:	465a      	mov	r2, fp
 8004e6c:	4631      	mov	r1, r6
 8004e6e:	4628      	mov	r0, r5
 8004e70:	47b8      	blx	r7
 8004e72:	3001      	adds	r0, #1
 8004e74:	d1be      	bne.n	8004df4 <_printf_float+0x2fc>
 8004e76:	e68d      	b.n	8004b94 <_printf_float+0x9c>
 8004e78:	9a04      	ldr	r2, [sp, #16]
 8004e7a:	464b      	mov	r3, r9
 8004e7c:	4442      	add	r2, r8
 8004e7e:	4631      	mov	r1, r6
 8004e80:	4628      	mov	r0, r5
 8004e82:	47b8      	blx	r7
 8004e84:	3001      	adds	r0, #1
 8004e86:	d1c1      	bne.n	8004e0c <_printf_float+0x314>
 8004e88:	e684      	b.n	8004b94 <_printf_float+0x9c>
 8004e8a:	9a08      	ldr	r2, [sp, #32]
 8004e8c:	2a01      	cmp	r2, #1
 8004e8e:	dc01      	bgt.n	8004e94 <_printf_float+0x39c>
 8004e90:	07db      	lsls	r3, r3, #31
 8004e92:	d537      	bpl.n	8004f04 <_printf_float+0x40c>
 8004e94:	2301      	movs	r3, #1
 8004e96:	4642      	mov	r2, r8
 8004e98:	4631      	mov	r1, r6
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	47b8      	blx	r7
 8004e9e:	3001      	adds	r0, #1
 8004ea0:	f43f ae78 	beq.w	8004b94 <_printf_float+0x9c>
 8004ea4:	4653      	mov	r3, sl
 8004ea6:	465a      	mov	r2, fp
 8004ea8:	4631      	mov	r1, r6
 8004eaa:	4628      	mov	r0, r5
 8004eac:	47b8      	blx	r7
 8004eae:	3001      	adds	r0, #1
 8004eb0:	f43f ae70 	beq.w	8004b94 <_printf_float+0x9c>
 8004eb4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004eb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ec0:	d01b      	beq.n	8004efa <_printf_float+0x402>
 8004ec2:	9b08      	ldr	r3, [sp, #32]
 8004ec4:	f108 0201 	add.w	r2, r8, #1
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	4631      	mov	r1, r6
 8004ecc:	4628      	mov	r0, r5
 8004ece:	47b8      	blx	r7
 8004ed0:	3001      	adds	r0, #1
 8004ed2:	d10e      	bne.n	8004ef2 <_printf_float+0x3fa>
 8004ed4:	e65e      	b.n	8004b94 <_printf_float+0x9c>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	464a      	mov	r2, r9
 8004eda:	4631      	mov	r1, r6
 8004edc:	4628      	mov	r0, r5
 8004ede:	47b8      	blx	r7
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	f43f ae57 	beq.w	8004b94 <_printf_float+0x9c>
 8004ee6:	f108 0801 	add.w	r8, r8, #1
 8004eea:	9b08      	ldr	r3, [sp, #32]
 8004eec:	3b01      	subs	r3, #1
 8004eee:	4543      	cmp	r3, r8
 8004ef0:	dcf1      	bgt.n	8004ed6 <_printf_float+0x3de>
 8004ef2:	9b04      	ldr	r3, [sp, #16]
 8004ef4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004ef8:	e6db      	b.n	8004cb2 <_printf_float+0x1ba>
 8004efa:	f04f 0800 	mov.w	r8, #0
 8004efe:	f104 091a 	add.w	r9, r4, #26
 8004f02:	e7f2      	b.n	8004eea <_printf_float+0x3f2>
 8004f04:	2301      	movs	r3, #1
 8004f06:	4642      	mov	r2, r8
 8004f08:	e7df      	b.n	8004eca <_printf_float+0x3d2>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	464a      	mov	r2, r9
 8004f0e:	4631      	mov	r1, r6
 8004f10:	4628      	mov	r0, r5
 8004f12:	47b8      	blx	r7
 8004f14:	3001      	adds	r0, #1
 8004f16:	f43f ae3d 	beq.w	8004b94 <_printf_float+0x9c>
 8004f1a:	f108 0801 	add.w	r8, r8, #1
 8004f1e:	68e3      	ldr	r3, [r4, #12]
 8004f20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f22:	1a5b      	subs	r3, r3, r1
 8004f24:	4543      	cmp	r3, r8
 8004f26:	dcf0      	bgt.n	8004f0a <_printf_float+0x412>
 8004f28:	e6f7      	b.n	8004d1a <_printf_float+0x222>
 8004f2a:	f04f 0800 	mov.w	r8, #0
 8004f2e:	f104 0919 	add.w	r9, r4, #25
 8004f32:	e7f4      	b.n	8004f1e <_printf_float+0x426>

08004f34 <_printf_common>:
 8004f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f38:	4616      	mov	r6, r2
 8004f3a:	4699      	mov	r9, r3
 8004f3c:	688a      	ldr	r2, [r1, #8]
 8004f3e:	690b      	ldr	r3, [r1, #16]
 8004f40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f44:	4293      	cmp	r3, r2
 8004f46:	bfb8      	it	lt
 8004f48:	4613      	movlt	r3, r2
 8004f4a:	6033      	str	r3, [r6, #0]
 8004f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f50:	4607      	mov	r7, r0
 8004f52:	460c      	mov	r4, r1
 8004f54:	b10a      	cbz	r2, 8004f5a <_printf_common+0x26>
 8004f56:	3301      	adds	r3, #1
 8004f58:	6033      	str	r3, [r6, #0]
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	0699      	lsls	r1, r3, #26
 8004f5e:	bf42      	ittt	mi
 8004f60:	6833      	ldrmi	r3, [r6, #0]
 8004f62:	3302      	addmi	r3, #2
 8004f64:	6033      	strmi	r3, [r6, #0]
 8004f66:	6825      	ldr	r5, [r4, #0]
 8004f68:	f015 0506 	ands.w	r5, r5, #6
 8004f6c:	d106      	bne.n	8004f7c <_printf_common+0x48>
 8004f6e:	f104 0a19 	add.w	sl, r4, #25
 8004f72:	68e3      	ldr	r3, [r4, #12]
 8004f74:	6832      	ldr	r2, [r6, #0]
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	42ab      	cmp	r3, r5
 8004f7a:	dc26      	bgt.n	8004fca <_printf_common+0x96>
 8004f7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f80:	1e13      	subs	r3, r2, #0
 8004f82:	6822      	ldr	r2, [r4, #0]
 8004f84:	bf18      	it	ne
 8004f86:	2301      	movne	r3, #1
 8004f88:	0692      	lsls	r2, r2, #26
 8004f8a:	d42b      	bmi.n	8004fe4 <_printf_common+0xb0>
 8004f8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f90:	4649      	mov	r1, r9
 8004f92:	4638      	mov	r0, r7
 8004f94:	47c0      	blx	r8
 8004f96:	3001      	adds	r0, #1
 8004f98:	d01e      	beq.n	8004fd8 <_printf_common+0xa4>
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	68e5      	ldr	r5, [r4, #12]
 8004f9e:	6832      	ldr	r2, [r6, #0]
 8004fa0:	f003 0306 	and.w	r3, r3, #6
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	bf08      	it	eq
 8004fa8:	1aad      	subeq	r5, r5, r2
 8004faa:	68a3      	ldr	r3, [r4, #8]
 8004fac:	6922      	ldr	r2, [r4, #16]
 8004fae:	bf0c      	ite	eq
 8004fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fb4:	2500      	movne	r5, #0
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	bfc4      	itt	gt
 8004fba:	1a9b      	subgt	r3, r3, r2
 8004fbc:	18ed      	addgt	r5, r5, r3
 8004fbe:	2600      	movs	r6, #0
 8004fc0:	341a      	adds	r4, #26
 8004fc2:	42b5      	cmp	r5, r6
 8004fc4:	d11a      	bne.n	8004ffc <_printf_common+0xc8>
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	e008      	b.n	8004fdc <_printf_common+0xa8>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	4652      	mov	r2, sl
 8004fce:	4649      	mov	r1, r9
 8004fd0:	4638      	mov	r0, r7
 8004fd2:	47c0      	blx	r8
 8004fd4:	3001      	adds	r0, #1
 8004fd6:	d103      	bne.n	8004fe0 <_printf_common+0xac>
 8004fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe0:	3501      	adds	r5, #1
 8004fe2:	e7c6      	b.n	8004f72 <_printf_common+0x3e>
 8004fe4:	18e1      	adds	r1, r4, r3
 8004fe6:	1c5a      	adds	r2, r3, #1
 8004fe8:	2030      	movs	r0, #48	; 0x30
 8004fea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fee:	4422      	add	r2, r4
 8004ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ff4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ff8:	3302      	adds	r3, #2
 8004ffa:	e7c7      	b.n	8004f8c <_printf_common+0x58>
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	4622      	mov	r2, r4
 8005000:	4649      	mov	r1, r9
 8005002:	4638      	mov	r0, r7
 8005004:	47c0      	blx	r8
 8005006:	3001      	adds	r0, #1
 8005008:	d0e6      	beq.n	8004fd8 <_printf_common+0xa4>
 800500a:	3601      	adds	r6, #1
 800500c:	e7d9      	b.n	8004fc2 <_printf_common+0x8e>
	...

08005010 <_printf_i>:
 8005010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005014:	7e0f      	ldrb	r7, [r1, #24]
 8005016:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005018:	2f78      	cmp	r7, #120	; 0x78
 800501a:	4691      	mov	r9, r2
 800501c:	4680      	mov	r8, r0
 800501e:	460c      	mov	r4, r1
 8005020:	469a      	mov	sl, r3
 8005022:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005026:	d807      	bhi.n	8005038 <_printf_i+0x28>
 8005028:	2f62      	cmp	r7, #98	; 0x62
 800502a:	d80a      	bhi.n	8005042 <_printf_i+0x32>
 800502c:	2f00      	cmp	r7, #0
 800502e:	f000 80d8 	beq.w	80051e2 <_printf_i+0x1d2>
 8005032:	2f58      	cmp	r7, #88	; 0x58
 8005034:	f000 80a3 	beq.w	800517e <_printf_i+0x16e>
 8005038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800503c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005040:	e03a      	b.n	80050b8 <_printf_i+0xa8>
 8005042:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005046:	2b15      	cmp	r3, #21
 8005048:	d8f6      	bhi.n	8005038 <_printf_i+0x28>
 800504a:	a101      	add	r1, pc, #4	; (adr r1, 8005050 <_printf_i+0x40>)
 800504c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005050:	080050a9 	.word	0x080050a9
 8005054:	080050bd 	.word	0x080050bd
 8005058:	08005039 	.word	0x08005039
 800505c:	08005039 	.word	0x08005039
 8005060:	08005039 	.word	0x08005039
 8005064:	08005039 	.word	0x08005039
 8005068:	080050bd 	.word	0x080050bd
 800506c:	08005039 	.word	0x08005039
 8005070:	08005039 	.word	0x08005039
 8005074:	08005039 	.word	0x08005039
 8005078:	08005039 	.word	0x08005039
 800507c:	080051c9 	.word	0x080051c9
 8005080:	080050ed 	.word	0x080050ed
 8005084:	080051ab 	.word	0x080051ab
 8005088:	08005039 	.word	0x08005039
 800508c:	08005039 	.word	0x08005039
 8005090:	080051eb 	.word	0x080051eb
 8005094:	08005039 	.word	0x08005039
 8005098:	080050ed 	.word	0x080050ed
 800509c:	08005039 	.word	0x08005039
 80050a0:	08005039 	.word	0x08005039
 80050a4:	080051b3 	.word	0x080051b3
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	1d1a      	adds	r2, r3, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	602a      	str	r2, [r5, #0]
 80050b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050b8:	2301      	movs	r3, #1
 80050ba:	e0a3      	b.n	8005204 <_printf_i+0x1f4>
 80050bc:	6820      	ldr	r0, [r4, #0]
 80050be:	6829      	ldr	r1, [r5, #0]
 80050c0:	0606      	lsls	r6, r0, #24
 80050c2:	f101 0304 	add.w	r3, r1, #4
 80050c6:	d50a      	bpl.n	80050de <_printf_i+0xce>
 80050c8:	680e      	ldr	r6, [r1, #0]
 80050ca:	602b      	str	r3, [r5, #0]
 80050cc:	2e00      	cmp	r6, #0
 80050ce:	da03      	bge.n	80050d8 <_printf_i+0xc8>
 80050d0:	232d      	movs	r3, #45	; 0x2d
 80050d2:	4276      	negs	r6, r6
 80050d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d8:	485e      	ldr	r0, [pc, #376]	; (8005254 <_printf_i+0x244>)
 80050da:	230a      	movs	r3, #10
 80050dc:	e019      	b.n	8005112 <_printf_i+0x102>
 80050de:	680e      	ldr	r6, [r1, #0]
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050e6:	bf18      	it	ne
 80050e8:	b236      	sxthne	r6, r6
 80050ea:	e7ef      	b.n	80050cc <_printf_i+0xbc>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	6820      	ldr	r0, [r4, #0]
 80050f0:	1d19      	adds	r1, r3, #4
 80050f2:	6029      	str	r1, [r5, #0]
 80050f4:	0601      	lsls	r1, r0, #24
 80050f6:	d501      	bpl.n	80050fc <_printf_i+0xec>
 80050f8:	681e      	ldr	r6, [r3, #0]
 80050fa:	e002      	b.n	8005102 <_printf_i+0xf2>
 80050fc:	0646      	lsls	r6, r0, #25
 80050fe:	d5fb      	bpl.n	80050f8 <_printf_i+0xe8>
 8005100:	881e      	ldrh	r6, [r3, #0]
 8005102:	4854      	ldr	r0, [pc, #336]	; (8005254 <_printf_i+0x244>)
 8005104:	2f6f      	cmp	r7, #111	; 0x6f
 8005106:	bf0c      	ite	eq
 8005108:	2308      	moveq	r3, #8
 800510a:	230a      	movne	r3, #10
 800510c:	2100      	movs	r1, #0
 800510e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005112:	6865      	ldr	r5, [r4, #4]
 8005114:	60a5      	str	r5, [r4, #8]
 8005116:	2d00      	cmp	r5, #0
 8005118:	bfa2      	ittt	ge
 800511a:	6821      	ldrge	r1, [r4, #0]
 800511c:	f021 0104 	bicge.w	r1, r1, #4
 8005120:	6021      	strge	r1, [r4, #0]
 8005122:	b90e      	cbnz	r6, 8005128 <_printf_i+0x118>
 8005124:	2d00      	cmp	r5, #0
 8005126:	d04d      	beq.n	80051c4 <_printf_i+0x1b4>
 8005128:	4615      	mov	r5, r2
 800512a:	fbb6 f1f3 	udiv	r1, r6, r3
 800512e:	fb03 6711 	mls	r7, r3, r1, r6
 8005132:	5dc7      	ldrb	r7, [r0, r7]
 8005134:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005138:	4637      	mov	r7, r6
 800513a:	42bb      	cmp	r3, r7
 800513c:	460e      	mov	r6, r1
 800513e:	d9f4      	bls.n	800512a <_printf_i+0x11a>
 8005140:	2b08      	cmp	r3, #8
 8005142:	d10b      	bne.n	800515c <_printf_i+0x14c>
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	07de      	lsls	r6, r3, #31
 8005148:	d508      	bpl.n	800515c <_printf_i+0x14c>
 800514a:	6923      	ldr	r3, [r4, #16]
 800514c:	6861      	ldr	r1, [r4, #4]
 800514e:	4299      	cmp	r1, r3
 8005150:	bfde      	ittt	le
 8005152:	2330      	movle	r3, #48	; 0x30
 8005154:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005158:	f105 35ff 	addle.w	r5, r5, #4294967295
 800515c:	1b52      	subs	r2, r2, r5
 800515e:	6122      	str	r2, [r4, #16]
 8005160:	f8cd a000 	str.w	sl, [sp]
 8005164:	464b      	mov	r3, r9
 8005166:	aa03      	add	r2, sp, #12
 8005168:	4621      	mov	r1, r4
 800516a:	4640      	mov	r0, r8
 800516c:	f7ff fee2 	bl	8004f34 <_printf_common>
 8005170:	3001      	adds	r0, #1
 8005172:	d14c      	bne.n	800520e <_printf_i+0x1fe>
 8005174:	f04f 30ff 	mov.w	r0, #4294967295
 8005178:	b004      	add	sp, #16
 800517a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800517e:	4835      	ldr	r0, [pc, #212]	; (8005254 <_printf_i+0x244>)
 8005180:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005184:	6829      	ldr	r1, [r5, #0]
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	f851 6b04 	ldr.w	r6, [r1], #4
 800518c:	6029      	str	r1, [r5, #0]
 800518e:	061d      	lsls	r5, r3, #24
 8005190:	d514      	bpl.n	80051bc <_printf_i+0x1ac>
 8005192:	07df      	lsls	r7, r3, #31
 8005194:	bf44      	itt	mi
 8005196:	f043 0320 	orrmi.w	r3, r3, #32
 800519a:	6023      	strmi	r3, [r4, #0]
 800519c:	b91e      	cbnz	r6, 80051a6 <_printf_i+0x196>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	f023 0320 	bic.w	r3, r3, #32
 80051a4:	6023      	str	r3, [r4, #0]
 80051a6:	2310      	movs	r3, #16
 80051a8:	e7b0      	b.n	800510c <_printf_i+0xfc>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	f043 0320 	orr.w	r3, r3, #32
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	2378      	movs	r3, #120	; 0x78
 80051b4:	4828      	ldr	r0, [pc, #160]	; (8005258 <_printf_i+0x248>)
 80051b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051ba:	e7e3      	b.n	8005184 <_printf_i+0x174>
 80051bc:	0659      	lsls	r1, r3, #25
 80051be:	bf48      	it	mi
 80051c0:	b2b6      	uxthmi	r6, r6
 80051c2:	e7e6      	b.n	8005192 <_printf_i+0x182>
 80051c4:	4615      	mov	r5, r2
 80051c6:	e7bb      	b.n	8005140 <_printf_i+0x130>
 80051c8:	682b      	ldr	r3, [r5, #0]
 80051ca:	6826      	ldr	r6, [r4, #0]
 80051cc:	6961      	ldr	r1, [r4, #20]
 80051ce:	1d18      	adds	r0, r3, #4
 80051d0:	6028      	str	r0, [r5, #0]
 80051d2:	0635      	lsls	r5, r6, #24
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	d501      	bpl.n	80051dc <_printf_i+0x1cc>
 80051d8:	6019      	str	r1, [r3, #0]
 80051da:	e002      	b.n	80051e2 <_printf_i+0x1d2>
 80051dc:	0670      	lsls	r0, r6, #25
 80051de:	d5fb      	bpl.n	80051d8 <_printf_i+0x1c8>
 80051e0:	8019      	strh	r1, [r3, #0]
 80051e2:	2300      	movs	r3, #0
 80051e4:	6123      	str	r3, [r4, #16]
 80051e6:	4615      	mov	r5, r2
 80051e8:	e7ba      	b.n	8005160 <_printf_i+0x150>
 80051ea:	682b      	ldr	r3, [r5, #0]
 80051ec:	1d1a      	adds	r2, r3, #4
 80051ee:	602a      	str	r2, [r5, #0]
 80051f0:	681d      	ldr	r5, [r3, #0]
 80051f2:	6862      	ldr	r2, [r4, #4]
 80051f4:	2100      	movs	r1, #0
 80051f6:	4628      	mov	r0, r5
 80051f8:	f7fb f82a 	bl	8000250 <memchr>
 80051fc:	b108      	cbz	r0, 8005202 <_printf_i+0x1f2>
 80051fe:	1b40      	subs	r0, r0, r5
 8005200:	6060      	str	r0, [r4, #4]
 8005202:	6863      	ldr	r3, [r4, #4]
 8005204:	6123      	str	r3, [r4, #16]
 8005206:	2300      	movs	r3, #0
 8005208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800520c:	e7a8      	b.n	8005160 <_printf_i+0x150>
 800520e:	6923      	ldr	r3, [r4, #16]
 8005210:	462a      	mov	r2, r5
 8005212:	4649      	mov	r1, r9
 8005214:	4640      	mov	r0, r8
 8005216:	47d0      	blx	sl
 8005218:	3001      	adds	r0, #1
 800521a:	d0ab      	beq.n	8005174 <_printf_i+0x164>
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	079b      	lsls	r3, r3, #30
 8005220:	d413      	bmi.n	800524a <_printf_i+0x23a>
 8005222:	68e0      	ldr	r0, [r4, #12]
 8005224:	9b03      	ldr	r3, [sp, #12]
 8005226:	4298      	cmp	r0, r3
 8005228:	bfb8      	it	lt
 800522a:	4618      	movlt	r0, r3
 800522c:	e7a4      	b.n	8005178 <_printf_i+0x168>
 800522e:	2301      	movs	r3, #1
 8005230:	4632      	mov	r2, r6
 8005232:	4649      	mov	r1, r9
 8005234:	4640      	mov	r0, r8
 8005236:	47d0      	blx	sl
 8005238:	3001      	adds	r0, #1
 800523a:	d09b      	beq.n	8005174 <_printf_i+0x164>
 800523c:	3501      	adds	r5, #1
 800523e:	68e3      	ldr	r3, [r4, #12]
 8005240:	9903      	ldr	r1, [sp, #12]
 8005242:	1a5b      	subs	r3, r3, r1
 8005244:	42ab      	cmp	r3, r5
 8005246:	dcf2      	bgt.n	800522e <_printf_i+0x21e>
 8005248:	e7eb      	b.n	8005222 <_printf_i+0x212>
 800524a:	2500      	movs	r5, #0
 800524c:	f104 0619 	add.w	r6, r4, #25
 8005250:	e7f5      	b.n	800523e <_printf_i+0x22e>
 8005252:	bf00      	nop
 8005254:	08009406 	.word	0x08009406
 8005258:	08009417 	.word	0x08009417

0800525c <_scanf_float>:
 800525c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005260:	b087      	sub	sp, #28
 8005262:	4617      	mov	r7, r2
 8005264:	9303      	str	r3, [sp, #12]
 8005266:	688b      	ldr	r3, [r1, #8]
 8005268:	1e5a      	subs	r2, r3, #1
 800526a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800526e:	bf83      	ittte	hi
 8005270:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005274:	195b      	addhi	r3, r3, r5
 8005276:	9302      	strhi	r3, [sp, #8]
 8005278:	2300      	movls	r3, #0
 800527a:	bf86      	itte	hi
 800527c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005280:	608b      	strhi	r3, [r1, #8]
 8005282:	9302      	strls	r3, [sp, #8]
 8005284:	680b      	ldr	r3, [r1, #0]
 8005286:	468b      	mov	fp, r1
 8005288:	2500      	movs	r5, #0
 800528a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800528e:	f84b 3b1c 	str.w	r3, [fp], #28
 8005292:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005296:	4680      	mov	r8, r0
 8005298:	460c      	mov	r4, r1
 800529a:	465e      	mov	r6, fp
 800529c:	46aa      	mov	sl, r5
 800529e:	46a9      	mov	r9, r5
 80052a0:	9501      	str	r5, [sp, #4]
 80052a2:	68a2      	ldr	r2, [r4, #8]
 80052a4:	b152      	cbz	r2, 80052bc <_scanf_float+0x60>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	2b4e      	cmp	r3, #78	; 0x4e
 80052ac:	d864      	bhi.n	8005378 <_scanf_float+0x11c>
 80052ae:	2b40      	cmp	r3, #64	; 0x40
 80052b0:	d83c      	bhi.n	800532c <_scanf_float+0xd0>
 80052b2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80052b6:	b2c8      	uxtb	r0, r1
 80052b8:	280e      	cmp	r0, #14
 80052ba:	d93a      	bls.n	8005332 <_scanf_float+0xd6>
 80052bc:	f1b9 0f00 	cmp.w	r9, #0
 80052c0:	d003      	beq.n	80052ca <_scanf_float+0x6e>
 80052c2:	6823      	ldr	r3, [r4, #0]
 80052c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052ce:	f1ba 0f01 	cmp.w	sl, #1
 80052d2:	f200 8113 	bhi.w	80054fc <_scanf_float+0x2a0>
 80052d6:	455e      	cmp	r6, fp
 80052d8:	f200 8105 	bhi.w	80054e6 <_scanf_float+0x28a>
 80052dc:	2501      	movs	r5, #1
 80052de:	4628      	mov	r0, r5
 80052e0:	b007      	add	sp, #28
 80052e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052e6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80052ea:	2a0d      	cmp	r2, #13
 80052ec:	d8e6      	bhi.n	80052bc <_scanf_float+0x60>
 80052ee:	a101      	add	r1, pc, #4	; (adr r1, 80052f4 <_scanf_float+0x98>)
 80052f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80052f4:	08005433 	.word	0x08005433
 80052f8:	080052bd 	.word	0x080052bd
 80052fc:	080052bd 	.word	0x080052bd
 8005300:	080052bd 	.word	0x080052bd
 8005304:	08005493 	.word	0x08005493
 8005308:	0800546b 	.word	0x0800546b
 800530c:	080052bd 	.word	0x080052bd
 8005310:	080052bd 	.word	0x080052bd
 8005314:	08005441 	.word	0x08005441
 8005318:	080052bd 	.word	0x080052bd
 800531c:	080052bd 	.word	0x080052bd
 8005320:	080052bd 	.word	0x080052bd
 8005324:	080052bd 	.word	0x080052bd
 8005328:	080053f9 	.word	0x080053f9
 800532c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005330:	e7db      	b.n	80052ea <_scanf_float+0x8e>
 8005332:	290e      	cmp	r1, #14
 8005334:	d8c2      	bhi.n	80052bc <_scanf_float+0x60>
 8005336:	a001      	add	r0, pc, #4	; (adr r0, 800533c <_scanf_float+0xe0>)
 8005338:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800533c:	080053eb 	.word	0x080053eb
 8005340:	080052bd 	.word	0x080052bd
 8005344:	080053eb 	.word	0x080053eb
 8005348:	0800547f 	.word	0x0800547f
 800534c:	080052bd 	.word	0x080052bd
 8005350:	08005399 	.word	0x08005399
 8005354:	080053d5 	.word	0x080053d5
 8005358:	080053d5 	.word	0x080053d5
 800535c:	080053d5 	.word	0x080053d5
 8005360:	080053d5 	.word	0x080053d5
 8005364:	080053d5 	.word	0x080053d5
 8005368:	080053d5 	.word	0x080053d5
 800536c:	080053d5 	.word	0x080053d5
 8005370:	080053d5 	.word	0x080053d5
 8005374:	080053d5 	.word	0x080053d5
 8005378:	2b6e      	cmp	r3, #110	; 0x6e
 800537a:	d809      	bhi.n	8005390 <_scanf_float+0x134>
 800537c:	2b60      	cmp	r3, #96	; 0x60
 800537e:	d8b2      	bhi.n	80052e6 <_scanf_float+0x8a>
 8005380:	2b54      	cmp	r3, #84	; 0x54
 8005382:	d077      	beq.n	8005474 <_scanf_float+0x218>
 8005384:	2b59      	cmp	r3, #89	; 0x59
 8005386:	d199      	bne.n	80052bc <_scanf_float+0x60>
 8005388:	2d07      	cmp	r5, #7
 800538a:	d197      	bne.n	80052bc <_scanf_float+0x60>
 800538c:	2508      	movs	r5, #8
 800538e:	e029      	b.n	80053e4 <_scanf_float+0x188>
 8005390:	2b74      	cmp	r3, #116	; 0x74
 8005392:	d06f      	beq.n	8005474 <_scanf_float+0x218>
 8005394:	2b79      	cmp	r3, #121	; 0x79
 8005396:	e7f6      	b.n	8005386 <_scanf_float+0x12a>
 8005398:	6821      	ldr	r1, [r4, #0]
 800539a:	05c8      	lsls	r0, r1, #23
 800539c:	d51a      	bpl.n	80053d4 <_scanf_float+0x178>
 800539e:	9b02      	ldr	r3, [sp, #8]
 80053a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80053a4:	6021      	str	r1, [r4, #0]
 80053a6:	f109 0901 	add.w	r9, r9, #1
 80053aa:	b11b      	cbz	r3, 80053b4 <_scanf_float+0x158>
 80053ac:	3b01      	subs	r3, #1
 80053ae:	3201      	adds	r2, #1
 80053b0:	9302      	str	r3, [sp, #8]
 80053b2:	60a2      	str	r2, [r4, #8]
 80053b4:	68a3      	ldr	r3, [r4, #8]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	60a3      	str	r3, [r4, #8]
 80053ba:	6923      	ldr	r3, [r4, #16]
 80053bc:	3301      	adds	r3, #1
 80053be:	6123      	str	r3, [r4, #16]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	607b      	str	r3, [r7, #4]
 80053c8:	f340 8084 	ble.w	80054d4 <_scanf_float+0x278>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	3301      	adds	r3, #1
 80053d0:	603b      	str	r3, [r7, #0]
 80053d2:	e766      	b.n	80052a2 <_scanf_float+0x46>
 80053d4:	eb1a 0f05 	cmn.w	sl, r5
 80053d8:	f47f af70 	bne.w	80052bc <_scanf_float+0x60>
 80053dc:	6822      	ldr	r2, [r4, #0]
 80053de:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80053e2:	6022      	str	r2, [r4, #0]
 80053e4:	f806 3b01 	strb.w	r3, [r6], #1
 80053e8:	e7e4      	b.n	80053b4 <_scanf_float+0x158>
 80053ea:	6822      	ldr	r2, [r4, #0]
 80053ec:	0610      	lsls	r0, r2, #24
 80053ee:	f57f af65 	bpl.w	80052bc <_scanf_float+0x60>
 80053f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053f6:	e7f4      	b.n	80053e2 <_scanf_float+0x186>
 80053f8:	f1ba 0f00 	cmp.w	sl, #0
 80053fc:	d10e      	bne.n	800541c <_scanf_float+0x1c0>
 80053fe:	f1b9 0f00 	cmp.w	r9, #0
 8005402:	d10e      	bne.n	8005422 <_scanf_float+0x1c6>
 8005404:	6822      	ldr	r2, [r4, #0]
 8005406:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800540a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800540e:	d108      	bne.n	8005422 <_scanf_float+0x1c6>
 8005410:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005414:	6022      	str	r2, [r4, #0]
 8005416:	f04f 0a01 	mov.w	sl, #1
 800541a:	e7e3      	b.n	80053e4 <_scanf_float+0x188>
 800541c:	f1ba 0f02 	cmp.w	sl, #2
 8005420:	d055      	beq.n	80054ce <_scanf_float+0x272>
 8005422:	2d01      	cmp	r5, #1
 8005424:	d002      	beq.n	800542c <_scanf_float+0x1d0>
 8005426:	2d04      	cmp	r5, #4
 8005428:	f47f af48 	bne.w	80052bc <_scanf_float+0x60>
 800542c:	3501      	adds	r5, #1
 800542e:	b2ed      	uxtb	r5, r5
 8005430:	e7d8      	b.n	80053e4 <_scanf_float+0x188>
 8005432:	f1ba 0f01 	cmp.w	sl, #1
 8005436:	f47f af41 	bne.w	80052bc <_scanf_float+0x60>
 800543a:	f04f 0a02 	mov.w	sl, #2
 800543e:	e7d1      	b.n	80053e4 <_scanf_float+0x188>
 8005440:	b97d      	cbnz	r5, 8005462 <_scanf_float+0x206>
 8005442:	f1b9 0f00 	cmp.w	r9, #0
 8005446:	f47f af3c 	bne.w	80052c2 <_scanf_float+0x66>
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005450:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005454:	f47f af39 	bne.w	80052ca <_scanf_float+0x6e>
 8005458:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800545c:	6022      	str	r2, [r4, #0]
 800545e:	2501      	movs	r5, #1
 8005460:	e7c0      	b.n	80053e4 <_scanf_float+0x188>
 8005462:	2d03      	cmp	r5, #3
 8005464:	d0e2      	beq.n	800542c <_scanf_float+0x1d0>
 8005466:	2d05      	cmp	r5, #5
 8005468:	e7de      	b.n	8005428 <_scanf_float+0x1cc>
 800546a:	2d02      	cmp	r5, #2
 800546c:	f47f af26 	bne.w	80052bc <_scanf_float+0x60>
 8005470:	2503      	movs	r5, #3
 8005472:	e7b7      	b.n	80053e4 <_scanf_float+0x188>
 8005474:	2d06      	cmp	r5, #6
 8005476:	f47f af21 	bne.w	80052bc <_scanf_float+0x60>
 800547a:	2507      	movs	r5, #7
 800547c:	e7b2      	b.n	80053e4 <_scanf_float+0x188>
 800547e:	6822      	ldr	r2, [r4, #0]
 8005480:	0591      	lsls	r1, r2, #22
 8005482:	f57f af1b 	bpl.w	80052bc <_scanf_float+0x60>
 8005486:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800548a:	6022      	str	r2, [r4, #0]
 800548c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005490:	e7a8      	b.n	80053e4 <_scanf_float+0x188>
 8005492:	6822      	ldr	r2, [r4, #0]
 8005494:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005498:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800549c:	d006      	beq.n	80054ac <_scanf_float+0x250>
 800549e:	0550      	lsls	r0, r2, #21
 80054a0:	f57f af0c 	bpl.w	80052bc <_scanf_float+0x60>
 80054a4:	f1b9 0f00 	cmp.w	r9, #0
 80054a8:	f43f af0f 	beq.w	80052ca <_scanf_float+0x6e>
 80054ac:	0591      	lsls	r1, r2, #22
 80054ae:	bf58      	it	pl
 80054b0:	9901      	ldrpl	r1, [sp, #4]
 80054b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80054b6:	bf58      	it	pl
 80054b8:	eba9 0101 	subpl.w	r1, r9, r1
 80054bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80054c0:	bf58      	it	pl
 80054c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80054c6:	6022      	str	r2, [r4, #0]
 80054c8:	f04f 0900 	mov.w	r9, #0
 80054cc:	e78a      	b.n	80053e4 <_scanf_float+0x188>
 80054ce:	f04f 0a03 	mov.w	sl, #3
 80054d2:	e787      	b.n	80053e4 <_scanf_float+0x188>
 80054d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80054d8:	4639      	mov	r1, r7
 80054da:	4640      	mov	r0, r8
 80054dc:	4798      	blx	r3
 80054de:	2800      	cmp	r0, #0
 80054e0:	f43f aedf 	beq.w	80052a2 <_scanf_float+0x46>
 80054e4:	e6ea      	b.n	80052bc <_scanf_float+0x60>
 80054e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80054ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80054ee:	463a      	mov	r2, r7
 80054f0:	4640      	mov	r0, r8
 80054f2:	4798      	blx	r3
 80054f4:	6923      	ldr	r3, [r4, #16]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	6123      	str	r3, [r4, #16]
 80054fa:	e6ec      	b.n	80052d6 <_scanf_float+0x7a>
 80054fc:	1e6b      	subs	r3, r5, #1
 80054fe:	2b06      	cmp	r3, #6
 8005500:	d825      	bhi.n	800554e <_scanf_float+0x2f2>
 8005502:	2d02      	cmp	r5, #2
 8005504:	d836      	bhi.n	8005574 <_scanf_float+0x318>
 8005506:	455e      	cmp	r6, fp
 8005508:	f67f aee8 	bls.w	80052dc <_scanf_float+0x80>
 800550c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005510:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005514:	463a      	mov	r2, r7
 8005516:	4640      	mov	r0, r8
 8005518:	4798      	blx	r3
 800551a:	6923      	ldr	r3, [r4, #16]
 800551c:	3b01      	subs	r3, #1
 800551e:	6123      	str	r3, [r4, #16]
 8005520:	e7f1      	b.n	8005506 <_scanf_float+0x2aa>
 8005522:	9802      	ldr	r0, [sp, #8]
 8005524:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005528:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800552c:	9002      	str	r0, [sp, #8]
 800552e:	463a      	mov	r2, r7
 8005530:	4640      	mov	r0, r8
 8005532:	4798      	blx	r3
 8005534:	6923      	ldr	r3, [r4, #16]
 8005536:	3b01      	subs	r3, #1
 8005538:	6123      	str	r3, [r4, #16]
 800553a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800553e:	fa5f fa8a 	uxtb.w	sl, sl
 8005542:	f1ba 0f02 	cmp.w	sl, #2
 8005546:	d1ec      	bne.n	8005522 <_scanf_float+0x2c6>
 8005548:	3d03      	subs	r5, #3
 800554a:	b2ed      	uxtb	r5, r5
 800554c:	1b76      	subs	r6, r6, r5
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	05da      	lsls	r2, r3, #23
 8005552:	d52f      	bpl.n	80055b4 <_scanf_float+0x358>
 8005554:	055b      	lsls	r3, r3, #21
 8005556:	d510      	bpl.n	800557a <_scanf_float+0x31e>
 8005558:	455e      	cmp	r6, fp
 800555a:	f67f aebf 	bls.w	80052dc <_scanf_float+0x80>
 800555e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005562:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005566:	463a      	mov	r2, r7
 8005568:	4640      	mov	r0, r8
 800556a:	4798      	blx	r3
 800556c:	6923      	ldr	r3, [r4, #16]
 800556e:	3b01      	subs	r3, #1
 8005570:	6123      	str	r3, [r4, #16]
 8005572:	e7f1      	b.n	8005558 <_scanf_float+0x2fc>
 8005574:	46aa      	mov	sl, r5
 8005576:	9602      	str	r6, [sp, #8]
 8005578:	e7df      	b.n	800553a <_scanf_float+0x2de>
 800557a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800557e:	6923      	ldr	r3, [r4, #16]
 8005580:	2965      	cmp	r1, #101	; 0x65
 8005582:	f103 33ff 	add.w	r3, r3, #4294967295
 8005586:	f106 35ff 	add.w	r5, r6, #4294967295
 800558a:	6123      	str	r3, [r4, #16]
 800558c:	d00c      	beq.n	80055a8 <_scanf_float+0x34c>
 800558e:	2945      	cmp	r1, #69	; 0x45
 8005590:	d00a      	beq.n	80055a8 <_scanf_float+0x34c>
 8005592:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005596:	463a      	mov	r2, r7
 8005598:	4640      	mov	r0, r8
 800559a:	4798      	blx	r3
 800559c:	6923      	ldr	r3, [r4, #16]
 800559e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	1eb5      	subs	r5, r6, #2
 80055a6:	6123      	str	r3, [r4, #16]
 80055a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055ac:	463a      	mov	r2, r7
 80055ae:	4640      	mov	r0, r8
 80055b0:	4798      	blx	r3
 80055b2:	462e      	mov	r6, r5
 80055b4:	6825      	ldr	r5, [r4, #0]
 80055b6:	f015 0510 	ands.w	r5, r5, #16
 80055ba:	d14e      	bne.n	800565a <_scanf_float+0x3fe>
 80055bc:	7035      	strb	r5, [r6, #0]
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80055c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055c8:	d119      	bne.n	80055fe <_scanf_float+0x3a2>
 80055ca:	9b01      	ldr	r3, [sp, #4]
 80055cc:	454b      	cmp	r3, r9
 80055ce:	eba3 0209 	sub.w	r2, r3, r9
 80055d2:	d121      	bne.n	8005618 <_scanf_float+0x3bc>
 80055d4:	2200      	movs	r2, #0
 80055d6:	4659      	mov	r1, fp
 80055d8:	4640      	mov	r0, r8
 80055da:	f000 fedf 	bl	800639c <_strtod_r>
 80055de:	6822      	ldr	r2, [r4, #0]
 80055e0:	9b03      	ldr	r3, [sp, #12]
 80055e2:	f012 0f02 	tst.w	r2, #2
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	d021      	beq.n	800562e <_scanf_float+0x3d2>
 80055ea:	9903      	ldr	r1, [sp, #12]
 80055ec:	1d1a      	adds	r2, r3, #4
 80055ee:	600a      	str	r2, [r1, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	ed83 0b00 	vstr	d0, [r3]
 80055f6:	68e3      	ldr	r3, [r4, #12]
 80055f8:	3301      	adds	r3, #1
 80055fa:	60e3      	str	r3, [r4, #12]
 80055fc:	e66f      	b.n	80052de <_scanf_float+0x82>
 80055fe:	9b04      	ldr	r3, [sp, #16]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d0e7      	beq.n	80055d4 <_scanf_float+0x378>
 8005604:	9905      	ldr	r1, [sp, #20]
 8005606:	230a      	movs	r3, #10
 8005608:	462a      	mov	r2, r5
 800560a:	3101      	adds	r1, #1
 800560c:	4640      	mov	r0, r8
 800560e:	f000 ff4d 	bl	80064ac <_strtol_r>
 8005612:	9b04      	ldr	r3, [sp, #16]
 8005614:	9e05      	ldr	r6, [sp, #20]
 8005616:	1ac2      	subs	r2, r0, r3
 8005618:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800561c:	429e      	cmp	r6, r3
 800561e:	bf28      	it	cs
 8005620:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005624:	490e      	ldr	r1, [pc, #56]	; (8005660 <_scanf_float+0x404>)
 8005626:	4630      	mov	r0, r6
 8005628:	f000 f8b2 	bl	8005790 <siprintf>
 800562c:	e7d2      	b.n	80055d4 <_scanf_float+0x378>
 800562e:	9903      	ldr	r1, [sp, #12]
 8005630:	f012 0f04 	tst.w	r2, #4
 8005634:	f103 0204 	add.w	r2, r3, #4
 8005638:	600a      	str	r2, [r1, #0]
 800563a:	d1d9      	bne.n	80055f0 <_scanf_float+0x394>
 800563c:	eeb4 0b40 	vcmp.f64	d0, d0
 8005640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005644:	681e      	ldr	r6, [r3, #0]
 8005646:	d705      	bvc.n	8005654 <_scanf_float+0x3f8>
 8005648:	4806      	ldr	r0, [pc, #24]	; (8005664 <_scanf_float+0x408>)
 800564a:	f000 f89b 	bl	8005784 <nanf>
 800564e:	ed86 0a00 	vstr	s0, [r6]
 8005652:	e7d0      	b.n	80055f6 <_scanf_float+0x39a>
 8005654:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005658:	e7f9      	b.n	800564e <_scanf_float+0x3f2>
 800565a:	2500      	movs	r5, #0
 800565c:	e63f      	b.n	80052de <_scanf_float+0x82>
 800565e:	bf00      	nop
 8005660:	08009428 	.word	0x08009428
 8005664:	08009898 	.word	0x08009898

08005668 <iprintf>:
 8005668:	b40f      	push	{r0, r1, r2, r3}
 800566a:	4b0a      	ldr	r3, [pc, #40]	; (8005694 <iprintf+0x2c>)
 800566c:	b513      	push	{r0, r1, r4, lr}
 800566e:	681c      	ldr	r4, [r3, #0]
 8005670:	b124      	cbz	r4, 800567c <iprintf+0x14>
 8005672:	69a3      	ldr	r3, [r4, #24]
 8005674:	b913      	cbnz	r3, 800567c <iprintf+0x14>
 8005676:	4620      	mov	r0, r4
 8005678:	f001 feee 	bl	8007458 <__sinit>
 800567c:	ab05      	add	r3, sp, #20
 800567e:	9a04      	ldr	r2, [sp, #16]
 8005680:	68a1      	ldr	r1, [r4, #8]
 8005682:	9301      	str	r3, [sp, #4]
 8005684:	4620      	mov	r0, r4
 8005686:	f003 fac1 	bl	8008c0c <_vfiprintf_r>
 800568a:	b002      	add	sp, #8
 800568c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005690:	b004      	add	sp, #16
 8005692:	4770      	bx	lr
 8005694:	2000000c 	.word	0x2000000c

08005698 <_puts_r>:
 8005698:	b570      	push	{r4, r5, r6, lr}
 800569a:	460e      	mov	r6, r1
 800569c:	4605      	mov	r5, r0
 800569e:	b118      	cbz	r0, 80056a8 <_puts_r+0x10>
 80056a0:	6983      	ldr	r3, [r0, #24]
 80056a2:	b90b      	cbnz	r3, 80056a8 <_puts_r+0x10>
 80056a4:	f001 fed8 	bl	8007458 <__sinit>
 80056a8:	69ab      	ldr	r3, [r5, #24]
 80056aa:	68ac      	ldr	r4, [r5, #8]
 80056ac:	b913      	cbnz	r3, 80056b4 <_puts_r+0x1c>
 80056ae:	4628      	mov	r0, r5
 80056b0:	f001 fed2 	bl	8007458 <__sinit>
 80056b4:	4b2c      	ldr	r3, [pc, #176]	; (8005768 <_puts_r+0xd0>)
 80056b6:	429c      	cmp	r4, r3
 80056b8:	d120      	bne.n	80056fc <_puts_r+0x64>
 80056ba:	686c      	ldr	r4, [r5, #4]
 80056bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056be:	07db      	lsls	r3, r3, #31
 80056c0:	d405      	bmi.n	80056ce <_puts_r+0x36>
 80056c2:	89a3      	ldrh	r3, [r4, #12]
 80056c4:	0598      	lsls	r0, r3, #22
 80056c6:	d402      	bmi.n	80056ce <_puts_r+0x36>
 80056c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056ca:	f002 fad6 	bl	8007c7a <__retarget_lock_acquire_recursive>
 80056ce:	89a3      	ldrh	r3, [r4, #12]
 80056d0:	0719      	lsls	r1, r3, #28
 80056d2:	d51d      	bpl.n	8005710 <_puts_r+0x78>
 80056d4:	6923      	ldr	r3, [r4, #16]
 80056d6:	b1db      	cbz	r3, 8005710 <_puts_r+0x78>
 80056d8:	3e01      	subs	r6, #1
 80056da:	68a3      	ldr	r3, [r4, #8]
 80056dc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80056e0:	3b01      	subs	r3, #1
 80056e2:	60a3      	str	r3, [r4, #8]
 80056e4:	bb39      	cbnz	r1, 8005736 <_puts_r+0x9e>
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	da38      	bge.n	800575c <_puts_r+0xc4>
 80056ea:	4622      	mov	r2, r4
 80056ec:	210a      	movs	r1, #10
 80056ee:	4628      	mov	r0, r5
 80056f0:	f000 fede 	bl	80064b0 <__swbuf_r>
 80056f4:	3001      	adds	r0, #1
 80056f6:	d011      	beq.n	800571c <_puts_r+0x84>
 80056f8:	250a      	movs	r5, #10
 80056fa:	e011      	b.n	8005720 <_puts_r+0x88>
 80056fc:	4b1b      	ldr	r3, [pc, #108]	; (800576c <_puts_r+0xd4>)
 80056fe:	429c      	cmp	r4, r3
 8005700:	d101      	bne.n	8005706 <_puts_r+0x6e>
 8005702:	68ac      	ldr	r4, [r5, #8]
 8005704:	e7da      	b.n	80056bc <_puts_r+0x24>
 8005706:	4b1a      	ldr	r3, [pc, #104]	; (8005770 <_puts_r+0xd8>)
 8005708:	429c      	cmp	r4, r3
 800570a:	bf08      	it	eq
 800570c:	68ec      	ldreq	r4, [r5, #12]
 800570e:	e7d5      	b.n	80056bc <_puts_r+0x24>
 8005710:	4621      	mov	r1, r4
 8005712:	4628      	mov	r0, r5
 8005714:	f000 ff1e 	bl	8006554 <__swsetup_r>
 8005718:	2800      	cmp	r0, #0
 800571a:	d0dd      	beq.n	80056d8 <_puts_r+0x40>
 800571c:	f04f 35ff 	mov.w	r5, #4294967295
 8005720:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005722:	07da      	lsls	r2, r3, #31
 8005724:	d405      	bmi.n	8005732 <_puts_r+0x9a>
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	059b      	lsls	r3, r3, #22
 800572a:	d402      	bmi.n	8005732 <_puts_r+0x9a>
 800572c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800572e:	f002 faa5 	bl	8007c7c <__retarget_lock_release_recursive>
 8005732:	4628      	mov	r0, r5
 8005734:	bd70      	pop	{r4, r5, r6, pc}
 8005736:	2b00      	cmp	r3, #0
 8005738:	da04      	bge.n	8005744 <_puts_r+0xac>
 800573a:	69a2      	ldr	r2, [r4, #24]
 800573c:	429a      	cmp	r2, r3
 800573e:	dc06      	bgt.n	800574e <_puts_r+0xb6>
 8005740:	290a      	cmp	r1, #10
 8005742:	d004      	beq.n	800574e <_puts_r+0xb6>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	1c5a      	adds	r2, r3, #1
 8005748:	6022      	str	r2, [r4, #0]
 800574a:	7019      	strb	r1, [r3, #0]
 800574c:	e7c5      	b.n	80056da <_puts_r+0x42>
 800574e:	4622      	mov	r2, r4
 8005750:	4628      	mov	r0, r5
 8005752:	f000 fead 	bl	80064b0 <__swbuf_r>
 8005756:	3001      	adds	r0, #1
 8005758:	d1bf      	bne.n	80056da <_puts_r+0x42>
 800575a:	e7df      	b.n	800571c <_puts_r+0x84>
 800575c:	6823      	ldr	r3, [r4, #0]
 800575e:	250a      	movs	r5, #10
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	6022      	str	r2, [r4, #0]
 8005764:	701d      	strb	r5, [r3, #0]
 8005766:	e7db      	b.n	8005720 <_puts_r+0x88>
 8005768:	08009634 	.word	0x08009634
 800576c:	08009654 	.word	0x08009654
 8005770:	08009614 	.word	0x08009614

08005774 <puts>:
 8005774:	4b02      	ldr	r3, [pc, #8]	; (8005780 <puts+0xc>)
 8005776:	4601      	mov	r1, r0
 8005778:	6818      	ldr	r0, [r3, #0]
 800577a:	f7ff bf8d 	b.w	8005698 <_puts_r>
 800577e:	bf00      	nop
 8005780:	2000000c 	.word	0x2000000c

08005784 <nanf>:
 8005784:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800578c <nanf+0x8>
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	7fc00000 	.word	0x7fc00000

08005790 <siprintf>:
 8005790:	b40e      	push	{r1, r2, r3}
 8005792:	b500      	push	{lr}
 8005794:	b09c      	sub	sp, #112	; 0x70
 8005796:	ab1d      	add	r3, sp, #116	; 0x74
 8005798:	9002      	str	r0, [sp, #8]
 800579a:	9006      	str	r0, [sp, #24]
 800579c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057a0:	4809      	ldr	r0, [pc, #36]	; (80057c8 <siprintf+0x38>)
 80057a2:	9107      	str	r1, [sp, #28]
 80057a4:	9104      	str	r1, [sp, #16]
 80057a6:	4909      	ldr	r1, [pc, #36]	; (80057cc <siprintf+0x3c>)
 80057a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80057ac:	9105      	str	r1, [sp, #20]
 80057ae:	6800      	ldr	r0, [r0, #0]
 80057b0:	9301      	str	r3, [sp, #4]
 80057b2:	a902      	add	r1, sp, #8
 80057b4:	f003 f900 	bl	80089b8 <_svfiprintf_r>
 80057b8:	9b02      	ldr	r3, [sp, #8]
 80057ba:	2200      	movs	r2, #0
 80057bc:	701a      	strb	r2, [r3, #0]
 80057be:	b01c      	add	sp, #112	; 0x70
 80057c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057c4:	b003      	add	sp, #12
 80057c6:	4770      	bx	lr
 80057c8:	2000000c 	.word	0x2000000c
 80057cc:	ffff0208 	.word	0xffff0208

080057d0 <strstr>:
 80057d0:	780a      	ldrb	r2, [r1, #0]
 80057d2:	b570      	push	{r4, r5, r6, lr}
 80057d4:	b96a      	cbnz	r2, 80057f2 <strstr+0x22>
 80057d6:	bd70      	pop	{r4, r5, r6, pc}
 80057d8:	429a      	cmp	r2, r3
 80057da:	d109      	bne.n	80057f0 <strstr+0x20>
 80057dc:	460c      	mov	r4, r1
 80057de:	4605      	mov	r5, r0
 80057e0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d0f6      	beq.n	80057d6 <strstr+0x6>
 80057e8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80057ec:	429e      	cmp	r6, r3
 80057ee:	d0f7      	beq.n	80057e0 <strstr+0x10>
 80057f0:	3001      	adds	r0, #1
 80057f2:	7803      	ldrb	r3, [r0, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1ef      	bne.n	80057d8 <strstr+0x8>
 80057f8:	4618      	mov	r0, r3
 80057fa:	e7ec      	b.n	80057d6 <strstr+0x6>

080057fc <sulp>:
 80057fc:	b570      	push	{r4, r5, r6, lr}
 80057fe:	4604      	mov	r4, r0
 8005800:	460d      	mov	r5, r1
 8005802:	4616      	mov	r6, r2
 8005804:	ec45 4b10 	vmov	d0, r4, r5
 8005808:	f002 fe38 	bl	800847c <__ulp>
 800580c:	b17e      	cbz	r6, 800582e <sulp+0x32>
 800580e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005812:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005816:	2b00      	cmp	r3, #0
 8005818:	dd09      	ble.n	800582e <sulp+0x32>
 800581a:	051b      	lsls	r3, r3, #20
 800581c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8005820:	2000      	movs	r0, #0
 8005822:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8005826:	ec41 0b17 	vmov	d7, r0, r1
 800582a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800582e:	bd70      	pop	{r4, r5, r6, pc}

08005830 <_strtod_l>:
 8005830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005834:	ed2d 8b0e 	vpush	{d8-d14}
 8005838:	b097      	sub	sp, #92	; 0x5c
 800583a:	461f      	mov	r7, r3
 800583c:	2300      	movs	r3, #0
 800583e:	9312      	str	r3, [sp, #72]	; 0x48
 8005840:	4ba1      	ldr	r3, [pc, #644]	; (8005ac8 <_strtod_l+0x298>)
 8005842:	920d      	str	r2, [sp, #52]	; 0x34
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	9307      	str	r3, [sp, #28]
 8005848:	4604      	mov	r4, r0
 800584a:	4618      	mov	r0, r3
 800584c:	468b      	mov	fp, r1
 800584e:	f7fa fcf7 	bl	8000240 <strlen>
 8005852:	f04f 0800 	mov.w	r8, #0
 8005856:	4605      	mov	r5, r0
 8005858:	f04f 0900 	mov.w	r9, #0
 800585c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005860:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005862:	7813      	ldrb	r3, [r2, #0]
 8005864:	2b2b      	cmp	r3, #43	; 0x2b
 8005866:	d04d      	beq.n	8005904 <_strtod_l+0xd4>
 8005868:	d83a      	bhi.n	80058e0 <_strtod_l+0xb0>
 800586a:	2b0d      	cmp	r3, #13
 800586c:	d833      	bhi.n	80058d6 <_strtod_l+0xa6>
 800586e:	2b08      	cmp	r3, #8
 8005870:	d833      	bhi.n	80058da <_strtod_l+0xaa>
 8005872:	2b00      	cmp	r3, #0
 8005874:	d03d      	beq.n	80058f2 <_strtod_l+0xc2>
 8005876:	2300      	movs	r3, #0
 8005878:	9308      	str	r3, [sp, #32]
 800587a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800587c:	7833      	ldrb	r3, [r6, #0]
 800587e:	2b30      	cmp	r3, #48	; 0x30
 8005880:	f040 80b0 	bne.w	80059e4 <_strtod_l+0x1b4>
 8005884:	7873      	ldrb	r3, [r6, #1]
 8005886:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800588a:	2b58      	cmp	r3, #88	; 0x58
 800588c:	d167      	bne.n	800595e <_strtod_l+0x12e>
 800588e:	9b08      	ldr	r3, [sp, #32]
 8005890:	9301      	str	r3, [sp, #4]
 8005892:	ab12      	add	r3, sp, #72	; 0x48
 8005894:	9702      	str	r7, [sp, #8]
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	4a8c      	ldr	r2, [pc, #560]	; (8005acc <_strtod_l+0x29c>)
 800589a:	ab13      	add	r3, sp, #76	; 0x4c
 800589c:	a911      	add	r1, sp, #68	; 0x44
 800589e:	4620      	mov	r0, r4
 80058a0:	f001 fede 	bl	8007660 <__gethex>
 80058a4:	f010 0507 	ands.w	r5, r0, #7
 80058a8:	4607      	mov	r7, r0
 80058aa:	d005      	beq.n	80058b8 <_strtod_l+0x88>
 80058ac:	2d06      	cmp	r5, #6
 80058ae:	d12b      	bne.n	8005908 <_strtod_l+0xd8>
 80058b0:	3601      	adds	r6, #1
 80058b2:	2300      	movs	r3, #0
 80058b4:	9611      	str	r6, [sp, #68]	; 0x44
 80058b6:	9308      	str	r3, [sp, #32]
 80058b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f040 854e 	bne.w	800635c <_strtod_l+0xb2c>
 80058c0:	9b08      	ldr	r3, [sp, #32]
 80058c2:	b1e3      	cbz	r3, 80058fe <_strtod_l+0xce>
 80058c4:	ec49 8b17 	vmov	d7, r8, r9
 80058c8:	eeb1 0b47 	vneg.f64	d0, d7
 80058cc:	b017      	add	sp, #92	; 0x5c
 80058ce:	ecbd 8b0e 	vpop	{d8-d14}
 80058d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	d1cd      	bne.n	8005876 <_strtod_l+0x46>
 80058da:	3201      	adds	r2, #1
 80058dc:	9211      	str	r2, [sp, #68]	; 0x44
 80058de:	e7bf      	b.n	8005860 <_strtod_l+0x30>
 80058e0:	2b2d      	cmp	r3, #45	; 0x2d
 80058e2:	d1c8      	bne.n	8005876 <_strtod_l+0x46>
 80058e4:	2301      	movs	r3, #1
 80058e6:	9308      	str	r3, [sp, #32]
 80058e8:	1c53      	adds	r3, r2, #1
 80058ea:	9311      	str	r3, [sp, #68]	; 0x44
 80058ec:	7853      	ldrb	r3, [r2, #1]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1c3      	bne.n	800587a <_strtod_l+0x4a>
 80058f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058f4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f040 852d 	bne.w	8006358 <_strtod_l+0xb28>
 80058fe:	ec49 8b10 	vmov	d0, r8, r9
 8005902:	e7e3      	b.n	80058cc <_strtod_l+0x9c>
 8005904:	2300      	movs	r3, #0
 8005906:	e7ee      	b.n	80058e6 <_strtod_l+0xb6>
 8005908:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800590a:	b13a      	cbz	r2, 800591c <_strtod_l+0xec>
 800590c:	2135      	movs	r1, #53	; 0x35
 800590e:	a814      	add	r0, sp, #80	; 0x50
 8005910:	f002 febc 	bl	800868c <__copybits>
 8005914:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005916:	4620      	mov	r0, r4
 8005918:	f002 fa7e 	bl	8007e18 <_Bfree>
 800591c:	3d01      	subs	r5, #1
 800591e:	2d04      	cmp	r5, #4
 8005920:	d806      	bhi.n	8005930 <_strtod_l+0x100>
 8005922:	e8df f005 	tbb	[pc, r5]
 8005926:	030a      	.short	0x030a
 8005928:	1714      	.short	0x1714
 800592a:	0a          	.byte	0x0a
 800592b:	00          	.byte	0x00
 800592c:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8005930:	073f      	lsls	r7, r7, #28
 8005932:	d5c1      	bpl.n	80058b8 <_strtod_l+0x88>
 8005934:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005938:	e7be      	b.n	80058b8 <_strtod_l+0x88>
 800593a:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800593e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005940:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005944:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005948:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800594c:	e7f0      	b.n	8005930 <_strtod_l+0x100>
 800594e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8005ad0 <_strtod_l+0x2a0>
 8005952:	e7ed      	b.n	8005930 <_strtod_l+0x100>
 8005954:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005958:	f04f 38ff 	mov.w	r8, #4294967295
 800595c:	e7e8      	b.n	8005930 <_strtod_l+0x100>
 800595e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005960:	1c5a      	adds	r2, r3, #1
 8005962:	9211      	str	r2, [sp, #68]	; 0x44
 8005964:	785b      	ldrb	r3, [r3, #1]
 8005966:	2b30      	cmp	r3, #48	; 0x30
 8005968:	d0f9      	beq.n	800595e <_strtod_l+0x12e>
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0a4      	beq.n	80058b8 <_strtod_l+0x88>
 800596e:	2301      	movs	r3, #1
 8005970:	f04f 0a00 	mov.w	sl, #0
 8005974:	9304      	str	r3, [sp, #16]
 8005976:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005978:	930a      	str	r3, [sp, #40]	; 0x28
 800597a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800597e:	f8cd a018 	str.w	sl, [sp, #24]
 8005982:	220a      	movs	r2, #10
 8005984:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005986:	7807      	ldrb	r7, [r0, #0]
 8005988:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800598c:	b2d9      	uxtb	r1, r3
 800598e:	2909      	cmp	r1, #9
 8005990:	d92a      	bls.n	80059e8 <_strtod_l+0x1b8>
 8005992:	9907      	ldr	r1, [sp, #28]
 8005994:	462a      	mov	r2, r5
 8005996:	f003 fac6 	bl	8008f26 <strncmp>
 800599a:	2800      	cmp	r0, #0
 800599c:	d033      	beq.n	8005a06 <_strtod_l+0x1d6>
 800599e:	2000      	movs	r0, #0
 80059a0:	9b06      	ldr	r3, [sp, #24]
 80059a2:	463a      	mov	r2, r7
 80059a4:	4601      	mov	r1, r0
 80059a6:	4607      	mov	r7, r0
 80059a8:	2a65      	cmp	r2, #101	; 0x65
 80059aa:	d001      	beq.n	80059b0 <_strtod_l+0x180>
 80059ac:	2a45      	cmp	r2, #69	; 0x45
 80059ae:	d117      	bne.n	80059e0 <_strtod_l+0x1b0>
 80059b0:	b91b      	cbnz	r3, 80059ba <_strtod_l+0x18a>
 80059b2:	9b04      	ldr	r3, [sp, #16]
 80059b4:	4303      	orrs	r3, r0
 80059b6:	d09c      	beq.n	80058f2 <_strtod_l+0xc2>
 80059b8:	2300      	movs	r3, #0
 80059ba:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80059be:	f10b 0201 	add.w	r2, fp, #1
 80059c2:	9211      	str	r2, [sp, #68]	; 0x44
 80059c4:	f89b 2001 	ldrb.w	r2, [fp, #1]
 80059c8:	2a2b      	cmp	r2, #43	; 0x2b
 80059ca:	d071      	beq.n	8005ab0 <_strtod_l+0x280>
 80059cc:	2a2d      	cmp	r2, #45	; 0x2d
 80059ce:	d077      	beq.n	8005ac0 <_strtod_l+0x290>
 80059d0:	f04f 0e00 	mov.w	lr, #0
 80059d4:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80059d8:	2d09      	cmp	r5, #9
 80059da:	d97f      	bls.n	8005adc <_strtod_l+0x2ac>
 80059dc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80059e0:	2500      	movs	r5, #0
 80059e2:	e09b      	b.n	8005b1c <_strtod_l+0x2ec>
 80059e4:	2300      	movs	r3, #0
 80059e6:	e7c3      	b.n	8005970 <_strtod_l+0x140>
 80059e8:	9906      	ldr	r1, [sp, #24]
 80059ea:	2908      	cmp	r1, #8
 80059ec:	bfdd      	ittte	le
 80059ee:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80059f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80059f4:	9309      	strle	r3, [sp, #36]	; 0x24
 80059f6:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80059fa:	9b06      	ldr	r3, [sp, #24]
 80059fc:	3001      	adds	r0, #1
 80059fe:	3301      	adds	r3, #1
 8005a00:	9306      	str	r3, [sp, #24]
 8005a02:	9011      	str	r0, [sp, #68]	; 0x44
 8005a04:	e7be      	b.n	8005984 <_strtod_l+0x154>
 8005a06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a08:	195a      	adds	r2, r3, r5
 8005a0a:	9211      	str	r2, [sp, #68]	; 0x44
 8005a0c:	5d5a      	ldrb	r2, [r3, r5]
 8005a0e:	9b06      	ldr	r3, [sp, #24]
 8005a10:	b3a3      	cbz	r3, 8005a7c <_strtod_l+0x24c>
 8005a12:	4607      	mov	r7, r0
 8005a14:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005a18:	2909      	cmp	r1, #9
 8005a1a:	d912      	bls.n	8005a42 <_strtod_l+0x212>
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	e7c3      	b.n	80059a8 <_strtod_l+0x178>
 8005a20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a22:	1c5a      	adds	r2, r3, #1
 8005a24:	9211      	str	r2, [sp, #68]	; 0x44
 8005a26:	785a      	ldrb	r2, [r3, #1]
 8005a28:	3001      	adds	r0, #1
 8005a2a:	2a30      	cmp	r2, #48	; 0x30
 8005a2c:	d0f8      	beq.n	8005a20 <_strtod_l+0x1f0>
 8005a2e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005a32:	2b08      	cmp	r3, #8
 8005a34:	f200 8497 	bhi.w	8006366 <_strtod_l+0xb36>
 8005a38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a3a:	930a      	str	r3, [sp, #40]	; 0x28
 8005a3c:	4607      	mov	r7, r0
 8005a3e:	2000      	movs	r0, #0
 8005a40:	4603      	mov	r3, r0
 8005a42:	3a30      	subs	r2, #48	; 0x30
 8005a44:	f100 0101 	add.w	r1, r0, #1
 8005a48:	d012      	beq.n	8005a70 <_strtod_l+0x240>
 8005a4a:	440f      	add	r7, r1
 8005a4c:	eb00 0c03 	add.w	ip, r0, r3
 8005a50:	4619      	mov	r1, r3
 8005a52:	250a      	movs	r5, #10
 8005a54:	4561      	cmp	r1, ip
 8005a56:	d113      	bne.n	8005a80 <_strtod_l+0x250>
 8005a58:	1819      	adds	r1, r3, r0
 8005a5a:	2908      	cmp	r1, #8
 8005a5c:	f103 0301 	add.w	r3, r3, #1
 8005a60:	4403      	add	r3, r0
 8005a62:	dc1c      	bgt.n	8005a9e <_strtod_l+0x26e>
 8005a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a66:	210a      	movs	r1, #10
 8005a68:	fb01 2200 	mla	r2, r1, r0, r2
 8005a6c:	9209      	str	r2, [sp, #36]	; 0x24
 8005a6e:	2100      	movs	r1, #0
 8005a70:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005a72:	1c50      	adds	r0, r2, #1
 8005a74:	9011      	str	r0, [sp, #68]	; 0x44
 8005a76:	7852      	ldrb	r2, [r2, #1]
 8005a78:	4608      	mov	r0, r1
 8005a7a:	e7cb      	b.n	8005a14 <_strtod_l+0x1e4>
 8005a7c:	9806      	ldr	r0, [sp, #24]
 8005a7e:	e7d4      	b.n	8005a2a <_strtod_l+0x1fa>
 8005a80:	2908      	cmp	r1, #8
 8005a82:	dc04      	bgt.n	8005a8e <_strtod_l+0x25e>
 8005a84:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005a86:	436e      	muls	r6, r5
 8005a88:	9609      	str	r6, [sp, #36]	; 0x24
 8005a8a:	3101      	adds	r1, #1
 8005a8c:	e7e2      	b.n	8005a54 <_strtod_l+0x224>
 8005a8e:	f101 0e01 	add.w	lr, r1, #1
 8005a92:	f1be 0f10 	cmp.w	lr, #16
 8005a96:	bfd8      	it	le
 8005a98:	fb05 fa0a 	mulle.w	sl, r5, sl
 8005a9c:	e7f5      	b.n	8005a8a <_strtod_l+0x25a>
 8005a9e:	2b10      	cmp	r3, #16
 8005aa0:	bfdc      	itt	le
 8005aa2:	210a      	movle	r1, #10
 8005aa4:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8005aa8:	e7e1      	b.n	8005a6e <_strtod_l+0x23e>
 8005aaa:	2700      	movs	r7, #0
 8005aac:	2101      	movs	r1, #1
 8005aae:	e780      	b.n	80059b2 <_strtod_l+0x182>
 8005ab0:	f04f 0e00 	mov.w	lr, #0
 8005ab4:	f10b 0202 	add.w	r2, fp, #2
 8005ab8:	9211      	str	r2, [sp, #68]	; 0x44
 8005aba:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8005abe:	e789      	b.n	80059d4 <_strtod_l+0x1a4>
 8005ac0:	f04f 0e01 	mov.w	lr, #1
 8005ac4:	e7f6      	b.n	8005ab4 <_strtod_l+0x284>
 8005ac6:	bf00      	nop
 8005ac8:	080096dc 	.word	0x080096dc
 8005acc:	08009430 	.word	0x08009430
 8005ad0:	7ff00000 	.word	0x7ff00000
 8005ad4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ad6:	1c55      	adds	r5, r2, #1
 8005ad8:	9511      	str	r5, [sp, #68]	; 0x44
 8005ada:	7852      	ldrb	r2, [r2, #1]
 8005adc:	2a30      	cmp	r2, #48	; 0x30
 8005ade:	d0f9      	beq.n	8005ad4 <_strtod_l+0x2a4>
 8005ae0:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8005ae4:	2d08      	cmp	r5, #8
 8005ae6:	f63f af7b 	bhi.w	80059e0 <_strtod_l+0x1b0>
 8005aea:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005aee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005af0:	9207      	str	r2, [sp, #28]
 8005af2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005af4:	1c55      	adds	r5, r2, #1
 8005af6:	9511      	str	r5, [sp, #68]	; 0x44
 8005af8:	7852      	ldrb	r2, [r2, #1]
 8005afa:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005afe:	2e09      	cmp	r6, #9
 8005b00:	d937      	bls.n	8005b72 <_strtod_l+0x342>
 8005b02:	9e07      	ldr	r6, [sp, #28]
 8005b04:	1bad      	subs	r5, r5, r6
 8005b06:	2d08      	cmp	r5, #8
 8005b08:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005b0c:	dc02      	bgt.n	8005b14 <_strtod_l+0x2e4>
 8005b0e:	4565      	cmp	r5, ip
 8005b10:	bfa8      	it	ge
 8005b12:	4665      	movge	r5, ip
 8005b14:	f1be 0f00 	cmp.w	lr, #0
 8005b18:	d000      	beq.n	8005b1c <_strtod_l+0x2ec>
 8005b1a:	426d      	negs	r5, r5
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d14d      	bne.n	8005bbc <_strtod_l+0x38c>
 8005b20:	9b04      	ldr	r3, [sp, #16]
 8005b22:	4303      	orrs	r3, r0
 8005b24:	f47f aec8 	bne.w	80058b8 <_strtod_l+0x88>
 8005b28:	2900      	cmp	r1, #0
 8005b2a:	f47f aee2 	bne.w	80058f2 <_strtod_l+0xc2>
 8005b2e:	2a69      	cmp	r2, #105	; 0x69
 8005b30:	d027      	beq.n	8005b82 <_strtod_l+0x352>
 8005b32:	dc24      	bgt.n	8005b7e <_strtod_l+0x34e>
 8005b34:	2a49      	cmp	r2, #73	; 0x49
 8005b36:	d024      	beq.n	8005b82 <_strtod_l+0x352>
 8005b38:	2a4e      	cmp	r2, #78	; 0x4e
 8005b3a:	f47f aeda 	bne.w	80058f2 <_strtod_l+0xc2>
 8005b3e:	4996      	ldr	r1, [pc, #600]	; (8005d98 <_strtod_l+0x568>)
 8005b40:	a811      	add	r0, sp, #68	; 0x44
 8005b42:	f001 ffe5 	bl	8007b10 <__match>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f43f aed3 	beq.w	80058f2 <_strtod_l+0xc2>
 8005b4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	2b28      	cmp	r3, #40	; 0x28
 8005b52:	d12d      	bne.n	8005bb0 <_strtod_l+0x380>
 8005b54:	4991      	ldr	r1, [pc, #580]	; (8005d9c <_strtod_l+0x56c>)
 8005b56:	aa14      	add	r2, sp, #80	; 0x50
 8005b58:	a811      	add	r0, sp, #68	; 0x44
 8005b5a:	f001 ffed 	bl	8007b38 <__hexnan>
 8005b5e:	2805      	cmp	r0, #5
 8005b60:	d126      	bne.n	8005bb0 <_strtod_l+0x380>
 8005b62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b64:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005b68:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005b6c:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005b70:	e6a2      	b.n	80058b8 <_strtod_l+0x88>
 8005b72:	250a      	movs	r5, #10
 8005b74:	fb05 250c 	mla	r5, r5, ip, r2
 8005b78:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8005b7c:	e7b9      	b.n	8005af2 <_strtod_l+0x2c2>
 8005b7e:	2a6e      	cmp	r2, #110	; 0x6e
 8005b80:	e7db      	b.n	8005b3a <_strtod_l+0x30a>
 8005b82:	4987      	ldr	r1, [pc, #540]	; (8005da0 <_strtod_l+0x570>)
 8005b84:	a811      	add	r0, sp, #68	; 0x44
 8005b86:	f001 ffc3 	bl	8007b10 <__match>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	f43f aeb1 	beq.w	80058f2 <_strtod_l+0xc2>
 8005b90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b92:	4984      	ldr	r1, [pc, #528]	; (8005da4 <_strtod_l+0x574>)
 8005b94:	3b01      	subs	r3, #1
 8005b96:	a811      	add	r0, sp, #68	; 0x44
 8005b98:	9311      	str	r3, [sp, #68]	; 0x44
 8005b9a:	f001 ffb9 	bl	8007b10 <__match>
 8005b9e:	b910      	cbnz	r0, 8005ba6 <_strtod_l+0x376>
 8005ba0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	9311      	str	r3, [sp, #68]	; 0x44
 8005ba6:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8005db8 <_strtod_l+0x588>
 8005baa:	f04f 0800 	mov.w	r8, #0
 8005bae:	e683      	b.n	80058b8 <_strtod_l+0x88>
 8005bb0:	487d      	ldr	r0, [pc, #500]	; (8005da8 <_strtod_l+0x578>)
 8005bb2:	f003 f95d 	bl	8008e70 <nan>
 8005bb6:	ec59 8b10 	vmov	r8, r9, d0
 8005bba:	e67d      	b.n	80058b8 <_strtod_l+0x88>
 8005bbc:	1bea      	subs	r2, r5, r7
 8005bbe:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8005bc2:	9207      	str	r2, [sp, #28]
 8005bc4:	9a06      	ldr	r2, [sp, #24]
 8005bc6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005bca:	2a00      	cmp	r2, #0
 8005bcc:	bf08      	it	eq
 8005bce:	461a      	moveq	r2, r3
 8005bd0:	2b10      	cmp	r3, #16
 8005bd2:	9206      	str	r2, [sp, #24]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	bfa8      	it	ge
 8005bd8:	2210      	movge	r2, #16
 8005bda:	2b09      	cmp	r3, #9
 8005bdc:	ec59 8b17 	vmov	r8, r9, d7
 8005be0:	dd0c      	ble.n	8005bfc <_strtod_l+0x3cc>
 8005be2:	4972      	ldr	r1, [pc, #456]	; (8005dac <_strtod_l+0x57c>)
 8005be4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005be8:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8005bec:	ee06 aa90 	vmov	s13, sl
 8005bf0:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8005bf4:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005bf8:	ec59 8b16 	vmov	r8, r9, d6
 8005bfc:	2b0f      	cmp	r3, #15
 8005bfe:	dc36      	bgt.n	8005c6e <_strtod_l+0x43e>
 8005c00:	9907      	ldr	r1, [sp, #28]
 8005c02:	2900      	cmp	r1, #0
 8005c04:	f43f ae58 	beq.w	80058b8 <_strtod_l+0x88>
 8005c08:	dd23      	ble.n	8005c52 <_strtod_l+0x422>
 8005c0a:	2916      	cmp	r1, #22
 8005c0c:	dc0b      	bgt.n	8005c26 <_strtod_l+0x3f6>
 8005c0e:	4b67      	ldr	r3, [pc, #412]	; (8005dac <_strtod_l+0x57c>)
 8005c10:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005c14:	ed93 7b00 	vldr	d7, [r3]
 8005c18:	ec49 8b16 	vmov	d6, r8, r9
 8005c1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c20:	ec59 8b17 	vmov	r8, r9, d7
 8005c24:	e648      	b.n	80058b8 <_strtod_l+0x88>
 8005c26:	9807      	ldr	r0, [sp, #28]
 8005c28:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8005c2c:	4281      	cmp	r1, r0
 8005c2e:	db1e      	blt.n	8005c6e <_strtod_l+0x43e>
 8005c30:	4a5e      	ldr	r2, [pc, #376]	; (8005dac <_strtod_l+0x57c>)
 8005c32:	f1c3 030f 	rsb	r3, r3, #15
 8005c36:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8005c3a:	ed91 7b00 	vldr	d7, [r1]
 8005c3e:	ec49 8b16 	vmov	d6, r8, r9
 8005c42:	1ac3      	subs	r3, r0, r3
 8005c44:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005c48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c4c:	ed92 6b00 	vldr	d6, [r2]
 8005c50:	e7e4      	b.n	8005c1c <_strtod_l+0x3ec>
 8005c52:	9907      	ldr	r1, [sp, #28]
 8005c54:	3116      	adds	r1, #22
 8005c56:	db0a      	blt.n	8005c6e <_strtod_l+0x43e>
 8005c58:	4b54      	ldr	r3, [pc, #336]	; (8005dac <_strtod_l+0x57c>)
 8005c5a:	1b7d      	subs	r5, r7, r5
 8005c5c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005c60:	ed95 7b00 	vldr	d7, [r5]
 8005c64:	ec49 8b16 	vmov	d6, r8, r9
 8005c68:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005c6c:	e7d8      	b.n	8005c20 <_strtod_l+0x3f0>
 8005c6e:	9907      	ldr	r1, [sp, #28]
 8005c70:	1a9a      	subs	r2, r3, r2
 8005c72:	440a      	add	r2, r1
 8005c74:	2a00      	cmp	r2, #0
 8005c76:	dd6f      	ble.n	8005d58 <_strtod_l+0x528>
 8005c78:	f012 000f 	ands.w	r0, r2, #15
 8005c7c:	d00a      	beq.n	8005c94 <_strtod_l+0x464>
 8005c7e:	494b      	ldr	r1, [pc, #300]	; (8005dac <_strtod_l+0x57c>)
 8005c80:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005c84:	ed91 7b00 	vldr	d7, [r1]
 8005c88:	ec49 8b16 	vmov	d6, r8, r9
 8005c8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c90:	ec59 8b17 	vmov	r8, r9, d7
 8005c94:	f032 020f 	bics.w	r2, r2, #15
 8005c98:	d04f      	beq.n	8005d3a <_strtod_l+0x50a>
 8005c9a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8005c9e:	dd22      	ble.n	8005ce6 <_strtod_l+0x4b6>
 8005ca0:	2500      	movs	r5, #0
 8005ca2:	462e      	mov	r6, r5
 8005ca4:	9506      	str	r5, [sp, #24]
 8005ca6:	462f      	mov	r7, r5
 8005ca8:	2322      	movs	r3, #34	; 0x22
 8005caa:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8005db8 <_strtod_l+0x588>
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	f04f 0800 	mov.w	r8, #0
 8005cb4:	9b06      	ldr	r3, [sp, #24]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	f43f adfe 	beq.w	80058b8 <_strtod_l+0x88>
 8005cbc:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f002 f8aa 	bl	8007e18 <_Bfree>
 8005cc4:	4639      	mov	r1, r7
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	f002 f8a6 	bl	8007e18 <_Bfree>
 8005ccc:	4631      	mov	r1, r6
 8005cce:	4620      	mov	r0, r4
 8005cd0:	f002 f8a2 	bl	8007e18 <_Bfree>
 8005cd4:	9906      	ldr	r1, [sp, #24]
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	f002 f89e 	bl	8007e18 <_Bfree>
 8005cdc:	4629      	mov	r1, r5
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f002 f89a 	bl	8007e18 <_Bfree>
 8005ce4:	e5e8      	b.n	80058b8 <_strtod_l+0x88>
 8005ce6:	2000      	movs	r0, #0
 8005ce8:	ec49 8b17 	vmov	d7, r8, r9
 8005cec:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8005db0 <_strtod_l+0x580>
 8005cf0:	1112      	asrs	r2, r2, #4
 8005cf2:	4601      	mov	r1, r0
 8005cf4:	2a01      	cmp	r2, #1
 8005cf6:	dc23      	bgt.n	8005d40 <_strtod_l+0x510>
 8005cf8:	b108      	cbz	r0, 8005cfe <_strtod_l+0x4ce>
 8005cfa:	ec59 8b17 	vmov	r8, r9, d7
 8005cfe:	4a2c      	ldr	r2, [pc, #176]	; (8005db0 <_strtod_l+0x580>)
 8005d00:	482c      	ldr	r0, [pc, #176]	; (8005db4 <_strtod_l+0x584>)
 8005d02:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005d06:	ed92 7b00 	vldr	d7, [r2]
 8005d0a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005d0e:	ec49 8b16 	vmov	d6, r8, r9
 8005d12:	4a29      	ldr	r2, [pc, #164]	; (8005db8 <_strtod_l+0x588>)
 8005d14:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d18:	ee17 1a90 	vmov	r1, s15
 8005d1c:	400a      	ands	r2, r1
 8005d1e:	4282      	cmp	r2, r0
 8005d20:	ec59 8b17 	vmov	r8, r9, d7
 8005d24:	d8bc      	bhi.n	8005ca0 <_strtod_l+0x470>
 8005d26:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8005d2a:	4282      	cmp	r2, r0
 8005d2c:	bf86      	itte	hi
 8005d2e:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8005dbc <_strtod_l+0x58c>
 8005d32:	f04f 38ff 	movhi.w	r8, #4294967295
 8005d36:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	9204      	str	r2, [sp, #16]
 8005d3e:	e078      	b.n	8005e32 <_strtod_l+0x602>
 8005d40:	07d6      	lsls	r6, r2, #31
 8005d42:	d504      	bpl.n	8005d4e <_strtod_l+0x51e>
 8005d44:	ed9c 6b00 	vldr	d6, [ip]
 8005d48:	2001      	movs	r0, #1
 8005d4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d4e:	3101      	adds	r1, #1
 8005d50:	1052      	asrs	r2, r2, #1
 8005d52:	f10c 0c08 	add.w	ip, ip, #8
 8005d56:	e7cd      	b.n	8005cf4 <_strtod_l+0x4c4>
 8005d58:	d0ef      	beq.n	8005d3a <_strtod_l+0x50a>
 8005d5a:	4252      	negs	r2, r2
 8005d5c:	f012 000f 	ands.w	r0, r2, #15
 8005d60:	d00a      	beq.n	8005d78 <_strtod_l+0x548>
 8005d62:	4912      	ldr	r1, [pc, #72]	; (8005dac <_strtod_l+0x57c>)
 8005d64:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005d68:	ed91 7b00 	vldr	d7, [r1]
 8005d6c:	ec49 8b16 	vmov	d6, r8, r9
 8005d70:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005d74:	ec59 8b17 	vmov	r8, r9, d7
 8005d78:	1112      	asrs	r2, r2, #4
 8005d7a:	d0de      	beq.n	8005d3a <_strtod_l+0x50a>
 8005d7c:	2a1f      	cmp	r2, #31
 8005d7e:	dd1f      	ble.n	8005dc0 <_strtod_l+0x590>
 8005d80:	2500      	movs	r5, #0
 8005d82:	462e      	mov	r6, r5
 8005d84:	9506      	str	r5, [sp, #24]
 8005d86:	462f      	mov	r7, r5
 8005d88:	2322      	movs	r3, #34	; 0x22
 8005d8a:	f04f 0800 	mov.w	r8, #0
 8005d8e:	f04f 0900 	mov.w	r9, #0
 8005d92:	6023      	str	r3, [r4, #0]
 8005d94:	e78e      	b.n	8005cb4 <_strtod_l+0x484>
 8005d96:	bf00      	nop
 8005d98:	08009401 	.word	0x08009401
 8005d9c:	08009444 	.word	0x08009444
 8005da0:	080093f9 	.word	0x080093f9
 8005da4:	08009584 	.word	0x08009584
 8005da8:	08009898 	.word	0x08009898
 8005dac:	08009778 	.word	0x08009778
 8005db0:	08009750 	.word	0x08009750
 8005db4:	7ca00000 	.word	0x7ca00000
 8005db8:	7ff00000 	.word	0x7ff00000
 8005dbc:	7fefffff 	.word	0x7fefffff
 8005dc0:	f012 0110 	ands.w	r1, r2, #16
 8005dc4:	bf18      	it	ne
 8005dc6:	216a      	movne	r1, #106	; 0x6a
 8005dc8:	9104      	str	r1, [sp, #16]
 8005dca:	ec49 8b17 	vmov	d7, r8, r9
 8005dce:	49be      	ldr	r1, [pc, #760]	; (80060c8 <_strtod_l+0x898>)
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	07d6      	lsls	r6, r2, #31
 8005dd4:	d504      	bpl.n	8005de0 <_strtod_l+0x5b0>
 8005dd6:	ed91 6b00 	vldr	d6, [r1]
 8005dda:	2001      	movs	r0, #1
 8005ddc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005de0:	1052      	asrs	r2, r2, #1
 8005de2:	f101 0108 	add.w	r1, r1, #8
 8005de6:	d1f4      	bne.n	8005dd2 <_strtod_l+0x5a2>
 8005de8:	b108      	cbz	r0, 8005dee <_strtod_l+0x5be>
 8005dea:	ec59 8b17 	vmov	r8, r9, d7
 8005dee:	9a04      	ldr	r2, [sp, #16]
 8005df0:	b1c2      	cbz	r2, 8005e24 <_strtod_l+0x5f4>
 8005df2:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8005df6:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8005dfa:	2a00      	cmp	r2, #0
 8005dfc:	4648      	mov	r0, r9
 8005dfe:	dd11      	ble.n	8005e24 <_strtod_l+0x5f4>
 8005e00:	2a1f      	cmp	r2, #31
 8005e02:	f340 812e 	ble.w	8006062 <_strtod_l+0x832>
 8005e06:	2a34      	cmp	r2, #52	; 0x34
 8005e08:	bfde      	ittt	le
 8005e0a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8005e0e:	f04f 32ff 	movle.w	r2, #4294967295
 8005e12:	fa02 f101 	lslle.w	r1, r2, r1
 8005e16:	f04f 0800 	mov.w	r8, #0
 8005e1a:	bfcc      	ite	gt
 8005e1c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005e20:	ea01 0900 	andle.w	r9, r1, r0
 8005e24:	ec49 8b17 	vmov	d7, r8, r9
 8005e28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e30:	d0a6      	beq.n	8005d80 <_strtod_l+0x550>
 8005e32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e34:	9200      	str	r2, [sp, #0]
 8005e36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e38:	9a06      	ldr	r2, [sp, #24]
 8005e3a:	4620      	mov	r0, r4
 8005e3c:	f002 f854 	bl	8007ee8 <__s2b>
 8005e40:	9006      	str	r0, [sp, #24]
 8005e42:	2800      	cmp	r0, #0
 8005e44:	f43f af2c 	beq.w	8005ca0 <_strtod_l+0x470>
 8005e48:	9b07      	ldr	r3, [sp, #28]
 8005e4a:	1b7d      	subs	r5, r7, r5
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bfb4      	ite	lt
 8005e50:	462b      	movlt	r3, r5
 8005e52:	2300      	movge	r3, #0
 8005e54:	9309      	str	r3, [sp, #36]	; 0x24
 8005e56:	9b07      	ldr	r3, [sp, #28]
 8005e58:	ed9f 9b93 	vldr	d9, [pc, #588]	; 80060a8 <_strtod_l+0x878>
 8005e5c:	ed9f ab94 	vldr	d10, [pc, #592]	; 80060b0 <_strtod_l+0x880>
 8005e60:	ed9f bb95 	vldr	d11, [pc, #596]	; 80060b8 <_strtod_l+0x888>
 8005e64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005e68:	2500      	movs	r5, #0
 8005e6a:	930c      	str	r3, [sp, #48]	; 0x30
 8005e6c:	462e      	mov	r6, r5
 8005e6e:	9b06      	ldr	r3, [sp, #24]
 8005e70:	4620      	mov	r0, r4
 8005e72:	6859      	ldr	r1, [r3, #4]
 8005e74:	f001 ff90 	bl	8007d98 <_Balloc>
 8005e78:	4607      	mov	r7, r0
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	f43f af14 	beq.w	8005ca8 <_strtod_l+0x478>
 8005e80:	9b06      	ldr	r3, [sp, #24]
 8005e82:	691a      	ldr	r2, [r3, #16]
 8005e84:	3202      	adds	r2, #2
 8005e86:	f103 010c 	add.w	r1, r3, #12
 8005e8a:	0092      	lsls	r2, r2, #2
 8005e8c:	300c      	adds	r0, #12
 8005e8e:	f001 ff75 	bl	8007d7c <memcpy>
 8005e92:	ec49 8b10 	vmov	d0, r8, r9
 8005e96:	aa14      	add	r2, sp, #80	; 0x50
 8005e98:	a913      	add	r1, sp, #76	; 0x4c
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f002 fb6a 	bl	8008574 <__d2b>
 8005ea0:	ec49 8b18 	vmov	d8, r8, r9
 8005ea4:	9012      	str	r0, [sp, #72]	; 0x48
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	f43f aefe 	beq.w	8005ca8 <_strtod_l+0x478>
 8005eac:	2101      	movs	r1, #1
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f002 f8b4 	bl	800801c <__i2b>
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	f43f aef6 	beq.w	8005ca8 <_strtod_l+0x478>
 8005ebc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ebe:	9914      	ldr	r1, [sp, #80]	; 0x50
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	bfab      	itete	ge
 8005ec4:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8005ec6:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005ec8:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8005ecc:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8005ed0:	bfac      	ite	ge
 8005ed2:	eb03 0b02 	addge.w	fp, r3, r2
 8005ed6:	eba2 0a03 	sublt.w	sl, r2, r3
 8005eda:	9a04      	ldr	r2, [sp, #16]
 8005edc:	1a9b      	subs	r3, r3, r2
 8005ede:	440b      	add	r3, r1
 8005ee0:	4a7a      	ldr	r2, [pc, #488]	; (80060cc <_strtod_l+0x89c>)
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8005eea:	f280 80cd 	bge.w	8006088 <_strtod_l+0x858>
 8005eee:	1ad2      	subs	r2, r2, r3
 8005ef0:	2a1f      	cmp	r2, #31
 8005ef2:	eba1 0102 	sub.w	r1, r1, r2
 8005ef6:	f04f 0001 	mov.w	r0, #1
 8005efa:	f300 80b9 	bgt.w	8006070 <_strtod_l+0x840>
 8005efe:	fa00 f302 	lsl.w	r3, r0, r2
 8005f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f04:	2300      	movs	r3, #0
 8005f06:	930a      	str	r3, [sp, #40]	; 0x28
 8005f08:	eb0b 0301 	add.w	r3, fp, r1
 8005f0c:	9a04      	ldr	r2, [sp, #16]
 8005f0e:	459b      	cmp	fp, r3
 8005f10:	448a      	add	sl, r1
 8005f12:	4492      	add	sl, r2
 8005f14:	465a      	mov	r2, fp
 8005f16:	bfa8      	it	ge
 8005f18:	461a      	movge	r2, r3
 8005f1a:	4552      	cmp	r2, sl
 8005f1c:	bfa8      	it	ge
 8005f1e:	4652      	movge	r2, sl
 8005f20:	2a00      	cmp	r2, #0
 8005f22:	bfc2      	ittt	gt
 8005f24:	1a9b      	subgt	r3, r3, r2
 8005f26:	ebaa 0a02 	subgt.w	sl, sl, r2
 8005f2a:	ebab 0b02 	subgt.w	fp, fp, r2
 8005f2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f30:	2a00      	cmp	r2, #0
 8005f32:	dd18      	ble.n	8005f66 <_strtod_l+0x736>
 8005f34:	4631      	mov	r1, r6
 8005f36:	4620      	mov	r0, r4
 8005f38:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f3a:	f002 f92f 	bl	800819c <__pow5mult>
 8005f3e:	4606      	mov	r6, r0
 8005f40:	2800      	cmp	r0, #0
 8005f42:	f43f aeb1 	beq.w	8005ca8 <_strtod_l+0x478>
 8005f46:	4601      	mov	r1, r0
 8005f48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f002 f87c 	bl	8008048 <__multiply>
 8005f50:	900e      	str	r0, [sp, #56]	; 0x38
 8005f52:	2800      	cmp	r0, #0
 8005f54:	f43f aea8 	beq.w	8005ca8 <_strtod_l+0x478>
 8005f58:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f001 ff5c 	bl	8007e18 <_Bfree>
 8005f60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f64:	9212      	str	r2, [sp, #72]	; 0x48
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f300 8093 	bgt.w	8006092 <_strtod_l+0x862>
 8005f6c:	9b07      	ldr	r3, [sp, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	dd08      	ble.n	8005f84 <_strtod_l+0x754>
 8005f72:	4639      	mov	r1, r7
 8005f74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f76:	4620      	mov	r0, r4
 8005f78:	f002 f910 	bl	800819c <__pow5mult>
 8005f7c:	4607      	mov	r7, r0
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	f43f ae92 	beq.w	8005ca8 <_strtod_l+0x478>
 8005f84:	f1ba 0f00 	cmp.w	sl, #0
 8005f88:	dd08      	ble.n	8005f9c <_strtod_l+0x76c>
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	4652      	mov	r2, sl
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f002 f95e 	bl	8008250 <__lshift>
 8005f94:	4607      	mov	r7, r0
 8005f96:	2800      	cmp	r0, #0
 8005f98:	f43f ae86 	beq.w	8005ca8 <_strtod_l+0x478>
 8005f9c:	f1bb 0f00 	cmp.w	fp, #0
 8005fa0:	dd08      	ble.n	8005fb4 <_strtod_l+0x784>
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	465a      	mov	r2, fp
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	f002 f952 	bl	8008250 <__lshift>
 8005fac:	4606      	mov	r6, r0
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	f43f ae7a 	beq.w	8005ca8 <_strtod_l+0x478>
 8005fb4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005fb6:	463a      	mov	r2, r7
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f002 f9d5 	bl	8008368 <__mdiff>
 8005fbe:	4605      	mov	r5, r0
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	f43f ae71 	beq.w	8005ca8 <_strtod_l+0x478>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8005fcc:	60c3      	str	r3, [r0, #12]
 8005fce:	4631      	mov	r1, r6
 8005fd0:	f002 f9ae 	bl	8008330 <__mcmp>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	da7d      	bge.n	80060d4 <_strtod_l+0x8a4>
 8005fd8:	ea5a 0308 	orrs.w	r3, sl, r8
 8005fdc:	f040 80a3 	bne.w	8006126 <_strtod_l+0x8f6>
 8005fe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f040 809e 	bne.w	8006126 <_strtod_l+0x8f6>
 8005fea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005fee:	0d1b      	lsrs	r3, r3, #20
 8005ff0:	051b      	lsls	r3, r3, #20
 8005ff2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005ff6:	f240 8096 	bls.w	8006126 <_strtod_l+0x8f6>
 8005ffa:	696b      	ldr	r3, [r5, #20]
 8005ffc:	b91b      	cbnz	r3, 8006006 <_strtod_l+0x7d6>
 8005ffe:	692b      	ldr	r3, [r5, #16]
 8006000:	2b01      	cmp	r3, #1
 8006002:	f340 8090 	ble.w	8006126 <_strtod_l+0x8f6>
 8006006:	4629      	mov	r1, r5
 8006008:	2201      	movs	r2, #1
 800600a:	4620      	mov	r0, r4
 800600c:	f002 f920 	bl	8008250 <__lshift>
 8006010:	4631      	mov	r1, r6
 8006012:	4605      	mov	r5, r0
 8006014:	f002 f98c 	bl	8008330 <__mcmp>
 8006018:	2800      	cmp	r0, #0
 800601a:	f340 8084 	ble.w	8006126 <_strtod_l+0x8f6>
 800601e:	9904      	ldr	r1, [sp, #16]
 8006020:	4a2b      	ldr	r2, [pc, #172]	; (80060d0 <_strtod_l+0x8a0>)
 8006022:	464b      	mov	r3, r9
 8006024:	2900      	cmp	r1, #0
 8006026:	f000 809d 	beq.w	8006164 <_strtod_l+0x934>
 800602a:	ea02 0109 	and.w	r1, r2, r9
 800602e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006032:	f300 8097 	bgt.w	8006164 <_strtod_l+0x934>
 8006036:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800603a:	f77f aea5 	ble.w	8005d88 <_strtod_l+0x558>
 800603e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80060c0 <_strtod_l+0x890>
 8006042:	ec49 8b16 	vmov	d6, r8, r9
 8006046:	ee26 7b07 	vmul.f64	d7, d6, d7
 800604a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800604e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8006052:	4313      	orrs	r3, r2
 8006054:	bf08      	it	eq
 8006056:	2322      	moveq	r3, #34	; 0x22
 8006058:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800605c:	bf08      	it	eq
 800605e:	6023      	streq	r3, [r4, #0]
 8006060:	e62c      	b.n	8005cbc <_strtod_l+0x48c>
 8006062:	f04f 31ff 	mov.w	r1, #4294967295
 8006066:	fa01 f202 	lsl.w	r2, r1, r2
 800606a:	ea02 0808 	and.w	r8, r2, r8
 800606e:	e6d9      	b.n	8005e24 <_strtod_l+0x5f4>
 8006070:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8006074:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8006078:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800607c:	33e2      	adds	r3, #226	; 0xe2
 800607e:	fa00 f303 	lsl.w	r3, r0, r3
 8006082:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8006086:	e73f      	b.n	8005f08 <_strtod_l+0x6d8>
 8006088:	2200      	movs	r2, #0
 800608a:	2301      	movs	r3, #1
 800608c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006090:	e73a      	b.n	8005f08 <_strtod_l+0x6d8>
 8006092:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006094:	461a      	mov	r2, r3
 8006096:	4620      	mov	r0, r4
 8006098:	f002 f8da 	bl	8008250 <__lshift>
 800609c:	9012      	str	r0, [sp, #72]	; 0x48
 800609e:	2800      	cmp	r0, #0
 80060a0:	f47f af64 	bne.w	8005f6c <_strtod_l+0x73c>
 80060a4:	e600      	b.n	8005ca8 <_strtod_l+0x478>
 80060a6:	bf00      	nop
 80060a8:	94a03595 	.word	0x94a03595
 80060ac:	3fcfffff 	.word	0x3fcfffff
 80060b0:	94a03595 	.word	0x94a03595
 80060b4:	3fdfffff 	.word	0x3fdfffff
 80060b8:	35afe535 	.word	0x35afe535
 80060bc:	3fe00000 	.word	0x3fe00000
 80060c0:	00000000 	.word	0x00000000
 80060c4:	39500000 	.word	0x39500000
 80060c8:	08009458 	.word	0x08009458
 80060cc:	fffffc02 	.word	0xfffffc02
 80060d0:	7ff00000 	.word	0x7ff00000
 80060d4:	46cb      	mov	fp, r9
 80060d6:	d15f      	bne.n	8006198 <_strtod_l+0x968>
 80060d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80060dc:	f1ba 0f00 	cmp.w	sl, #0
 80060e0:	d02a      	beq.n	8006138 <_strtod_l+0x908>
 80060e2:	4aa7      	ldr	r2, [pc, #668]	; (8006380 <_strtod_l+0xb50>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d12b      	bne.n	8006140 <_strtod_l+0x910>
 80060e8:	9b04      	ldr	r3, [sp, #16]
 80060ea:	4642      	mov	r2, r8
 80060ec:	b1fb      	cbz	r3, 800612e <_strtod_l+0x8fe>
 80060ee:	4ba5      	ldr	r3, [pc, #660]	; (8006384 <_strtod_l+0xb54>)
 80060f0:	ea09 0303 	and.w	r3, r9, r3
 80060f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80060f8:	f04f 31ff 	mov.w	r1, #4294967295
 80060fc:	d81a      	bhi.n	8006134 <_strtod_l+0x904>
 80060fe:	0d1b      	lsrs	r3, r3, #20
 8006100:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006104:	fa01 f303 	lsl.w	r3, r1, r3
 8006108:	429a      	cmp	r2, r3
 800610a:	d119      	bne.n	8006140 <_strtod_l+0x910>
 800610c:	4b9e      	ldr	r3, [pc, #632]	; (8006388 <_strtod_l+0xb58>)
 800610e:	459b      	cmp	fp, r3
 8006110:	d102      	bne.n	8006118 <_strtod_l+0x8e8>
 8006112:	3201      	adds	r2, #1
 8006114:	f43f adc8 	beq.w	8005ca8 <_strtod_l+0x478>
 8006118:	4b9a      	ldr	r3, [pc, #616]	; (8006384 <_strtod_l+0xb54>)
 800611a:	ea0b 0303 	and.w	r3, fp, r3
 800611e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006122:	f04f 0800 	mov.w	r8, #0
 8006126:	9b04      	ldr	r3, [sp, #16]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d188      	bne.n	800603e <_strtod_l+0x80e>
 800612c:	e5c6      	b.n	8005cbc <_strtod_l+0x48c>
 800612e:	f04f 33ff 	mov.w	r3, #4294967295
 8006132:	e7e9      	b.n	8006108 <_strtod_l+0x8d8>
 8006134:	460b      	mov	r3, r1
 8006136:	e7e7      	b.n	8006108 <_strtod_l+0x8d8>
 8006138:	ea53 0308 	orrs.w	r3, r3, r8
 800613c:	f43f af6f 	beq.w	800601e <_strtod_l+0x7ee>
 8006140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006142:	b1cb      	cbz	r3, 8006178 <_strtod_l+0x948>
 8006144:	ea13 0f0b 	tst.w	r3, fp
 8006148:	d0ed      	beq.n	8006126 <_strtod_l+0x8f6>
 800614a:	9a04      	ldr	r2, [sp, #16]
 800614c:	4640      	mov	r0, r8
 800614e:	4649      	mov	r1, r9
 8006150:	f1ba 0f00 	cmp.w	sl, #0
 8006154:	d014      	beq.n	8006180 <_strtod_l+0x950>
 8006156:	f7ff fb51 	bl	80057fc <sulp>
 800615a:	ee38 7b00 	vadd.f64	d7, d8, d0
 800615e:	ec59 8b17 	vmov	r8, r9, d7
 8006162:	e7e0      	b.n	8006126 <_strtod_l+0x8f6>
 8006164:	4013      	ands	r3, r2
 8006166:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800616a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800616e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006172:	f04f 38ff 	mov.w	r8, #4294967295
 8006176:	e7d6      	b.n	8006126 <_strtod_l+0x8f6>
 8006178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800617a:	ea13 0f08 	tst.w	r3, r8
 800617e:	e7e3      	b.n	8006148 <_strtod_l+0x918>
 8006180:	f7ff fb3c 	bl	80057fc <sulp>
 8006184:	ee38 0b40 	vsub.f64	d0, d8, d0
 8006188:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800618c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006190:	ec59 8b10 	vmov	r8, r9, d0
 8006194:	d1c7      	bne.n	8006126 <_strtod_l+0x8f6>
 8006196:	e5f7      	b.n	8005d88 <_strtod_l+0x558>
 8006198:	4631      	mov	r1, r6
 800619a:	4628      	mov	r0, r5
 800619c:	f002 fa46 	bl	800862c <__ratio>
 80061a0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80061a4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80061a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ac:	d865      	bhi.n	800627a <_strtod_l+0xa4a>
 80061ae:	f1ba 0f00 	cmp.w	sl, #0
 80061b2:	d042      	beq.n	800623a <_strtod_l+0xa0a>
 80061b4:	4b75      	ldr	r3, [pc, #468]	; (800638c <_strtod_l+0xb5c>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80061bc:	4871      	ldr	r0, [pc, #452]	; (8006384 <_strtod_l+0xb54>)
 80061be:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8006398 <_strtod_l+0xb68>
 80061c2:	ea0b 0100 	and.w	r1, fp, r0
 80061c6:	4561      	cmp	r1, ip
 80061c8:	f040 808e 	bne.w	80062e8 <_strtod_l+0xab8>
 80061cc:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80061d0:	ec49 8b10 	vmov	d0, r8, r9
 80061d4:	ec43 2b1c 	vmov	d12, r2, r3
 80061d8:	910a      	str	r1, [sp, #40]	; 0x28
 80061da:	f002 f94f 	bl	800847c <__ulp>
 80061de:	ec49 8b1e 	vmov	d14, r8, r9
 80061e2:	4868      	ldr	r0, [pc, #416]	; (8006384 <_strtod_l+0xb54>)
 80061e4:	eeac eb00 	vfma.f64	d14, d12, d0
 80061e8:	ee1e 3a90 	vmov	r3, s29
 80061ec:	4a68      	ldr	r2, [pc, #416]	; (8006390 <_strtod_l+0xb60>)
 80061ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 80061f0:	4018      	ands	r0, r3
 80061f2:	4290      	cmp	r0, r2
 80061f4:	ec59 8b1e 	vmov	r8, r9, d14
 80061f8:	d94e      	bls.n	8006298 <_strtod_l+0xa68>
 80061fa:	ee18 3a90 	vmov	r3, s17
 80061fe:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006202:	4293      	cmp	r3, r2
 8006204:	d104      	bne.n	8006210 <_strtod_l+0x9e0>
 8006206:	ee18 3a10 	vmov	r3, s16
 800620a:	3301      	adds	r3, #1
 800620c:	f43f ad4c 	beq.w	8005ca8 <_strtod_l+0x478>
 8006210:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8006388 <_strtod_l+0xb58>
 8006214:	f04f 38ff 	mov.w	r8, #4294967295
 8006218:	9912      	ldr	r1, [sp, #72]	; 0x48
 800621a:	4620      	mov	r0, r4
 800621c:	f001 fdfc 	bl	8007e18 <_Bfree>
 8006220:	4639      	mov	r1, r7
 8006222:	4620      	mov	r0, r4
 8006224:	f001 fdf8 	bl	8007e18 <_Bfree>
 8006228:	4631      	mov	r1, r6
 800622a:	4620      	mov	r0, r4
 800622c:	f001 fdf4 	bl	8007e18 <_Bfree>
 8006230:	4629      	mov	r1, r5
 8006232:	4620      	mov	r0, r4
 8006234:	f001 fdf0 	bl	8007e18 <_Bfree>
 8006238:	e619      	b.n	8005e6e <_strtod_l+0x63e>
 800623a:	f1b8 0f00 	cmp.w	r8, #0
 800623e:	d112      	bne.n	8006266 <_strtod_l+0xa36>
 8006240:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006244:	b9b3      	cbnz	r3, 8006274 <_strtod_l+0xa44>
 8006246:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800624a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800624e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006252:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8006256:	bf58      	it	pl
 8006258:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800625c:	eeb1 7b4d 	vneg.f64	d7, d13
 8006260:	ec53 2b17 	vmov	r2, r3, d7
 8006264:	e7aa      	b.n	80061bc <_strtod_l+0x98c>
 8006266:	f1b8 0f01 	cmp.w	r8, #1
 800626a:	d103      	bne.n	8006274 <_strtod_l+0xa44>
 800626c:	f1b9 0f00 	cmp.w	r9, #0
 8006270:	f43f ad8a 	beq.w	8005d88 <_strtod_l+0x558>
 8006274:	4b47      	ldr	r3, [pc, #284]	; (8006394 <_strtod_l+0xb64>)
 8006276:	2200      	movs	r2, #0
 8006278:	e79e      	b.n	80061b8 <_strtod_l+0x988>
 800627a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800627e:	ee20 db0d 	vmul.f64	d13, d0, d13
 8006282:	f1ba 0f00 	cmp.w	sl, #0
 8006286:	d104      	bne.n	8006292 <_strtod_l+0xa62>
 8006288:	eeb1 7b4d 	vneg.f64	d7, d13
 800628c:	ec53 2b17 	vmov	r2, r3, d7
 8006290:	e794      	b.n	80061bc <_strtod_l+0x98c>
 8006292:	eeb0 7b4d 	vmov.f64	d7, d13
 8006296:	e7f9      	b.n	800628c <_strtod_l+0xa5c>
 8006298:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1ba      	bne.n	8006218 <_strtod_l+0x9e8>
 80062a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062a6:	0d1b      	lsrs	r3, r3, #20
 80062a8:	051b      	lsls	r3, r3, #20
 80062aa:	4299      	cmp	r1, r3
 80062ac:	d1b4      	bne.n	8006218 <_strtod_l+0x9e8>
 80062ae:	ec51 0b1d 	vmov	r0, r1, d13
 80062b2:	f7fa f9f1 	bl	8000698 <__aeabi_d2lz>
 80062b6:	f7fa f9a9 	bl	800060c <__aeabi_l2d>
 80062ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062be:	ec41 0b17 	vmov	d7, r0, r1
 80062c2:	ea43 0308 	orr.w	r3, r3, r8
 80062c6:	ea53 030a 	orrs.w	r3, r3, sl
 80062ca:	ee3d db47 	vsub.f64	d13, d13, d7
 80062ce:	d03c      	beq.n	800634a <_strtod_l+0xb1a>
 80062d0:	eeb4 dbca 	vcmpe.f64	d13, d10
 80062d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062d8:	f53f acf0 	bmi.w	8005cbc <_strtod_l+0x48c>
 80062dc:	eeb4 dbcb 	vcmpe.f64	d13, d11
 80062e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062e4:	dd98      	ble.n	8006218 <_strtod_l+0x9e8>
 80062e6:	e4e9      	b.n	8005cbc <_strtod_l+0x48c>
 80062e8:	9804      	ldr	r0, [sp, #16]
 80062ea:	b1f0      	cbz	r0, 800632a <_strtod_l+0xafa>
 80062ec:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80062f0:	d81b      	bhi.n	800632a <_strtod_l+0xafa>
 80062f2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8006378 <_strtod_l+0xb48>
 80062f6:	eeb4 dbc7 	vcmpe.f64	d13, d7
 80062fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062fe:	d811      	bhi.n	8006324 <_strtod_l+0xaf4>
 8006300:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8006304:	ee1d 3a10 	vmov	r3, s26
 8006308:	2b01      	cmp	r3, #1
 800630a:	bf38      	it	cc
 800630c:	2301      	movcc	r3, #1
 800630e:	ee0d 3a10 	vmov	s26, r3
 8006312:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8006316:	f1ba 0f00 	cmp.w	sl, #0
 800631a:	d113      	bne.n	8006344 <_strtod_l+0xb14>
 800631c:	eeb1 7b4d 	vneg.f64	d7, d13
 8006320:	ec53 2b17 	vmov	r2, r3, d7
 8006324:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8006328:	1a43      	subs	r3, r0, r1
 800632a:	eeb0 0b48 	vmov.f64	d0, d8
 800632e:	ec43 2b1c 	vmov	d12, r2, r3
 8006332:	910a      	str	r1, [sp, #40]	; 0x28
 8006334:	f002 f8a2 	bl	800847c <__ulp>
 8006338:	990a      	ldr	r1, [sp, #40]	; 0x28
 800633a:	eeac 8b00 	vfma.f64	d8, d12, d0
 800633e:	ec59 8b18 	vmov	r8, r9, d8
 8006342:	e7ab      	b.n	800629c <_strtod_l+0xa6c>
 8006344:	eeb0 7b4d 	vmov.f64	d7, d13
 8006348:	e7ea      	b.n	8006320 <_strtod_l+0xaf0>
 800634a:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800634e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006352:	f57f af61 	bpl.w	8006218 <_strtod_l+0x9e8>
 8006356:	e4b1      	b.n	8005cbc <_strtod_l+0x48c>
 8006358:	2300      	movs	r3, #0
 800635a:	9308      	str	r3, [sp, #32]
 800635c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800635e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	f7ff baad 	b.w	80058c0 <_strtod_l+0x90>
 8006366:	2a65      	cmp	r2, #101	; 0x65
 8006368:	f43f ab9f 	beq.w	8005aaa <_strtod_l+0x27a>
 800636c:	2a45      	cmp	r2, #69	; 0x45
 800636e:	f43f ab9c 	beq.w	8005aaa <_strtod_l+0x27a>
 8006372:	2101      	movs	r1, #1
 8006374:	f7ff bbd4 	b.w	8005b20 <_strtod_l+0x2f0>
 8006378:	ffc00000 	.word	0xffc00000
 800637c:	41dfffff 	.word	0x41dfffff
 8006380:	000fffff 	.word	0x000fffff
 8006384:	7ff00000 	.word	0x7ff00000
 8006388:	7fefffff 	.word	0x7fefffff
 800638c:	3ff00000 	.word	0x3ff00000
 8006390:	7c9fffff 	.word	0x7c9fffff
 8006394:	bff00000 	.word	0xbff00000
 8006398:	7fe00000 	.word	0x7fe00000

0800639c <_strtod_r>:
 800639c:	4b01      	ldr	r3, [pc, #4]	; (80063a4 <_strtod_r+0x8>)
 800639e:	f7ff ba47 	b.w	8005830 <_strtod_l>
 80063a2:	bf00      	nop
 80063a4:	20000074 	.word	0x20000074

080063a8 <_strtol_l.constprop.0>:
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063ae:	d001      	beq.n	80063b4 <_strtol_l.constprop.0+0xc>
 80063b0:	2b24      	cmp	r3, #36	; 0x24
 80063b2:	d906      	bls.n	80063c2 <_strtol_l.constprop.0+0x1a>
 80063b4:	f7fe fadc 	bl	8004970 <__errno>
 80063b8:	2316      	movs	r3, #22
 80063ba:	6003      	str	r3, [r0, #0]
 80063bc:	2000      	movs	r0, #0
 80063be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80064a8 <_strtol_l.constprop.0+0x100>
 80063c6:	460d      	mov	r5, r1
 80063c8:	462e      	mov	r6, r5
 80063ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80063ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 80063d2:	f017 0708 	ands.w	r7, r7, #8
 80063d6:	d1f7      	bne.n	80063c8 <_strtol_l.constprop.0+0x20>
 80063d8:	2c2d      	cmp	r4, #45	; 0x2d
 80063da:	d132      	bne.n	8006442 <_strtol_l.constprop.0+0x9a>
 80063dc:	782c      	ldrb	r4, [r5, #0]
 80063de:	2701      	movs	r7, #1
 80063e0:	1cb5      	adds	r5, r6, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d05b      	beq.n	800649e <_strtol_l.constprop.0+0xf6>
 80063e6:	2b10      	cmp	r3, #16
 80063e8:	d109      	bne.n	80063fe <_strtol_l.constprop.0+0x56>
 80063ea:	2c30      	cmp	r4, #48	; 0x30
 80063ec:	d107      	bne.n	80063fe <_strtol_l.constprop.0+0x56>
 80063ee:	782c      	ldrb	r4, [r5, #0]
 80063f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80063f4:	2c58      	cmp	r4, #88	; 0x58
 80063f6:	d14d      	bne.n	8006494 <_strtol_l.constprop.0+0xec>
 80063f8:	786c      	ldrb	r4, [r5, #1]
 80063fa:	2310      	movs	r3, #16
 80063fc:	3502      	adds	r5, #2
 80063fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006402:	f108 38ff 	add.w	r8, r8, #4294967295
 8006406:	f04f 0c00 	mov.w	ip, #0
 800640a:	fbb8 f9f3 	udiv	r9, r8, r3
 800640e:	4666      	mov	r6, ip
 8006410:	fb03 8a19 	mls	sl, r3, r9, r8
 8006414:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006418:	f1be 0f09 	cmp.w	lr, #9
 800641c:	d816      	bhi.n	800644c <_strtol_l.constprop.0+0xa4>
 800641e:	4674      	mov	r4, lr
 8006420:	42a3      	cmp	r3, r4
 8006422:	dd24      	ble.n	800646e <_strtol_l.constprop.0+0xc6>
 8006424:	f1bc 0f00 	cmp.w	ip, #0
 8006428:	db1e      	blt.n	8006468 <_strtol_l.constprop.0+0xc0>
 800642a:	45b1      	cmp	r9, r6
 800642c:	d31c      	bcc.n	8006468 <_strtol_l.constprop.0+0xc0>
 800642e:	d101      	bne.n	8006434 <_strtol_l.constprop.0+0x8c>
 8006430:	45a2      	cmp	sl, r4
 8006432:	db19      	blt.n	8006468 <_strtol_l.constprop.0+0xc0>
 8006434:	fb06 4603 	mla	r6, r6, r3, r4
 8006438:	f04f 0c01 	mov.w	ip, #1
 800643c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006440:	e7e8      	b.n	8006414 <_strtol_l.constprop.0+0x6c>
 8006442:	2c2b      	cmp	r4, #43	; 0x2b
 8006444:	bf04      	itt	eq
 8006446:	782c      	ldrbeq	r4, [r5, #0]
 8006448:	1cb5      	addeq	r5, r6, #2
 800644a:	e7ca      	b.n	80063e2 <_strtol_l.constprop.0+0x3a>
 800644c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006450:	f1be 0f19 	cmp.w	lr, #25
 8006454:	d801      	bhi.n	800645a <_strtol_l.constprop.0+0xb2>
 8006456:	3c37      	subs	r4, #55	; 0x37
 8006458:	e7e2      	b.n	8006420 <_strtol_l.constprop.0+0x78>
 800645a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800645e:	f1be 0f19 	cmp.w	lr, #25
 8006462:	d804      	bhi.n	800646e <_strtol_l.constprop.0+0xc6>
 8006464:	3c57      	subs	r4, #87	; 0x57
 8006466:	e7db      	b.n	8006420 <_strtol_l.constprop.0+0x78>
 8006468:	f04f 3cff 	mov.w	ip, #4294967295
 800646c:	e7e6      	b.n	800643c <_strtol_l.constprop.0+0x94>
 800646e:	f1bc 0f00 	cmp.w	ip, #0
 8006472:	da05      	bge.n	8006480 <_strtol_l.constprop.0+0xd8>
 8006474:	2322      	movs	r3, #34	; 0x22
 8006476:	6003      	str	r3, [r0, #0]
 8006478:	4646      	mov	r6, r8
 800647a:	b942      	cbnz	r2, 800648e <_strtol_l.constprop.0+0xe6>
 800647c:	4630      	mov	r0, r6
 800647e:	e79e      	b.n	80063be <_strtol_l.constprop.0+0x16>
 8006480:	b107      	cbz	r7, 8006484 <_strtol_l.constprop.0+0xdc>
 8006482:	4276      	negs	r6, r6
 8006484:	2a00      	cmp	r2, #0
 8006486:	d0f9      	beq.n	800647c <_strtol_l.constprop.0+0xd4>
 8006488:	f1bc 0f00 	cmp.w	ip, #0
 800648c:	d000      	beq.n	8006490 <_strtol_l.constprop.0+0xe8>
 800648e:	1e69      	subs	r1, r5, #1
 8006490:	6011      	str	r1, [r2, #0]
 8006492:	e7f3      	b.n	800647c <_strtol_l.constprop.0+0xd4>
 8006494:	2430      	movs	r4, #48	; 0x30
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1b1      	bne.n	80063fe <_strtol_l.constprop.0+0x56>
 800649a:	2308      	movs	r3, #8
 800649c:	e7af      	b.n	80063fe <_strtol_l.constprop.0+0x56>
 800649e:	2c30      	cmp	r4, #48	; 0x30
 80064a0:	d0a5      	beq.n	80063ee <_strtol_l.constprop.0+0x46>
 80064a2:	230a      	movs	r3, #10
 80064a4:	e7ab      	b.n	80063fe <_strtol_l.constprop.0+0x56>
 80064a6:	bf00      	nop
 80064a8:	08009481 	.word	0x08009481

080064ac <_strtol_r>:
 80064ac:	f7ff bf7c 	b.w	80063a8 <_strtol_l.constprop.0>

080064b0 <__swbuf_r>:
 80064b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b2:	460e      	mov	r6, r1
 80064b4:	4614      	mov	r4, r2
 80064b6:	4605      	mov	r5, r0
 80064b8:	b118      	cbz	r0, 80064c2 <__swbuf_r+0x12>
 80064ba:	6983      	ldr	r3, [r0, #24]
 80064bc:	b90b      	cbnz	r3, 80064c2 <__swbuf_r+0x12>
 80064be:	f000 ffcb 	bl	8007458 <__sinit>
 80064c2:	4b21      	ldr	r3, [pc, #132]	; (8006548 <__swbuf_r+0x98>)
 80064c4:	429c      	cmp	r4, r3
 80064c6:	d12b      	bne.n	8006520 <__swbuf_r+0x70>
 80064c8:	686c      	ldr	r4, [r5, #4]
 80064ca:	69a3      	ldr	r3, [r4, #24]
 80064cc:	60a3      	str	r3, [r4, #8]
 80064ce:	89a3      	ldrh	r3, [r4, #12]
 80064d0:	071a      	lsls	r2, r3, #28
 80064d2:	d52f      	bpl.n	8006534 <__swbuf_r+0x84>
 80064d4:	6923      	ldr	r3, [r4, #16]
 80064d6:	b36b      	cbz	r3, 8006534 <__swbuf_r+0x84>
 80064d8:	6923      	ldr	r3, [r4, #16]
 80064da:	6820      	ldr	r0, [r4, #0]
 80064dc:	1ac0      	subs	r0, r0, r3
 80064de:	6963      	ldr	r3, [r4, #20]
 80064e0:	b2f6      	uxtb	r6, r6
 80064e2:	4283      	cmp	r3, r0
 80064e4:	4637      	mov	r7, r6
 80064e6:	dc04      	bgt.n	80064f2 <__swbuf_r+0x42>
 80064e8:	4621      	mov	r1, r4
 80064ea:	4628      	mov	r0, r5
 80064ec:	f000 ff20 	bl	8007330 <_fflush_r>
 80064f0:	bb30      	cbnz	r0, 8006540 <__swbuf_r+0x90>
 80064f2:	68a3      	ldr	r3, [r4, #8]
 80064f4:	3b01      	subs	r3, #1
 80064f6:	60a3      	str	r3, [r4, #8]
 80064f8:	6823      	ldr	r3, [r4, #0]
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	6022      	str	r2, [r4, #0]
 80064fe:	701e      	strb	r6, [r3, #0]
 8006500:	6963      	ldr	r3, [r4, #20]
 8006502:	3001      	adds	r0, #1
 8006504:	4283      	cmp	r3, r0
 8006506:	d004      	beq.n	8006512 <__swbuf_r+0x62>
 8006508:	89a3      	ldrh	r3, [r4, #12]
 800650a:	07db      	lsls	r3, r3, #31
 800650c:	d506      	bpl.n	800651c <__swbuf_r+0x6c>
 800650e:	2e0a      	cmp	r6, #10
 8006510:	d104      	bne.n	800651c <__swbuf_r+0x6c>
 8006512:	4621      	mov	r1, r4
 8006514:	4628      	mov	r0, r5
 8006516:	f000 ff0b 	bl	8007330 <_fflush_r>
 800651a:	b988      	cbnz	r0, 8006540 <__swbuf_r+0x90>
 800651c:	4638      	mov	r0, r7
 800651e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006520:	4b0a      	ldr	r3, [pc, #40]	; (800654c <__swbuf_r+0x9c>)
 8006522:	429c      	cmp	r4, r3
 8006524:	d101      	bne.n	800652a <__swbuf_r+0x7a>
 8006526:	68ac      	ldr	r4, [r5, #8]
 8006528:	e7cf      	b.n	80064ca <__swbuf_r+0x1a>
 800652a:	4b09      	ldr	r3, [pc, #36]	; (8006550 <__swbuf_r+0xa0>)
 800652c:	429c      	cmp	r4, r3
 800652e:	bf08      	it	eq
 8006530:	68ec      	ldreq	r4, [r5, #12]
 8006532:	e7ca      	b.n	80064ca <__swbuf_r+0x1a>
 8006534:	4621      	mov	r1, r4
 8006536:	4628      	mov	r0, r5
 8006538:	f000 f80c 	bl	8006554 <__swsetup_r>
 800653c:	2800      	cmp	r0, #0
 800653e:	d0cb      	beq.n	80064d8 <__swbuf_r+0x28>
 8006540:	f04f 37ff 	mov.w	r7, #4294967295
 8006544:	e7ea      	b.n	800651c <__swbuf_r+0x6c>
 8006546:	bf00      	nop
 8006548:	08009634 	.word	0x08009634
 800654c:	08009654 	.word	0x08009654
 8006550:	08009614 	.word	0x08009614

08006554 <__swsetup_r>:
 8006554:	4b32      	ldr	r3, [pc, #200]	; (8006620 <__swsetup_r+0xcc>)
 8006556:	b570      	push	{r4, r5, r6, lr}
 8006558:	681d      	ldr	r5, [r3, #0]
 800655a:	4606      	mov	r6, r0
 800655c:	460c      	mov	r4, r1
 800655e:	b125      	cbz	r5, 800656a <__swsetup_r+0x16>
 8006560:	69ab      	ldr	r3, [r5, #24]
 8006562:	b913      	cbnz	r3, 800656a <__swsetup_r+0x16>
 8006564:	4628      	mov	r0, r5
 8006566:	f000 ff77 	bl	8007458 <__sinit>
 800656a:	4b2e      	ldr	r3, [pc, #184]	; (8006624 <__swsetup_r+0xd0>)
 800656c:	429c      	cmp	r4, r3
 800656e:	d10f      	bne.n	8006590 <__swsetup_r+0x3c>
 8006570:	686c      	ldr	r4, [r5, #4]
 8006572:	89a3      	ldrh	r3, [r4, #12]
 8006574:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006578:	0719      	lsls	r1, r3, #28
 800657a:	d42c      	bmi.n	80065d6 <__swsetup_r+0x82>
 800657c:	06dd      	lsls	r5, r3, #27
 800657e:	d411      	bmi.n	80065a4 <__swsetup_r+0x50>
 8006580:	2309      	movs	r3, #9
 8006582:	6033      	str	r3, [r6, #0]
 8006584:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006588:	81a3      	strh	r3, [r4, #12]
 800658a:	f04f 30ff 	mov.w	r0, #4294967295
 800658e:	e03e      	b.n	800660e <__swsetup_r+0xba>
 8006590:	4b25      	ldr	r3, [pc, #148]	; (8006628 <__swsetup_r+0xd4>)
 8006592:	429c      	cmp	r4, r3
 8006594:	d101      	bne.n	800659a <__swsetup_r+0x46>
 8006596:	68ac      	ldr	r4, [r5, #8]
 8006598:	e7eb      	b.n	8006572 <__swsetup_r+0x1e>
 800659a:	4b24      	ldr	r3, [pc, #144]	; (800662c <__swsetup_r+0xd8>)
 800659c:	429c      	cmp	r4, r3
 800659e:	bf08      	it	eq
 80065a0:	68ec      	ldreq	r4, [r5, #12]
 80065a2:	e7e6      	b.n	8006572 <__swsetup_r+0x1e>
 80065a4:	0758      	lsls	r0, r3, #29
 80065a6:	d512      	bpl.n	80065ce <__swsetup_r+0x7a>
 80065a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065aa:	b141      	cbz	r1, 80065be <__swsetup_r+0x6a>
 80065ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065b0:	4299      	cmp	r1, r3
 80065b2:	d002      	beq.n	80065ba <__swsetup_r+0x66>
 80065b4:	4630      	mov	r0, r6
 80065b6:	f002 f8c3 	bl	8008740 <_free_r>
 80065ba:	2300      	movs	r3, #0
 80065bc:	6363      	str	r3, [r4, #52]	; 0x34
 80065be:	89a3      	ldrh	r3, [r4, #12]
 80065c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065c4:	81a3      	strh	r3, [r4, #12]
 80065c6:	2300      	movs	r3, #0
 80065c8:	6063      	str	r3, [r4, #4]
 80065ca:	6923      	ldr	r3, [r4, #16]
 80065cc:	6023      	str	r3, [r4, #0]
 80065ce:	89a3      	ldrh	r3, [r4, #12]
 80065d0:	f043 0308 	orr.w	r3, r3, #8
 80065d4:	81a3      	strh	r3, [r4, #12]
 80065d6:	6923      	ldr	r3, [r4, #16]
 80065d8:	b94b      	cbnz	r3, 80065ee <__swsetup_r+0x9a>
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065e4:	d003      	beq.n	80065ee <__swsetup_r+0x9a>
 80065e6:	4621      	mov	r1, r4
 80065e8:	4630      	mov	r0, r6
 80065ea:	f001 fb6d 	bl	8007cc8 <__smakebuf_r>
 80065ee:	89a0      	ldrh	r0, [r4, #12]
 80065f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065f4:	f010 0301 	ands.w	r3, r0, #1
 80065f8:	d00a      	beq.n	8006610 <__swsetup_r+0xbc>
 80065fa:	2300      	movs	r3, #0
 80065fc:	60a3      	str	r3, [r4, #8]
 80065fe:	6963      	ldr	r3, [r4, #20]
 8006600:	425b      	negs	r3, r3
 8006602:	61a3      	str	r3, [r4, #24]
 8006604:	6923      	ldr	r3, [r4, #16]
 8006606:	b943      	cbnz	r3, 800661a <__swsetup_r+0xc6>
 8006608:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800660c:	d1ba      	bne.n	8006584 <__swsetup_r+0x30>
 800660e:	bd70      	pop	{r4, r5, r6, pc}
 8006610:	0781      	lsls	r1, r0, #30
 8006612:	bf58      	it	pl
 8006614:	6963      	ldrpl	r3, [r4, #20]
 8006616:	60a3      	str	r3, [r4, #8]
 8006618:	e7f4      	b.n	8006604 <__swsetup_r+0xb0>
 800661a:	2000      	movs	r0, #0
 800661c:	e7f7      	b.n	800660e <__swsetup_r+0xba>
 800661e:	bf00      	nop
 8006620:	2000000c 	.word	0x2000000c
 8006624:	08009634 	.word	0x08009634
 8006628:	08009654 	.word	0x08009654
 800662c:	08009614 	.word	0x08009614

08006630 <quorem>:
 8006630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006634:	6903      	ldr	r3, [r0, #16]
 8006636:	690c      	ldr	r4, [r1, #16]
 8006638:	42a3      	cmp	r3, r4
 800663a:	4607      	mov	r7, r0
 800663c:	f2c0 8081 	blt.w	8006742 <quorem+0x112>
 8006640:	3c01      	subs	r4, #1
 8006642:	f101 0814 	add.w	r8, r1, #20
 8006646:	f100 0514 	add.w	r5, r0, #20
 800664a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800664e:	9301      	str	r3, [sp, #4]
 8006650:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006654:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006658:	3301      	adds	r3, #1
 800665a:	429a      	cmp	r2, r3
 800665c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006660:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006664:	fbb2 f6f3 	udiv	r6, r2, r3
 8006668:	d331      	bcc.n	80066ce <quorem+0x9e>
 800666a:	f04f 0e00 	mov.w	lr, #0
 800666e:	4640      	mov	r0, r8
 8006670:	46ac      	mov	ip, r5
 8006672:	46f2      	mov	sl, lr
 8006674:	f850 2b04 	ldr.w	r2, [r0], #4
 8006678:	b293      	uxth	r3, r2
 800667a:	fb06 e303 	mla	r3, r6, r3, lr
 800667e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006682:	b29b      	uxth	r3, r3
 8006684:	ebaa 0303 	sub.w	r3, sl, r3
 8006688:	f8dc a000 	ldr.w	sl, [ip]
 800668c:	0c12      	lsrs	r2, r2, #16
 800668e:	fa13 f38a 	uxtah	r3, r3, sl
 8006692:	fb06 e202 	mla	r2, r6, r2, lr
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	9b00      	ldr	r3, [sp, #0]
 800669a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800669e:	b292      	uxth	r2, r2
 80066a0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80066a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066a8:	f8bd 3000 	ldrh.w	r3, [sp]
 80066ac:	4581      	cmp	r9, r0
 80066ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066b2:	f84c 3b04 	str.w	r3, [ip], #4
 80066b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80066ba:	d2db      	bcs.n	8006674 <quorem+0x44>
 80066bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80066c0:	b92b      	cbnz	r3, 80066ce <quorem+0x9e>
 80066c2:	9b01      	ldr	r3, [sp, #4]
 80066c4:	3b04      	subs	r3, #4
 80066c6:	429d      	cmp	r5, r3
 80066c8:	461a      	mov	r2, r3
 80066ca:	d32e      	bcc.n	800672a <quorem+0xfa>
 80066cc:	613c      	str	r4, [r7, #16]
 80066ce:	4638      	mov	r0, r7
 80066d0:	f001 fe2e 	bl	8008330 <__mcmp>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	db24      	blt.n	8006722 <quorem+0xf2>
 80066d8:	3601      	adds	r6, #1
 80066da:	4628      	mov	r0, r5
 80066dc:	f04f 0c00 	mov.w	ip, #0
 80066e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80066e4:	f8d0 e000 	ldr.w	lr, [r0]
 80066e8:	b293      	uxth	r3, r2
 80066ea:	ebac 0303 	sub.w	r3, ip, r3
 80066ee:	0c12      	lsrs	r2, r2, #16
 80066f0:	fa13 f38e 	uxtah	r3, r3, lr
 80066f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80066f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006702:	45c1      	cmp	r9, r8
 8006704:	f840 3b04 	str.w	r3, [r0], #4
 8006708:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800670c:	d2e8      	bcs.n	80066e0 <quorem+0xb0>
 800670e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006716:	b922      	cbnz	r2, 8006722 <quorem+0xf2>
 8006718:	3b04      	subs	r3, #4
 800671a:	429d      	cmp	r5, r3
 800671c:	461a      	mov	r2, r3
 800671e:	d30a      	bcc.n	8006736 <quorem+0x106>
 8006720:	613c      	str	r4, [r7, #16]
 8006722:	4630      	mov	r0, r6
 8006724:	b003      	add	sp, #12
 8006726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672a:	6812      	ldr	r2, [r2, #0]
 800672c:	3b04      	subs	r3, #4
 800672e:	2a00      	cmp	r2, #0
 8006730:	d1cc      	bne.n	80066cc <quorem+0x9c>
 8006732:	3c01      	subs	r4, #1
 8006734:	e7c7      	b.n	80066c6 <quorem+0x96>
 8006736:	6812      	ldr	r2, [r2, #0]
 8006738:	3b04      	subs	r3, #4
 800673a:	2a00      	cmp	r2, #0
 800673c:	d1f0      	bne.n	8006720 <quorem+0xf0>
 800673e:	3c01      	subs	r4, #1
 8006740:	e7eb      	b.n	800671a <quorem+0xea>
 8006742:	2000      	movs	r0, #0
 8006744:	e7ee      	b.n	8006724 <quorem+0xf4>
	...

08006748 <_dtoa_r>:
 8006748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674c:	ed2d 8b02 	vpush	{d8}
 8006750:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006752:	b091      	sub	sp, #68	; 0x44
 8006754:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006758:	ec59 8b10 	vmov	r8, r9, d0
 800675c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800675e:	9106      	str	r1, [sp, #24]
 8006760:	4606      	mov	r6, r0
 8006762:	9208      	str	r2, [sp, #32]
 8006764:	930c      	str	r3, [sp, #48]	; 0x30
 8006766:	b975      	cbnz	r5, 8006786 <_dtoa_r+0x3e>
 8006768:	2010      	movs	r0, #16
 800676a:	f001 faed 	bl	8007d48 <malloc>
 800676e:	4602      	mov	r2, r0
 8006770:	6270      	str	r0, [r6, #36]	; 0x24
 8006772:	b920      	cbnz	r0, 800677e <_dtoa_r+0x36>
 8006774:	4baa      	ldr	r3, [pc, #680]	; (8006a20 <_dtoa_r+0x2d8>)
 8006776:	21ea      	movs	r1, #234	; 0xea
 8006778:	48aa      	ldr	r0, [pc, #680]	; (8006a24 <_dtoa_r+0x2dc>)
 800677a:	f002 fc07 	bl	8008f8c <__assert_func>
 800677e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006782:	6005      	str	r5, [r0, #0]
 8006784:	60c5      	str	r5, [r0, #12]
 8006786:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006788:	6819      	ldr	r1, [r3, #0]
 800678a:	b151      	cbz	r1, 80067a2 <_dtoa_r+0x5a>
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	604a      	str	r2, [r1, #4]
 8006790:	2301      	movs	r3, #1
 8006792:	4093      	lsls	r3, r2
 8006794:	608b      	str	r3, [r1, #8]
 8006796:	4630      	mov	r0, r6
 8006798:	f001 fb3e 	bl	8007e18 <_Bfree>
 800679c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800679e:	2200      	movs	r2, #0
 80067a0:	601a      	str	r2, [r3, #0]
 80067a2:	f1b9 0300 	subs.w	r3, r9, #0
 80067a6:	bfbb      	ittet	lt
 80067a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80067ac:	9303      	strlt	r3, [sp, #12]
 80067ae:	2300      	movge	r3, #0
 80067b0:	2201      	movlt	r2, #1
 80067b2:	bfac      	ite	ge
 80067b4:	6023      	strge	r3, [r4, #0]
 80067b6:	6022      	strlt	r2, [r4, #0]
 80067b8:	4b9b      	ldr	r3, [pc, #620]	; (8006a28 <_dtoa_r+0x2e0>)
 80067ba:	9c03      	ldr	r4, [sp, #12]
 80067bc:	43a3      	bics	r3, r4
 80067be:	d11c      	bne.n	80067fa <_dtoa_r+0xb2>
 80067c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80067c6:	6013      	str	r3, [r2, #0]
 80067c8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80067cc:	ea53 0308 	orrs.w	r3, r3, r8
 80067d0:	f000 84fd 	beq.w	80071ce <_dtoa_r+0xa86>
 80067d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067d6:	b963      	cbnz	r3, 80067f2 <_dtoa_r+0xaa>
 80067d8:	4b94      	ldr	r3, [pc, #592]	; (8006a2c <_dtoa_r+0x2e4>)
 80067da:	e01f      	b.n	800681c <_dtoa_r+0xd4>
 80067dc:	4b94      	ldr	r3, [pc, #592]	; (8006a30 <_dtoa_r+0x2e8>)
 80067de:	9301      	str	r3, [sp, #4]
 80067e0:	3308      	adds	r3, #8
 80067e2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80067e4:	6013      	str	r3, [r2, #0]
 80067e6:	9801      	ldr	r0, [sp, #4]
 80067e8:	b011      	add	sp, #68	; 0x44
 80067ea:	ecbd 8b02 	vpop	{d8}
 80067ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f2:	4b8e      	ldr	r3, [pc, #568]	; (8006a2c <_dtoa_r+0x2e4>)
 80067f4:	9301      	str	r3, [sp, #4]
 80067f6:	3303      	adds	r3, #3
 80067f8:	e7f3      	b.n	80067e2 <_dtoa_r+0x9a>
 80067fa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80067fe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006806:	d10b      	bne.n	8006820 <_dtoa_r+0xd8>
 8006808:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800680a:	2301      	movs	r3, #1
 800680c:	6013      	str	r3, [r2, #0]
 800680e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 84d9 	beq.w	80071c8 <_dtoa_r+0xa80>
 8006816:	4887      	ldr	r0, [pc, #540]	; (8006a34 <_dtoa_r+0x2ec>)
 8006818:	6018      	str	r0, [r3, #0]
 800681a:	1e43      	subs	r3, r0, #1
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	e7e2      	b.n	80067e6 <_dtoa_r+0x9e>
 8006820:	a90f      	add	r1, sp, #60	; 0x3c
 8006822:	aa0e      	add	r2, sp, #56	; 0x38
 8006824:	4630      	mov	r0, r6
 8006826:	eeb0 0b48 	vmov.f64	d0, d8
 800682a:	f001 fea3 	bl	8008574 <__d2b>
 800682e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8006832:	4605      	mov	r5, r0
 8006834:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006836:	2900      	cmp	r1, #0
 8006838:	d046      	beq.n	80068c8 <_dtoa_r+0x180>
 800683a:	ee18 4a90 	vmov	r4, s17
 800683e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006842:	ec53 2b18 	vmov	r2, r3, d8
 8006846:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800684a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800684e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006852:	2400      	movs	r4, #0
 8006854:	ec43 2b16 	vmov	d6, r2, r3
 8006858:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800685c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006a08 <_dtoa_r+0x2c0>
 8006860:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006864:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8006a10 <_dtoa_r+0x2c8>
 8006868:	eea7 6b05 	vfma.f64	d6, d7, d5
 800686c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006a18 <_dtoa_r+0x2d0>
 8006870:	ee07 1a90 	vmov	s15, r1
 8006874:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006878:	eeb0 7b46 	vmov.f64	d7, d6
 800687c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006880:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006884:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800688c:	ee16 ba90 	vmov	fp, s13
 8006890:	940a      	str	r4, [sp, #40]	; 0x28
 8006892:	d508      	bpl.n	80068a6 <_dtoa_r+0x15e>
 8006894:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006898:	eeb4 6b47 	vcmp.f64	d6, d7
 800689c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068a0:	bf18      	it	ne
 80068a2:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80068a6:	f1bb 0f16 	cmp.w	fp, #22
 80068aa:	d82f      	bhi.n	800690c <_dtoa_r+0x1c4>
 80068ac:	4b62      	ldr	r3, [pc, #392]	; (8006a38 <_dtoa_r+0x2f0>)
 80068ae:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80068b2:	ed93 7b00 	vldr	d7, [r3]
 80068b6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80068ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068be:	d501      	bpl.n	80068c4 <_dtoa_r+0x17c>
 80068c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80068c4:	2300      	movs	r3, #0
 80068c6:	e022      	b.n	800690e <_dtoa_r+0x1c6>
 80068c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068ca:	4401      	add	r1, r0
 80068cc:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80068d0:	2b20      	cmp	r3, #32
 80068d2:	bfc1      	itttt	gt
 80068d4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80068d8:	fa04 f303 	lslgt.w	r3, r4, r3
 80068dc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80068e0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80068e4:	bfd6      	itet	le
 80068e6:	f1c3 0320 	rsble	r3, r3, #32
 80068ea:	ea43 0808 	orrgt.w	r8, r3, r8
 80068ee:	fa08 f803 	lslle.w	r8, r8, r3
 80068f2:	ee07 8a90 	vmov	s15, r8
 80068f6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80068fa:	3901      	subs	r1, #1
 80068fc:	ee17 4a90 	vmov	r4, s15
 8006900:	ec53 2b17 	vmov	r2, r3, d7
 8006904:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8006908:	2401      	movs	r4, #1
 800690a:	e7a3      	b.n	8006854 <_dtoa_r+0x10c>
 800690c:	2301      	movs	r3, #1
 800690e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006910:	1a43      	subs	r3, r0, r1
 8006912:	1e5a      	subs	r2, r3, #1
 8006914:	bf45      	ittet	mi
 8006916:	f1c3 0301 	rsbmi	r3, r3, #1
 800691a:	9304      	strmi	r3, [sp, #16]
 800691c:	2300      	movpl	r3, #0
 800691e:	2300      	movmi	r3, #0
 8006920:	9205      	str	r2, [sp, #20]
 8006922:	bf54      	ite	pl
 8006924:	9304      	strpl	r3, [sp, #16]
 8006926:	9305      	strmi	r3, [sp, #20]
 8006928:	f1bb 0f00 	cmp.w	fp, #0
 800692c:	db18      	blt.n	8006960 <_dtoa_r+0x218>
 800692e:	9b05      	ldr	r3, [sp, #20]
 8006930:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8006934:	445b      	add	r3, fp
 8006936:	9305      	str	r3, [sp, #20]
 8006938:	2300      	movs	r3, #0
 800693a:	9a06      	ldr	r2, [sp, #24]
 800693c:	2a09      	cmp	r2, #9
 800693e:	d849      	bhi.n	80069d4 <_dtoa_r+0x28c>
 8006940:	2a05      	cmp	r2, #5
 8006942:	bfc4      	itt	gt
 8006944:	3a04      	subgt	r2, #4
 8006946:	9206      	strgt	r2, [sp, #24]
 8006948:	9a06      	ldr	r2, [sp, #24]
 800694a:	f1a2 0202 	sub.w	r2, r2, #2
 800694e:	bfcc      	ite	gt
 8006950:	2400      	movgt	r4, #0
 8006952:	2401      	movle	r4, #1
 8006954:	2a03      	cmp	r2, #3
 8006956:	d848      	bhi.n	80069ea <_dtoa_r+0x2a2>
 8006958:	e8df f002 	tbb	[pc, r2]
 800695c:	3a2c2e0b 	.word	0x3a2c2e0b
 8006960:	9b04      	ldr	r3, [sp, #16]
 8006962:	2200      	movs	r2, #0
 8006964:	eba3 030b 	sub.w	r3, r3, fp
 8006968:	9304      	str	r3, [sp, #16]
 800696a:	9209      	str	r2, [sp, #36]	; 0x24
 800696c:	f1cb 0300 	rsb	r3, fp, #0
 8006970:	e7e3      	b.n	800693a <_dtoa_r+0x1f2>
 8006972:	2200      	movs	r2, #0
 8006974:	9207      	str	r2, [sp, #28]
 8006976:	9a08      	ldr	r2, [sp, #32]
 8006978:	2a00      	cmp	r2, #0
 800697a:	dc39      	bgt.n	80069f0 <_dtoa_r+0x2a8>
 800697c:	f04f 0a01 	mov.w	sl, #1
 8006980:	46d1      	mov	r9, sl
 8006982:	4652      	mov	r2, sl
 8006984:	f8cd a020 	str.w	sl, [sp, #32]
 8006988:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800698a:	2100      	movs	r1, #0
 800698c:	6079      	str	r1, [r7, #4]
 800698e:	2004      	movs	r0, #4
 8006990:	f100 0c14 	add.w	ip, r0, #20
 8006994:	4594      	cmp	ip, r2
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	d92f      	bls.n	80069fa <_dtoa_r+0x2b2>
 800699a:	4630      	mov	r0, r6
 800699c:	930d      	str	r3, [sp, #52]	; 0x34
 800699e:	f001 f9fb 	bl	8007d98 <_Balloc>
 80069a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069a4:	9001      	str	r0, [sp, #4]
 80069a6:	4602      	mov	r2, r0
 80069a8:	2800      	cmp	r0, #0
 80069aa:	d149      	bne.n	8006a40 <_dtoa_r+0x2f8>
 80069ac:	4b23      	ldr	r3, [pc, #140]	; (8006a3c <_dtoa_r+0x2f4>)
 80069ae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80069b2:	e6e1      	b.n	8006778 <_dtoa_r+0x30>
 80069b4:	2201      	movs	r2, #1
 80069b6:	e7dd      	b.n	8006974 <_dtoa_r+0x22c>
 80069b8:	2200      	movs	r2, #0
 80069ba:	9207      	str	r2, [sp, #28]
 80069bc:	9a08      	ldr	r2, [sp, #32]
 80069be:	eb0b 0a02 	add.w	sl, fp, r2
 80069c2:	f10a 0901 	add.w	r9, sl, #1
 80069c6:	464a      	mov	r2, r9
 80069c8:	2a01      	cmp	r2, #1
 80069ca:	bfb8      	it	lt
 80069cc:	2201      	movlt	r2, #1
 80069ce:	e7db      	b.n	8006988 <_dtoa_r+0x240>
 80069d0:	2201      	movs	r2, #1
 80069d2:	e7f2      	b.n	80069ba <_dtoa_r+0x272>
 80069d4:	2401      	movs	r4, #1
 80069d6:	2200      	movs	r2, #0
 80069d8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80069dc:	f04f 3aff 	mov.w	sl, #4294967295
 80069e0:	2100      	movs	r1, #0
 80069e2:	46d1      	mov	r9, sl
 80069e4:	2212      	movs	r2, #18
 80069e6:	9108      	str	r1, [sp, #32]
 80069e8:	e7ce      	b.n	8006988 <_dtoa_r+0x240>
 80069ea:	2201      	movs	r2, #1
 80069ec:	9207      	str	r2, [sp, #28]
 80069ee:	e7f5      	b.n	80069dc <_dtoa_r+0x294>
 80069f0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80069f4:	46d1      	mov	r9, sl
 80069f6:	4652      	mov	r2, sl
 80069f8:	e7c6      	b.n	8006988 <_dtoa_r+0x240>
 80069fa:	3101      	adds	r1, #1
 80069fc:	6079      	str	r1, [r7, #4]
 80069fe:	0040      	lsls	r0, r0, #1
 8006a00:	e7c6      	b.n	8006990 <_dtoa_r+0x248>
 8006a02:	bf00      	nop
 8006a04:	f3af 8000 	nop.w
 8006a08:	636f4361 	.word	0x636f4361
 8006a0c:	3fd287a7 	.word	0x3fd287a7
 8006a10:	8b60c8b3 	.word	0x8b60c8b3
 8006a14:	3fc68a28 	.word	0x3fc68a28
 8006a18:	509f79fb 	.word	0x509f79fb
 8006a1c:	3fd34413 	.word	0x3fd34413
 8006a20:	0800958e 	.word	0x0800958e
 8006a24:	080095a5 	.word	0x080095a5
 8006a28:	7ff00000 	.word	0x7ff00000
 8006a2c:	0800958a 	.word	0x0800958a
 8006a30:	08009581 	.word	0x08009581
 8006a34:	08009405 	.word	0x08009405
 8006a38:	08009778 	.word	0x08009778
 8006a3c:	08009600 	.word	0x08009600
 8006a40:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006a42:	9901      	ldr	r1, [sp, #4]
 8006a44:	6011      	str	r1, [r2, #0]
 8006a46:	f1b9 0f0e 	cmp.w	r9, #14
 8006a4a:	d86c      	bhi.n	8006b26 <_dtoa_r+0x3de>
 8006a4c:	2c00      	cmp	r4, #0
 8006a4e:	d06a      	beq.n	8006b26 <_dtoa_r+0x3de>
 8006a50:	f1bb 0f00 	cmp.w	fp, #0
 8006a54:	f340 80a0 	ble.w	8006b98 <_dtoa_r+0x450>
 8006a58:	49c1      	ldr	r1, [pc, #772]	; (8006d60 <_dtoa_r+0x618>)
 8006a5a:	f00b 020f 	and.w	r2, fp, #15
 8006a5e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006a62:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006a66:	ed92 7b00 	vldr	d7, [r2]
 8006a6a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8006a6e:	f000 8087 	beq.w	8006b80 <_dtoa_r+0x438>
 8006a72:	4abc      	ldr	r2, [pc, #752]	; (8006d64 <_dtoa_r+0x61c>)
 8006a74:	ed92 6b08 	vldr	d6, [r2, #32]
 8006a78:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006a7c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006a80:	f001 010f 	and.w	r1, r1, #15
 8006a84:	2203      	movs	r2, #3
 8006a86:	48b7      	ldr	r0, [pc, #732]	; (8006d64 <_dtoa_r+0x61c>)
 8006a88:	2900      	cmp	r1, #0
 8006a8a:	d17b      	bne.n	8006b84 <_dtoa_r+0x43c>
 8006a8c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006a90:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006a94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a9a:	2900      	cmp	r1, #0
 8006a9c:	f000 80a2 	beq.w	8006be4 <_dtoa_r+0x49c>
 8006aa0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006aa4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006aa8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab0:	f140 8098 	bpl.w	8006be4 <_dtoa_r+0x49c>
 8006ab4:	f1b9 0f00 	cmp.w	r9, #0
 8006ab8:	f000 8094 	beq.w	8006be4 <_dtoa_r+0x49c>
 8006abc:	f1ba 0f00 	cmp.w	sl, #0
 8006ac0:	dd2f      	ble.n	8006b22 <_dtoa_r+0x3da>
 8006ac2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006ac6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006aca:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006ace:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006ad2:	3201      	adds	r2, #1
 8006ad4:	4650      	mov	r0, sl
 8006ad6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006ada:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006ade:	ee07 2a90 	vmov	s15, r2
 8006ae2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006ae6:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006aea:	ee15 4a90 	vmov	r4, s11
 8006aee:	ec52 1b15 	vmov	r1, r2, d5
 8006af2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8006af6:	2800      	cmp	r0, #0
 8006af8:	d177      	bne.n	8006bea <_dtoa_r+0x4a2>
 8006afa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006afe:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006b02:	ec42 1b17 	vmov	d7, r1, r2
 8006b06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b0e:	f300 8263 	bgt.w	8006fd8 <_dtoa_r+0x890>
 8006b12:	eeb1 7b47 	vneg.f64	d7, d7
 8006b16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b1e:	f100 8258 	bmi.w	8006fd2 <_dtoa_r+0x88a>
 8006b22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006b26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b28:	2a00      	cmp	r2, #0
 8006b2a:	f2c0 811d 	blt.w	8006d68 <_dtoa_r+0x620>
 8006b2e:	f1bb 0f0e 	cmp.w	fp, #14
 8006b32:	f300 8119 	bgt.w	8006d68 <_dtoa_r+0x620>
 8006b36:	4b8a      	ldr	r3, [pc, #552]	; (8006d60 <_dtoa_r+0x618>)
 8006b38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006b3c:	ed93 6b00 	vldr	d6, [r3]
 8006b40:	9b08      	ldr	r3, [sp, #32]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f280 80b7 	bge.w	8006cb6 <_dtoa_r+0x56e>
 8006b48:	f1b9 0f00 	cmp.w	r9, #0
 8006b4c:	f300 80b3 	bgt.w	8006cb6 <_dtoa_r+0x56e>
 8006b50:	f040 823f 	bne.w	8006fd2 <_dtoa_r+0x88a>
 8006b54:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006b58:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006b5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b60:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b68:	464c      	mov	r4, r9
 8006b6a:	464f      	mov	r7, r9
 8006b6c:	f280 8215 	bge.w	8006f9a <_dtoa_r+0x852>
 8006b70:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b74:	2331      	movs	r3, #49	; 0x31
 8006b76:	f808 3b01 	strb.w	r3, [r8], #1
 8006b7a:	f10b 0b01 	add.w	fp, fp, #1
 8006b7e:	e211      	b.n	8006fa4 <_dtoa_r+0x85c>
 8006b80:	2202      	movs	r2, #2
 8006b82:	e780      	b.n	8006a86 <_dtoa_r+0x33e>
 8006b84:	07cc      	lsls	r4, r1, #31
 8006b86:	d504      	bpl.n	8006b92 <_dtoa_r+0x44a>
 8006b88:	ed90 6b00 	vldr	d6, [r0]
 8006b8c:	3201      	adds	r2, #1
 8006b8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006b92:	1049      	asrs	r1, r1, #1
 8006b94:	3008      	adds	r0, #8
 8006b96:	e777      	b.n	8006a88 <_dtoa_r+0x340>
 8006b98:	d022      	beq.n	8006be0 <_dtoa_r+0x498>
 8006b9a:	f1cb 0100 	rsb	r1, fp, #0
 8006b9e:	4a70      	ldr	r2, [pc, #448]	; (8006d60 <_dtoa_r+0x618>)
 8006ba0:	f001 000f 	and.w	r0, r1, #15
 8006ba4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006ba8:	ed92 7b00 	vldr	d7, [r2]
 8006bac:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006bb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bb4:	486b      	ldr	r0, [pc, #428]	; (8006d64 <_dtoa_r+0x61c>)
 8006bb6:	1109      	asrs	r1, r1, #4
 8006bb8:	2400      	movs	r4, #0
 8006bba:	2202      	movs	r2, #2
 8006bbc:	b929      	cbnz	r1, 8006bca <_dtoa_r+0x482>
 8006bbe:	2c00      	cmp	r4, #0
 8006bc0:	f43f af6a 	beq.w	8006a98 <_dtoa_r+0x350>
 8006bc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bc8:	e766      	b.n	8006a98 <_dtoa_r+0x350>
 8006bca:	07cf      	lsls	r7, r1, #31
 8006bcc:	d505      	bpl.n	8006bda <_dtoa_r+0x492>
 8006bce:	ed90 6b00 	vldr	d6, [r0]
 8006bd2:	3201      	adds	r2, #1
 8006bd4:	2401      	movs	r4, #1
 8006bd6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006bda:	1049      	asrs	r1, r1, #1
 8006bdc:	3008      	adds	r0, #8
 8006bde:	e7ed      	b.n	8006bbc <_dtoa_r+0x474>
 8006be0:	2202      	movs	r2, #2
 8006be2:	e759      	b.n	8006a98 <_dtoa_r+0x350>
 8006be4:	465f      	mov	r7, fp
 8006be6:	4648      	mov	r0, r9
 8006be8:	e775      	b.n	8006ad6 <_dtoa_r+0x38e>
 8006bea:	ec42 1b17 	vmov	d7, r1, r2
 8006bee:	4a5c      	ldr	r2, [pc, #368]	; (8006d60 <_dtoa_r+0x618>)
 8006bf0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006bf4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006bf8:	9a01      	ldr	r2, [sp, #4]
 8006bfa:	1814      	adds	r4, r2, r0
 8006bfc:	9a07      	ldr	r2, [sp, #28]
 8006bfe:	b352      	cbz	r2, 8006c56 <_dtoa_r+0x50e>
 8006c00:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006c04:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006c08:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c0c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006c10:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006c14:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006c18:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c1c:	ee14 2a90 	vmov	r2, s9
 8006c20:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c24:	3230      	adds	r2, #48	; 0x30
 8006c26:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c2a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c32:	f808 2b01 	strb.w	r2, [r8], #1
 8006c36:	d439      	bmi.n	8006cac <_dtoa_r+0x564>
 8006c38:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006c3c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c44:	d472      	bmi.n	8006d2c <_dtoa_r+0x5e4>
 8006c46:	45a0      	cmp	r8, r4
 8006c48:	f43f af6b 	beq.w	8006b22 <_dtoa_r+0x3da>
 8006c4c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006c50:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c54:	e7e0      	b.n	8006c18 <_dtoa_r+0x4d0>
 8006c56:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c5a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006c5e:	4621      	mov	r1, r4
 8006c60:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006c64:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c68:	ee14 2a90 	vmov	r2, s9
 8006c6c:	3230      	adds	r2, #48	; 0x30
 8006c6e:	f808 2b01 	strb.w	r2, [r8], #1
 8006c72:	45a0      	cmp	r8, r4
 8006c74:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c78:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c7c:	d118      	bne.n	8006cb0 <_dtoa_r+0x568>
 8006c7e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006c82:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006c86:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c8e:	dc4d      	bgt.n	8006d2c <_dtoa_r+0x5e4>
 8006c90:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006c94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c9c:	f57f af41 	bpl.w	8006b22 <_dtoa_r+0x3da>
 8006ca0:	4688      	mov	r8, r1
 8006ca2:	3901      	subs	r1, #1
 8006ca4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006ca8:	2b30      	cmp	r3, #48	; 0x30
 8006caa:	d0f9      	beq.n	8006ca0 <_dtoa_r+0x558>
 8006cac:	46bb      	mov	fp, r7
 8006cae:	e02a      	b.n	8006d06 <_dtoa_r+0x5be>
 8006cb0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006cb4:	e7d6      	b.n	8006c64 <_dtoa_r+0x51c>
 8006cb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cba:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006cbe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006cc2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006cc6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006cca:	ee15 3a10 	vmov	r3, s10
 8006cce:	3330      	adds	r3, #48	; 0x30
 8006cd0:	f808 3b01 	strb.w	r3, [r8], #1
 8006cd4:	9b01      	ldr	r3, [sp, #4]
 8006cd6:	eba8 0303 	sub.w	r3, r8, r3
 8006cda:	4599      	cmp	r9, r3
 8006cdc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006ce0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006ce4:	d133      	bne.n	8006d4e <_dtoa_r+0x606>
 8006ce6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006cea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cf2:	dc1a      	bgt.n	8006d2a <_dtoa_r+0x5e2>
 8006cf4:	eeb4 7b46 	vcmp.f64	d7, d6
 8006cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cfc:	d103      	bne.n	8006d06 <_dtoa_r+0x5be>
 8006cfe:	ee15 3a10 	vmov	r3, s10
 8006d02:	07d9      	lsls	r1, r3, #31
 8006d04:	d411      	bmi.n	8006d2a <_dtoa_r+0x5e2>
 8006d06:	4629      	mov	r1, r5
 8006d08:	4630      	mov	r0, r6
 8006d0a:	f001 f885 	bl	8007e18 <_Bfree>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d12:	f888 3000 	strb.w	r3, [r8]
 8006d16:	f10b 0301 	add.w	r3, fp, #1
 8006d1a:	6013      	str	r3, [r2, #0]
 8006d1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f43f ad61 	beq.w	80067e6 <_dtoa_r+0x9e>
 8006d24:	f8c3 8000 	str.w	r8, [r3]
 8006d28:	e55d      	b.n	80067e6 <_dtoa_r+0x9e>
 8006d2a:	465f      	mov	r7, fp
 8006d2c:	4643      	mov	r3, r8
 8006d2e:	4698      	mov	r8, r3
 8006d30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d34:	2a39      	cmp	r2, #57	; 0x39
 8006d36:	d106      	bne.n	8006d46 <_dtoa_r+0x5fe>
 8006d38:	9a01      	ldr	r2, [sp, #4]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d1f7      	bne.n	8006d2e <_dtoa_r+0x5e6>
 8006d3e:	9901      	ldr	r1, [sp, #4]
 8006d40:	2230      	movs	r2, #48	; 0x30
 8006d42:	3701      	adds	r7, #1
 8006d44:	700a      	strb	r2, [r1, #0]
 8006d46:	781a      	ldrb	r2, [r3, #0]
 8006d48:	3201      	adds	r2, #1
 8006d4a:	701a      	strb	r2, [r3, #0]
 8006d4c:	e7ae      	b.n	8006cac <_dtoa_r+0x564>
 8006d4e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006d52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d5a:	d1b2      	bne.n	8006cc2 <_dtoa_r+0x57a>
 8006d5c:	e7d3      	b.n	8006d06 <_dtoa_r+0x5be>
 8006d5e:	bf00      	nop
 8006d60:	08009778 	.word	0x08009778
 8006d64:	08009750 	.word	0x08009750
 8006d68:	9907      	ldr	r1, [sp, #28]
 8006d6a:	2900      	cmp	r1, #0
 8006d6c:	f000 80d0 	beq.w	8006f10 <_dtoa_r+0x7c8>
 8006d70:	9906      	ldr	r1, [sp, #24]
 8006d72:	2901      	cmp	r1, #1
 8006d74:	f300 80b4 	bgt.w	8006ee0 <_dtoa_r+0x798>
 8006d78:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d7a:	2900      	cmp	r1, #0
 8006d7c:	f000 80ac 	beq.w	8006ed8 <_dtoa_r+0x790>
 8006d80:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006d84:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006d88:	461c      	mov	r4, r3
 8006d8a:	930a      	str	r3, [sp, #40]	; 0x28
 8006d8c:	9b04      	ldr	r3, [sp, #16]
 8006d8e:	4413      	add	r3, r2
 8006d90:	9304      	str	r3, [sp, #16]
 8006d92:	9b05      	ldr	r3, [sp, #20]
 8006d94:	2101      	movs	r1, #1
 8006d96:	4413      	add	r3, r2
 8006d98:	4630      	mov	r0, r6
 8006d9a:	9305      	str	r3, [sp, #20]
 8006d9c:	f001 f93e 	bl	800801c <__i2b>
 8006da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006da2:	4607      	mov	r7, r0
 8006da4:	f1b8 0f00 	cmp.w	r8, #0
 8006da8:	dd0d      	ble.n	8006dc6 <_dtoa_r+0x67e>
 8006daa:	9a05      	ldr	r2, [sp, #20]
 8006dac:	2a00      	cmp	r2, #0
 8006dae:	dd0a      	ble.n	8006dc6 <_dtoa_r+0x67e>
 8006db0:	4542      	cmp	r2, r8
 8006db2:	9904      	ldr	r1, [sp, #16]
 8006db4:	bfa8      	it	ge
 8006db6:	4642      	movge	r2, r8
 8006db8:	1a89      	subs	r1, r1, r2
 8006dba:	9104      	str	r1, [sp, #16]
 8006dbc:	9905      	ldr	r1, [sp, #20]
 8006dbe:	eba8 0802 	sub.w	r8, r8, r2
 8006dc2:	1a8a      	subs	r2, r1, r2
 8006dc4:	9205      	str	r2, [sp, #20]
 8006dc6:	b303      	cbz	r3, 8006e0a <_dtoa_r+0x6c2>
 8006dc8:	9a07      	ldr	r2, [sp, #28]
 8006dca:	2a00      	cmp	r2, #0
 8006dcc:	f000 80a5 	beq.w	8006f1a <_dtoa_r+0x7d2>
 8006dd0:	2c00      	cmp	r4, #0
 8006dd2:	dd13      	ble.n	8006dfc <_dtoa_r+0x6b4>
 8006dd4:	4639      	mov	r1, r7
 8006dd6:	4622      	mov	r2, r4
 8006dd8:	4630      	mov	r0, r6
 8006dda:	930d      	str	r3, [sp, #52]	; 0x34
 8006ddc:	f001 f9de 	bl	800819c <__pow5mult>
 8006de0:	462a      	mov	r2, r5
 8006de2:	4601      	mov	r1, r0
 8006de4:	4607      	mov	r7, r0
 8006de6:	4630      	mov	r0, r6
 8006de8:	f001 f92e 	bl	8008048 <__multiply>
 8006dec:	4629      	mov	r1, r5
 8006dee:	900a      	str	r0, [sp, #40]	; 0x28
 8006df0:	4630      	mov	r0, r6
 8006df2:	f001 f811 	bl	8007e18 <_Bfree>
 8006df6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006df8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dfa:	4615      	mov	r5, r2
 8006dfc:	1b1a      	subs	r2, r3, r4
 8006dfe:	d004      	beq.n	8006e0a <_dtoa_r+0x6c2>
 8006e00:	4629      	mov	r1, r5
 8006e02:	4630      	mov	r0, r6
 8006e04:	f001 f9ca 	bl	800819c <__pow5mult>
 8006e08:	4605      	mov	r5, r0
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	f001 f905 	bl	800801c <__i2b>
 8006e12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	4604      	mov	r4, r0
 8006e18:	f340 8081 	ble.w	8006f1e <_dtoa_r+0x7d6>
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	4601      	mov	r1, r0
 8006e20:	4630      	mov	r0, r6
 8006e22:	f001 f9bb 	bl	800819c <__pow5mult>
 8006e26:	9b06      	ldr	r3, [sp, #24]
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	dd7a      	ble.n	8006f24 <_dtoa_r+0x7dc>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	930a      	str	r3, [sp, #40]	; 0x28
 8006e32:	6922      	ldr	r2, [r4, #16]
 8006e34:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006e38:	6910      	ldr	r0, [r2, #16]
 8006e3a:	f001 f89f 	bl	8007f7c <__hi0bits>
 8006e3e:	f1c0 0020 	rsb	r0, r0, #32
 8006e42:	9b05      	ldr	r3, [sp, #20]
 8006e44:	4418      	add	r0, r3
 8006e46:	f010 001f 	ands.w	r0, r0, #31
 8006e4a:	f000 808c 	beq.w	8006f66 <_dtoa_r+0x81e>
 8006e4e:	f1c0 0220 	rsb	r2, r0, #32
 8006e52:	2a04      	cmp	r2, #4
 8006e54:	f340 8085 	ble.w	8006f62 <_dtoa_r+0x81a>
 8006e58:	f1c0 001c 	rsb	r0, r0, #28
 8006e5c:	9b04      	ldr	r3, [sp, #16]
 8006e5e:	4403      	add	r3, r0
 8006e60:	9304      	str	r3, [sp, #16]
 8006e62:	9b05      	ldr	r3, [sp, #20]
 8006e64:	4403      	add	r3, r0
 8006e66:	4480      	add	r8, r0
 8006e68:	9305      	str	r3, [sp, #20]
 8006e6a:	9b04      	ldr	r3, [sp, #16]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	dd05      	ble.n	8006e7c <_dtoa_r+0x734>
 8006e70:	4629      	mov	r1, r5
 8006e72:	461a      	mov	r2, r3
 8006e74:	4630      	mov	r0, r6
 8006e76:	f001 f9eb 	bl	8008250 <__lshift>
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	9b05      	ldr	r3, [sp, #20]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	dd05      	ble.n	8006e8e <_dtoa_r+0x746>
 8006e82:	4621      	mov	r1, r4
 8006e84:	461a      	mov	r2, r3
 8006e86:	4630      	mov	r0, r6
 8006e88:	f001 f9e2 	bl	8008250 <__lshift>
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d06a      	beq.n	8006f6a <_dtoa_r+0x822>
 8006e94:	4621      	mov	r1, r4
 8006e96:	4628      	mov	r0, r5
 8006e98:	f001 fa4a 	bl	8008330 <__mcmp>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	da64      	bge.n	8006f6a <_dtoa_r+0x822>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	4629      	mov	r1, r5
 8006ea4:	220a      	movs	r2, #10
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f000 ffd8 	bl	8007e5c <__multadd>
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006eb2:	4605      	mov	r5, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8191 	beq.w	80071dc <_dtoa_r+0xa94>
 8006eba:	4639      	mov	r1, r7
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	220a      	movs	r2, #10
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f000 ffcb 	bl	8007e5c <__multadd>
 8006ec6:	f1ba 0f00 	cmp.w	sl, #0
 8006eca:	4607      	mov	r7, r0
 8006ecc:	f300 808d 	bgt.w	8006fea <_dtoa_r+0x8a2>
 8006ed0:	9b06      	ldr	r3, [sp, #24]
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	dc50      	bgt.n	8006f78 <_dtoa_r+0x830>
 8006ed6:	e088      	b.n	8006fea <_dtoa_r+0x8a2>
 8006ed8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006eda:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006ede:	e751      	b.n	8006d84 <_dtoa_r+0x63c>
 8006ee0:	f109 34ff 	add.w	r4, r9, #4294967295
 8006ee4:	42a3      	cmp	r3, r4
 8006ee6:	bfbf      	itttt	lt
 8006ee8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8006eea:	1ae3      	sublt	r3, r4, r3
 8006eec:	18d2      	addlt	r2, r2, r3
 8006eee:	9209      	strlt	r2, [sp, #36]	; 0x24
 8006ef0:	bfb6      	itet	lt
 8006ef2:	4623      	movlt	r3, r4
 8006ef4:	1b1c      	subge	r4, r3, r4
 8006ef6:	2400      	movlt	r4, #0
 8006ef8:	f1b9 0f00 	cmp.w	r9, #0
 8006efc:	bfb5      	itete	lt
 8006efe:	9a04      	ldrlt	r2, [sp, #16]
 8006f00:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006f04:	eba2 0809 	sublt.w	r8, r2, r9
 8006f08:	464a      	movge	r2, r9
 8006f0a:	bfb8      	it	lt
 8006f0c:	2200      	movlt	r2, #0
 8006f0e:	e73c      	b.n	8006d8a <_dtoa_r+0x642>
 8006f10:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006f14:	9f07      	ldr	r7, [sp, #28]
 8006f16:	461c      	mov	r4, r3
 8006f18:	e744      	b.n	8006da4 <_dtoa_r+0x65c>
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	e770      	b.n	8006e00 <_dtoa_r+0x6b8>
 8006f1e:	9b06      	ldr	r3, [sp, #24]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	dc18      	bgt.n	8006f56 <_dtoa_r+0x80e>
 8006f24:	9b02      	ldr	r3, [sp, #8]
 8006f26:	b9b3      	cbnz	r3, 8006f56 <_dtoa_r+0x80e>
 8006f28:	9b03      	ldr	r3, [sp, #12]
 8006f2a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006f2e:	b9a2      	cbnz	r2, 8006f5a <_dtoa_r+0x812>
 8006f30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f34:	0d12      	lsrs	r2, r2, #20
 8006f36:	0512      	lsls	r2, r2, #20
 8006f38:	b18a      	cbz	r2, 8006f5e <_dtoa_r+0x816>
 8006f3a:	9b04      	ldr	r3, [sp, #16]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	9b05      	ldr	r3, [sp, #20]
 8006f42:	3301      	adds	r3, #1
 8006f44:	9305      	str	r3, [sp, #20]
 8006f46:	2301      	movs	r3, #1
 8006f48:	930a      	str	r3, [sp, #40]	; 0x28
 8006f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f47f af70 	bne.w	8006e32 <_dtoa_r+0x6ea>
 8006f52:	2001      	movs	r0, #1
 8006f54:	e775      	b.n	8006e42 <_dtoa_r+0x6fa>
 8006f56:	2300      	movs	r3, #0
 8006f58:	e7f6      	b.n	8006f48 <_dtoa_r+0x800>
 8006f5a:	9b02      	ldr	r3, [sp, #8]
 8006f5c:	e7f4      	b.n	8006f48 <_dtoa_r+0x800>
 8006f5e:	920a      	str	r2, [sp, #40]	; 0x28
 8006f60:	e7f3      	b.n	8006f4a <_dtoa_r+0x802>
 8006f62:	d082      	beq.n	8006e6a <_dtoa_r+0x722>
 8006f64:	4610      	mov	r0, r2
 8006f66:	301c      	adds	r0, #28
 8006f68:	e778      	b.n	8006e5c <_dtoa_r+0x714>
 8006f6a:	f1b9 0f00 	cmp.w	r9, #0
 8006f6e:	dc37      	bgt.n	8006fe0 <_dtoa_r+0x898>
 8006f70:	9b06      	ldr	r3, [sp, #24]
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	dd34      	ble.n	8006fe0 <_dtoa_r+0x898>
 8006f76:	46ca      	mov	sl, r9
 8006f78:	f1ba 0f00 	cmp.w	sl, #0
 8006f7c:	d10d      	bne.n	8006f9a <_dtoa_r+0x852>
 8006f7e:	4621      	mov	r1, r4
 8006f80:	4653      	mov	r3, sl
 8006f82:	2205      	movs	r2, #5
 8006f84:	4630      	mov	r0, r6
 8006f86:	f000 ff69 	bl	8007e5c <__multadd>
 8006f8a:	4601      	mov	r1, r0
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	4628      	mov	r0, r5
 8006f90:	f001 f9ce 	bl	8008330 <__mcmp>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f73f adeb 	bgt.w	8006b70 <_dtoa_r+0x428>
 8006f9a:	9b08      	ldr	r3, [sp, #32]
 8006f9c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006fa0:	ea6f 0b03 	mvn.w	fp, r3
 8006fa4:	f04f 0900 	mov.w	r9, #0
 8006fa8:	4621      	mov	r1, r4
 8006faa:	4630      	mov	r0, r6
 8006fac:	f000 ff34 	bl	8007e18 <_Bfree>
 8006fb0:	2f00      	cmp	r7, #0
 8006fb2:	f43f aea8 	beq.w	8006d06 <_dtoa_r+0x5be>
 8006fb6:	f1b9 0f00 	cmp.w	r9, #0
 8006fba:	d005      	beq.n	8006fc8 <_dtoa_r+0x880>
 8006fbc:	45b9      	cmp	r9, r7
 8006fbe:	d003      	beq.n	8006fc8 <_dtoa_r+0x880>
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	f000 ff28 	bl	8007e18 <_Bfree>
 8006fc8:	4639      	mov	r1, r7
 8006fca:	4630      	mov	r0, r6
 8006fcc:	f000 ff24 	bl	8007e18 <_Bfree>
 8006fd0:	e699      	b.n	8006d06 <_dtoa_r+0x5be>
 8006fd2:	2400      	movs	r4, #0
 8006fd4:	4627      	mov	r7, r4
 8006fd6:	e7e0      	b.n	8006f9a <_dtoa_r+0x852>
 8006fd8:	46bb      	mov	fp, r7
 8006fda:	4604      	mov	r4, r0
 8006fdc:	4607      	mov	r7, r0
 8006fde:	e5c7      	b.n	8006b70 <_dtoa_r+0x428>
 8006fe0:	9b07      	ldr	r3, [sp, #28]
 8006fe2:	46ca      	mov	sl, r9
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f000 8100 	beq.w	80071ea <_dtoa_r+0xaa2>
 8006fea:	f1b8 0f00 	cmp.w	r8, #0
 8006fee:	dd05      	ble.n	8006ffc <_dtoa_r+0x8b4>
 8006ff0:	4639      	mov	r1, r7
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	4630      	mov	r0, r6
 8006ff6:	f001 f92b 	bl	8008250 <__lshift>
 8006ffa:	4607      	mov	r7, r0
 8006ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d05d      	beq.n	80070be <_dtoa_r+0x976>
 8007002:	6879      	ldr	r1, [r7, #4]
 8007004:	4630      	mov	r0, r6
 8007006:	f000 fec7 	bl	8007d98 <_Balloc>
 800700a:	4680      	mov	r8, r0
 800700c:	b928      	cbnz	r0, 800701a <_dtoa_r+0x8d2>
 800700e:	4b82      	ldr	r3, [pc, #520]	; (8007218 <_dtoa_r+0xad0>)
 8007010:	4602      	mov	r2, r0
 8007012:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007016:	f7ff bbaf 	b.w	8006778 <_dtoa_r+0x30>
 800701a:	693a      	ldr	r2, [r7, #16]
 800701c:	3202      	adds	r2, #2
 800701e:	0092      	lsls	r2, r2, #2
 8007020:	f107 010c 	add.w	r1, r7, #12
 8007024:	300c      	adds	r0, #12
 8007026:	f000 fea9 	bl	8007d7c <memcpy>
 800702a:	2201      	movs	r2, #1
 800702c:	4641      	mov	r1, r8
 800702e:	4630      	mov	r0, r6
 8007030:	f001 f90e 	bl	8008250 <__lshift>
 8007034:	9b01      	ldr	r3, [sp, #4]
 8007036:	3301      	adds	r3, #1
 8007038:	9304      	str	r3, [sp, #16]
 800703a:	9b01      	ldr	r3, [sp, #4]
 800703c:	4453      	add	r3, sl
 800703e:	9308      	str	r3, [sp, #32]
 8007040:	9b02      	ldr	r3, [sp, #8]
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	46b9      	mov	r9, r7
 8007048:	9307      	str	r3, [sp, #28]
 800704a:	4607      	mov	r7, r0
 800704c:	9b04      	ldr	r3, [sp, #16]
 800704e:	4621      	mov	r1, r4
 8007050:	3b01      	subs	r3, #1
 8007052:	4628      	mov	r0, r5
 8007054:	9302      	str	r3, [sp, #8]
 8007056:	f7ff faeb 	bl	8006630 <quorem>
 800705a:	4603      	mov	r3, r0
 800705c:	3330      	adds	r3, #48	; 0x30
 800705e:	9005      	str	r0, [sp, #20]
 8007060:	4649      	mov	r1, r9
 8007062:	4628      	mov	r0, r5
 8007064:	9309      	str	r3, [sp, #36]	; 0x24
 8007066:	f001 f963 	bl	8008330 <__mcmp>
 800706a:	463a      	mov	r2, r7
 800706c:	4682      	mov	sl, r0
 800706e:	4621      	mov	r1, r4
 8007070:	4630      	mov	r0, r6
 8007072:	f001 f979 	bl	8008368 <__mdiff>
 8007076:	68c2      	ldr	r2, [r0, #12]
 8007078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800707a:	4680      	mov	r8, r0
 800707c:	bb0a      	cbnz	r2, 80070c2 <_dtoa_r+0x97a>
 800707e:	4601      	mov	r1, r0
 8007080:	4628      	mov	r0, r5
 8007082:	f001 f955 	bl	8008330 <__mcmp>
 8007086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007088:	4602      	mov	r2, r0
 800708a:	4641      	mov	r1, r8
 800708c:	4630      	mov	r0, r6
 800708e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8007092:	f000 fec1 	bl	8007e18 <_Bfree>
 8007096:	9b06      	ldr	r3, [sp, #24]
 8007098:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800709a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800709e:	ea43 0102 	orr.w	r1, r3, r2
 80070a2:	9b07      	ldr	r3, [sp, #28]
 80070a4:	430b      	orrs	r3, r1
 80070a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a8:	d10d      	bne.n	80070c6 <_dtoa_r+0x97e>
 80070aa:	2b39      	cmp	r3, #57	; 0x39
 80070ac:	d029      	beq.n	8007102 <_dtoa_r+0x9ba>
 80070ae:	f1ba 0f00 	cmp.w	sl, #0
 80070b2:	dd01      	ble.n	80070b8 <_dtoa_r+0x970>
 80070b4:	9b05      	ldr	r3, [sp, #20]
 80070b6:	3331      	adds	r3, #49	; 0x31
 80070b8:	9a02      	ldr	r2, [sp, #8]
 80070ba:	7013      	strb	r3, [r2, #0]
 80070bc:	e774      	b.n	8006fa8 <_dtoa_r+0x860>
 80070be:	4638      	mov	r0, r7
 80070c0:	e7b8      	b.n	8007034 <_dtoa_r+0x8ec>
 80070c2:	2201      	movs	r2, #1
 80070c4:	e7e1      	b.n	800708a <_dtoa_r+0x942>
 80070c6:	f1ba 0f00 	cmp.w	sl, #0
 80070ca:	db06      	blt.n	80070da <_dtoa_r+0x992>
 80070cc:	9906      	ldr	r1, [sp, #24]
 80070ce:	ea41 0a0a 	orr.w	sl, r1, sl
 80070d2:	9907      	ldr	r1, [sp, #28]
 80070d4:	ea5a 0101 	orrs.w	r1, sl, r1
 80070d8:	d120      	bne.n	800711c <_dtoa_r+0x9d4>
 80070da:	2a00      	cmp	r2, #0
 80070dc:	ddec      	ble.n	80070b8 <_dtoa_r+0x970>
 80070de:	4629      	mov	r1, r5
 80070e0:	2201      	movs	r2, #1
 80070e2:	4630      	mov	r0, r6
 80070e4:	9304      	str	r3, [sp, #16]
 80070e6:	f001 f8b3 	bl	8008250 <__lshift>
 80070ea:	4621      	mov	r1, r4
 80070ec:	4605      	mov	r5, r0
 80070ee:	f001 f91f 	bl	8008330 <__mcmp>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	9b04      	ldr	r3, [sp, #16]
 80070f6:	dc02      	bgt.n	80070fe <_dtoa_r+0x9b6>
 80070f8:	d1de      	bne.n	80070b8 <_dtoa_r+0x970>
 80070fa:	07da      	lsls	r2, r3, #31
 80070fc:	d5dc      	bpl.n	80070b8 <_dtoa_r+0x970>
 80070fe:	2b39      	cmp	r3, #57	; 0x39
 8007100:	d1d8      	bne.n	80070b4 <_dtoa_r+0x96c>
 8007102:	9a02      	ldr	r2, [sp, #8]
 8007104:	2339      	movs	r3, #57	; 0x39
 8007106:	7013      	strb	r3, [r2, #0]
 8007108:	4643      	mov	r3, r8
 800710a:	4698      	mov	r8, r3
 800710c:	3b01      	subs	r3, #1
 800710e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007112:	2a39      	cmp	r2, #57	; 0x39
 8007114:	d051      	beq.n	80071ba <_dtoa_r+0xa72>
 8007116:	3201      	adds	r2, #1
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	e745      	b.n	8006fa8 <_dtoa_r+0x860>
 800711c:	2a00      	cmp	r2, #0
 800711e:	dd03      	ble.n	8007128 <_dtoa_r+0x9e0>
 8007120:	2b39      	cmp	r3, #57	; 0x39
 8007122:	d0ee      	beq.n	8007102 <_dtoa_r+0x9ba>
 8007124:	3301      	adds	r3, #1
 8007126:	e7c7      	b.n	80070b8 <_dtoa_r+0x970>
 8007128:	9a04      	ldr	r2, [sp, #16]
 800712a:	9908      	ldr	r1, [sp, #32]
 800712c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007130:	428a      	cmp	r2, r1
 8007132:	d02b      	beq.n	800718c <_dtoa_r+0xa44>
 8007134:	4629      	mov	r1, r5
 8007136:	2300      	movs	r3, #0
 8007138:	220a      	movs	r2, #10
 800713a:	4630      	mov	r0, r6
 800713c:	f000 fe8e 	bl	8007e5c <__multadd>
 8007140:	45b9      	cmp	r9, r7
 8007142:	4605      	mov	r5, r0
 8007144:	f04f 0300 	mov.w	r3, #0
 8007148:	f04f 020a 	mov.w	r2, #10
 800714c:	4649      	mov	r1, r9
 800714e:	4630      	mov	r0, r6
 8007150:	d107      	bne.n	8007162 <_dtoa_r+0xa1a>
 8007152:	f000 fe83 	bl	8007e5c <__multadd>
 8007156:	4681      	mov	r9, r0
 8007158:	4607      	mov	r7, r0
 800715a:	9b04      	ldr	r3, [sp, #16]
 800715c:	3301      	adds	r3, #1
 800715e:	9304      	str	r3, [sp, #16]
 8007160:	e774      	b.n	800704c <_dtoa_r+0x904>
 8007162:	f000 fe7b 	bl	8007e5c <__multadd>
 8007166:	4639      	mov	r1, r7
 8007168:	4681      	mov	r9, r0
 800716a:	2300      	movs	r3, #0
 800716c:	220a      	movs	r2, #10
 800716e:	4630      	mov	r0, r6
 8007170:	f000 fe74 	bl	8007e5c <__multadd>
 8007174:	4607      	mov	r7, r0
 8007176:	e7f0      	b.n	800715a <_dtoa_r+0xa12>
 8007178:	f1ba 0f00 	cmp.w	sl, #0
 800717c:	9a01      	ldr	r2, [sp, #4]
 800717e:	bfcc      	ite	gt
 8007180:	46d0      	movgt	r8, sl
 8007182:	f04f 0801 	movle.w	r8, #1
 8007186:	4490      	add	r8, r2
 8007188:	f04f 0900 	mov.w	r9, #0
 800718c:	4629      	mov	r1, r5
 800718e:	2201      	movs	r2, #1
 8007190:	4630      	mov	r0, r6
 8007192:	9302      	str	r3, [sp, #8]
 8007194:	f001 f85c 	bl	8008250 <__lshift>
 8007198:	4621      	mov	r1, r4
 800719a:	4605      	mov	r5, r0
 800719c:	f001 f8c8 	bl	8008330 <__mcmp>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	dcb1      	bgt.n	8007108 <_dtoa_r+0x9c0>
 80071a4:	d102      	bne.n	80071ac <_dtoa_r+0xa64>
 80071a6:	9b02      	ldr	r3, [sp, #8]
 80071a8:	07db      	lsls	r3, r3, #31
 80071aa:	d4ad      	bmi.n	8007108 <_dtoa_r+0x9c0>
 80071ac:	4643      	mov	r3, r8
 80071ae:	4698      	mov	r8, r3
 80071b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071b4:	2a30      	cmp	r2, #48	; 0x30
 80071b6:	d0fa      	beq.n	80071ae <_dtoa_r+0xa66>
 80071b8:	e6f6      	b.n	8006fa8 <_dtoa_r+0x860>
 80071ba:	9a01      	ldr	r2, [sp, #4]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d1a4      	bne.n	800710a <_dtoa_r+0x9c2>
 80071c0:	f10b 0b01 	add.w	fp, fp, #1
 80071c4:	2331      	movs	r3, #49	; 0x31
 80071c6:	e778      	b.n	80070ba <_dtoa_r+0x972>
 80071c8:	4b14      	ldr	r3, [pc, #80]	; (800721c <_dtoa_r+0xad4>)
 80071ca:	f7ff bb27 	b.w	800681c <_dtoa_r+0xd4>
 80071ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f47f ab03 	bne.w	80067dc <_dtoa_r+0x94>
 80071d6:	4b12      	ldr	r3, [pc, #72]	; (8007220 <_dtoa_r+0xad8>)
 80071d8:	f7ff bb20 	b.w	800681c <_dtoa_r+0xd4>
 80071dc:	f1ba 0f00 	cmp.w	sl, #0
 80071e0:	dc03      	bgt.n	80071ea <_dtoa_r+0xaa2>
 80071e2:	9b06      	ldr	r3, [sp, #24]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	f73f aec7 	bgt.w	8006f78 <_dtoa_r+0x830>
 80071ea:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80071ee:	4621      	mov	r1, r4
 80071f0:	4628      	mov	r0, r5
 80071f2:	f7ff fa1d 	bl	8006630 <quorem>
 80071f6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80071fa:	f808 3b01 	strb.w	r3, [r8], #1
 80071fe:	9a01      	ldr	r2, [sp, #4]
 8007200:	eba8 0202 	sub.w	r2, r8, r2
 8007204:	4592      	cmp	sl, r2
 8007206:	ddb7      	ble.n	8007178 <_dtoa_r+0xa30>
 8007208:	4629      	mov	r1, r5
 800720a:	2300      	movs	r3, #0
 800720c:	220a      	movs	r2, #10
 800720e:	4630      	mov	r0, r6
 8007210:	f000 fe24 	bl	8007e5c <__multadd>
 8007214:	4605      	mov	r5, r0
 8007216:	e7ea      	b.n	80071ee <_dtoa_r+0xaa6>
 8007218:	08009600 	.word	0x08009600
 800721c:	08009404 	.word	0x08009404
 8007220:	08009581 	.word	0x08009581

08007224 <__sflush_r>:
 8007224:	898a      	ldrh	r2, [r1, #12]
 8007226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800722a:	4605      	mov	r5, r0
 800722c:	0710      	lsls	r0, r2, #28
 800722e:	460c      	mov	r4, r1
 8007230:	d458      	bmi.n	80072e4 <__sflush_r+0xc0>
 8007232:	684b      	ldr	r3, [r1, #4]
 8007234:	2b00      	cmp	r3, #0
 8007236:	dc05      	bgt.n	8007244 <__sflush_r+0x20>
 8007238:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800723a:	2b00      	cmp	r3, #0
 800723c:	dc02      	bgt.n	8007244 <__sflush_r+0x20>
 800723e:	2000      	movs	r0, #0
 8007240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007244:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007246:	2e00      	cmp	r6, #0
 8007248:	d0f9      	beq.n	800723e <__sflush_r+0x1a>
 800724a:	2300      	movs	r3, #0
 800724c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007250:	682f      	ldr	r7, [r5, #0]
 8007252:	602b      	str	r3, [r5, #0]
 8007254:	d032      	beq.n	80072bc <__sflush_r+0x98>
 8007256:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007258:	89a3      	ldrh	r3, [r4, #12]
 800725a:	075a      	lsls	r2, r3, #29
 800725c:	d505      	bpl.n	800726a <__sflush_r+0x46>
 800725e:	6863      	ldr	r3, [r4, #4]
 8007260:	1ac0      	subs	r0, r0, r3
 8007262:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007264:	b10b      	cbz	r3, 800726a <__sflush_r+0x46>
 8007266:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007268:	1ac0      	subs	r0, r0, r3
 800726a:	2300      	movs	r3, #0
 800726c:	4602      	mov	r2, r0
 800726e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007270:	6a21      	ldr	r1, [r4, #32]
 8007272:	4628      	mov	r0, r5
 8007274:	47b0      	blx	r6
 8007276:	1c43      	adds	r3, r0, #1
 8007278:	89a3      	ldrh	r3, [r4, #12]
 800727a:	d106      	bne.n	800728a <__sflush_r+0x66>
 800727c:	6829      	ldr	r1, [r5, #0]
 800727e:	291d      	cmp	r1, #29
 8007280:	d82c      	bhi.n	80072dc <__sflush_r+0xb8>
 8007282:	4a2a      	ldr	r2, [pc, #168]	; (800732c <__sflush_r+0x108>)
 8007284:	40ca      	lsrs	r2, r1
 8007286:	07d6      	lsls	r6, r2, #31
 8007288:	d528      	bpl.n	80072dc <__sflush_r+0xb8>
 800728a:	2200      	movs	r2, #0
 800728c:	6062      	str	r2, [r4, #4]
 800728e:	04d9      	lsls	r1, r3, #19
 8007290:	6922      	ldr	r2, [r4, #16]
 8007292:	6022      	str	r2, [r4, #0]
 8007294:	d504      	bpl.n	80072a0 <__sflush_r+0x7c>
 8007296:	1c42      	adds	r2, r0, #1
 8007298:	d101      	bne.n	800729e <__sflush_r+0x7a>
 800729a:	682b      	ldr	r3, [r5, #0]
 800729c:	b903      	cbnz	r3, 80072a0 <__sflush_r+0x7c>
 800729e:	6560      	str	r0, [r4, #84]	; 0x54
 80072a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072a2:	602f      	str	r7, [r5, #0]
 80072a4:	2900      	cmp	r1, #0
 80072a6:	d0ca      	beq.n	800723e <__sflush_r+0x1a>
 80072a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072ac:	4299      	cmp	r1, r3
 80072ae:	d002      	beq.n	80072b6 <__sflush_r+0x92>
 80072b0:	4628      	mov	r0, r5
 80072b2:	f001 fa45 	bl	8008740 <_free_r>
 80072b6:	2000      	movs	r0, #0
 80072b8:	6360      	str	r0, [r4, #52]	; 0x34
 80072ba:	e7c1      	b.n	8007240 <__sflush_r+0x1c>
 80072bc:	6a21      	ldr	r1, [r4, #32]
 80072be:	2301      	movs	r3, #1
 80072c0:	4628      	mov	r0, r5
 80072c2:	47b0      	blx	r6
 80072c4:	1c41      	adds	r1, r0, #1
 80072c6:	d1c7      	bne.n	8007258 <__sflush_r+0x34>
 80072c8:	682b      	ldr	r3, [r5, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d0c4      	beq.n	8007258 <__sflush_r+0x34>
 80072ce:	2b1d      	cmp	r3, #29
 80072d0:	d001      	beq.n	80072d6 <__sflush_r+0xb2>
 80072d2:	2b16      	cmp	r3, #22
 80072d4:	d101      	bne.n	80072da <__sflush_r+0xb6>
 80072d6:	602f      	str	r7, [r5, #0]
 80072d8:	e7b1      	b.n	800723e <__sflush_r+0x1a>
 80072da:	89a3      	ldrh	r3, [r4, #12]
 80072dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072e0:	81a3      	strh	r3, [r4, #12]
 80072e2:	e7ad      	b.n	8007240 <__sflush_r+0x1c>
 80072e4:	690f      	ldr	r7, [r1, #16]
 80072e6:	2f00      	cmp	r7, #0
 80072e8:	d0a9      	beq.n	800723e <__sflush_r+0x1a>
 80072ea:	0793      	lsls	r3, r2, #30
 80072ec:	680e      	ldr	r6, [r1, #0]
 80072ee:	bf08      	it	eq
 80072f0:	694b      	ldreq	r3, [r1, #20]
 80072f2:	600f      	str	r7, [r1, #0]
 80072f4:	bf18      	it	ne
 80072f6:	2300      	movne	r3, #0
 80072f8:	eba6 0807 	sub.w	r8, r6, r7
 80072fc:	608b      	str	r3, [r1, #8]
 80072fe:	f1b8 0f00 	cmp.w	r8, #0
 8007302:	dd9c      	ble.n	800723e <__sflush_r+0x1a>
 8007304:	6a21      	ldr	r1, [r4, #32]
 8007306:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007308:	4643      	mov	r3, r8
 800730a:	463a      	mov	r2, r7
 800730c:	4628      	mov	r0, r5
 800730e:	47b0      	blx	r6
 8007310:	2800      	cmp	r0, #0
 8007312:	dc06      	bgt.n	8007322 <__sflush_r+0xfe>
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800731a:	81a3      	strh	r3, [r4, #12]
 800731c:	f04f 30ff 	mov.w	r0, #4294967295
 8007320:	e78e      	b.n	8007240 <__sflush_r+0x1c>
 8007322:	4407      	add	r7, r0
 8007324:	eba8 0800 	sub.w	r8, r8, r0
 8007328:	e7e9      	b.n	80072fe <__sflush_r+0xda>
 800732a:	bf00      	nop
 800732c:	20400001 	.word	0x20400001

08007330 <_fflush_r>:
 8007330:	b538      	push	{r3, r4, r5, lr}
 8007332:	690b      	ldr	r3, [r1, #16]
 8007334:	4605      	mov	r5, r0
 8007336:	460c      	mov	r4, r1
 8007338:	b913      	cbnz	r3, 8007340 <_fflush_r+0x10>
 800733a:	2500      	movs	r5, #0
 800733c:	4628      	mov	r0, r5
 800733e:	bd38      	pop	{r3, r4, r5, pc}
 8007340:	b118      	cbz	r0, 800734a <_fflush_r+0x1a>
 8007342:	6983      	ldr	r3, [r0, #24]
 8007344:	b90b      	cbnz	r3, 800734a <_fflush_r+0x1a>
 8007346:	f000 f887 	bl	8007458 <__sinit>
 800734a:	4b14      	ldr	r3, [pc, #80]	; (800739c <_fflush_r+0x6c>)
 800734c:	429c      	cmp	r4, r3
 800734e:	d11b      	bne.n	8007388 <_fflush_r+0x58>
 8007350:	686c      	ldr	r4, [r5, #4]
 8007352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d0ef      	beq.n	800733a <_fflush_r+0xa>
 800735a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800735c:	07d0      	lsls	r0, r2, #31
 800735e:	d404      	bmi.n	800736a <_fflush_r+0x3a>
 8007360:	0599      	lsls	r1, r3, #22
 8007362:	d402      	bmi.n	800736a <_fflush_r+0x3a>
 8007364:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007366:	f000 fc88 	bl	8007c7a <__retarget_lock_acquire_recursive>
 800736a:	4628      	mov	r0, r5
 800736c:	4621      	mov	r1, r4
 800736e:	f7ff ff59 	bl	8007224 <__sflush_r>
 8007372:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007374:	07da      	lsls	r2, r3, #31
 8007376:	4605      	mov	r5, r0
 8007378:	d4e0      	bmi.n	800733c <_fflush_r+0xc>
 800737a:	89a3      	ldrh	r3, [r4, #12]
 800737c:	059b      	lsls	r3, r3, #22
 800737e:	d4dd      	bmi.n	800733c <_fflush_r+0xc>
 8007380:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007382:	f000 fc7b 	bl	8007c7c <__retarget_lock_release_recursive>
 8007386:	e7d9      	b.n	800733c <_fflush_r+0xc>
 8007388:	4b05      	ldr	r3, [pc, #20]	; (80073a0 <_fflush_r+0x70>)
 800738a:	429c      	cmp	r4, r3
 800738c:	d101      	bne.n	8007392 <_fflush_r+0x62>
 800738e:	68ac      	ldr	r4, [r5, #8]
 8007390:	e7df      	b.n	8007352 <_fflush_r+0x22>
 8007392:	4b04      	ldr	r3, [pc, #16]	; (80073a4 <_fflush_r+0x74>)
 8007394:	429c      	cmp	r4, r3
 8007396:	bf08      	it	eq
 8007398:	68ec      	ldreq	r4, [r5, #12]
 800739a:	e7da      	b.n	8007352 <_fflush_r+0x22>
 800739c:	08009634 	.word	0x08009634
 80073a0:	08009654 	.word	0x08009654
 80073a4:	08009614 	.word	0x08009614

080073a8 <std>:
 80073a8:	2300      	movs	r3, #0
 80073aa:	b510      	push	{r4, lr}
 80073ac:	4604      	mov	r4, r0
 80073ae:	e9c0 3300 	strd	r3, r3, [r0]
 80073b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073b6:	6083      	str	r3, [r0, #8]
 80073b8:	8181      	strh	r1, [r0, #12]
 80073ba:	6643      	str	r3, [r0, #100]	; 0x64
 80073bc:	81c2      	strh	r2, [r0, #14]
 80073be:	6183      	str	r3, [r0, #24]
 80073c0:	4619      	mov	r1, r3
 80073c2:	2208      	movs	r2, #8
 80073c4:	305c      	adds	r0, #92	; 0x5c
 80073c6:	f7fd fafd 	bl	80049c4 <memset>
 80073ca:	4b05      	ldr	r3, [pc, #20]	; (80073e0 <std+0x38>)
 80073cc:	6263      	str	r3, [r4, #36]	; 0x24
 80073ce:	4b05      	ldr	r3, [pc, #20]	; (80073e4 <std+0x3c>)
 80073d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80073d2:	4b05      	ldr	r3, [pc, #20]	; (80073e8 <std+0x40>)
 80073d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80073d6:	4b05      	ldr	r3, [pc, #20]	; (80073ec <std+0x44>)
 80073d8:	6224      	str	r4, [r4, #32]
 80073da:	6323      	str	r3, [r4, #48]	; 0x30
 80073dc:	bd10      	pop	{r4, pc}
 80073de:	bf00      	nop
 80073e0:	08008ea1 	.word	0x08008ea1
 80073e4:	08008ec3 	.word	0x08008ec3
 80073e8:	08008efb 	.word	0x08008efb
 80073ec:	08008f1f 	.word	0x08008f1f

080073f0 <_cleanup_r>:
 80073f0:	4901      	ldr	r1, [pc, #4]	; (80073f8 <_cleanup_r+0x8>)
 80073f2:	f000 b8af 	b.w	8007554 <_fwalk_reent>
 80073f6:	bf00      	nop
 80073f8:	08007331 	.word	0x08007331

080073fc <__sfmoreglue>:
 80073fc:	b570      	push	{r4, r5, r6, lr}
 80073fe:	2268      	movs	r2, #104	; 0x68
 8007400:	1e4d      	subs	r5, r1, #1
 8007402:	4355      	muls	r5, r2
 8007404:	460e      	mov	r6, r1
 8007406:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800740a:	f001 fa05 	bl	8008818 <_malloc_r>
 800740e:	4604      	mov	r4, r0
 8007410:	b140      	cbz	r0, 8007424 <__sfmoreglue+0x28>
 8007412:	2100      	movs	r1, #0
 8007414:	e9c0 1600 	strd	r1, r6, [r0]
 8007418:	300c      	adds	r0, #12
 800741a:	60a0      	str	r0, [r4, #8]
 800741c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007420:	f7fd fad0 	bl	80049c4 <memset>
 8007424:	4620      	mov	r0, r4
 8007426:	bd70      	pop	{r4, r5, r6, pc}

08007428 <__sfp_lock_acquire>:
 8007428:	4801      	ldr	r0, [pc, #4]	; (8007430 <__sfp_lock_acquire+0x8>)
 800742a:	f000 bc26 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 800742e:	bf00      	nop
 8007430:	2000041d 	.word	0x2000041d

08007434 <__sfp_lock_release>:
 8007434:	4801      	ldr	r0, [pc, #4]	; (800743c <__sfp_lock_release+0x8>)
 8007436:	f000 bc21 	b.w	8007c7c <__retarget_lock_release_recursive>
 800743a:	bf00      	nop
 800743c:	2000041d 	.word	0x2000041d

08007440 <__sinit_lock_acquire>:
 8007440:	4801      	ldr	r0, [pc, #4]	; (8007448 <__sinit_lock_acquire+0x8>)
 8007442:	f000 bc1a 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 8007446:	bf00      	nop
 8007448:	2000041e 	.word	0x2000041e

0800744c <__sinit_lock_release>:
 800744c:	4801      	ldr	r0, [pc, #4]	; (8007454 <__sinit_lock_release+0x8>)
 800744e:	f000 bc15 	b.w	8007c7c <__retarget_lock_release_recursive>
 8007452:	bf00      	nop
 8007454:	2000041e 	.word	0x2000041e

08007458 <__sinit>:
 8007458:	b510      	push	{r4, lr}
 800745a:	4604      	mov	r4, r0
 800745c:	f7ff fff0 	bl	8007440 <__sinit_lock_acquire>
 8007460:	69a3      	ldr	r3, [r4, #24]
 8007462:	b11b      	cbz	r3, 800746c <__sinit+0x14>
 8007464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007468:	f7ff bff0 	b.w	800744c <__sinit_lock_release>
 800746c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007470:	6523      	str	r3, [r4, #80]	; 0x50
 8007472:	4b13      	ldr	r3, [pc, #76]	; (80074c0 <__sinit+0x68>)
 8007474:	4a13      	ldr	r2, [pc, #76]	; (80074c4 <__sinit+0x6c>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	62a2      	str	r2, [r4, #40]	; 0x28
 800747a:	42a3      	cmp	r3, r4
 800747c:	bf04      	itt	eq
 800747e:	2301      	moveq	r3, #1
 8007480:	61a3      	streq	r3, [r4, #24]
 8007482:	4620      	mov	r0, r4
 8007484:	f000 f820 	bl	80074c8 <__sfp>
 8007488:	6060      	str	r0, [r4, #4]
 800748a:	4620      	mov	r0, r4
 800748c:	f000 f81c 	bl	80074c8 <__sfp>
 8007490:	60a0      	str	r0, [r4, #8]
 8007492:	4620      	mov	r0, r4
 8007494:	f000 f818 	bl	80074c8 <__sfp>
 8007498:	2200      	movs	r2, #0
 800749a:	60e0      	str	r0, [r4, #12]
 800749c:	2104      	movs	r1, #4
 800749e:	6860      	ldr	r0, [r4, #4]
 80074a0:	f7ff ff82 	bl	80073a8 <std>
 80074a4:	68a0      	ldr	r0, [r4, #8]
 80074a6:	2201      	movs	r2, #1
 80074a8:	2109      	movs	r1, #9
 80074aa:	f7ff ff7d 	bl	80073a8 <std>
 80074ae:	68e0      	ldr	r0, [r4, #12]
 80074b0:	2202      	movs	r2, #2
 80074b2:	2112      	movs	r1, #18
 80074b4:	f7ff ff78 	bl	80073a8 <std>
 80074b8:	2301      	movs	r3, #1
 80074ba:	61a3      	str	r3, [r4, #24]
 80074bc:	e7d2      	b.n	8007464 <__sinit+0xc>
 80074be:	bf00      	nop
 80074c0:	080093f0 	.word	0x080093f0
 80074c4:	080073f1 	.word	0x080073f1

080074c8 <__sfp>:
 80074c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ca:	4607      	mov	r7, r0
 80074cc:	f7ff ffac 	bl	8007428 <__sfp_lock_acquire>
 80074d0:	4b1e      	ldr	r3, [pc, #120]	; (800754c <__sfp+0x84>)
 80074d2:	681e      	ldr	r6, [r3, #0]
 80074d4:	69b3      	ldr	r3, [r6, #24]
 80074d6:	b913      	cbnz	r3, 80074de <__sfp+0x16>
 80074d8:	4630      	mov	r0, r6
 80074da:	f7ff ffbd 	bl	8007458 <__sinit>
 80074de:	3648      	adds	r6, #72	; 0x48
 80074e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80074e4:	3b01      	subs	r3, #1
 80074e6:	d503      	bpl.n	80074f0 <__sfp+0x28>
 80074e8:	6833      	ldr	r3, [r6, #0]
 80074ea:	b30b      	cbz	r3, 8007530 <__sfp+0x68>
 80074ec:	6836      	ldr	r6, [r6, #0]
 80074ee:	e7f7      	b.n	80074e0 <__sfp+0x18>
 80074f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80074f4:	b9d5      	cbnz	r5, 800752c <__sfp+0x64>
 80074f6:	4b16      	ldr	r3, [pc, #88]	; (8007550 <__sfp+0x88>)
 80074f8:	60e3      	str	r3, [r4, #12]
 80074fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80074fe:	6665      	str	r5, [r4, #100]	; 0x64
 8007500:	f000 fbba 	bl	8007c78 <__retarget_lock_init_recursive>
 8007504:	f7ff ff96 	bl	8007434 <__sfp_lock_release>
 8007508:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800750c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007510:	6025      	str	r5, [r4, #0]
 8007512:	61a5      	str	r5, [r4, #24]
 8007514:	2208      	movs	r2, #8
 8007516:	4629      	mov	r1, r5
 8007518:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800751c:	f7fd fa52 	bl	80049c4 <memset>
 8007520:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007524:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007528:	4620      	mov	r0, r4
 800752a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800752c:	3468      	adds	r4, #104	; 0x68
 800752e:	e7d9      	b.n	80074e4 <__sfp+0x1c>
 8007530:	2104      	movs	r1, #4
 8007532:	4638      	mov	r0, r7
 8007534:	f7ff ff62 	bl	80073fc <__sfmoreglue>
 8007538:	4604      	mov	r4, r0
 800753a:	6030      	str	r0, [r6, #0]
 800753c:	2800      	cmp	r0, #0
 800753e:	d1d5      	bne.n	80074ec <__sfp+0x24>
 8007540:	f7ff ff78 	bl	8007434 <__sfp_lock_release>
 8007544:	230c      	movs	r3, #12
 8007546:	603b      	str	r3, [r7, #0]
 8007548:	e7ee      	b.n	8007528 <__sfp+0x60>
 800754a:	bf00      	nop
 800754c:	080093f0 	.word	0x080093f0
 8007550:	ffff0001 	.word	0xffff0001

08007554 <_fwalk_reent>:
 8007554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007558:	4606      	mov	r6, r0
 800755a:	4688      	mov	r8, r1
 800755c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007560:	2700      	movs	r7, #0
 8007562:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007566:	f1b9 0901 	subs.w	r9, r9, #1
 800756a:	d505      	bpl.n	8007578 <_fwalk_reent+0x24>
 800756c:	6824      	ldr	r4, [r4, #0]
 800756e:	2c00      	cmp	r4, #0
 8007570:	d1f7      	bne.n	8007562 <_fwalk_reent+0xe>
 8007572:	4638      	mov	r0, r7
 8007574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007578:	89ab      	ldrh	r3, [r5, #12]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d907      	bls.n	800758e <_fwalk_reent+0x3a>
 800757e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007582:	3301      	adds	r3, #1
 8007584:	d003      	beq.n	800758e <_fwalk_reent+0x3a>
 8007586:	4629      	mov	r1, r5
 8007588:	4630      	mov	r0, r6
 800758a:	47c0      	blx	r8
 800758c:	4307      	orrs	r7, r0
 800758e:	3568      	adds	r5, #104	; 0x68
 8007590:	e7e9      	b.n	8007566 <_fwalk_reent+0x12>

08007592 <rshift>:
 8007592:	6903      	ldr	r3, [r0, #16]
 8007594:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800759c:	ea4f 1261 	mov.w	r2, r1, asr #5
 80075a0:	f100 0414 	add.w	r4, r0, #20
 80075a4:	dd45      	ble.n	8007632 <rshift+0xa0>
 80075a6:	f011 011f 	ands.w	r1, r1, #31
 80075aa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80075ae:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80075b2:	d10c      	bne.n	80075ce <rshift+0x3c>
 80075b4:	f100 0710 	add.w	r7, r0, #16
 80075b8:	4629      	mov	r1, r5
 80075ba:	42b1      	cmp	r1, r6
 80075bc:	d334      	bcc.n	8007628 <rshift+0x96>
 80075be:	1a9b      	subs	r3, r3, r2
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	1eea      	subs	r2, r5, #3
 80075c4:	4296      	cmp	r6, r2
 80075c6:	bf38      	it	cc
 80075c8:	2300      	movcc	r3, #0
 80075ca:	4423      	add	r3, r4
 80075cc:	e015      	b.n	80075fa <rshift+0x68>
 80075ce:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80075d2:	f1c1 0820 	rsb	r8, r1, #32
 80075d6:	40cf      	lsrs	r7, r1
 80075d8:	f105 0e04 	add.w	lr, r5, #4
 80075dc:	46a1      	mov	r9, r4
 80075de:	4576      	cmp	r6, lr
 80075e0:	46f4      	mov	ip, lr
 80075e2:	d815      	bhi.n	8007610 <rshift+0x7e>
 80075e4:	1a9a      	subs	r2, r3, r2
 80075e6:	0092      	lsls	r2, r2, #2
 80075e8:	3a04      	subs	r2, #4
 80075ea:	3501      	adds	r5, #1
 80075ec:	42ae      	cmp	r6, r5
 80075ee:	bf38      	it	cc
 80075f0:	2200      	movcc	r2, #0
 80075f2:	18a3      	adds	r3, r4, r2
 80075f4:	50a7      	str	r7, [r4, r2]
 80075f6:	b107      	cbz	r7, 80075fa <rshift+0x68>
 80075f8:	3304      	adds	r3, #4
 80075fa:	1b1a      	subs	r2, r3, r4
 80075fc:	42a3      	cmp	r3, r4
 80075fe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007602:	bf08      	it	eq
 8007604:	2300      	moveq	r3, #0
 8007606:	6102      	str	r2, [r0, #16]
 8007608:	bf08      	it	eq
 800760a:	6143      	streq	r3, [r0, #20]
 800760c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007610:	f8dc c000 	ldr.w	ip, [ip]
 8007614:	fa0c fc08 	lsl.w	ip, ip, r8
 8007618:	ea4c 0707 	orr.w	r7, ip, r7
 800761c:	f849 7b04 	str.w	r7, [r9], #4
 8007620:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007624:	40cf      	lsrs	r7, r1
 8007626:	e7da      	b.n	80075de <rshift+0x4c>
 8007628:	f851 cb04 	ldr.w	ip, [r1], #4
 800762c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007630:	e7c3      	b.n	80075ba <rshift+0x28>
 8007632:	4623      	mov	r3, r4
 8007634:	e7e1      	b.n	80075fa <rshift+0x68>

08007636 <__hexdig_fun>:
 8007636:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800763a:	2b09      	cmp	r3, #9
 800763c:	d802      	bhi.n	8007644 <__hexdig_fun+0xe>
 800763e:	3820      	subs	r0, #32
 8007640:	b2c0      	uxtb	r0, r0
 8007642:	4770      	bx	lr
 8007644:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007648:	2b05      	cmp	r3, #5
 800764a:	d801      	bhi.n	8007650 <__hexdig_fun+0x1a>
 800764c:	3847      	subs	r0, #71	; 0x47
 800764e:	e7f7      	b.n	8007640 <__hexdig_fun+0xa>
 8007650:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007654:	2b05      	cmp	r3, #5
 8007656:	d801      	bhi.n	800765c <__hexdig_fun+0x26>
 8007658:	3827      	subs	r0, #39	; 0x27
 800765a:	e7f1      	b.n	8007640 <__hexdig_fun+0xa>
 800765c:	2000      	movs	r0, #0
 800765e:	4770      	bx	lr

08007660 <__gethex>:
 8007660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	ed2d 8b02 	vpush	{d8}
 8007668:	b089      	sub	sp, #36	; 0x24
 800766a:	ee08 0a10 	vmov	s16, r0
 800766e:	9304      	str	r3, [sp, #16]
 8007670:	4bb4      	ldr	r3, [pc, #720]	; (8007944 <__gethex+0x2e4>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	9301      	str	r3, [sp, #4]
 8007676:	4618      	mov	r0, r3
 8007678:	468b      	mov	fp, r1
 800767a:	4690      	mov	r8, r2
 800767c:	f7f8 fde0 	bl	8000240 <strlen>
 8007680:	9b01      	ldr	r3, [sp, #4]
 8007682:	f8db 2000 	ldr.w	r2, [fp]
 8007686:	4403      	add	r3, r0
 8007688:	4682      	mov	sl, r0
 800768a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800768e:	9305      	str	r3, [sp, #20]
 8007690:	1c93      	adds	r3, r2, #2
 8007692:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007696:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800769a:	32fe      	adds	r2, #254	; 0xfe
 800769c:	18d1      	adds	r1, r2, r3
 800769e:	461f      	mov	r7, r3
 80076a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80076a4:	9100      	str	r1, [sp, #0]
 80076a6:	2830      	cmp	r0, #48	; 0x30
 80076a8:	d0f8      	beq.n	800769c <__gethex+0x3c>
 80076aa:	f7ff ffc4 	bl	8007636 <__hexdig_fun>
 80076ae:	4604      	mov	r4, r0
 80076b0:	2800      	cmp	r0, #0
 80076b2:	d13a      	bne.n	800772a <__gethex+0xca>
 80076b4:	9901      	ldr	r1, [sp, #4]
 80076b6:	4652      	mov	r2, sl
 80076b8:	4638      	mov	r0, r7
 80076ba:	f001 fc34 	bl	8008f26 <strncmp>
 80076be:	4605      	mov	r5, r0
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d168      	bne.n	8007796 <__gethex+0x136>
 80076c4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80076c8:	eb07 060a 	add.w	r6, r7, sl
 80076cc:	f7ff ffb3 	bl	8007636 <__hexdig_fun>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d062      	beq.n	800779a <__gethex+0x13a>
 80076d4:	4633      	mov	r3, r6
 80076d6:	7818      	ldrb	r0, [r3, #0]
 80076d8:	2830      	cmp	r0, #48	; 0x30
 80076da:	461f      	mov	r7, r3
 80076dc:	f103 0301 	add.w	r3, r3, #1
 80076e0:	d0f9      	beq.n	80076d6 <__gethex+0x76>
 80076e2:	f7ff ffa8 	bl	8007636 <__hexdig_fun>
 80076e6:	2301      	movs	r3, #1
 80076e8:	fab0 f480 	clz	r4, r0
 80076ec:	0964      	lsrs	r4, r4, #5
 80076ee:	4635      	mov	r5, r6
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	463a      	mov	r2, r7
 80076f4:	4616      	mov	r6, r2
 80076f6:	3201      	adds	r2, #1
 80076f8:	7830      	ldrb	r0, [r6, #0]
 80076fa:	f7ff ff9c 	bl	8007636 <__hexdig_fun>
 80076fe:	2800      	cmp	r0, #0
 8007700:	d1f8      	bne.n	80076f4 <__gethex+0x94>
 8007702:	9901      	ldr	r1, [sp, #4]
 8007704:	4652      	mov	r2, sl
 8007706:	4630      	mov	r0, r6
 8007708:	f001 fc0d 	bl	8008f26 <strncmp>
 800770c:	b980      	cbnz	r0, 8007730 <__gethex+0xd0>
 800770e:	b94d      	cbnz	r5, 8007724 <__gethex+0xc4>
 8007710:	eb06 050a 	add.w	r5, r6, sl
 8007714:	462a      	mov	r2, r5
 8007716:	4616      	mov	r6, r2
 8007718:	3201      	adds	r2, #1
 800771a:	7830      	ldrb	r0, [r6, #0]
 800771c:	f7ff ff8b 	bl	8007636 <__hexdig_fun>
 8007720:	2800      	cmp	r0, #0
 8007722:	d1f8      	bne.n	8007716 <__gethex+0xb6>
 8007724:	1bad      	subs	r5, r5, r6
 8007726:	00ad      	lsls	r5, r5, #2
 8007728:	e004      	b.n	8007734 <__gethex+0xd4>
 800772a:	2400      	movs	r4, #0
 800772c:	4625      	mov	r5, r4
 800772e:	e7e0      	b.n	80076f2 <__gethex+0x92>
 8007730:	2d00      	cmp	r5, #0
 8007732:	d1f7      	bne.n	8007724 <__gethex+0xc4>
 8007734:	7833      	ldrb	r3, [r6, #0]
 8007736:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800773a:	2b50      	cmp	r3, #80	; 0x50
 800773c:	d13b      	bne.n	80077b6 <__gethex+0x156>
 800773e:	7873      	ldrb	r3, [r6, #1]
 8007740:	2b2b      	cmp	r3, #43	; 0x2b
 8007742:	d02c      	beq.n	800779e <__gethex+0x13e>
 8007744:	2b2d      	cmp	r3, #45	; 0x2d
 8007746:	d02e      	beq.n	80077a6 <__gethex+0x146>
 8007748:	1c71      	adds	r1, r6, #1
 800774a:	f04f 0900 	mov.w	r9, #0
 800774e:	7808      	ldrb	r0, [r1, #0]
 8007750:	f7ff ff71 	bl	8007636 <__hexdig_fun>
 8007754:	1e43      	subs	r3, r0, #1
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b18      	cmp	r3, #24
 800775a:	d82c      	bhi.n	80077b6 <__gethex+0x156>
 800775c:	f1a0 0210 	sub.w	r2, r0, #16
 8007760:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007764:	f7ff ff67 	bl	8007636 <__hexdig_fun>
 8007768:	1e43      	subs	r3, r0, #1
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b18      	cmp	r3, #24
 800776e:	d91d      	bls.n	80077ac <__gethex+0x14c>
 8007770:	f1b9 0f00 	cmp.w	r9, #0
 8007774:	d000      	beq.n	8007778 <__gethex+0x118>
 8007776:	4252      	negs	r2, r2
 8007778:	4415      	add	r5, r2
 800777a:	f8cb 1000 	str.w	r1, [fp]
 800777e:	b1e4      	cbz	r4, 80077ba <__gethex+0x15a>
 8007780:	9b00      	ldr	r3, [sp, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	bf14      	ite	ne
 8007786:	2700      	movne	r7, #0
 8007788:	2706      	moveq	r7, #6
 800778a:	4638      	mov	r0, r7
 800778c:	b009      	add	sp, #36	; 0x24
 800778e:	ecbd 8b02 	vpop	{d8}
 8007792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007796:	463e      	mov	r6, r7
 8007798:	4625      	mov	r5, r4
 800779a:	2401      	movs	r4, #1
 800779c:	e7ca      	b.n	8007734 <__gethex+0xd4>
 800779e:	f04f 0900 	mov.w	r9, #0
 80077a2:	1cb1      	adds	r1, r6, #2
 80077a4:	e7d3      	b.n	800774e <__gethex+0xee>
 80077a6:	f04f 0901 	mov.w	r9, #1
 80077aa:	e7fa      	b.n	80077a2 <__gethex+0x142>
 80077ac:	230a      	movs	r3, #10
 80077ae:	fb03 0202 	mla	r2, r3, r2, r0
 80077b2:	3a10      	subs	r2, #16
 80077b4:	e7d4      	b.n	8007760 <__gethex+0x100>
 80077b6:	4631      	mov	r1, r6
 80077b8:	e7df      	b.n	800777a <__gethex+0x11a>
 80077ba:	1bf3      	subs	r3, r6, r7
 80077bc:	3b01      	subs	r3, #1
 80077be:	4621      	mov	r1, r4
 80077c0:	2b07      	cmp	r3, #7
 80077c2:	dc0b      	bgt.n	80077dc <__gethex+0x17c>
 80077c4:	ee18 0a10 	vmov	r0, s16
 80077c8:	f000 fae6 	bl	8007d98 <_Balloc>
 80077cc:	4604      	mov	r4, r0
 80077ce:	b940      	cbnz	r0, 80077e2 <__gethex+0x182>
 80077d0:	4b5d      	ldr	r3, [pc, #372]	; (8007948 <__gethex+0x2e8>)
 80077d2:	4602      	mov	r2, r0
 80077d4:	21de      	movs	r1, #222	; 0xde
 80077d6:	485d      	ldr	r0, [pc, #372]	; (800794c <__gethex+0x2ec>)
 80077d8:	f001 fbd8 	bl	8008f8c <__assert_func>
 80077dc:	3101      	adds	r1, #1
 80077de:	105b      	asrs	r3, r3, #1
 80077e0:	e7ee      	b.n	80077c0 <__gethex+0x160>
 80077e2:	f100 0914 	add.w	r9, r0, #20
 80077e6:	f04f 0b00 	mov.w	fp, #0
 80077ea:	f1ca 0301 	rsb	r3, sl, #1
 80077ee:	f8cd 9008 	str.w	r9, [sp, #8]
 80077f2:	f8cd b000 	str.w	fp, [sp]
 80077f6:	9306      	str	r3, [sp, #24]
 80077f8:	42b7      	cmp	r7, r6
 80077fa:	d340      	bcc.n	800787e <__gethex+0x21e>
 80077fc:	9802      	ldr	r0, [sp, #8]
 80077fe:	9b00      	ldr	r3, [sp, #0]
 8007800:	f840 3b04 	str.w	r3, [r0], #4
 8007804:	eba0 0009 	sub.w	r0, r0, r9
 8007808:	1080      	asrs	r0, r0, #2
 800780a:	0146      	lsls	r6, r0, #5
 800780c:	6120      	str	r0, [r4, #16]
 800780e:	4618      	mov	r0, r3
 8007810:	f000 fbb4 	bl	8007f7c <__hi0bits>
 8007814:	1a30      	subs	r0, r6, r0
 8007816:	f8d8 6000 	ldr.w	r6, [r8]
 800781a:	42b0      	cmp	r0, r6
 800781c:	dd63      	ble.n	80078e6 <__gethex+0x286>
 800781e:	1b87      	subs	r7, r0, r6
 8007820:	4639      	mov	r1, r7
 8007822:	4620      	mov	r0, r4
 8007824:	f000 ff55 	bl	80086d2 <__any_on>
 8007828:	4682      	mov	sl, r0
 800782a:	b1a8      	cbz	r0, 8007858 <__gethex+0x1f8>
 800782c:	1e7b      	subs	r3, r7, #1
 800782e:	1159      	asrs	r1, r3, #5
 8007830:	f003 021f 	and.w	r2, r3, #31
 8007834:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007838:	f04f 0a01 	mov.w	sl, #1
 800783c:	fa0a f202 	lsl.w	r2, sl, r2
 8007840:	420a      	tst	r2, r1
 8007842:	d009      	beq.n	8007858 <__gethex+0x1f8>
 8007844:	4553      	cmp	r3, sl
 8007846:	dd05      	ble.n	8007854 <__gethex+0x1f4>
 8007848:	1eb9      	subs	r1, r7, #2
 800784a:	4620      	mov	r0, r4
 800784c:	f000 ff41 	bl	80086d2 <__any_on>
 8007850:	2800      	cmp	r0, #0
 8007852:	d145      	bne.n	80078e0 <__gethex+0x280>
 8007854:	f04f 0a02 	mov.w	sl, #2
 8007858:	4639      	mov	r1, r7
 800785a:	4620      	mov	r0, r4
 800785c:	f7ff fe99 	bl	8007592 <rshift>
 8007860:	443d      	add	r5, r7
 8007862:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007866:	42ab      	cmp	r3, r5
 8007868:	da4c      	bge.n	8007904 <__gethex+0x2a4>
 800786a:	ee18 0a10 	vmov	r0, s16
 800786e:	4621      	mov	r1, r4
 8007870:	f000 fad2 	bl	8007e18 <_Bfree>
 8007874:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007876:	2300      	movs	r3, #0
 8007878:	6013      	str	r3, [r2, #0]
 800787a:	27a3      	movs	r7, #163	; 0xa3
 800787c:	e785      	b.n	800778a <__gethex+0x12a>
 800787e:	1e73      	subs	r3, r6, #1
 8007880:	9a05      	ldr	r2, [sp, #20]
 8007882:	9303      	str	r3, [sp, #12]
 8007884:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007888:	4293      	cmp	r3, r2
 800788a:	d019      	beq.n	80078c0 <__gethex+0x260>
 800788c:	f1bb 0f20 	cmp.w	fp, #32
 8007890:	d107      	bne.n	80078a2 <__gethex+0x242>
 8007892:	9b02      	ldr	r3, [sp, #8]
 8007894:	9a00      	ldr	r2, [sp, #0]
 8007896:	f843 2b04 	str.w	r2, [r3], #4
 800789a:	9302      	str	r3, [sp, #8]
 800789c:	2300      	movs	r3, #0
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	469b      	mov	fp, r3
 80078a2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80078a6:	f7ff fec6 	bl	8007636 <__hexdig_fun>
 80078aa:	9b00      	ldr	r3, [sp, #0]
 80078ac:	f000 000f 	and.w	r0, r0, #15
 80078b0:	fa00 f00b 	lsl.w	r0, r0, fp
 80078b4:	4303      	orrs	r3, r0
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	f10b 0b04 	add.w	fp, fp, #4
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	e00d      	b.n	80078dc <__gethex+0x27c>
 80078c0:	9b03      	ldr	r3, [sp, #12]
 80078c2:	9a06      	ldr	r2, [sp, #24]
 80078c4:	4413      	add	r3, r2
 80078c6:	42bb      	cmp	r3, r7
 80078c8:	d3e0      	bcc.n	800788c <__gethex+0x22c>
 80078ca:	4618      	mov	r0, r3
 80078cc:	9901      	ldr	r1, [sp, #4]
 80078ce:	9307      	str	r3, [sp, #28]
 80078d0:	4652      	mov	r2, sl
 80078d2:	f001 fb28 	bl	8008f26 <strncmp>
 80078d6:	9b07      	ldr	r3, [sp, #28]
 80078d8:	2800      	cmp	r0, #0
 80078da:	d1d7      	bne.n	800788c <__gethex+0x22c>
 80078dc:	461e      	mov	r6, r3
 80078de:	e78b      	b.n	80077f8 <__gethex+0x198>
 80078e0:	f04f 0a03 	mov.w	sl, #3
 80078e4:	e7b8      	b.n	8007858 <__gethex+0x1f8>
 80078e6:	da0a      	bge.n	80078fe <__gethex+0x29e>
 80078e8:	1a37      	subs	r7, r6, r0
 80078ea:	4621      	mov	r1, r4
 80078ec:	ee18 0a10 	vmov	r0, s16
 80078f0:	463a      	mov	r2, r7
 80078f2:	f000 fcad 	bl	8008250 <__lshift>
 80078f6:	1bed      	subs	r5, r5, r7
 80078f8:	4604      	mov	r4, r0
 80078fa:	f100 0914 	add.w	r9, r0, #20
 80078fe:	f04f 0a00 	mov.w	sl, #0
 8007902:	e7ae      	b.n	8007862 <__gethex+0x202>
 8007904:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007908:	42a8      	cmp	r0, r5
 800790a:	dd72      	ble.n	80079f2 <__gethex+0x392>
 800790c:	1b45      	subs	r5, r0, r5
 800790e:	42ae      	cmp	r6, r5
 8007910:	dc36      	bgt.n	8007980 <__gethex+0x320>
 8007912:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007916:	2b02      	cmp	r3, #2
 8007918:	d02a      	beq.n	8007970 <__gethex+0x310>
 800791a:	2b03      	cmp	r3, #3
 800791c:	d02c      	beq.n	8007978 <__gethex+0x318>
 800791e:	2b01      	cmp	r3, #1
 8007920:	d11c      	bne.n	800795c <__gethex+0x2fc>
 8007922:	42ae      	cmp	r6, r5
 8007924:	d11a      	bne.n	800795c <__gethex+0x2fc>
 8007926:	2e01      	cmp	r6, #1
 8007928:	d112      	bne.n	8007950 <__gethex+0x2f0>
 800792a:	9a04      	ldr	r2, [sp, #16]
 800792c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007930:	6013      	str	r3, [r2, #0]
 8007932:	2301      	movs	r3, #1
 8007934:	6123      	str	r3, [r4, #16]
 8007936:	f8c9 3000 	str.w	r3, [r9]
 800793a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800793c:	2762      	movs	r7, #98	; 0x62
 800793e:	601c      	str	r4, [r3, #0]
 8007940:	e723      	b.n	800778a <__gethex+0x12a>
 8007942:	bf00      	nop
 8007944:	080096dc 	.word	0x080096dc
 8007948:	08009600 	.word	0x08009600
 800794c:	08009674 	.word	0x08009674
 8007950:	1e71      	subs	r1, r6, #1
 8007952:	4620      	mov	r0, r4
 8007954:	f000 febd 	bl	80086d2 <__any_on>
 8007958:	2800      	cmp	r0, #0
 800795a:	d1e6      	bne.n	800792a <__gethex+0x2ca>
 800795c:	ee18 0a10 	vmov	r0, s16
 8007960:	4621      	mov	r1, r4
 8007962:	f000 fa59 	bl	8007e18 <_Bfree>
 8007966:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007968:	2300      	movs	r3, #0
 800796a:	6013      	str	r3, [r2, #0]
 800796c:	2750      	movs	r7, #80	; 0x50
 800796e:	e70c      	b.n	800778a <__gethex+0x12a>
 8007970:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1f2      	bne.n	800795c <__gethex+0x2fc>
 8007976:	e7d8      	b.n	800792a <__gethex+0x2ca>
 8007978:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1d5      	bne.n	800792a <__gethex+0x2ca>
 800797e:	e7ed      	b.n	800795c <__gethex+0x2fc>
 8007980:	1e6f      	subs	r7, r5, #1
 8007982:	f1ba 0f00 	cmp.w	sl, #0
 8007986:	d131      	bne.n	80079ec <__gethex+0x38c>
 8007988:	b127      	cbz	r7, 8007994 <__gethex+0x334>
 800798a:	4639      	mov	r1, r7
 800798c:	4620      	mov	r0, r4
 800798e:	f000 fea0 	bl	80086d2 <__any_on>
 8007992:	4682      	mov	sl, r0
 8007994:	117b      	asrs	r3, r7, #5
 8007996:	2101      	movs	r1, #1
 8007998:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800799c:	f007 071f 	and.w	r7, r7, #31
 80079a0:	fa01 f707 	lsl.w	r7, r1, r7
 80079a4:	421f      	tst	r7, r3
 80079a6:	4629      	mov	r1, r5
 80079a8:	4620      	mov	r0, r4
 80079aa:	bf18      	it	ne
 80079ac:	f04a 0a02 	orrne.w	sl, sl, #2
 80079b0:	1b76      	subs	r6, r6, r5
 80079b2:	f7ff fdee 	bl	8007592 <rshift>
 80079b6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80079ba:	2702      	movs	r7, #2
 80079bc:	f1ba 0f00 	cmp.w	sl, #0
 80079c0:	d048      	beq.n	8007a54 <__gethex+0x3f4>
 80079c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d015      	beq.n	80079f6 <__gethex+0x396>
 80079ca:	2b03      	cmp	r3, #3
 80079cc:	d017      	beq.n	80079fe <__gethex+0x39e>
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d109      	bne.n	80079e6 <__gethex+0x386>
 80079d2:	f01a 0f02 	tst.w	sl, #2
 80079d6:	d006      	beq.n	80079e6 <__gethex+0x386>
 80079d8:	f8d9 0000 	ldr.w	r0, [r9]
 80079dc:	ea4a 0a00 	orr.w	sl, sl, r0
 80079e0:	f01a 0f01 	tst.w	sl, #1
 80079e4:	d10e      	bne.n	8007a04 <__gethex+0x3a4>
 80079e6:	f047 0710 	orr.w	r7, r7, #16
 80079ea:	e033      	b.n	8007a54 <__gethex+0x3f4>
 80079ec:	f04f 0a01 	mov.w	sl, #1
 80079f0:	e7d0      	b.n	8007994 <__gethex+0x334>
 80079f2:	2701      	movs	r7, #1
 80079f4:	e7e2      	b.n	80079bc <__gethex+0x35c>
 80079f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079f8:	f1c3 0301 	rsb	r3, r3, #1
 80079fc:	9315      	str	r3, [sp, #84]	; 0x54
 80079fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d0f0      	beq.n	80079e6 <__gethex+0x386>
 8007a04:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007a08:	f104 0314 	add.w	r3, r4, #20
 8007a0c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007a10:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007a14:	f04f 0c00 	mov.w	ip, #0
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a1e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007a22:	d01c      	beq.n	8007a5e <__gethex+0x3fe>
 8007a24:	3201      	adds	r2, #1
 8007a26:	6002      	str	r2, [r0, #0]
 8007a28:	2f02      	cmp	r7, #2
 8007a2a:	f104 0314 	add.w	r3, r4, #20
 8007a2e:	d13f      	bne.n	8007ab0 <__gethex+0x450>
 8007a30:	f8d8 2000 	ldr.w	r2, [r8]
 8007a34:	3a01      	subs	r2, #1
 8007a36:	42b2      	cmp	r2, r6
 8007a38:	d10a      	bne.n	8007a50 <__gethex+0x3f0>
 8007a3a:	1171      	asrs	r1, r6, #5
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007a42:	f006 061f 	and.w	r6, r6, #31
 8007a46:	fa02 f606 	lsl.w	r6, r2, r6
 8007a4a:	421e      	tst	r6, r3
 8007a4c:	bf18      	it	ne
 8007a4e:	4617      	movne	r7, r2
 8007a50:	f047 0720 	orr.w	r7, r7, #32
 8007a54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a56:	601c      	str	r4, [r3, #0]
 8007a58:	9b04      	ldr	r3, [sp, #16]
 8007a5a:	601d      	str	r5, [r3, #0]
 8007a5c:	e695      	b.n	800778a <__gethex+0x12a>
 8007a5e:	4299      	cmp	r1, r3
 8007a60:	f843 cc04 	str.w	ip, [r3, #-4]
 8007a64:	d8d8      	bhi.n	8007a18 <__gethex+0x3b8>
 8007a66:	68a3      	ldr	r3, [r4, #8]
 8007a68:	459b      	cmp	fp, r3
 8007a6a:	db19      	blt.n	8007aa0 <__gethex+0x440>
 8007a6c:	6861      	ldr	r1, [r4, #4]
 8007a6e:	ee18 0a10 	vmov	r0, s16
 8007a72:	3101      	adds	r1, #1
 8007a74:	f000 f990 	bl	8007d98 <_Balloc>
 8007a78:	4681      	mov	r9, r0
 8007a7a:	b918      	cbnz	r0, 8007a84 <__gethex+0x424>
 8007a7c:	4b1a      	ldr	r3, [pc, #104]	; (8007ae8 <__gethex+0x488>)
 8007a7e:	4602      	mov	r2, r0
 8007a80:	2184      	movs	r1, #132	; 0x84
 8007a82:	e6a8      	b.n	80077d6 <__gethex+0x176>
 8007a84:	6922      	ldr	r2, [r4, #16]
 8007a86:	3202      	adds	r2, #2
 8007a88:	f104 010c 	add.w	r1, r4, #12
 8007a8c:	0092      	lsls	r2, r2, #2
 8007a8e:	300c      	adds	r0, #12
 8007a90:	f000 f974 	bl	8007d7c <memcpy>
 8007a94:	4621      	mov	r1, r4
 8007a96:	ee18 0a10 	vmov	r0, s16
 8007a9a:	f000 f9bd 	bl	8007e18 <_Bfree>
 8007a9e:	464c      	mov	r4, r9
 8007aa0:	6923      	ldr	r3, [r4, #16]
 8007aa2:	1c5a      	adds	r2, r3, #1
 8007aa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007aa8:	6122      	str	r2, [r4, #16]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	615a      	str	r2, [r3, #20]
 8007aae:	e7bb      	b.n	8007a28 <__gethex+0x3c8>
 8007ab0:	6922      	ldr	r2, [r4, #16]
 8007ab2:	455a      	cmp	r2, fp
 8007ab4:	dd0b      	ble.n	8007ace <__gethex+0x46e>
 8007ab6:	2101      	movs	r1, #1
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f7ff fd6a 	bl	8007592 <rshift>
 8007abe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ac2:	3501      	adds	r5, #1
 8007ac4:	42ab      	cmp	r3, r5
 8007ac6:	f6ff aed0 	blt.w	800786a <__gethex+0x20a>
 8007aca:	2701      	movs	r7, #1
 8007acc:	e7c0      	b.n	8007a50 <__gethex+0x3f0>
 8007ace:	f016 061f 	ands.w	r6, r6, #31
 8007ad2:	d0fa      	beq.n	8007aca <__gethex+0x46a>
 8007ad4:	4453      	add	r3, sl
 8007ad6:	f1c6 0620 	rsb	r6, r6, #32
 8007ada:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007ade:	f000 fa4d 	bl	8007f7c <__hi0bits>
 8007ae2:	42b0      	cmp	r0, r6
 8007ae4:	dbe7      	blt.n	8007ab6 <__gethex+0x456>
 8007ae6:	e7f0      	b.n	8007aca <__gethex+0x46a>
 8007ae8:	08009600 	.word	0x08009600

08007aec <L_shift>:
 8007aec:	f1c2 0208 	rsb	r2, r2, #8
 8007af0:	0092      	lsls	r2, r2, #2
 8007af2:	b570      	push	{r4, r5, r6, lr}
 8007af4:	f1c2 0620 	rsb	r6, r2, #32
 8007af8:	6843      	ldr	r3, [r0, #4]
 8007afa:	6804      	ldr	r4, [r0, #0]
 8007afc:	fa03 f506 	lsl.w	r5, r3, r6
 8007b00:	432c      	orrs	r4, r5
 8007b02:	40d3      	lsrs	r3, r2
 8007b04:	6004      	str	r4, [r0, #0]
 8007b06:	f840 3f04 	str.w	r3, [r0, #4]!
 8007b0a:	4288      	cmp	r0, r1
 8007b0c:	d3f4      	bcc.n	8007af8 <L_shift+0xc>
 8007b0e:	bd70      	pop	{r4, r5, r6, pc}

08007b10 <__match>:
 8007b10:	b530      	push	{r4, r5, lr}
 8007b12:	6803      	ldr	r3, [r0, #0]
 8007b14:	3301      	adds	r3, #1
 8007b16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b1a:	b914      	cbnz	r4, 8007b22 <__match+0x12>
 8007b1c:	6003      	str	r3, [r0, #0]
 8007b1e:	2001      	movs	r0, #1
 8007b20:	bd30      	pop	{r4, r5, pc}
 8007b22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b26:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007b2a:	2d19      	cmp	r5, #25
 8007b2c:	bf98      	it	ls
 8007b2e:	3220      	addls	r2, #32
 8007b30:	42a2      	cmp	r2, r4
 8007b32:	d0f0      	beq.n	8007b16 <__match+0x6>
 8007b34:	2000      	movs	r0, #0
 8007b36:	e7f3      	b.n	8007b20 <__match+0x10>

08007b38 <__hexnan>:
 8007b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3c:	680b      	ldr	r3, [r1, #0]
 8007b3e:	115e      	asrs	r6, r3, #5
 8007b40:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007b44:	f013 031f 	ands.w	r3, r3, #31
 8007b48:	b087      	sub	sp, #28
 8007b4a:	bf18      	it	ne
 8007b4c:	3604      	addne	r6, #4
 8007b4e:	2500      	movs	r5, #0
 8007b50:	1f37      	subs	r7, r6, #4
 8007b52:	4690      	mov	r8, r2
 8007b54:	6802      	ldr	r2, [r0, #0]
 8007b56:	9301      	str	r3, [sp, #4]
 8007b58:	4682      	mov	sl, r0
 8007b5a:	f846 5c04 	str.w	r5, [r6, #-4]
 8007b5e:	46b9      	mov	r9, r7
 8007b60:	463c      	mov	r4, r7
 8007b62:	9502      	str	r5, [sp, #8]
 8007b64:	46ab      	mov	fp, r5
 8007b66:	7851      	ldrb	r1, [r2, #1]
 8007b68:	1c53      	adds	r3, r2, #1
 8007b6a:	9303      	str	r3, [sp, #12]
 8007b6c:	b341      	cbz	r1, 8007bc0 <__hexnan+0x88>
 8007b6e:	4608      	mov	r0, r1
 8007b70:	9205      	str	r2, [sp, #20]
 8007b72:	9104      	str	r1, [sp, #16]
 8007b74:	f7ff fd5f 	bl	8007636 <__hexdig_fun>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	d14f      	bne.n	8007c1c <__hexnan+0xe4>
 8007b7c:	9904      	ldr	r1, [sp, #16]
 8007b7e:	9a05      	ldr	r2, [sp, #20]
 8007b80:	2920      	cmp	r1, #32
 8007b82:	d818      	bhi.n	8007bb6 <__hexnan+0x7e>
 8007b84:	9b02      	ldr	r3, [sp, #8]
 8007b86:	459b      	cmp	fp, r3
 8007b88:	dd13      	ble.n	8007bb2 <__hexnan+0x7a>
 8007b8a:	454c      	cmp	r4, r9
 8007b8c:	d206      	bcs.n	8007b9c <__hexnan+0x64>
 8007b8e:	2d07      	cmp	r5, #7
 8007b90:	dc04      	bgt.n	8007b9c <__hexnan+0x64>
 8007b92:	462a      	mov	r2, r5
 8007b94:	4649      	mov	r1, r9
 8007b96:	4620      	mov	r0, r4
 8007b98:	f7ff ffa8 	bl	8007aec <L_shift>
 8007b9c:	4544      	cmp	r4, r8
 8007b9e:	d950      	bls.n	8007c42 <__hexnan+0x10a>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	f1a4 0904 	sub.w	r9, r4, #4
 8007ba6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007baa:	f8cd b008 	str.w	fp, [sp, #8]
 8007bae:	464c      	mov	r4, r9
 8007bb0:	461d      	mov	r5, r3
 8007bb2:	9a03      	ldr	r2, [sp, #12]
 8007bb4:	e7d7      	b.n	8007b66 <__hexnan+0x2e>
 8007bb6:	2929      	cmp	r1, #41	; 0x29
 8007bb8:	d156      	bne.n	8007c68 <__hexnan+0x130>
 8007bba:	3202      	adds	r2, #2
 8007bbc:	f8ca 2000 	str.w	r2, [sl]
 8007bc0:	f1bb 0f00 	cmp.w	fp, #0
 8007bc4:	d050      	beq.n	8007c68 <__hexnan+0x130>
 8007bc6:	454c      	cmp	r4, r9
 8007bc8:	d206      	bcs.n	8007bd8 <__hexnan+0xa0>
 8007bca:	2d07      	cmp	r5, #7
 8007bcc:	dc04      	bgt.n	8007bd8 <__hexnan+0xa0>
 8007bce:	462a      	mov	r2, r5
 8007bd0:	4649      	mov	r1, r9
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f7ff ff8a 	bl	8007aec <L_shift>
 8007bd8:	4544      	cmp	r4, r8
 8007bda:	d934      	bls.n	8007c46 <__hexnan+0x10e>
 8007bdc:	f1a8 0204 	sub.w	r2, r8, #4
 8007be0:	4623      	mov	r3, r4
 8007be2:	f853 1b04 	ldr.w	r1, [r3], #4
 8007be6:	f842 1f04 	str.w	r1, [r2, #4]!
 8007bea:	429f      	cmp	r7, r3
 8007bec:	d2f9      	bcs.n	8007be2 <__hexnan+0xaa>
 8007bee:	1b3b      	subs	r3, r7, r4
 8007bf0:	f023 0303 	bic.w	r3, r3, #3
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	3401      	adds	r4, #1
 8007bf8:	3e03      	subs	r6, #3
 8007bfa:	42b4      	cmp	r4, r6
 8007bfc:	bf88      	it	hi
 8007bfe:	2304      	movhi	r3, #4
 8007c00:	4443      	add	r3, r8
 8007c02:	2200      	movs	r2, #0
 8007c04:	f843 2b04 	str.w	r2, [r3], #4
 8007c08:	429f      	cmp	r7, r3
 8007c0a:	d2fb      	bcs.n	8007c04 <__hexnan+0xcc>
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	b91b      	cbnz	r3, 8007c18 <__hexnan+0xe0>
 8007c10:	4547      	cmp	r7, r8
 8007c12:	d127      	bne.n	8007c64 <__hexnan+0x12c>
 8007c14:	2301      	movs	r3, #1
 8007c16:	603b      	str	r3, [r7, #0]
 8007c18:	2005      	movs	r0, #5
 8007c1a:	e026      	b.n	8007c6a <__hexnan+0x132>
 8007c1c:	3501      	adds	r5, #1
 8007c1e:	2d08      	cmp	r5, #8
 8007c20:	f10b 0b01 	add.w	fp, fp, #1
 8007c24:	dd06      	ble.n	8007c34 <__hexnan+0xfc>
 8007c26:	4544      	cmp	r4, r8
 8007c28:	d9c3      	bls.n	8007bb2 <__hexnan+0x7a>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007c30:	2501      	movs	r5, #1
 8007c32:	3c04      	subs	r4, #4
 8007c34:	6822      	ldr	r2, [r4, #0]
 8007c36:	f000 000f 	and.w	r0, r0, #15
 8007c3a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007c3e:	6022      	str	r2, [r4, #0]
 8007c40:	e7b7      	b.n	8007bb2 <__hexnan+0x7a>
 8007c42:	2508      	movs	r5, #8
 8007c44:	e7b5      	b.n	8007bb2 <__hexnan+0x7a>
 8007c46:	9b01      	ldr	r3, [sp, #4]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d0df      	beq.n	8007c0c <__hexnan+0xd4>
 8007c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c50:	f1c3 0320 	rsb	r3, r3, #32
 8007c54:	fa22 f303 	lsr.w	r3, r2, r3
 8007c58:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007c5c:	401a      	ands	r2, r3
 8007c5e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007c62:	e7d3      	b.n	8007c0c <__hexnan+0xd4>
 8007c64:	3f04      	subs	r7, #4
 8007c66:	e7d1      	b.n	8007c0c <__hexnan+0xd4>
 8007c68:	2004      	movs	r0, #4
 8007c6a:	b007      	add	sp, #28
 8007c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007c70 <_localeconv_r>:
 8007c70:	4800      	ldr	r0, [pc, #0]	; (8007c74 <_localeconv_r+0x4>)
 8007c72:	4770      	bx	lr
 8007c74:	20000164 	.word	0x20000164

08007c78 <__retarget_lock_init_recursive>:
 8007c78:	4770      	bx	lr

08007c7a <__retarget_lock_acquire_recursive>:
 8007c7a:	4770      	bx	lr

08007c7c <__retarget_lock_release_recursive>:
 8007c7c:	4770      	bx	lr

08007c7e <__swhatbuf_r>:
 8007c7e:	b570      	push	{r4, r5, r6, lr}
 8007c80:	460e      	mov	r6, r1
 8007c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c86:	2900      	cmp	r1, #0
 8007c88:	b096      	sub	sp, #88	; 0x58
 8007c8a:	4614      	mov	r4, r2
 8007c8c:	461d      	mov	r5, r3
 8007c8e:	da08      	bge.n	8007ca2 <__swhatbuf_r+0x24>
 8007c90:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	602a      	str	r2, [r5, #0]
 8007c98:	061a      	lsls	r2, r3, #24
 8007c9a:	d410      	bmi.n	8007cbe <__swhatbuf_r+0x40>
 8007c9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ca0:	e00e      	b.n	8007cc0 <__swhatbuf_r+0x42>
 8007ca2:	466a      	mov	r2, sp
 8007ca4:	f001 f9b2 	bl	800900c <_fstat_r>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	dbf1      	blt.n	8007c90 <__swhatbuf_r+0x12>
 8007cac:	9a01      	ldr	r2, [sp, #4]
 8007cae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007cb2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007cb6:	425a      	negs	r2, r3
 8007cb8:	415a      	adcs	r2, r3
 8007cba:	602a      	str	r2, [r5, #0]
 8007cbc:	e7ee      	b.n	8007c9c <__swhatbuf_r+0x1e>
 8007cbe:	2340      	movs	r3, #64	; 0x40
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	6023      	str	r3, [r4, #0]
 8007cc4:	b016      	add	sp, #88	; 0x58
 8007cc6:	bd70      	pop	{r4, r5, r6, pc}

08007cc8 <__smakebuf_r>:
 8007cc8:	898b      	ldrh	r3, [r1, #12]
 8007cca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ccc:	079d      	lsls	r5, r3, #30
 8007cce:	4606      	mov	r6, r0
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	d507      	bpl.n	8007ce4 <__smakebuf_r+0x1c>
 8007cd4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	6123      	str	r3, [r4, #16]
 8007cdc:	2301      	movs	r3, #1
 8007cde:	6163      	str	r3, [r4, #20]
 8007ce0:	b002      	add	sp, #8
 8007ce2:	bd70      	pop	{r4, r5, r6, pc}
 8007ce4:	ab01      	add	r3, sp, #4
 8007ce6:	466a      	mov	r2, sp
 8007ce8:	f7ff ffc9 	bl	8007c7e <__swhatbuf_r>
 8007cec:	9900      	ldr	r1, [sp, #0]
 8007cee:	4605      	mov	r5, r0
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	f000 fd91 	bl	8008818 <_malloc_r>
 8007cf6:	b948      	cbnz	r0, 8007d0c <__smakebuf_r+0x44>
 8007cf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cfc:	059a      	lsls	r2, r3, #22
 8007cfe:	d4ef      	bmi.n	8007ce0 <__smakebuf_r+0x18>
 8007d00:	f023 0303 	bic.w	r3, r3, #3
 8007d04:	f043 0302 	orr.w	r3, r3, #2
 8007d08:	81a3      	strh	r3, [r4, #12]
 8007d0a:	e7e3      	b.n	8007cd4 <__smakebuf_r+0xc>
 8007d0c:	4b0d      	ldr	r3, [pc, #52]	; (8007d44 <__smakebuf_r+0x7c>)
 8007d0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d10:	89a3      	ldrh	r3, [r4, #12]
 8007d12:	6020      	str	r0, [r4, #0]
 8007d14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d18:	81a3      	strh	r3, [r4, #12]
 8007d1a:	9b00      	ldr	r3, [sp, #0]
 8007d1c:	6163      	str	r3, [r4, #20]
 8007d1e:	9b01      	ldr	r3, [sp, #4]
 8007d20:	6120      	str	r0, [r4, #16]
 8007d22:	b15b      	cbz	r3, 8007d3c <__smakebuf_r+0x74>
 8007d24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f001 f981 	bl	8009030 <_isatty_r>
 8007d2e:	b128      	cbz	r0, 8007d3c <__smakebuf_r+0x74>
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	f023 0303 	bic.w	r3, r3, #3
 8007d36:	f043 0301 	orr.w	r3, r3, #1
 8007d3a:	81a3      	strh	r3, [r4, #12]
 8007d3c:	89a0      	ldrh	r0, [r4, #12]
 8007d3e:	4305      	orrs	r5, r0
 8007d40:	81a5      	strh	r5, [r4, #12]
 8007d42:	e7cd      	b.n	8007ce0 <__smakebuf_r+0x18>
 8007d44:	080073f1 	.word	0x080073f1

08007d48 <malloc>:
 8007d48:	4b02      	ldr	r3, [pc, #8]	; (8007d54 <malloc+0xc>)
 8007d4a:	4601      	mov	r1, r0
 8007d4c:	6818      	ldr	r0, [r3, #0]
 8007d4e:	f000 bd63 	b.w	8008818 <_malloc_r>
 8007d52:	bf00      	nop
 8007d54:	2000000c 	.word	0x2000000c

08007d58 <__ascii_mbtowc>:
 8007d58:	b082      	sub	sp, #8
 8007d5a:	b901      	cbnz	r1, 8007d5e <__ascii_mbtowc+0x6>
 8007d5c:	a901      	add	r1, sp, #4
 8007d5e:	b142      	cbz	r2, 8007d72 <__ascii_mbtowc+0x1a>
 8007d60:	b14b      	cbz	r3, 8007d76 <__ascii_mbtowc+0x1e>
 8007d62:	7813      	ldrb	r3, [r2, #0]
 8007d64:	600b      	str	r3, [r1, #0]
 8007d66:	7812      	ldrb	r2, [r2, #0]
 8007d68:	1e10      	subs	r0, r2, #0
 8007d6a:	bf18      	it	ne
 8007d6c:	2001      	movne	r0, #1
 8007d6e:	b002      	add	sp, #8
 8007d70:	4770      	bx	lr
 8007d72:	4610      	mov	r0, r2
 8007d74:	e7fb      	b.n	8007d6e <__ascii_mbtowc+0x16>
 8007d76:	f06f 0001 	mvn.w	r0, #1
 8007d7a:	e7f8      	b.n	8007d6e <__ascii_mbtowc+0x16>

08007d7c <memcpy>:
 8007d7c:	440a      	add	r2, r1
 8007d7e:	4291      	cmp	r1, r2
 8007d80:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d84:	d100      	bne.n	8007d88 <memcpy+0xc>
 8007d86:	4770      	bx	lr
 8007d88:	b510      	push	{r4, lr}
 8007d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d92:	4291      	cmp	r1, r2
 8007d94:	d1f9      	bne.n	8007d8a <memcpy+0xe>
 8007d96:	bd10      	pop	{r4, pc}

08007d98 <_Balloc>:
 8007d98:	b570      	push	{r4, r5, r6, lr}
 8007d9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	460d      	mov	r5, r1
 8007da0:	b976      	cbnz	r6, 8007dc0 <_Balloc+0x28>
 8007da2:	2010      	movs	r0, #16
 8007da4:	f7ff ffd0 	bl	8007d48 <malloc>
 8007da8:	4602      	mov	r2, r0
 8007daa:	6260      	str	r0, [r4, #36]	; 0x24
 8007dac:	b920      	cbnz	r0, 8007db8 <_Balloc+0x20>
 8007dae:	4b18      	ldr	r3, [pc, #96]	; (8007e10 <_Balloc+0x78>)
 8007db0:	4818      	ldr	r0, [pc, #96]	; (8007e14 <_Balloc+0x7c>)
 8007db2:	2166      	movs	r1, #102	; 0x66
 8007db4:	f001 f8ea 	bl	8008f8c <__assert_func>
 8007db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dbc:	6006      	str	r6, [r0, #0]
 8007dbe:	60c6      	str	r6, [r0, #12]
 8007dc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007dc2:	68f3      	ldr	r3, [r6, #12]
 8007dc4:	b183      	cbz	r3, 8007de8 <_Balloc+0x50>
 8007dc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007dce:	b9b8      	cbnz	r0, 8007e00 <_Balloc+0x68>
 8007dd0:	2101      	movs	r1, #1
 8007dd2:	fa01 f605 	lsl.w	r6, r1, r5
 8007dd6:	1d72      	adds	r2, r6, #5
 8007dd8:	0092      	lsls	r2, r2, #2
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 fc9a 	bl	8008714 <_calloc_r>
 8007de0:	b160      	cbz	r0, 8007dfc <_Balloc+0x64>
 8007de2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007de6:	e00e      	b.n	8007e06 <_Balloc+0x6e>
 8007de8:	2221      	movs	r2, #33	; 0x21
 8007dea:	2104      	movs	r1, #4
 8007dec:	4620      	mov	r0, r4
 8007dee:	f000 fc91 	bl	8008714 <_calloc_r>
 8007df2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007df4:	60f0      	str	r0, [r6, #12]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e4      	bne.n	8007dc6 <_Balloc+0x2e>
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	bd70      	pop	{r4, r5, r6, pc}
 8007e00:	6802      	ldr	r2, [r0, #0]
 8007e02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e06:	2300      	movs	r3, #0
 8007e08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e0c:	e7f7      	b.n	8007dfe <_Balloc+0x66>
 8007e0e:	bf00      	nop
 8007e10:	0800958e 	.word	0x0800958e
 8007e14:	080096f0 	.word	0x080096f0

08007e18 <_Bfree>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e1c:	4605      	mov	r5, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	b976      	cbnz	r6, 8007e40 <_Bfree+0x28>
 8007e22:	2010      	movs	r0, #16
 8007e24:	f7ff ff90 	bl	8007d48 <malloc>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	6268      	str	r0, [r5, #36]	; 0x24
 8007e2c:	b920      	cbnz	r0, 8007e38 <_Bfree+0x20>
 8007e2e:	4b09      	ldr	r3, [pc, #36]	; (8007e54 <_Bfree+0x3c>)
 8007e30:	4809      	ldr	r0, [pc, #36]	; (8007e58 <_Bfree+0x40>)
 8007e32:	218a      	movs	r1, #138	; 0x8a
 8007e34:	f001 f8aa 	bl	8008f8c <__assert_func>
 8007e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e3c:	6006      	str	r6, [r0, #0]
 8007e3e:	60c6      	str	r6, [r0, #12]
 8007e40:	b13c      	cbz	r4, 8007e52 <_Bfree+0x3a>
 8007e42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007e44:	6862      	ldr	r2, [r4, #4]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e4c:	6021      	str	r1, [r4, #0]
 8007e4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e52:	bd70      	pop	{r4, r5, r6, pc}
 8007e54:	0800958e 	.word	0x0800958e
 8007e58:	080096f0 	.word	0x080096f0

08007e5c <__multadd>:
 8007e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e60:	690d      	ldr	r5, [r1, #16]
 8007e62:	4607      	mov	r7, r0
 8007e64:	460c      	mov	r4, r1
 8007e66:	461e      	mov	r6, r3
 8007e68:	f101 0c14 	add.w	ip, r1, #20
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	f8dc 3000 	ldr.w	r3, [ip]
 8007e72:	b299      	uxth	r1, r3
 8007e74:	fb02 6101 	mla	r1, r2, r1, r6
 8007e78:	0c1e      	lsrs	r6, r3, #16
 8007e7a:	0c0b      	lsrs	r3, r1, #16
 8007e7c:	fb02 3306 	mla	r3, r2, r6, r3
 8007e80:	b289      	uxth	r1, r1
 8007e82:	3001      	adds	r0, #1
 8007e84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e88:	4285      	cmp	r5, r0
 8007e8a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e92:	dcec      	bgt.n	8007e6e <__multadd+0x12>
 8007e94:	b30e      	cbz	r6, 8007eda <__multadd+0x7e>
 8007e96:	68a3      	ldr	r3, [r4, #8]
 8007e98:	42ab      	cmp	r3, r5
 8007e9a:	dc19      	bgt.n	8007ed0 <__multadd+0x74>
 8007e9c:	6861      	ldr	r1, [r4, #4]
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	3101      	adds	r1, #1
 8007ea2:	f7ff ff79 	bl	8007d98 <_Balloc>
 8007ea6:	4680      	mov	r8, r0
 8007ea8:	b928      	cbnz	r0, 8007eb6 <__multadd+0x5a>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	4b0c      	ldr	r3, [pc, #48]	; (8007ee0 <__multadd+0x84>)
 8007eae:	480d      	ldr	r0, [pc, #52]	; (8007ee4 <__multadd+0x88>)
 8007eb0:	21b5      	movs	r1, #181	; 0xb5
 8007eb2:	f001 f86b 	bl	8008f8c <__assert_func>
 8007eb6:	6922      	ldr	r2, [r4, #16]
 8007eb8:	3202      	adds	r2, #2
 8007eba:	f104 010c 	add.w	r1, r4, #12
 8007ebe:	0092      	lsls	r2, r2, #2
 8007ec0:	300c      	adds	r0, #12
 8007ec2:	f7ff ff5b 	bl	8007d7c <memcpy>
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	4638      	mov	r0, r7
 8007eca:	f7ff ffa5 	bl	8007e18 <_Bfree>
 8007ece:	4644      	mov	r4, r8
 8007ed0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ed4:	3501      	adds	r5, #1
 8007ed6:	615e      	str	r6, [r3, #20]
 8007ed8:	6125      	str	r5, [r4, #16]
 8007eda:	4620      	mov	r0, r4
 8007edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee0:	08009600 	.word	0x08009600
 8007ee4:	080096f0 	.word	0x080096f0

08007ee8 <__s2b>:
 8007ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eec:	460c      	mov	r4, r1
 8007eee:	4615      	mov	r5, r2
 8007ef0:	461f      	mov	r7, r3
 8007ef2:	2209      	movs	r2, #9
 8007ef4:	3308      	adds	r3, #8
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007efc:	2100      	movs	r1, #0
 8007efe:	2201      	movs	r2, #1
 8007f00:	429a      	cmp	r2, r3
 8007f02:	db09      	blt.n	8007f18 <__s2b+0x30>
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7ff ff47 	bl	8007d98 <_Balloc>
 8007f0a:	b940      	cbnz	r0, 8007f1e <__s2b+0x36>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	4b19      	ldr	r3, [pc, #100]	; (8007f74 <__s2b+0x8c>)
 8007f10:	4819      	ldr	r0, [pc, #100]	; (8007f78 <__s2b+0x90>)
 8007f12:	21ce      	movs	r1, #206	; 0xce
 8007f14:	f001 f83a 	bl	8008f8c <__assert_func>
 8007f18:	0052      	lsls	r2, r2, #1
 8007f1a:	3101      	adds	r1, #1
 8007f1c:	e7f0      	b.n	8007f00 <__s2b+0x18>
 8007f1e:	9b08      	ldr	r3, [sp, #32]
 8007f20:	6143      	str	r3, [r0, #20]
 8007f22:	2d09      	cmp	r5, #9
 8007f24:	f04f 0301 	mov.w	r3, #1
 8007f28:	6103      	str	r3, [r0, #16]
 8007f2a:	dd16      	ble.n	8007f5a <__s2b+0x72>
 8007f2c:	f104 0909 	add.w	r9, r4, #9
 8007f30:	46c8      	mov	r8, r9
 8007f32:	442c      	add	r4, r5
 8007f34:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007f38:	4601      	mov	r1, r0
 8007f3a:	3b30      	subs	r3, #48	; 0x30
 8007f3c:	220a      	movs	r2, #10
 8007f3e:	4630      	mov	r0, r6
 8007f40:	f7ff ff8c 	bl	8007e5c <__multadd>
 8007f44:	45a0      	cmp	r8, r4
 8007f46:	d1f5      	bne.n	8007f34 <__s2b+0x4c>
 8007f48:	f1a5 0408 	sub.w	r4, r5, #8
 8007f4c:	444c      	add	r4, r9
 8007f4e:	1b2d      	subs	r5, r5, r4
 8007f50:	1963      	adds	r3, r4, r5
 8007f52:	42bb      	cmp	r3, r7
 8007f54:	db04      	blt.n	8007f60 <__s2b+0x78>
 8007f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f5a:	340a      	adds	r4, #10
 8007f5c:	2509      	movs	r5, #9
 8007f5e:	e7f6      	b.n	8007f4e <__s2b+0x66>
 8007f60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f64:	4601      	mov	r1, r0
 8007f66:	3b30      	subs	r3, #48	; 0x30
 8007f68:	220a      	movs	r2, #10
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	f7ff ff76 	bl	8007e5c <__multadd>
 8007f70:	e7ee      	b.n	8007f50 <__s2b+0x68>
 8007f72:	bf00      	nop
 8007f74:	08009600 	.word	0x08009600
 8007f78:	080096f0 	.word	0x080096f0

08007f7c <__hi0bits>:
 8007f7c:	0c03      	lsrs	r3, r0, #16
 8007f7e:	041b      	lsls	r3, r3, #16
 8007f80:	b9d3      	cbnz	r3, 8007fb8 <__hi0bits+0x3c>
 8007f82:	0400      	lsls	r0, r0, #16
 8007f84:	2310      	movs	r3, #16
 8007f86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f8a:	bf04      	itt	eq
 8007f8c:	0200      	lsleq	r0, r0, #8
 8007f8e:	3308      	addeq	r3, #8
 8007f90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f94:	bf04      	itt	eq
 8007f96:	0100      	lsleq	r0, r0, #4
 8007f98:	3304      	addeq	r3, #4
 8007f9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f9e:	bf04      	itt	eq
 8007fa0:	0080      	lsleq	r0, r0, #2
 8007fa2:	3302      	addeq	r3, #2
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	db05      	blt.n	8007fb4 <__hi0bits+0x38>
 8007fa8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007fac:	f103 0301 	add.w	r3, r3, #1
 8007fb0:	bf08      	it	eq
 8007fb2:	2320      	moveq	r3, #32
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	4770      	bx	lr
 8007fb8:	2300      	movs	r3, #0
 8007fba:	e7e4      	b.n	8007f86 <__hi0bits+0xa>

08007fbc <__lo0bits>:
 8007fbc:	6803      	ldr	r3, [r0, #0]
 8007fbe:	f013 0207 	ands.w	r2, r3, #7
 8007fc2:	4601      	mov	r1, r0
 8007fc4:	d00b      	beq.n	8007fde <__lo0bits+0x22>
 8007fc6:	07da      	lsls	r2, r3, #31
 8007fc8:	d423      	bmi.n	8008012 <__lo0bits+0x56>
 8007fca:	0798      	lsls	r0, r3, #30
 8007fcc:	bf49      	itett	mi
 8007fce:	085b      	lsrmi	r3, r3, #1
 8007fd0:	089b      	lsrpl	r3, r3, #2
 8007fd2:	2001      	movmi	r0, #1
 8007fd4:	600b      	strmi	r3, [r1, #0]
 8007fd6:	bf5c      	itt	pl
 8007fd8:	600b      	strpl	r3, [r1, #0]
 8007fda:	2002      	movpl	r0, #2
 8007fdc:	4770      	bx	lr
 8007fde:	b298      	uxth	r0, r3
 8007fe0:	b9a8      	cbnz	r0, 800800e <__lo0bits+0x52>
 8007fe2:	0c1b      	lsrs	r3, r3, #16
 8007fe4:	2010      	movs	r0, #16
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	b90a      	cbnz	r2, 8007fee <__lo0bits+0x32>
 8007fea:	3008      	adds	r0, #8
 8007fec:	0a1b      	lsrs	r3, r3, #8
 8007fee:	071a      	lsls	r2, r3, #28
 8007ff0:	bf04      	itt	eq
 8007ff2:	091b      	lsreq	r3, r3, #4
 8007ff4:	3004      	addeq	r0, #4
 8007ff6:	079a      	lsls	r2, r3, #30
 8007ff8:	bf04      	itt	eq
 8007ffa:	089b      	lsreq	r3, r3, #2
 8007ffc:	3002      	addeq	r0, #2
 8007ffe:	07da      	lsls	r2, r3, #31
 8008000:	d403      	bmi.n	800800a <__lo0bits+0x4e>
 8008002:	085b      	lsrs	r3, r3, #1
 8008004:	f100 0001 	add.w	r0, r0, #1
 8008008:	d005      	beq.n	8008016 <__lo0bits+0x5a>
 800800a:	600b      	str	r3, [r1, #0]
 800800c:	4770      	bx	lr
 800800e:	4610      	mov	r0, r2
 8008010:	e7e9      	b.n	8007fe6 <__lo0bits+0x2a>
 8008012:	2000      	movs	r0, #0
 8008014:	4770      	bx	lr
 8008016:	2020      	movs	r0, #32
 8008018:	4770      	bx	lr
	...

0800801c <__i2b>:
 800801c:	b510      	push	{r4, lr}
 800801e:	460c      	mov	r4, r1
 8008020:	2101      	movs	r1, #1
 8008022:	f7ff feb9 	bl	8007d98 <_Balloc>
 8008026:	4602      	mov	r2, r0
 8008028:	b928      	cbnz	r0, 8008036 <__i2b+0x1a>
 800802a:	4b05      	ldr	r3, [pc, #20]	; (8008040 <__i2b+0x24>)
 800802c:	4805      	ldr	r0, [pc, #20]	; (8008044 <__i2b+0x28>)
 800802e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008032:	f000 ffab 	bl	8008f8c <__assert_func>
 8008036:	2301      	movs	r3, #1
 8008038:	6144      	str	r4, [r0, #20]
 800803a:	6103      	str	r3, [r0, #16]
 800803c:	bd10      	pop	{r4, pc}
 800803e:	bf00      	nop
 8008040:	08009600 	.word	0x08009600
 8008044:	080096f0 	.word	0x080096f0

08008048 <__multiply>:
 8008048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804c:	4691      	mov	r9, r2
 800804e:	690a      	ldr	r2, [r1, #16]
 8008050:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008054:	429a      	cmp	r2, r3
 8008056:	bfb8      	it	lt
 8008058:	460b      	movlt	r3, r1
 800805a:	460c      	mov	r4, r1
 800805c:	bfbc      	itt	lt
 800805e:	464c      	movlt	r4, r9
 8008060:	4699      	movlt	r9, r3
 8008062:	6927      	ldr	r7, [r4, #16]
 8008064:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008068:	68a3      	ldr	r3, [r4, #8]
 800806a:	6861      	ldr	r1, [r4, #4]
 800806c:	eb07 060a 	add.w	r6, r7, sl
 8008070:	42b3      	cmp	r3, r6
 8008072:	b085      	sub	sp, #20
 8008074:	bfb8      	it	lt
 8008076:	3101      	addlt	r1, #1
 8008078:	f7ff fe8e 	bl	8007d98 <_Balloc>
 800807c:	b930      	cbnz	r0, 800808c <__multiply+0x44>
 800807e:	4602      	mov	r2, r0
 8008080:	4b44      	ldr	r3, [pc, #272]	; (8008194 <__multiply+0x14c>)
 8008082:	4845      	ldr	r0, [pc, #276]	; (8008198 <__multiply+0x150>)
 8008084:	f240 115d 	movw	r1, #349	; 0x15d
 8008088:	f000 ff80 	bl	8008f8c <__assert_func>
 800808c:	f100 0514 	add.w	r5, r0, #20
 8008090:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008094:	462b      	mov	r3, r5
 8008096:	2200      	movs	r2, #0
 8008098:	4543      	cmp	r3, r8
 800809a:	d321      	bcc.n	80080e0 <__multiply+0x98>
 800809c:	f104 0314 	add.w	r3, r4, #20
 80080a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80080a4:	f109 0314 	add.w	r3, r9, #20
 80080a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80080ac:	9202      	str	r2, [sp, #8]
 80080ae:	1b3a      	subs	r2, r7, r4
 80080b0:	3a15      	subs	r2, #21
 80080b2:	f022 0203 	bic.w	r2, r2, #3
 80080b6:	3204      	adds	r2, #4
 80080b8:	f104 0115 	add.w	r1, r4, #21
 80080bc:	428f      	cmp	r7, r1
 80080be:	bf38      	it	cc
 80080c0:	2204      	movcc	r2, #4
 80080c2:	9201      	str	r2, [sp, #4]
 80080c4:	9a02      	ldr	r2, [sp, #8]
 80080c6:	9303      	str	r3, [sp, #12]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d80c      	bhi.n	80080e6 <__multiply+0x9e>
 80080cc:	2e00      	cmp	r6, #0
 80080ce:	dd03      	ble.n	80080d8 <__multiply+0x90>
 80080d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d05a      	beq.n	800818e <__multiply+0x146>
 80080d8:	6106      	str	r6, [r0, #16]
 80080da:	b005      	add	sp, #20
 80080dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e0:	f843 2b04 	str.w	r2, [r3], #4
 80080e4:	e7d8      	b.n	8008098 <__multiply+0x50>
 80080e6:	f8b3 a000 	ldrh.w	sl, [r3]
 80080ea:	f1ba 0f00 	cmp.w	sl, #0
 80080ee:	d024      	beq.n	800813a <__multiply+0xf2>
 80080f0:	f104 0e14 	add.w	lr, r4, #20
 80080f4:	46a9      	mov	r9, r5
 80080f6:	f04f 0c00 	mov.w	ip, #0
 80080fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80080fe:	f8d9 1000 	ldr.w	r1, [r9]
 8008102:	fa1f fb82 	uxth.w	fp, r2
 8008106:	b289      	uxth	r1, r1
 8008108:	fb0a 110b 	mla	r1, sl, fp, r1
 800810c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008110:	f8d9 2000 	ldr.w	r2, [r9]
 8008114:	4461      	add	r1, ip
 8008116:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800811a:	fb0a c20b 	mla	r2, sl, fp, ip
 800811e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008122:	b289      	uxth	r1, r1
 8008124:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008128:	4577      	cmp	r7, lr
 800812a:	f849 1b04 	str.w	r1, [r9], #4
 800812e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008132:	d8e2      	bhi.n	80080fa <__multiply+0xb2>
 8008134:	9a01      	ldr	r2, [sp, #4]
 8008136:	f845 c002 	str.w	ip, [r5, r2]
 800813a:	9a03      	ldr	r2, [sp, #12]
 800813c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008140:	3304      	adds	r3, #4
 8008142:	f1b9 0f00 	cmp.w	r9, #0
 8008146:	d020      	beq.n	800818a <__multiply+0x142>
 8008148:	6829      	ldr	r1, [r5, #0]
 800814a:	f104 0c14 	add.w	ip, r4, #20
 800814e:	46ae      	mov	lr, r5
 8008150:	f04f 0a00 	mov.w	sl, #0
 8008154:	f8bc b000 	ldrh.w	fp, [ip]
 8008158:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800815c:	fb09 220b 	mla	r2, r9, fp, r2
 8008160:	4492      	add	sl, r2
 8008162:	b289      	uxth	r1, r1
 8008164:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008168:	f84e 1b04 	str.w	r1, [lr], #4
 800816c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008170:	f8be 1000 	ldrh.w	r1, [lr]
 8008174:	0c12      	lsrs	r2, r2, #16
 8008176:	fb09 1102 	mla	r1, r9, r2, r1
 800817a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800817e:	4567      	cmp	r7, ip
 8008180:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008184:	d8e6      	bhi.n	8008154 <__multiply+0x10c>
 8008186:	9a01      	ldr	r2, [sp, #4]
 8008188:	50a9      	str	r1, [r5, r2]
 800818a:	3504      	adds	r5, #4
 800818c:	e79a      	b.n	80080c4 <__multiply+0x7c>
 800818e:	3e01      	subs	r6, #1
 8008190:	e79c      	b.n	80080cc <__multiply+0x84>
 8008192:	bf00      	nop
 8008194:	08009600 	.word	0x08009600
 8008198:	080096f0 	.word	0x080096f0

0800819c <__pow5mult>:
 800819c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a0:	4615      	mov	r5, r2
 80081a2:	f012 0203 	ands.w	r2, r2, #3
 80081a6:	4606      	mov	r6, r0
 80081a8:	460f      	mov	r7, r1
 80081aa:	d007      	beq.n	80081bc <__pow5mult+0x20>
 80081ac:	4c25      	ldr	r4, [pc, #148]	; (8008244 <__pow5mult+0xa8>)
 80081ae:	3a01      	subs	r2, #1
 80081b0:	2300      	movs	r3, #0
 80081b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081b6:	f7ff fe51 	bl	8007e5c <__multadd>
 80081ba:	4607      	mov	r7, r0
 80081bc:	10ad      	asrs	r5, r5, #2
 80081be:	d03d      	beq.n	800823c <__pow5mult+0xa0>
 80081c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081c2:	b97c      	cbnz	r4, 80081e4 <__pow5mult+0x48>
 80081c4:	2010      	movs	r0, #16
 80081c6:	f7ff fdbf 	bl	8007d48 <malloc>
 80081ca:	4602      	mov	r2, r0
 80081cc:	6270      	str	r0, [r6, #36]	; 0x24
 80081ce:	b928      	cbnz	r0, 80081dc <__pow5mult+0x40>
 80081d0:	4b1d      	ldr	r3, [pc, #116]	; (8008248 <__pow5mult+0xac>)
 80081d2:	481e      	ldr	r0, [pc, #120]	; (800824c <__pow5mult+0xb0>)
 80081d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80081d8:	f000 fed8 	bl	8008f8c <__assert_func>
 80081dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081e0:	6004      	str	r4, [r0, #0]
 80081e2:	60c4      	str	r4, [r0, #12]
 80081e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80081e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081ec:	b94c      	cbnz	r4, 8008202 <__pow5mult+0x66>
 80081ee:	f240 2171 	movw	r1, #625	; 0x271
 80081f2:	4630      	mov	r0, r6
 80081f4:	f7ff ff12 	bl	800801c <__i2b>
 80081f8:	2300      	movs	r3, #0
 80081fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80081fe:	4604      	mov	r4, r0
 8008200:	6003      	str	r3, [r0, #0]
 8008202:	f04f 0900 	mov.w	r9, #0
 8008206:	07eb      	lsls	r3, r5, #31
 8008208:	d50a      	bpl.n	8008220 <__pow5mult+0x84>
 800820a:	4639      	mov	r1, r7
 800820c:	4622      	mov	r2, r4
 800820e:	4630      	mov	r0, r6
 8008210:	f7ff ff1a 	bl	8008048 <__multiply>
 8008214:	4639      	mov	r1, r7
 8008216:	4680      	mov	r8, r0
 8008218:	4630      	mov	r0, r6
 800821a:	f7ff fdfd 	bl	8007e18 <_Bfree>
 800821e:	4647      	mov	r7, r8
 8008220:	106d      	asrs	r5, r5, #1
 8008222:	d00b      	beq.n	800823c <__pow5mult+0xa0>
 8008224:	6820      	ldr	r0, [r4, #0]
 8008226:	b938      	cbnz	r0, 8008238 <__pow5mult+0x9c>
 8008228:	4622      	mov	r2, r4
 800822a:	4621      	mov	r1, r4
 800822c:	4630      	mov	r0, r6
 800822e:	f7ff ff0b 	bl	8008048 <__multiply>
 8008232:	6020      	str	r0, [r4, #0]
 8008234:	f8c0 9000 	str.w	r9, [r0]
 8008238:	4604      	mov	r4, r0
 800823a:	e7e4      	b.n	8008206 <__pow5mult+0x6a>
 800823c:	4638      	mov	r0, r7
 800823e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008242:	bf00      	nop
 8008244:	08009840 	.word	0x08009840
 8008248:	0800958e 	.word	0x0800958e
 800824c:	080096f0 	.word	0x080096f0

08008250 <__lshift>:
 8008250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008254:	460c      	mov	r4, r1
 8008256:	6849      	ldr	r1, [r1, #4]
 8008258:	6923      	ldr	r3, [r4, #16]
 800825a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800825e:	68a3      	ldr	r3, [r4, #8]
 8008260:	4607      	mov	r7, r0
 8008262:	4691      	mov	r9, r2
 8008264:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008268:	f108 0601 	add.w	r6, r8, #1
 800826c:	42b3      	cmp	r3, r6
 800826e:	db0b      	blt.n	8008288 <__lshift+0x38>
 8008270:	4638      	mov	r0, r7
 8008272:	f7ff fd91 	bl	8007d98 <_Balloc>
 8008276:	4605      	mov	r5, r0
 8008278:	b948      	cbnz	r0, 800828e <__lshift+0x3e>
 800827a:	4602      	mov	r2, r0
 800827c:	4b2a      	ldr	r3, [pc, #168]	; (8008328 <__lshift+0xd8>)
 800827e:	482b      	ldr	r0, [pc, #172]	; (800832c <__lshift+0xdc>)
 8008280:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008284:	f000 fe82 	bl	8008f8c <__assert_func>
 8008288:	3101      	adds	r1, #1
 800828a:	005b      	lsls	r3, r3, #1
 800828c:	e7ee      	b.n	800826c <__lshift+0x1c>
 800828e:	2300      	movs	r3, #0
 8008290:	f100 0114 	add.w	r1, r0, #20
 8008294:	f100 0210 	add.w	r2, r0, #16
 8008298:	4618      	mov	r0, r3
 800829a:	4553      	cmp	r3, sl
 800829c:	db37      	blt.n	800830e <__lshift+0xbe>
 800829e:	6920      	ldr	r0, [r4, #16]
 80082a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082a4:	f104 0314 	add.w	r3, r4, #20
 80082a8:	f019 091f 	ands.w	r9, r9, #31
 80082ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80082b4:	d02f      	beq.n	8008316 <__lshift+0xc6>
 80082b6:	f1c9 0e20 	rsb	lr, r9, #32
 80082ba:	468a      	mov	sl, r1
 80082bc:	f04f 0c00 	mov.w	ip, #0
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	fa02 f209 	lsl.w	r2, r2, r9
 80082c6:	ea42 020c 	orr.w	r2, r2, ip
 80082ca:	f84a 2b04 	str.w	r2, [sl], #4
 80082ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80082d2:	4298      	cmp	r0, r3
 80082d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80082d8:	d8f2      	bhi.n	80082c0 <__lshift+0x70>
 80082da:	1b03      	subs	r3, r0, r4
 80082dc:	3b15      	subs	r3, #21
 80082de:	f023 0303 	bic.w	r3, r3, #3
 80082e2:	3304      	adds	r3, #4
 80082e4:	f104 0215 	add.w	r2, r4, #21
 80082e8:	4290      	cmp	r0, r2
 80082ea:	bf38      	it	cc
 80082ec:	2304      	movcc	r3, #4
 80082ee:	f841 c003 	str.w	ip, [r1, r3]
 80082f2:	f1bc 0f00 	cmp.w	ip, #0
 80082f6:	d001      	beq.n	80082fc <__lshift+0xac>
 80082f8:	f108 0602 	add.w	r6, r8, #2
 80082fc:	3e01      	subs	r6, #1
 80082fe:	4638      	mov	r0, r7
 8008300:	612e      	str	r6, [r5, #16]
 8008302:	4621      	mov	r1, r4
 8008304:	f7ff fd88 	bl	8007e18 <_Bfree>
 8008308:	4628      	mov	r0, r5
 800830a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800830e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008312:	3301      	adds	r3, #1
 8008314:	e7c1      	b.n	800829a <__lshift+0x4a>
 8008316:	3904      	subs	r1, #4
 8008318:	f853 2b04 	ldr.w	r2, [r3], #4
 800831c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008320:	4298      	cmp	r0, r3
 8008322:	d8f9      	bhi.n	8008318 <__lshift+0xc8>
 8008324:	e7ea      	b.n	80082fc <__lshift+0xac>
 8008326:	bf00      	nop
 8008328:	08009600 	.word	0x08009600
 800832c:	080096f0 	.word	0x080096f0

08008330 <__mcmp>:
 8008330:	b530      	push	{r4, r5, lr}
 8008332:	6902      	ldr	r2, [r0, #16]
 8008334:	690c      	ldr	r4, [r1, #16]
 8008336:	1b12      	subs	r2, r2, r4
 8008338:	d10e      	bne.n	8008358 <__mcmp+0x28>
 800833a:	f100 0314 	add.w	r3, r0, #20
 800833e:	3114      	adds	r1, #20
 8008340:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008344:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008348:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800834c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008350:	42a5      	cmp	r5, r4
 8008352:	d003      	beq.n	800835c <__mcmp+0x2c>
 8008354:	d305      	bcc.n	8008362 <__mcmp+0x32>
 8008356:	2201      	movs	r2, #1
 8008358:	4610      	mov	r0, r2
 800835a:	bd30      	pop	{r4, r5, pc}
 800835c:	4283      	cmp	r3, r0
 800835e:	d3f3      	bcc.n	8008348 <__mcmp+0x18>
 8008360:	e7fa      	b.n	8008358 <__mcmp+0x28>
 8008362:	f04f 32ff 	mov.w	r2, #4294967295
 8008366:	e7f7      	b.n	8008358 <__mcmp+0x28>

08008368 <__mdiff>:
 8008368:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800836c:	460c      	mov	r4, r1
 800836e:	4606      	mov	r6, r0
 8008370:	4611      	mov	r1, r2
 8008372:	4620      	mov	r0, r4
 8008374:	4690      	mov	r8, r2
 8008376:	f7ff ffdb 	bl	8008330 <__mcmp>
 800837a:	1e05      	subs	r5, r0, #0
 800837c:	d110      	bne.n	80083a0 <__mdiff+0x38>
 800837e:	4629      	mov	r1, r5
 8008380:	4630      	mov	r0, r6
 8008382:	f7ff fd09 	bl	8007d98 <_Balloc>
 8008386:	b930      	cbnz	r0, 8008396 <__mdiff+0x2e>
 8008388:	4b3a      	ldr	r3, [pc, #232]	; (8008474 <__mdiff+0x10c>)
 800838a:	4602      	mov	r2, r0
 800838c:	f240 2132 	movw	r1, #562	; 0x232
 8008390:	4839      	ldr	r0, [pc, #228]	; (8008478 <__mdiff+0x110>)
 8008392:	f000 fdfb 	bl	8008f8c <__assert_func>
 8008396:	2301      	movs	r3, #1
 8008398:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800839c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a0:	bfa4      	itt	ge
 80083a2:	4643      	movge	r3, r8
 80083a4:	46a0      	movge	r8, r4
 80083a6:	4630      	mov	r0, r6
 80083a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80083ac:	bfa6      	itte	ge
 80083ae:	461c      	movge	r4, r3
 80083b0:	2500      	movge	r5, #0
 80083b2:	2501      	movlt	r5, #1
 80083b4:	f7ff fcf0 	bl	8007d98 <_Balloc>
 80083b8:	b920      	cbnz	r0, 80083c4 <__mdiff+0x5c>
 80083ba:	4b2e      	ldr	r3, [pc, #184]	; (8008474 <__mdiff+0x10c>)
 80083bc:	4602      	mov	r2, r0
 80083be:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083c2:	e7e5      	b.n	8008390 <__mdiff+0x28>
 80083c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80083c8:	6926      	ldr	r6, [r4, #16]
 80083ca:	60c5      	str	r5, [r0, #12]
 80083cc:	f104 0914 	add.w	r9, r4, #20
 80083d0:	f108 0514 	add.w	r5, r8, #20
 80083d4:	f100 0e14 	add.w	lr, r0, #20
 80083d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80083dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80083e0:	f108 0210 	add.w	r2, r8, #16
 80083e4:	46f2      	mov	sl, lr
 80083e6:	2100      	movs	r1, #0
 80083e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80083ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80083f0:	fa1f f883 	uxth.w	r8, r3
 80083f4:	fa11 f18b 	uxtah	r1, r1, fp
 80083f8:	0c1b      	lsrs	r3, r3, #16
 80083fa:	eba1 0808 	sub.w	r8, r1, r8
 80083fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008402:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008406:	fa1f f888 	uxth.w	r8, r8
 800840a:	1419      	asrs	r1, r3, #16
 800840c:	454e      	cmp	r6, r9
 800840e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008412:	f84a 3b04 	str.w	r3, [sl], #4
 8008416:	d8e7      	bhi.n	80083e8 <__mdiff+0x80>
 8008418:	1b33      	subs	r3, r6, r4
 800841a:	3b15      	subs	r3, #21
 800841c:	f023 0303 	bic.w	r3, r3, #3
 8008420:	3304      	adds	r3, #4
 8008422:	3415      	adds	r4, #21
 8008424:	42a6      	cmp	r6, r4
 8008426:	bf38      	it	cc
 8008428:	2304      	movcc	r3, #4
 800842a:	441d      	add	r5, r3
 800842c:	4473      	add	r3, lr
 800842e:	469e      	mov	lr, r3
 8008430:	462e      	mov	r6, r5
 8008432:	4566      	cmp	r6, ip
 8008434:	d30e      	bcc.n	8008454 <__mdiff+0xec>
 8008436:	f10c 0203 	add.w	r2, ip, #3
 800843a:	1b52      	subs	r2, r2, r5
 800843c:	f022 0203 	bic.w	r2, r2, #3
 8008440:	3d03      	subs	r5, #3
 8008442:	45ac      	cmp	ip, r5
 8008444:	bf38      	it	cc
 8008446:	2200      	movcc	r2, #0
 8008448:	441a      	add	r2, r3
 800844a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800844e:	b17b      	cbz	r3, 8008470 <__mdiff+0x108>
 8008450:	6107      	str	r7, [r0, #16]
 8008452:	e7a3      	b.n	800839c <__mdiff+0x34>
 8008454:	f856 8b04 	ldr.w	r8, [r6], #4
 8008458:	fa11 f288 	uxtah	r2, r1, r8
 800845c:	1414      	asrs	r4, r2, #16
 800845e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008462:	b292      	uxth	r2, r2
 8008464:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008468:	f84e 2b04 	str.w	r2, [lr], #4
 800846c:	1421      	asrs	r1, r4, #16
 800846e:	e7e0      	b.n	8008432 <__mdiff+0xca>
 8008470:	3f01      	subs	r7, #1
 8008472:	e7ea      	b.n	800844a <__mdiff+0xe2>
 8008474:	08009600 	.word	0x08009600
 8008478:	080096f0 	.word	0x080096f0

0800847c <__ulp>:
 800847c:	b082      	sub	sp, #8
 800847e:	ed8d 0b00 	vstr	d0, [sp]
 8008482:	9b01      	ldr	r3, [sp, #4]
 8008484:	4912      	ldr	r1, [pc, #72]	; (80084d0 <__ulp+0x54>)
 8008486:	4019      	ands	r1, r3
 8008488:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800848c:	2900      	cmp	r1, #0
 800848e:	dd05      	ble.n	800849c <__ulp+0x20>
 8008490:	2200      	movs	r2, #0
 8008492:	460b      	mov	r3, r1
 8008494:	ec43 2b10 	vmov	d0, r2, r3
 8008498:	b002      	add	sp, #8
 800849a:	4770      	bx	lr
 800849c:	4249      	negs	r1, r1
 800849e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80084a2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80084a6:	f04f 0200 	mov.w	r2, #0
 80084aa:	f04f 0300 	mov.w	r3, #0
 80084ae:	da04      	bge.n	80084ba <__ulp+0x3e>
 80084b0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80084b4:	fa41 f300 	asr.w	r3, r1, r0
 80084b8:	e7ec      	b.n	8008494 <__ulp+0x18>
 80084ba:	f1a0 0114 	sub.w	r1, r0, #20
 80084be:	291e      	cmp	r1, #30
 80084c0:	bfda      	itte	le
 80084c2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80084c6:	fa20 f101 	lsrle.w	r1, r0, r1
 80084ca:	2101      	movgt	r1, #1
 80084cc:	460a      	mov	r2, r1
 80084ce:	e7e1      	b.n	8008494 <__ulp+0x18>
 80084d0:	7ff00000 	.word	0x7ff00000

080084d4 <__b2d>:
 80084d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d6:	6905      	ldr	r5, [r0, #16]
 80084d8:	f100 0714 	add.w	r7, r0, #20
 80084dc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80084e0:	1f2e      	subs	r6, r5, #4
 80084e2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084e6:	4620      	mov	r0, r4
 80084e8:	f7ff fd48 	bl	8007f7c <__hi0bits>
 80084ec:	f1c0 0320 	rsb	r3, r0, #32
 80084f0:	280a      	cmp	r0, #10
 80084f2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008570 <__b2d+0x9c>
 80084f6:	600b      	str	r3, [r1, #0]
 80084f8:	dc14      	bgt.n	8008524 <__b2d+0x50>
 80084fa:	f1c0 0e0b 	rsb	lr, r0, #11
 80084fe:	fa24 f10e 	lsr.w	r1, r4, lr
 8008502:	42b7      	cmp	r7, r6
 8008504:	ea41 030c 	orr.w	r3, r1, ip
 8008508:	bf34      	ite	cc
 800850a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800850e:	2100      	movcs	r1, #0
 8008510:	3015      	adds	r0, #21
 8008512:	fa04 f000 	lsl.w	r0, r4, r0
 8008516:	fa21 f10e 	lsr.w	r1, r1, lr
 800851a:	ea40 0201 	orr.w	r2, r0, r1
 800851e:	ec43 2b10 	vmov	d0, r2, r3
 8008522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008524:	42b7      	cmp	r7, r6
 8008526:	bf3a      	itte	cc
 8008528:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800852c:	f1a5 0608 	subcc.w	r6, r5, #8
 8008530:	2100      	movcs	r1, #0
 8008532:	380b      	subs	r0, #11
 8008534:	d017      	beq.n	8008566 <__b2d+0x92>
 8008536:	f1c0 0c20 	rsb	ip, r0, #32
 800853a:	fa04 f500 	lsl.w	r5, r4, r0
 800853e:	42be      	cmp	r6, r7
 8008540:	fa21 f40c 	lsr.w	r4, r1, ip
 8008544:	ea45 0504 	orr.w	r5, r5, r4
 8008548:	bf8c      	ite	hi
 800854a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800854e:	2400      	movls	r4, #0
 8008550:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008554:	fa01 f000 	lsl.w	r0, r1, r0
 8008558:	fa24 f40c 	lsr.w	r4, r4, ip
 800855c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008560:	ea40 0204 	orr.w	r2, r0, r4
 8008564:	e7db      	b.n	800851e <__b2d+0x4a>
 8008566:	ea44 030c 	orr.w	r3, r4, ip
 800856a:	460a      	mov	r2, r1
 800856c:	e7d7      	b.n	800851e <__b2d+0x4a>
 800856e:	bf00      	nop
 8008570:	3ff00000 	.word	0x3ff00000

08008574 <__d2b>:
 8008574:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008578:	4689      	mov	r9, r1
 800857a:	2101      	movs	r1, #1
 800857c:	ec57 6b10 	vmov	r6, r7, d0
 8008580:	4690      	mov	r8, r2
 8008582:	f7ff fc09 	bl	8007d98 <_Balloc>
 8008586:	4604      	mov	r4, r0
 8008588:	b930      	cbnz	r0, 8008598 <__d2b+0x24>
 800858a:	4602      	mov	r2, r0
 800858c:	4b25      	ldr	r3, [pc, #148]	; (8008624 <__d2b+0xb0>)
 800858e:	4826      	ldr	r0, [pc, #152]	; (8008628 <__d2b+0xb4>)
 8008590:	f240 310a 	movw	r1, #778	; 0x30a
 8008594:	f000 fcfa 	bl	8008f8c <__assert_func>
 8008598:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800859c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80085a0:	bb35      	cbnz	r5, 80085f0 <__d2b+0x7c>
 80085a2:	2e00      	cmp	r6, #0
 80085a4:	9301      	str	r3, [sp, #4]
 80085a6:	d028      	beq.n	80085fa <__d2b+0x86>
 80085a8:	4668      	mov	r0, sp
 80085aa:	9600      	str	r6, [sp, #0]
 80085ac:	f7ff fd06 	bl	8007fbc <__lo0bits>
 80085b0:	9900      	ldr	r1, [sp, #0]
 80085b2:	b300      	cbz	r0, 80085f6 <__d2b+0x82>
 80085b4:	9a01      	ldr	r2, [sp, #4]
 80085b6:	f1c0 0320 	rsb	r3, r0, #32
 80085ba:	fa02 f303 	lsl.w	r3, r2, r3
 80085be:	430b      	orrs	r3, r1
 80085c0:	40c2      	lsrs	r2, r0
 80085c2:	6163      	str	r3, [r4, #20]
 80085c4:	9201      	str	r2, [sp, #4]
 80085c6:	9b01      	ldr	r3, [sp, #4]
 80085c8:	61a3      	str	r3, [r4, #24]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	bf14      	ite	ne
 80085ce:	2202      	movne	r2, #2
 80085d0:	2201      	moveq	r2, #1
 80085d2:	6122      	str	r2, [r4, #16]
 80085d4:	b1d5      	cbz	r5, 800860c <__d2b+0x98>
 80085d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80085da:	4405      	add	r5, r0
 80085dc:	f8c9 5000 	str.w	r5, [r9]
 80085e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80085e4:	f8c8 0000 	str.w	r0, [r8]
 80085e8:	4620      	mov	r0, r4
 80085ea:	b003      	add	sp, #12
 80085ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085f4:	e7d5      	b.n	80085a2 <__d2b+0x2e>
 80085f6:	6161      	str	r1, [r4, #20]
 80085f8:	e7e5      	b.n	80085c6 <__d2b+0x52>
 80085fa:	a801      	add	r0, sp, #4
 80085fc:	f7ff fcde 	bl	8007fbc <__lo0bits>
 8008600:	9b01      	ldr	r3, [sp, #4]
 8008602:	6163      	str	r3, [r4, #20]
 8008604:	2201      	movs	r2, #1
 8008606:	6122      	str	r2, [r4, #16]
 8008608:	3020      	adds	r0, #32
 800860a:	e7e3      	b.n	80085d4 <__d2b+0x60>
 800860c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008610:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008614:	f8c9 0000 	str.w	r0, [r9]
 8008618:	6918      	ldr	r0, [r3, #16]
 800861a:	f7ff fcaf 	bl	8007f7c <__hi0bits>
 800861e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008622:	e7df      	b.n	80085e4 <__d2b+0x70>
 8008624:	08009600 	.word	0x08009600
 8008628:	080096f0 	.word	0x080096f0

0800862c <__ratio>:
 800862c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008630:	4688      	mov	r8, r1
 8008632:	4669      	mov	r1, sp
 8008634:	4681      	mov	r9, r0
 8008636:	f7ff ff4d 	bl	80084d4 <__b2d>
 800863a:	a901      	add	r1, sp, #4
 800863c:	4640      	mov	r0, r8
 800863e:	ec55 4b10 	vmov	r4, r5, d0
 8008642:	ee10 aa10 	vmov	sl, s0
 8008646:	f7ff ff45 	bl	80084d4 <__b2d>
 800864a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800864e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8008652:	1a59      	subs	r1, r3, r1
 8008654:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800865e:	ec57 6b10 	vmov	r6, r7, d0
 8008662:	2b00      	cmp	r3, #0
 8008664:	bfd6      	itet	le
 8008666:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800866a:	462a      	movgt	r2, r5
 800866c:	463a      	movle	r2, r7
 800866e:	46ab      	mov	fp, r5
 8008670:	bfd6      	itet	le
 8008672:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8008676:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800867a:	ee00 3a90 	vmovle	s1, r3
 800867e:	ec4b ab17 	vmov	d7, sl, fp
 8008682:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8008686:	b003      	add	sp, #12
 8008688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800868c <__copybits>:
 800868c:	3901      	subs	r1, #1
 800868e:	b570      	push	{r4, r5, r6, lr}
 8008690:	1149      	asrs	r1, r1, #5
 8008692:	6914      	ldr	r4, [r2, #16]
 8008694:	3101      	adds	r1, #1
 8008696:	f102 0314 	add.w	r3, r2, #20
 800869a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800869e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80086a2:	1f05      	subs	r5, r0, #4
 80086a4:	42a3      	cmp	r3, r4
 80086a6:	d30c      	bcc.n	80086c2 <__copybits+0x36>
 80086a8:	1aa3      	subs	r3, r4, r2
 80086aa:	3b11      	subs	r3, #17
 80086ac:	f023 0303 	bic.w	r3, r3, #3
 80086b0:	3211      	adds	r2, #17
 80086b2:	42a2      	cmp	r2, r4
 80086b4:	bf88      	it	hi
 80086b6:	2300      	movhi	r3, #0
 80086b8:	4418      	add	r0, r3
 80086ba:	2300      	movs	r3, #0
 80086bc:	4288      	cmp	r0, r1
 80086be:	d305      	bcc.n	80086cc <__copybits+0x40>
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	f853 6b04 	ldr.w	r6, [r3], #4
 80086c6:	f845 6f04 	str.w	r6, [r5, #4]!
 80086ca:	e7eb      	b.n	80086a4 <__copybits+0x18>
 80086cc:	f840 3b04 	str.w	r3, [r0], #4
 80086d0:	e7f4      	b.n	80086bc <__copybits+0x30>

080086d2 <__any_on>:
 80086d2:	f100 0214 	add.w	r2, r0, #20
 80086d6:	6900      	ldr	r0, [r0, #16]
 80086d8:	114b      	asrs	r3, r1, #5
 80086da:	4298      	cmp	r0, r3
 80086dc:	b510      	push	{r4, lr}
 80086de:	db11      	blt.n	8008704 <__any_on+0x32>
 80086e0:	dd0a      	ble.n	80086f8 <__any_on+0x26>
 80086e2:	f011 011f 	ands.w	r1, r1, #31
 80086e6:	d007      	beq.n	80086f8 <__any_on+0x26>
 80086e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80086ec:	fa24 f001 	lsr.w	r0, r4, r1
 80086f0:	fa00 f101 	lsl.w	r1, r0, r1
 80086f4:	428c      	cmp	r4, r1
 80086f6:	d10b      	bne.n	8008710 <__any_on+0x3e>
 80086f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d803      	bhi.n	8008708 <__any_on+0x36>
 8008700:	2000      	movs	r0, #0
 8008702:	bd10      	pop	{r4, pc}
 8008704:	4603      	mov	r3, r0
 8008706:	e7f7      	b.n	80086f8 <__any_on+0x26>
 8008708:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800870c:	2900      	cmp	r1, #0
 800870e:	d0f5      	beq.n	80086fc <__any_on+0x2a>
 8008710:	2001      	movs	r0, #1
 8008712:	e7f6      	b.n	8008702 <__any_on+0x30>

08008714 <_calloc_r>:
 8008714:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008716:	fba1 2402 	umull	r2, r4, r1, r2
 800871a:	b94c      	cbnz	r4, 8008730 <_calloc_r+0x1c>
 800871c:	4611      	mov	r1, r2
 800871e:	9201      	str	r2, [sp, #4]
 8008720:	f000 f87a 	bl	8008818 <_malloc_r>
 8008724:	9a01      	ldr	r2, [sp, #4]
 8008726:	4605      	mov	r5, r0
 8008728:	b930      	cbnz	r0, 8008738 <_calloc_r+0x24>
 800872a:	4628      	mov	r0, r5
 800872c:	b003      	add	sp, #12
 800872e:	bd30      	pop	{r4, r5, pc}
 8008730:	220c      	movs	r2, #12
 8008732:	6002      	str	r2, [r0, #0]
 8008734:	2500      	movs	r5, #0
 8008736:	e7f8      	b.n	800872a <_calloc_r+0x16>
 8008738:	4621      	mov	r1, r4
 800873a:	f7fc f943 	bl	80049c4 <memset>
 800873e:	e7f4      	b.n	800872a <_calloc_r+0x16>

08008740 <_free_r>:
 8008740:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008742:	2900      	cmp	r1, #0
 8008744:	d044      	beq.n	80087d0 <_free_r+0x90>
 8008746:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800874a:	9001      	str	r0, [sp, #4]
 800874c:	2b00      	cmp	r3, #0
 800874e:	f1a1 0404 	sub.w	r4, r1, #4
 8008752:	bfb8      	it	lt
 8008754:	18e4      	addlt	r4, r4, r3
 8008756:	f000 fca7 	bl	80090a8 <__malloc_lock>
 800875a:	4a1e      	ldr	r2, [pc, #120]	; (80087d4 <_free_r+0x94>)
 800875c:	9801      	ldr	r0, [sp, #4]
 800875e:	6813      	ldr	r3, [r2, #0]
 8008760:	b933      	cbnz	r3, 8008770 <_free_r+0x30>
 8008762:	6063      	str	r3, [r4, #4]
 8008764:	6014      	str	r4, [r2, #0]
 8008766:	b003      	add	sp, #12
 8008768:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800876c:	f000 bca2 	b.w	80090b4 <__malloc_unlock>
 8008770:	42a3      	cmp	r3, r4
 8008772:	d908      	bls.n	8008786 <_free_r+0x46>
 8008774:	6825      	ldr	r5, [r4, #0]
 8008776:	1961      	adds	r1, r4, r5
 8008778:	428b      	cmp	r3, r1
 800877a:	bf01      	itttt	eq
 800877c:	6819      	ldreq	r1, [r3, #0]
 800877e:	685b      	ldreq	r3, [r3, #4]
 8008780:	1949      	addeq	r1, r1, r5
 8008782:	6021      	streq	r1, [r4, #0]
 8008784:	e7ed      	b.n	8008762 <_free_r+0x22>
 8008786:	461a      	mov	r2, r3
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	b10b      	cbz	r3, 8008790 <_free_r+0x50>
 800878c:	42a3      	cmp	r3, r4
 800878e:	d9fa      	bls.n	8008786 <_free_r+0x46>
 8008790:	6811      	ldr	r1, [r2, #0]
 8008792:	1855      	adds	r5, r2, r1
 8008794:	42a5      	cmp	r5, r4
 8008796:	d10b      	bne.n	80087b0 <_free_r+0x70>
 8008798:	6824      	ldr	r4, [r4, #0]
 800879a:	4421      	add	r1, r4
 800879c:	1854      	adds	r4, r2, r1
 800879e:	42a3      	cmp	r3, r4
 80087a0:	6011      	str	r1, [r2, #0]
 80087a2:	d1e0      	bne.n	8008766 <_free_r+0x26>
 80087a4:	681c      	ldr	r4, [r3, #0]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	6053      	str	r3, [r2, #4]
 80087aa:	4421      	add	r1, r4
 80087ac:	6011      	str	r1, [r2, #0]
 80087ae:	e7da      	b.n	8008766 <_free_r+0x26>
 80087b0:	d902      	bls.n	80087b8 <_free_r+0x78>
 80087b2:	230c      	movs	r3, #12
 80087b4:	6003      	str	r3, [r0, #0]
 80087b6:	e7d6      	b.n	8008766 <_free_r+0x26>
 80087b8:	6825      	ldr	r5, [r4, #0]
 80087ba:	1961      	adds	r1, r4, r5
 80087bc:	428b      	cmp	r3, r1
 80087be:	bf04      	itt	eq
 80087c0:	6819      	ldreq	r1, [r3, #0]
 80087c2:	685b      	ldreq	r3, [r3, #4]
 80087c4:	6063      	str	r3, [r4, #4]
 80087c6:	bf04      	itt	eq
 80087c8:	1949      	addeq	r1, r1, r5
 80087ca:	6021      	streq	r1, [r4, #0]
 80087cc:	6054      	str	r4, [r2, #4]
 80087ce:	e7ca      	b.n	8008766 <_free_r+0x26>
 80087d0:	b003      	add	sp, #12
 80087d2:	bd30      	pop	{r4, r5, pc}
 80087d4:	20000420 	.word	0x20000420

080087d8 <sbrk_aligned>:
 80087d8:	b570      	push	{r4, r5, r6, lr}
 80087da:	4e0e      	ldr	r6, [pc, #56]	; (8008814 <sbrk_aligned+0x3c>)
 80087dc:	460c      	mov	r4, r1
 80087de:	6831      	ldr	r1, [r6, #0]
 80087e0:	4605      	mov	r5, r0
 80087e2:	b911      	cbnz	r1, 80087ea <sbrk_aligned+0x12>
 80087e4:	f000 fb4c 	bl	8008e80 <_sbrk_r>
 80087e8:	6030      	str	r0, [r6, #0]
 80087ea:	4621      	mov	r1, r4
 80087ec:	4628      	mov	r0, r5
 80087ee:	f000 fb47 	bl	8008e80 <_sbrk_r>
 80087f2:	1c43      	adds	r3, r0, #1
 80087f4:	d00a      	beq.n	800880c <sbrk_aligned+0x34>
 80087f6:	1cc4      	adds	r4, r0, #3
 80087f8:	f024 0403 	bic.w	r4, r4, #3
 80087fc:	42a0      	cmp	r0, r4
 80087fe:	d007      	beq.n	8008810 <sbrk_aligned+0x38>
 8008800:	1a21      	subs	r1, r4, r0
 8008802:	4628      	mov	r0, r5
 8008804:	f000 fb3c 	bl	8008e80 <_sbrk_r>
 8008808:	3001      	adds	r0, #1
 800880a:	d101      	bne.n	8008810 <sbrk_aligned+0x38>
 800880c:	f04f 34ff 	mov.w	r4, #4294967295
 8008810:	4620      	mov	r0, r4
 8008812:	bd70      	pop	{r4, r5, r6, pc}
 8008814:	20000424 	.word	0x20000424

08008818 <_malloc_r>:
 8008818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800881c:	1ccd      	adds	r5, r1, #3
 800881e:	f025 0503 	bic.w	r5, r5, #3
 8008822:	3508      	adds	r5, #8
 8008824:	2d0c      	cmp	r5, #12
 8008826:	bf38      	it	cc
 8008828:	250c      	movcc	r5, #12
 800882a:	2d00      	cmp	r5, #0
 800882c:	4607      	mov	r7, r0
 800882e:	db01      	blt.n	8008834 <_malloc_r+0x1c>
 8008830:	42a9      	cmp	r1, r5
 8008832:	d905      	bls.n	8008840 <_malloc_r+0x28>
 8008834:	230c      	movs	r3, #12
 8008836:	603b      	str	r3, [r7, #0]
 8008838:	2600      	movs	r6, #0
 800883a:	4630      	mov	r0, r6
 800883c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008840:	4e2e      	ldr	r6, [pc, #184]	; (80088fc <_malloc_r+0xe4>)
 8008842:	f000 fc31 	bl	80090a8 <__malloc_lock>
 8008846:	6833      	ldr	r3, [r6, #0]
 8008848:	461c      	mov	r4, r3
 800884a:	bb34      	cbnz	r4, 800889a <_malloc_r+0x82>
 800884c:	4629      	mov	r1, r5
 800884e:	4638      	mov	r0, r7
 8008850:	f7ff ffc2 	bl	80087d8 <sbrk_aligned>
 8008854:	1c43      	adds	r3, r0, #1
 8008856:	4604      	mov	r4, r0
 8008858:	d14d      	bne.n	80088f6 <_malloc_r+0xde>
 800885a:	6834      	ldr	r4, [r6, #0]
 800885c:	4626      	mov	r6, r4
 800885e:	2e00      	cmp	r6, #0
 8008860:	d140      	bne.n	80088e4 <_malloc_r+0xcc>
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	4631      	mov	r1, r6
 8008866:	4638      	mov	r0, r7
 8008868:	eb04 0803 	add.w	r8, r4, r3
 800886c:	f000 fb08 	bl	8008e80 <_sbrk_r>
 8008870:	4580      	cmp	r8, r0
 8008872:	d13a      	bne.n	80088ea <_malloc_r+0xd2>
 8008874:	6821      	ldr	r1, [r4, #0]
 8008876:	3503      	adds	r5, #3
 8008878:	1a6d      	subs	r5, r5, r1
 800887a:	f025 0503 	bic.w	r5, r5, #3
 800887e:	3508      	adds	r5, #8
 8008880:	2d0c      	cmp	r5, #12
 8008882:	bf38      	it	cc
 8008884:	250c      	movcc	r5, #12
 8008886:	4629      	mov	r1, r5
 8008888:	4638      	mov	r0, r7
 800888a:	f7ff ffa5 	bl	80087d8 <sbrk_aligned>
 800888e:	3001      	adds	r0, #1
 8008890:	d02b      	beq.n	80088ea <_malloc_r+0xd2>
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	442b      	add	r3, r5
 8008896:	6023      	str	r3, [r4, #0]
 8008898:	e00e      	b.n	80088b8 <_malloc_r+0xa0>
 800889a:	6822      	ldr	r2, [r4, #0]
 800889c:	1b52      	subs	r2, r2, r5
 800889e:	d41e      	bmi.n	80088de <_malloc_r+0xc6>
 80088a0:	2a0b      	cmp	r2, #11
 80088a2:	d916      	bls.n	80088d2 <_malloc_r+0xba>
 80088a4:	1961      	adds	r1, r4, r5
 80088a6:	42a3      	cmp	r3, r4
 80088a8:	6025      	str	r5, [r4, #0]
 80088aa:	bf18      	it	ne
 80088ac:	6059      	strne	r1, [r3, #4]
 80088ae:	6863      	ldr	r3, [r4, #4]
 80088b0:	bf08      	it	eq
 80088b2:	6031      	streq	r1, [r6, #0]
 80088b4:	5162      	str	r2, [r4, r5]
 80088b6:	604b      	str	r3, [r1, #4]
 80088b8:	4638      	mov	r0, r7
 80088ba:	f104 060b 	add.w	r6, r4, #11
 80088be:	f000 fbf9 	bl	80090b4 <__malloc_unlock>
 80088c2:	f026 0607 	bic.w	r6, r6, #7
 80088c6:	1d23      	adds	r3, r4, #4
 80088c8:	1af2      	subs	r2, r6, r3
 80088ca:	d0b6      	beq.n	800883a <_malloc_r+0x22>
 80088cc:	1b9b      	subs	r3, r3, r6
 80088ce:	50a3      	str	r3, [r4, r2]
 80088d0:	e7b3      	b.n	800883a <_malloc_r+0x22>
 80088d2:	6862      	ldr	r2, [r4, #4]
 80088d4:	42a3      	cmp	r3, r4
 80088d6:	bf0c      	ite	eq
 80088d8:	6032      	streq	r2, [r6, #0]
 80088da:	605a      	strne	r2, [r3, #4]
 80088dc:	e7ec      	b.n	80088b8 <_malloc_r+0xa0>
 80088de:	4623      	mov	r3, r4
 80088e0:	6864      	ldr	r4, [r4, #4]
 80088e2:	e7b2      	b.n	800884a <_malloc_r+0x32>
 80088e4:	4634      	mov	r4, r6
 80088e6:	6876      	ldr	r6, [r6, #4]
 80088e8:	e7b9      	b.n	800885e <_malloc_r+0x46>
 80088ea:	230c      	movs	r3, #12
 80088ec:	603b      	str	r3, [r7, #0]
 80088ee:	4638      	mov	r0, r7
 80088f0:	f000 fbe0 	bl	80090b4 <__malloc_unlock>
 80088f4:	e7a1      	b.n	800883a <_malloc_r+0x22>
 80088f6:	6025      	str	r5, [r4, #0]
 80088f8:	e7de      	b.n	80088b8 <_malloc_r+0xa0>
 80088fa:	bf00      	nop
 80088fc:	20000420 	.word	0x20000420

08008900 <__ssputs_r>:
 8008900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008904:	688e      	ldr	r6, [r1, #8]
 8008906:	429e      	cmp	r6, r3
 8008908:	4682      	mov	sl, r0
 800890a:	460c      	mov	r4, r1
 800890c:	4690      	mov	r8, r2
 800890e:	461f      	mov	r7, r3
 8008910:	d838      	bhi.n	8008984 <__ssputs_r+0x84>
 8008912:	898a      	ldrh	r2, [r1, #12]
 8008914:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008918:	d032      	beq.n	8008980 <__ssputs_r+0x80>
 800891a:	6825      	ldr	r5, [r4, #0]
 800891c:	6909      	ldr	r1, [r1, #16]
 800891e:	eba5 0901 	sub.w	r9, r5, r1
 8008922:	6965      	ldr	r5, [r4, #20]
 8008924:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008928:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800892c:	3301      	adds	r3, #1
 800892e:	444b      	add	r3, r9
 8008930:	106d      	asrs	r5, r5, #1
 8008932:	429d      	cmp	r5, r3
 8008934:	bf38      	it	cc
 8008936:	461d      	movcc	r5, r3
 8008938:	0553      	lsls	r3, r2, #21
 800893a:	d531      	bpl.n	80089a0 <__ssputs_r+0xa0>
 800893c:	4629      	mov	r1, r5
 800893e:	f7ff ff6b 	bl	8008818 <_malloc_r>
 8008942:	4606      	mov	r6, r0
 8008944:	b950      	cbnz	r0, 800895c <__ssputs_r+0x5c>
 8008946:	230c      	movs	r3, #12
 8008948:	f8ca 3000 	str.w	r3, [sl]
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008952:	81a3      	strh	r3, [r4, #12]
 8008954:	f04f 30ff 	mov.w	r0, #4294967295
 8008958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800895c:	6921      	ldr	r1, [r4, #16]
 800895e:	464a      	mov	r2, r9
 8008960:	f7ff fa0c 	bl	8007d7c <memcpy>
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800896a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800896e:	81a3      	strh	r3, [r4, #12]
 8008970:	6126      	str	r6, [r4, #16]
 8008972:	6165      	str	r5, [r4, #20]
 8008974:	444e      	add	r6, r9
 8008976:	eba5 0509 	sub.w	r5, r5, r9
 800897a:	6026      	str	r6, [r4, #0]
 800897c:	60a5      	str	r5, [r4, #8]
 800897e:	463e      	mov	r6, r7
 8008980:	42be      	cmp	r6, r7
 8008982:	d900      	bls.n	8008986 <__ssputs_r+0x86>
 8008984:	463e      	mov	r6, r7
 8008986:	6820      	ldr	r0, [r4, #0]
 8008988:	4632      	mov	r2, r6
 800898a:	4641      	mov	r1, r8
 800898c:	f000 fb72 	bl	8009074 <memmove>
 8008990:	68a3      	ldr	r3, [r4, #8]
 8008992:	1b9b      	subs	r3, r3, r6
 8008994:	60a3      	str	r3, [r4, #8]
 8008996:	6823      	ldr	r3, [r4, #0]
 8008998:	4433      	add	r3, r6
 800899a:	6023      	str	r3, [r4, #0]
 800899c:	2000      	movs	r0, #0
 800899e:	e7db      	b.n	8008958 <__ssputs_r+0x58>
 80089a0:	462a      	mov	r2, r5
 80089a2:	f000 fb8d 	bl	80090c0 <_realloc_r>
 80089a6:	4606      	mov	r6, r0
 80089a8:	2800      	cmp	r0, #0
 80089aa:	d1e1      	bne.n	8008970 <__ssputs_r+0x70>
 80089ac:	6921      	ldr	r1, [r4, #16]
 80089ae:	4650      	mov	r0, sl
 80089b0:	f7ff fec6 	bl	8008740 <_free_r>
 80089b4:	e7c7      	b.n	8008946 <__ssputs_r+0x46>
	...

080089b8 <_svfiprintf_r>:
 80089b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089bc:	4698      	mov	r8, r3
 80089be:	898b      	ldrh	r3, [r1, #12]
 80089c0:	061b      	lsls	r3, r3, #24
 80089c2:	b09d      	sub	sp, #116	; 0x74
 80089c4:	4607      	mov	r7, r0
 80089c6:	460d      	mov	r5, r1
 80089c8:	4614      	mov	r4, r2
 80089ca:	d50e      	bpl.n	80089ea <_svfiprintf_r+0x32>
 80089cc:	690b      	ldr	r3, [r1, #16]
 80089ce:	b963      	cbnz	r3, 80089ea <_svfiprintf_r+0x32>
 80089d0:	2140      	movs	r1, #64	; 0x40
 80089d2:	f7ff ff21 	bl	8008818 <_malloc_r>
 80089d6:	6028      	str	r0, [r5, #0]
 80089d8:	6128      	str	r0, [r5, #16]
 80089da:	b920      	cbnz	r0, 80089e6 <_svfiprintf_r+0x2e>
 80089dc:	230c      	movs	r3, #12
 80089de:	603b      	str	r3, [r7, #0]
 80089e0:	f04f 30ff 	mov.w	r0, #4294967295
 80089e4:	e0d1      	b.n	8008b8a <_svfiprintf_r+0x1d2>
 80089e6:	2340      	movs	r3, #64	; 0x40
 80089e8:	616b      	str	r3, [r5, #20]
 80089ea:	2300      	movs	r3, #0
 80089ec:	9309      	str	r3, [sp, #36]	; 0x24
 80089ee:	2320      	movs	r3, #32
 80089f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80089f8:	2330      	movs	r3, #48	; 0x30
 80089fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008ba4 <_svfiprintf_r+0x1ec>
 80089fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a02:	f04f 0901 	mov.w	r9, #1
 8008a06:	4623      	mov	r3, r4
 8008a08:	469a      	mov	sl, r3
 8008a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a0e:	b10a      	cbz	r2, 8008a14 <_svfiprintf_r+0x5c>
 8008a10:	2a25      	cmp	r2, #37	; 0x25
 8008a12:	d1f9      	bne.n	8008a08 <_svfiprintf_r+0x50>
 8008a14:	ebba 0b04 	subs.w	fp, sl, r4
 8008a18:	d00b      	beq.n	8008a32 <_svfiprintf_r+0x7a>
 8008a1a:	465b      	mov	r3, fp
 8008a1c:	4622      	mov	r2, r4
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4638      	mov	r0, r7
 8008a22:	f7ff ff6d 	bl	8008900 <__ssputs_r>
 8008a26:	3001      	adds	r0, #1
 8008a28:	f000 80aa 	beq.w	8008b80 <_svfiprintf_r+0x1c8>
 8008a2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a2e:	445a      	add	r2, fp
 8008a30:	9209      	str	r2, [sp, #36]	; 0x24
 8008a32:	f89a 3000 	ldrb.w	r3, [sl]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f000 80a2 	beq.w	8008b80 <_svfiprintf_r+0x1c8>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a46:	f10a 0a01 	add.w	sl, sl, #1
 8008a4a:	9304      	str	r3, [sp, #16]
 8008a4c:	9307      	str	r3, [sp, #28]
 8008a4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a52:	931a      	str	r3, [sp, #104]	; 0x68
 8008a54:	4654      	mov	r4, sl
 8008a56:	2205      	movs	r2, #5
 8008a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a5c:	4851      	ldr	r0, [pc, #324]	; (8008ba4 <_svfiprintf_r+0x1ec>)
 8008a5e:	f7f7 fbf7 	bl	8000250 <memchr>
 8008a62:	9a04      	ldr	r2, [sp, #16]
 8008a64:	b9d8      	cbnz	r0, 8008a9e <_svfiprintf_r+0xe6>
 8008a66:	06d0      	lsls	r0, r2, #27
 8008a68:	bf44      	itt	mi
 8008a6a:	2320      	movmi	r3, #32
 8008a6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a70:	0711      	lsls	r1, r2, #28
 8008a72:	bf44      	itt	mi
 8008a74:	232b      	movmi	r3, #43	; 0x2b
 8008a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a7e:	2b2a      	cmp	r3, #42	; 0x2a
 8008a80:	d015      	beq.n	8008aae <_svfiprintf_r+0xf6>
 8008a82:	9a07      	ldr	r2, [sp, #28]
 8008a84:	4654      	mov	r4, sl
 8008a86:	2000      	movs	r0, #0
 8008a88:	f04f 0c0a 	mov.w	ip, #10
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a92:	3b30      	subs	r3, #48	; 0x30
 8008a94:	2b09      	cmp	r3, #9
 8008a96:	d94e      	bls.n	8008b36 <_svfiprintf_r+0x17e>
 8008a98:	b1b0      	cbz	r0, 8008ac8 <_svfiprintf_r+0x110>
 8008a9a:	9207      	str	r2, [sp, #28]
 8008a9c:	e014      	b.n	8008ac8 <_svfiprintf_r+0x110>
 8008a9e:	eba0 0308 	sub.w	r3, r0, r8
 8008aa2:	fa09 f303 	lsl.w	r3, r9, r3
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	9304      	str	r3, [sp, #16]
 8008aaa:	46a2      	mov	sl, r4
 8008aac:	e7d2      	b.n	8008a54 <_svfiprintf_r+0x9c>
 8008aae:	9b03      	ldr	r3, [sp, #12]
 8008ab0:	1d19      	adds	r1, r3, #4
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	9103      	str	r1, [sp, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bfbb      	ittet	lt
 8008aba:	425b      	neglt	r3, r3
 8008abc:	f042 0202 	orrlt.w	r2, r2, #2
 8008ac0:	9307      	strge	r3, [sp, #28]
 8008ac2:	9307      	strlt	r3, [sp, #28]
 8008ac4:	bfb8      	it	lt
 8008ac6:	9204      	strlt	r2, [sp, #16]
 8008ac8:	7823      	ldrb	r3, [r4, #0]
 8008aca:	2b2e      	cmp	r3, #46	; 0x2e
 8008acc:	d10c      	bne.n	8008ae8 <_svfiprintf_r+0x130>
 8008ace:	7863      	ldrb	r3, [r4, #1]
 8008ad0:	2b2a      	cmp	r3, #42	; 0x2a
 8008ad2:	d135      	bne.n	8008b40 <_svfiprintf_r+0x188>
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	1d1a      	adds	r2, r3, #4
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	9203      	str	r2, [sp, #12]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	bfb8      	it	lt
 8008ae0:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ae4:	3402      	adds	r4, #2
 8008ae6:	9305      	str	r3, [sp, #20]
 8008ae8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008bb4 <_svfiprintf_r+0x1fc>
 8008aec:	7821      	ldrb	r1, [r4, #0]
 8008aee:	2203      	movs	r2, #3
 8008af0:	4650      	mov	r0, sl
 8008af2:	f7f7 fbad 	bl	8000250 <memchr>
 8008af6:	b140      	cbz	r0, 8008b0a <_svfiprintf_r+0x152>
 8008af8:	2340      	movs	r3, #64	; 0x40
 8008afa:	eba0 000a 	sub.w	r0, r0, sl
 8008afe:	fa03 f000 	lsl.w	r0, r3, r0
 8008b02:	9b04      	ldr	r3, [sp, #16]
 8008b04:	4303      	orrs	r3, r0
 8008b06:	3401      	adds	r4, #1
 8008b08:	9304      	str	r3, [sp, #16]
 8008b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b0e:	4826      	ldr	r0, [pc, #152]	; (8008ba8 <_svfiprintf_r+0x1f0>)
 8008b10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b14:	2206      	movs	r2, #6
 8008b16:	f7f7 fb9b 	bl	8000250 <memchr>
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	d038      	beq.n	8008b90 <_svfiprintf_r+0x1d8>
 8008b1e:	4b23      	ldr	r3, [pc, #140]	; (8008bac <_svfiprintf_r+0x1f4>)
 8008b20:	bb1b      	cbnz	r3, 8008b6a <_svfiprintf_r+0x1b2>
 8008b22:	9b03      	ldr	r3, [sp, #12]
 8008b24:	3307      	adds	r3, #7
 8008b26:	f023 0307 	bic.w	r3, r3, #7
 8008b2a:	3308      	adds	r3, #8
 8008b2c:	9303      	str	r3, [sp, #12]
 8008b2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b30:	4433      	add	r3, r6
 8008b32:	9309      	str	r3, [sp, #36]	; 0x24
 8008b34:	e767      	b.n	8008a06 <_svfiprintf_r+0x4e>
 8008b36:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b3a:	460c      	mov	r4, r1
 8008b3c:	2001      	movs	r0, #1
 8008b3e:	e7a5      	b.n	8008a8c <_svfiprintf_r+0xd4>
 8008b40:	2300      	movs	r3, #0
 8008b42:	3401      	adds	r4, #1
 8008b44:	9305      	str	r3, [sp, #20]
 8008b46:	4619      	mov	r1, r3
 8008b48:	f04f 0c0a 	mov.w	ip, #10
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b52:	3a30      	subs	r2, #48	; 0x30
 8008b54:	2a09      	cmp	r2, #9
 8008b56:	d903      	bls.n	8008b60 <_svfiprintf_r+0x1a8>
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d0c5      	beq.n	8008ae8 <_svfiprintf_r+0x130>
 8008b5c:	9105      	str	r1, [sp, #20]
 8008b5e:	e7c3      	b.n	8008ae8 <_svfiprintf_r+0x130>
 8008b60:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b64:	4604      	mov	r4, r0
 8008b66:	2301      	movs	r3, #1
 8008b68:	e7f0      	b.n	8008b4c <_svfiprintf_r+0x194>
 8008b6a:	ab03      	add	r3, sp, #12
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	462a      	mov	r2, r5
 8008b70:	4b0f      	ldr	r3, [pc, #60]	; (8008bb0 <_svfiprintf_r+0x1f8>)
 8008b72:	a904      	add	r1, sp, #16
 8008b74:	4638      	mov	r0, r7
 8008b76:	f7fb ffbf 	bl	8004af8 <_printf_float>
 8008b7a:	1c42      	adds	r2, r0, #1
 8008b7c:	4606      	mov	r6, r0
 8008b7e:	d1d6      	bne.n	8008b2e <_svfiprintf_r+0x176>
 8008b80:	89ab      	ldrh	r3, [r5, #12]
 8008b82:	065b      	lsls	r3, r3, #25
 8008b84:	f53f af2c 	bmi.w	80089e0 <_svfiprintf_r+0x28>
 8008b88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b8a:	b01d      	add	sp, #116	; 0x74
 8008b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b90:	ab03      	add	r3, sp, #12
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	462a      	mov	r2, r5
 8008b96:	4b06      	ldr	r3, [pc, #24]	; (8008bb0 <_svfiprintf_r+0x1f8>)
 8008b98:	a904      	add	r1, sp, #16
 8008b9a:	4638      	mov	r0, r7
 8008b9c:	f7fc fa38 	bl	8005010 <_printf_i>
 8008ba0:	e7eb      	b.n	8008b7a <_svfiprintf_r+0x1c2>
 8008ba2:	bf00      	nop
 8008ba4:	0800984c 	.word	0x0800984c
 8008ba8:	08009856 	.word	0x08009856
 8008bac:	08004af9 	.word	0x08004af9
 8008bb0:	08008901 	.word	0x08008901
 8008bb4:	08009852 	.word	0x08009852

08008bb8 <__sfputc_r>:
 8008bb8:	6893      	ldr	r3, [r2, #8]
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	b410      	push	{r4}
 8008bc0:	6093      	str	r3, [r2, #8]
 8008bc2:	da08      	bge.n	8008bd6 <__sfputc_r+0x1e>
 8008bc4:	6994      	ldr	r4, [r2, #24]
 8008bc6:	42a3      	cmp	r3, r4
 8008bc8:	db01      	blt.n	8008bce <__sfputc_r+0x16>
 8008bca:	290a      	cmp	r1, #10
 8008bcc:	d103      	bne.n	8008bd6 <__sfputc_r+0x1e>
 8008bce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bd2:	f7fd bc6d 	b.w	80064b0 <__swbuf_r>
 8008bd6:	6813      	ldr	r3, [r2, #0]
 8008bd8:	1c58      	adds	r0, r3, #1
 8008bda:	6010      	str	r0, [r2, #0]
 8008bdc:	7019      	strb	r1, [r3, #0]
 8008bde:	4608      	mov	r0, r1
 8008be0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <__sfputs_r>:
 8008be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be8:	4606      	mov	r6, r0
 8008bea:	460f      	mov	r7, r1
 8008bec:	4614      	mov	r4, r2
 8008bee:	18d5      	adds	r5, r2, r3
 8008bf0:	42ac      	cmp	r4, r5
 8008bf2:	d101      	bne.n	8008bf8 <__sfputs_r+0x12>
 8008bf4:	2000      	movs	r0, #0
 8008bf6:	e007      	b.n	8008c08 <__sfputs_r+0x22>
 8008bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bfc:	463a      	mov	r2, r7
 8008bfe:	4630      	mov	r0, r6
 8008c00:	f7ff ffda 	bl	8008bb8 <__sfputc_r>
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	d1f3      	bne.n	8008bf0 <__sfputs_r+0xa>
 8008c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c0c <_vfiprintf_r>:
 8008c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c10:	460d      	mov	r5, r1
 8008c12:	b09d      	sub	sp, #116	; 0x74
 8008c14:	4614      	mov	r4, r2
 8008c16:	4698      	mov	r8, r3
 8008c18:	4606      	mov	r6, r0
 8008c1a:	b118      	cbz	r0, 8008c24 <_vfiprintf_r+0x18>
 8008c1c:	6983      	ldr	r3, [r0, #24]
 8008c1e:	b90b      	cbnz	r3, 8008c24 <_vfiprintf_r+0x18>
 8008c20:	f7fe fc1a 	bl	8007458 <__sinit>
 8008c24:	4b89      	ldr	r3, [pc, #548]	; (8008e4c <_vfiprintf_r+0x240>)
 8008c26:	429d      	cmp	r5, r3
 8008c28:	d11b      	bne.n	8008c62 <_vfiprintf_r+0x56>
 8008c2a:	6875      	ldr	r5, [r6, #4]
 8008c2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c2e:	07d9      	lsls	r1, r3, #31
 8008c30:	d405      	bmi.n	8008c3e <_vfiprintf_r+0x32>
 8008c32:	89ab      	ldrh	r3, [r5, #12]
 8008c34:	059a      	lsls	r2, r3, #22
 8008c36:	d402      	bmi.n	8008c3e <_vfiprintf_r+0x32>
 8008c38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c3a:	f7ff f81e 	bl	8007c7a <__retarget_lock_acquire_recursive>
 8008c3e:	89ab      	ldrh	r3, [r5, #12]
 8008c40:	071b      	lsls	r3, r3, #28
 8008c42:	d501      	bpl.n	8008c48 <_vfiprintf_r+0x3c>
 8008c44:	692b      	ldr	r3, [r5, #16]
 8008c46:	b9eb      	cbnz	r3, 8008c84 <_vfiprintf_r+0x78>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	f7fd fc82 	bl	8006554 <__swsetup_r>
 8008c50:	b1c0      	cbz	r0, 8008c84 <_vfiprintf_r+0x78>
 8008c52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c54:	07dc      	lsls	r4, r3, #31
 8008c56:	d50e      	bpl.n	8008c76 <_vfiprintf_r+0x6a>
 8008c58:	f04f 30ff 	mov.w	r0, #4294967295
 8008c5c:	b01d      	add	sp, #116	; 0x74
 8008c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c62:	4b7b      	ldr	r3, [pc, #492]	; (8008e50 <_vfiprintf_r+0x244>)
 8008c64:	429d      	cmp	r5, r3
 8008c66:	d101      	bne.n	8008c6c <_vfiprintf_r+0x60>
 8008c68:	68b5      	ldr	r5, [r6, #8]
 8008c6a:	e7df      	b.n	8008c2c <_vfiprintf_r+0x20>
 8008c6c:	4b79      	ldr	r3, [pc, #484]	; (8008e54 <_vfiprintf_r+0x248>)
 8008c6e:	429d      	cmp	r5, r3
 8008c70:	bf08      	it	eq
 8008c72:	68f5      	ldreq	r5, [r6, #12]
 8008c74:	e7da      	b.n	8008c2c <_vfiprintf_r+0x20>
 8008c76:	89ab      	ldrh	r3, [r5, #12]
 8008c78:	0598      	lsls	r0, r3, #22
 8008c7a:	d4ed      	bmi.n	8008c58 <_vfiprintf_r+0x4c>
 8008c7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c7e:	f7fe fffd 	bl	8007c7c <__retarget_lock_release_recursive>
 8008c82:	e7e9      	b.n	8008c58 <_vfiprintf_r+0x4c>
 8008c84:	2300      	movs	r3, #0
 8008c86:	9309      	str	r3, [sp, #36]	; 0x24
 8008c88:	2320      	movs	r3, #32
 8008c8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c92:	2330      	movs	r3, #48	; 0x30
 8008c94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e58 <_vfiprintf_r+0x24c>
 8008c98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c9c:	f04f 0901 	mov.w	r9, #1
 8008ca0:	4623      	mov	r3, r4
 8008ca2:	469a      	mov	sl, r3
 8008ca4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ca8:	b10a      	cbz	r2, 8008cae <_vfiprintf_r+0xa2>
 8008caa:	2a25      	cmp	r2, #37	; 0x25
 8008cac:	d1f9      	bne.n	8008ca2 <_vfiprintf_r+0x96>
 8008cae:	ebba 0b04 	subs.w	fp, sl, r4
 8008cb2:	d00b      	beq.n	8008ccc <_vfiprintf_r+0xc0>
 8008cb4:	465b      	mov	r3, fp
 8008cb6:	4622      	mov	r2, r4
 8008cb8:	4629      	mov	r1, r5
 8008cba:	4630      	mov	r0, r6
 8008cbc:	f7ff ff93 	bl	8008be6 <__sfputs_r>
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	f000 80aa 	beq.w	8008e1a <_vfiprintf_r+0x20e>
 8008cc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cc8:	445a      	add	r2, fp
 8008cca:	9209      	str	r2, [sp, #36]	; 0x24
 8008ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f000 80a2 	beq.w	8008e1a <_vfiprintf_r+0x20e>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ce0:	f10a 0a01 	add.w	sl, sl, #1
 8008ce4:	9304      	str	r3, [sp, #16]
 8008ce6:	9307      	str	r3, [sp, #28]
 8008ce8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cec:	931a      	str	r3, [sp, #104]	; 0x68
 8008cee:	4654      	mov	r4, sl
 8008cf0:	2205      	movs	r2, #5
 8008cf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cf6:	4858      	ldr	r0, [pc, #352]	; (8008e58 <_vfiprintf_r+0x24c>)
 8008cf8:	f7f7 faaa 	bl	8000250 <memchr>
 8008cfc:	9a04      	ldr	r2, [sp, #16]
 8008cfe:	b9d8      	cbnz	r0, 8008d38 <_vfiprintf_r+0x12c>
 8008d00:	06d1      	lsls	r1, r2, #27
 8008d02:	bf44      	itt	mi
 8008d04:	2320      	movmi	r3, #32
 8008d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d0a:	0713      	lsls	r3, r2, #28
 8008d0c:	bf44      	itt	mi
 8008d0e:	232b      	movmi	r3, #43	; 0x2b
 8008d10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d14:	f89a 3000 	ldrb.w	r3, [sl]
 8008d18:	2b2a      	cmp	r3, #42	; 0x2a
 8008d1a:	d015      	beq.n	8008d48 <_vfiprintf_r+0x13c>
 8008d1c:	9a07      	ldr	r2, [sp, #28]
 8008d1e:	4654      	mov	r4, sl
 8008d20:	2000      	movs	r0, #0
 8008d22:	f04f 0c0a 	mov.w	ip, #10
 8008d26:	4621      	mov	r1, r4
 8008d28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d2c:	3b30      	subs	r3, #48	; 0x30
 8008d2e:	2b09      	cmp	r3, #9
 8008d30:	d94e      	bls.n	8008dd0 <_vfiprintf_r+0x1c4>
 8008d32:	b1b0      	cbz	r0, 8008d62 <_vfiprintf_r+0x156>
 8008d34:	9207      	str	r2, [sp, #28]
 8008d36:	e014      	b.n	8008d62 <_vfiprintf_r+0x156>
 8008d38:	eba0 0308 	sub.w	r3, r0, r8
 8008d3c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d40:	4313      	orrs	r3, r2
 8008d42:	9304      	str	r3, [sp, #16]
 8008d44:	46a2      	mov	sl, r4
 8008d46:	e7d2      	b.n	8008cee <_vfiprintf_r+0xe2>
 8008d48:	9b03      	ldr	r3, [sp, #12]
 8008d4a:	1d19      	adds	r1, r3, #4
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	9103      	str	r1, [sp, #12]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	bfbb      	ittet	lt
 8008d54:	425b      	neglt	r3, r3
 8008d56:	f042 0202 	orrlt.w	r2, r2, #2
 8008d5a:	9307      	strge	r3, [sp, #28]
 8008d5c:	9307      	strlt	r3, [sp, #28]
 8008d5e:	bfb8      	it	lt
 8008d60:	9204      	strlt	r2, [sp, #16]
 8008d62:	7823      	ldrb	r3, [r4, #0]
 8008d64:	2b2e      	cmp	r3, #46	; 0x2e
 8008d66:	d10c      	bne.n	8008d82 <_vfiprintf_r+0x176>
 8008d68:	7863      	ldrb	r3, [r4, #1]
 8008d6a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d6c:	d135      	bne.n	8008dda <_vfiprintf_r+0x1ce>
 8008d6e:	9b03      	ldr	r3, [sp, #12]
 8008d70:	1d1a      	adds	r2, r3, #4
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	9203      	str	r2, [sp, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	bfb8      	it	lt
 8008d7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d7e:	3402      	adds	r4, #2
 8008d80:	9305      	str	r3, [sp, #20]
 8008d82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e68 <_vfiprintf_r+0x25c>
 8008d86:	7821      	ldrb	r1, [r4, #0]
 8008d88:	2203      	movs	r2, #3
 8008d8a:	4650      	mov	r0, sl
 8008d8c:	f7f7 fa60 	bl	8000250 <memchr>
 8008d90:	b140      	cbz	r0, 8008da4 <_vfiprintf_r+0x198>
 8008d92:	2340      	movs	r3, #64	; 0x40
 8008d94:	eba0 000a 	sub.w	r0, r0, sl
 8008d98:	fa03 f000 	lsl.w	r0, r3, r0
 8008d9c:	9b04      	ldr	r3, [sp, #16]
 8008d9e:	4303      	orrs	r3, r0
 8008da0:	3401      	adds	r4, #1
 8008da2:	9304      	str	r3, [sp, #16]
 8008da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008da8:	482c      	ldr	r0, [pc, #176]	; (8008e5c <_vfiprintf_r+0x250>)
 8008daa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dae:	2206      	movs	r2, #6
 8008db0:	f7f7 fa4e 	bl	8000250 <memchr>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d03f      	beq.n	8008e38 <_vfiprintf_r+0x22c>
 8008db8:	4b29      	ldr	r3, [pc, #164]	; (8008e60 <_vfiprintf_r+0x254>)
 8008dba:	bb1b      	cbnz	r3, 8008e04 <_vfiprintf_r+0x1f8>
 8008dbc:	9b03      	ldr	r3, [sp, #12]
 8008dbe:	3307      	adds	r3, #7
 8008dc0:	f023 0307 	bic.w	r3, r3, #7
 8008dc4:	3308      	adds	r3, #8
 8008dc6:	9303      	str	r3, [sp, #12]
 8008dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dca:	443b      	add	r3, r7
 8008dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8008dce:	e767      	b.n	8008ca0 <_vfiprintf_r+0x94>
 8008dd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dd4:	460c      	mov	r4, r1
 8008dd6:	2001      	movs	r0, #1
 8008dd8:	e7a5      	b.n	8008d26 <_vfiprintf_r+0x11a>
 8008dda:	2300      	movs	r3, #0
 8008ddc:	3401      	adds	r4, #1
 8008dde:	9305      	str	r3, [sp, #20]
 8008de0:	4619      	mov	r1, r3
 8008de2:	f04f 0c0a 	mov.w	ip, #10
 8008de6:	4620      	mov	r0, r4
 8008de8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dec:	3a30      	subs	r2, #48	; 0x30
 8008dee:	2a09      	cmp	r2, #9
 8008df0:	d903      	bls.n	8008dfa <_vfiprintf_r+0x1ee>
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d0c5      	beq.n	8008d82 <_vfiprintf_r+0x176>
 8008df6:	9105      	str	r1, [sp, #20]
 8008df8:	e7c3      	b.n	8008d82 <_vfiprintf_r+0x176>
 8008dfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dfe:	4604      	mov	r4, r0
 8008e00:	2301      	movs	r3, #1
 8008e02:	e7f0      	b.n	8008de6 <_vfiprintf_r+0x1da>
 8008e04:	ab03      	add	r3, sp, #12
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	462a      	mov	r2, r5
 8008e0a:	4b16      	ldr	r3, [pc, #88]	; (8008e64 <_vfiprintf_r+0x258>)
 8008e0c:	a904      	add	r1, sp, #16
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7fb fe72 	bl	8004af8 <_printf_float>
 8008e14:	4607      	mov	r7, r0
 8008e16:	1c78      	adds	r0, r7, #1
 8008e18:	d1d6      	bne.n	8008dc8 <_vfiprintf_r+0x1bc>
 8008e1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e1c:	07d9      	lsls	r1, r3, #31
 8008e1e:	d405      	bmi.n	8008e2c <_vfiprintf_r+0x220>
 8008e20:	89ab      	ldrh	r3, [r5, #12]
 8008e22:	059a      	lsls	r2, r3, #22
 8008e24:	d402      	bmi.n	8008e2c <_vfiprintf_r+0x220>
 8008e26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e28:	f7fe ff28 	bl	8007c7c <__retarget_lock_release_recursive>
 8008e2c:	89ab      	ldrh	r3, [r5, #12]
 8008e2e:	065b      	lsls	r3, r3, #25
 8008e30:	f53f af12 	bmi.w	8008c58 <_vfiprintf_r+0x4c>
 8008e34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e36:	e711      	b.n	8008c5c <_vfiprintf_r+0x50>
 8008e38:	ab03      	add	r3, sp, #12
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	462a      	mov	r2, r5
 8008e3e:	4b09      	ldr	r3, [pc, #36]	; (8008e64 <_vfiprintf_r+0x258>)
 8008e40:	a904      	add	r1, sp, #16
 8008e42:	4630      	mov	r0, r6
 8008e44:	f7fc f8e4 	bl	8005010 <_printf_i>
 8008e48:	e7e4      	b.n	8008e14 <_vfiprintf_r+0x208>
 8008e4a:	bf00      	nop
 8008e4c:	08009634 	.word	0x08009634
 8008e50:	08009654 	.word	0x08009654
 8008e54:	08009614 	.word	0x08009614
 8008e58:	0800984c 	.word	0x0800984c
 8008e5c:	08009856 	.word	0x08009856
 8008e60:	08004af9 	.word	0x08004af9
 8008e64:	08008be7 	.word	0x08008be7
 8008e68:	08009852 	.word	0x08009852
 8008e6c:	00000000 	.word	0x00000000

08008e70 <nan>:
 8008e70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008e78 <nan+0x8>
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	00000000 	.word	0x00000000
 8008e7c:	7ff80000 	.word	0x7ff80000

08008e80 <_sbrk_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4d06      	ldr	r5, [pc, #24]	; (8008e9c <_sbrk_r+0x1c>)
 8008e84:	2300      	movs	r3, #0
 8008e86:	4604      	mov	r4, r0
 8008e88:	4608      	mov	r0, r1
 8008e8a:	602b      	str	r3, [r5, #0]
 8008e8c:	f7f8 fb42 	bl	8001514 <_sbrk>
 8008e90:	1c43      	adds	r3, r0, #1
 8008e92:	d102      	bne.n	8008e9a <_sbrk_r+0x1a>
 8008e94:	682b      	ldr	r3, [r5, #0]
 8008e96:	b103      	cbz	r3, 8008e9a <_sbrk_r+0x1a>
 8008e98:	6023      	str	r3, [r4, #0]
 8008e9a:	bd38      	pop	{r3, r4, r5, pc}
 8008e9c:	20000428 	.word	0x20000428

08008ea0 <__sread>:
 8008ea0:	b510      	push	{r4, lr}
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ea8:	f000 f93a 	bl	8009120 <_read_r>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	bfab      	itete	ge
 8008eb0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008eb2:	89a3      	ldrhlt	r3, [r4, #12]
 8008eb4:	181b      	addge	r3, r3, r0
 8008eb6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008eba:	bfac      	ite	ge
 8008ebc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ebe:	81a3      	strhlt	r3, [r4, #12]
 8008ec0:	bd10      	pop	{r4, pc}

08008ec2 <__swrite>:
 8008ec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec6:	461f      	mov	r7, r3
 8008ec8:	898b      	ldrh	r3, [r1, #12]
 8008eca:	05db      	lsls	r3, r3, #23
 8008ecc:	4605      	mov	r5, r0
 8008ece:	460c      	mov	r4, r1
 8008ed0:	4616      	mov	r6, r2
 8008ed2:	d505      	bpl.n	8008ee0 <__swrite+0x1e>
 8008ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed8:	2302      	movs	r3, #2
 8008eda:	2200      	movs	r2, #0
 8008edc:	f000 f8b8 	bl	8009050 <_lseek_r>
 8008ee0:	89a3      	ldrh	r3, [r4, #12]
 8008ee2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ee6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008eea:	81a3      	strh	r3, [r4, #12]
 8008eec:	4632      	mov	r2, r6
 8008eee:	463b      	mov	r3, r7
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef6:	f000 b837 	b.w	8008f68 <_write_r>

08008efa <__sseek>:
 8008efa:	b510      	push	{r4, lr}
 8008efc:	460c      	mov	r4, r1
 8008efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f02:	f000 f8a5 	bl	8009050 <_lseek_r>
 8008f06:	1c43      	adds	r3, r0, #1
 8008f08:	89a3      	ldrh	r3, [r4, #12]
 8008f0a:	bf15      	itete	ne
 8008f0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f16:	81a3      	strheq	r3, [r4, #12]
 8008f18:	bf18      	it	ne
 8008f1a:	81a3      	strhne	r3, [r4, #12]
 8008f1c:	bd10      	pop	{r4, pc}

08008f1e <__sclose>:
 8008f1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f22:	f000 b851 	b.w	8008fc8 <_close_r>

08008f26 <strncmp>:
 8008f26:	b510      	push	{r4, lr}
 8008f28:	b17a      	cbz	r2, 8008f4a <strncmp+0x24>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	3901      	subs	r1, #1
 8008f2e:	1884      	adds	r4, r0, r2
 8008f30:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008f34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008f38:	4290      	cmp	r0, r2
 8008f3a:	d101      	bne.n	8008f40 <strncmp+0x1a>
 8008f3c:	42a3      	cmp	r3, r4
 8008f3e:	d101      	bne.n	8008f44 <strncmp+0x1e>
 8008f40:	1a80      	subs	r0, r0, r2
 8008f42:	bd10      	pop	{r4, pc}
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d1f3      	bne.n	8008f30 <strncmp+0xa>
 8008f48:	e7fa      	b.n	8008f40 <strncmp+0x1a>
 8008f4a:	4610      	mov	r0, r2
 8008f4c:	e7f9      	b.n	8008f42 <strncmp+0x1c>

08008f4e <__ascii_wctomb>:
 8008f4e:	b149      	cbz	r1, 8008f64 <__ascii_wctomb+0x16>
 8008f50:	2aff      	cmp	r2, #255	; 0xff
 8008f52:	bf85      	ittet	hi
 8008f54:	238a      	movhi	r3, #138	; 0x8a
 8008f56:	6003      	strhi	r3, [r0, #0]
 8008f58:	700a      	strbls	r2, [r1, #0]
 8008f5a:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f5e:	bf98      	it	ls
 8008f60:	2001      	movls	r0, #1
 8008f62:	4770      	bx	lr
 8008f64:	4608      	mov	r0, r1
 8008f66:	4770      	bx	lr

08008f68 <_write_r>:
 8008f68:	b538      	push	{r3, r4, r5, lr}
 8008f6a:	4d07      	ldr	r5, [pc, #28]	; (8008f88 <_write_r+0x20>)
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	4608      	mov	r0, r1
 8008f70:	4611      	mov	r1, r2
 8008f72:	2200      	movs	r2, #0
 8008f74:	602a      	str	r2, [r5, #0]
 8008f76:	461a      	mov	r2, r3
 8008f78:	f7f8 fa7b 	bl	8001472 <_write>
 8008f7c:	1c43      	adds	r3, r0, #1
 8008f7e:	d102      	bne.n	8008f86 <_write_r+0x1e>
 8008f80:	682b      	ldr	r3, [r5, #0]
 8008f82:	b103      	cbz	r3, 8008f86 <_write_r+0x1e>
 8008f84:	6023      	str	r3, [r4, #0]
 8008f86:	bd38      	pop	{r3, r4, r5, pc}
 8008f88:	20000428 	.word	0x20000428

08008f8c <__assert_func>:
 8008f8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008f8e:	4614      	mov	r4, r2
 8008f90:	461a      	mov	r2, r3
 8008f92:	4b09      	ldr	r3, [pc, #36]	; (8008fb8 <__assert_func+0x2c>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4605      	mov	r5, r0
 8008f98:	68d8      	ldr	r0, [r3, #12]
 8008f9a:	b14c      	cbz	r4, 8008fb0 <__assert_func+0x24>
 8008f9c:	4b07      	ldr	r3, [pc, #28]	; (8008fbc <__assert_func+0x30>)
 8008f9e:	9100      	str	r1, [sp, #0]
 8008fa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fa4:	4906      	ldr	r1, [pc, #24]	; (8008fc0 <__assert_func+0x34>)
 8008fa6:	462b      	mov	r3, r5
 8008fa8:	f000 f81e 	bl	8008fe8 <fiprintf>
 8008fac:	f000 f8ca 	bl	8009144 <abort>
 8008fb0:	4b04      	ldr	r3, [pc, #16]	; (8008fc4 <__assert_func+0x38>)
 8008fb2:	461c      	mov	r4, r3
 8008fb4:	e7f3      	b.n	8008f9e <__assert_func+0x12>
 8008fb6:	bf00      	nop
 8008fb8:	2000000c 	.word	0x2000000c
 8008fbc:	0800985d 	.word	0x0800985d
 8008fc0:	0800986a 	.word	0x0800986a
 8008fc4:	08009898 	.word	0x08009898

08008fc8 <_close_r>:
 8008fc8:	b538      	push	{r3, r4, r5, lr}
 8008fca:	4d06      	ldr	r5, [pc, #24]	; (8008fe4 <_close_r+0x1c>)
 8008fcc:	2300      	movs	r3, #0
 8008fce:	4604      	mov	r4, r0
 8008fd0:	4608      	mov	r0, r1
 8008fd2:	602b      	str	r3, [r5, #0]
 8008fd4:	f7f8 fa69 	bl	80014aa <_close>
 8008fd8:	1c43      	adds	r3, r0, #1
 8008fda:	d102      	bne.n	8008fe2 <_close_r+0x1a>
 8008fdc:	682b      	ldr	r3, [r5, #0]
 8008fde:	b103      	cbz	r3, 8008fe2 <_close_r+0x1a>
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	bd38      	pop	{r3, r4, r5, pc}
 8008fe4:	20000428 	.word	0x20000428

08008fe8 <fiprintf>:
 8008fe8:	b40e      	push	{r1, r2, r3}
 8008fea:	b503      	push	{r0, r1, lr}
 8008fec:	4601      	mov	r1, r0
 8008fee:	ab03      	add	r3, sp, #12
 8008ff0:	4805      	ldr	r0, [pc, #20]	; (8009008 <fiprintf+0x20>)
 8008ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ff6:	6800      	ldr	r0, [r0, #0]
 8008ff8:	9301      	str	r3, [sp, #4]
 8008ffa:	f7ff fe07 	bl	8008c0c <_vfiprintf_r>
 8008ffe:	b002      	add	sp, #8
 8009000:	f85d eb04 	ldr.w	lr, [sp], #4
 8009004:	b003      	add	sp, #12
 8009006:	4770      	bx	lr
 8009008:	2000000c 	.word	0x2000000c

0800900c <_fstat_r>:
 800900c:	b538      	push	{r3, r4, r5, lr}
 800900e:	4d07      	ldr	r5, [pc, #28]	; (800902c <_fstat_r+0x20>)
 8009010:	2300      	movs	r3, #0
 8009012:	4604      	mov	r4, r0
 8009014:	4608      	mov	r0, r1
 8009016:	4611      	mov	r1, r2
 8009018:	602b      	str	r3, [r5, #0]
 800901a:	f7f8 fa52 	bl	80014c2 <_fstat>
 800901e:	1c43      	adds	r3, r0, #1
 8009020:	d102      	bne.n	8009028 <_fstat_r+0x1c>
 8009022:	682b      	ldr	r3, [r5, #0]
 8009024:	b103      	cbz	r3, 8009028 <_fstat_r+0x1c>
 8009026:	6023      	str	r3, [r4, #0]
 8009028:	bd38      	pop	{r3, r4, r5, pc}
 800902a:	bf00      	nop
 800902c:	20000428 	.word	0x20000428

08009030 <_isatty_r>:
 8009030:	b538      	push	{r3, r4, r5, lr}
 8009032:	4d06      	ldr	r5, [pc, #24]	; (800904c <_isatty_r+0x1c>)
 8009034:	2300      	movs	r3, #0
 8009036:	4604      	mov	r4, r0
 8009038:	4608      	mov	r0, r1
 800903a:	602b      	str	r3, [r5, #0]
 800903c:	f7f8 fa51 	bl	80014e2 <_isatty>
 8009040:	1c43      	adds	r3, r0, #1
 8009042:	d102      	bne.n	800904a <_isatty_r+0x1a>
 8009044:	682b      	ldr	r3, [r5, #0]
 8009046:	b103      	cbz	r3, 800904a <_isatty_r+0x1a>
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	bd38      	pop	{r3, r4, r5, pc}
 800904c:	20000428 	.word	0x20000428

08009050 <_lseek_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4d07      	ldr	r5, [pc, #28]	; (8009070 <_lseek_r+0x20>)
 8009054:	4604      	mov	r4, r0
 8009056:	4608      	mov	r0, r1
 8009058:	4611      	mov	r1, r2
 800905a:	2200      	movs	r2, #0
 800905c:	602a      	str	r2, [r5, #0]
 800905e:	461a      	mov	r2, r3
 8009060:	f7f8 fa4a 	bl	80014f8 <_lseek>
 8009064:	1c43      	adds	r3, r0, #1
 8009066:	d102      	bne.n	800906e <_lseek_r+0x1e>
 8009068:	682b      	ldr	r3, [r5, #0]
 800906a:	b103      	cbz	r3, 800906e <_lseek_r+0x1e>
 800906c:	6023      	str	r3, [r4, #0]
 800906e:	bd38      	pop	{r3, r4, r5, pc}
 8009070:	20000428 	.word	0x20000428

08009074 <memmove>:
 8009074:	4288      	cmp	r0, r1
 8009076:	b510      	push	{r4, lr}
 8009078:	eb01 0402 	add.w	r4, r1, r2
 800907c:	d902      	bls.n	8009084 <memmove+0x10>
 800907e:	4284      	cmp	r4, r0
 8009080:	4623      	mov	r3, r4
 8009082:	d807      	bhi.n	8009094 <memmove+0x20>
 8009084:	1e43      	subs	r3, r0, #1
 8009086:	42a1      	cmp	r1, r4
 8009088:	d008      	beq.n	800909c <memmove+0x28>
 800908a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800908e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009092:	e7f8      	b.n	8009086 <memmove+0x12>
 8009094:	4402      	add	r2, r0
 8009096:	4601      	mov	r1, r0
 8009098:	428a      	cmp	r2, r1
 800909a:	d100      	bne.n	800909e <memmove+0x2a>
 800909c:	bd10      	pop	{r4, pc}
 800909e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090a6:	e7f7      	b.n	8009098 <memmove+0x24>

080090a8 <__malloc_lock>:
 80090a8:	4801      	ldr	r0, [pc, #4]	; (80090b0 <__malloc_lock+0x8>)
 80090aa:	f7fe bde6 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 80090ae:	bf00      	nop
 80090b0:	2000041c 	.word	0x2000041c

080090b4 <__malloc_unlock>:
 80090b4:	4801      	ldr	r0, [pc, #4]	; (80090bc <__malloc_unlock+0x8>)
 80090b6:	f7fe bde1 	b.w	8007c7c <__retarget_lock_release_recursive>
 80090ba:	bf00      	nop
 80090bc:	2000041c 	.word	0x2000041c

080090c0 <_realloc_r>:
 80090c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c4:	4680      	mov	r8, r0
 80090c6:	4614      	mov	r4, r2
 80090c8:	460e      	mov	r6, r1
 80090ca:	b921      	cbnz	r1, 80090d6 <_realloc_r+0x16>
 80090cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090d0:	4611      	mov	r1, r2
 80090d2:	f7ff bba1 	b.w	8008818 <_malloc_r>
 80090d6:	b92a      	cbnz	r2, 80090e4 <_realloc_r+0x24>
 80090d8:	f7ff fb32 	bl	8008740 <_free_r>
 80090dc:	4625      	mov	r5, r4
 80090de:	4628      	mov	r0, r5
 80090e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090e4:	f000 f835 	bl	8009152 <_malloc_usable_size_r>
 80090e8:	4284      	cmp	r4, r0
 80090ea:	4607      	mov	r7, r0
 80090ec:	d802      	bhi.n	80090f4 <_realloc_r+0x34>
 80090ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090f2:	d812      	bhi.n	800911a <_realloc_r+0x5a>
 80090f4:	4621      	mov	r1, r4
 80090f6:	4640      	mov	r0, r8
 80090f8:	f7ff fb8e 	bl	8008818 <_malloc_r>
 80090fc:	4605      	mov	r5, r0
 80090fe:	2800      	cmp	r0, #0
 8009100:	d0ed      	beq.n	80090de <_realloc_r+0x1e>
 8009102:	42bc      	cmp	r4, r7
 8009104:	4622      	mov	r2, r4
 8009106:	4631      	mov	r1, r6
 8009108:	bf28      	it	cs
 800910a:	463a      	movcs	r2, r7
 800910c:	f7fe fe36 	bl	8007d7c <memcpy>
 8009110:	4631      	mov	r1, r6
 8009112:	4640      	mov	r0, r8
 8009114:	f7ff fb14 	bl	8008740 <_free_r>
 8009118:	e7e1      	b.n	80090de <_realloc_r+0x1e>
 800911a:	4635      	mov	r5, r6
 800911c:	e7df      	b.n	80090de <_realloc_r+0x1e>
	...

08009120 <_read_r>:
 8009120:	b538      	push	{r3, r4, r5, lr}
 8009122:	4d07      	ldr	r5, [pc, #28]	; (8009140 <_read_r+0x20>)
 8009124:	4604      	mov	r4, r0
 8009126:	4608      	mov	r0, r1
 8009128:	4611      	mov	r1, r2
 800912a:	2200      	movs	r2, #0
 800912c:	602a      	str	r2, [r5, #0]
 800912e:	461a      	mov	r2, r3
 8009130:	f7f8 f982 	bl	8001438 <_read>
 8009134:	1c43      	adds	r3, r0, #1
 8009136:	d102      	bne.n	800913e <_read_r+0x1e>
 8009138:	682b      	ldr	r3, [r5, #0]
 800913a:	b103      	cbz	r3, 800913e <_read_r+0x1e>
 800913c:	6023      	str	r3, [r4, #0]
 800913e:	bd38      	pop	{r3, r4, r5, pc}
 8009140:	20000428 	.word	0x20000428

08009144 <abort>:
 8009144:	b508      	push	{r3, lr}
 8009146:	2006      	movs	r0, #6
 8009148:	f000 f834 	bl	80091b4 <raise>
 800914c:	2001      	movs	r0, #1
 800914e:	f7f8 f969 	bl	8001424 <_exit>

08009152 <_malloc_usable_size_r>:
 8009152:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009156:	1f18      	subs	r0, r3, #4
 8009158:	2b00      	cmp	r3, #0
 800915a:	bfbc      	itt	lt
 800915c:	580b      	ldrlt	r3, [r1, r0]
 800915e:	18c0      	addlt	r0, r0, r3
 8009160:	4770      	bx	lr

08009162 <_raise_r>:
 8009162:	291f      	cmp	r1, #31
 8009164:	b538      	push	{r3, r4, r5, lr}
 8009166:	4604      	mov	r4, r0
 8009168:	460d      	mov	r5, r1
 800916a:	d904      	bls.n	8009176 <_raise_r+0x14>
 800916c:	2316      	movs	r3, #22
 800916e:	6003      	str	r3, [r0, #0]
 8009170:	f04f 30ff 	mov.w	r0, #4294967295
 8009174:	bd38      	pop	{r3, r4, r5, pc}
 8009176:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009178:	b112      	cbz	r2, 8009180 <_raise_r+0x1e>
 800917a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800917e:	b94b      	cbnz	r3, 8009194 <_raise_r+0x32>
 8009180:	4620      	mov	r0, r4
 8009182:	f000 f831 	bl	80091e8 <_getpid_r>
 8009186:	462a      	mov	r2, r5
 8009188:	4601      	mov	r1, r0
 800918a:	4620      	mov	r0, r4
 800918c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009190:	f000 b818 	b.w	80091c4 <_kill_r>
 8009194:	2b01      	cmp	r3, #1
 8009196:	d00a      	beq.n	80091ae <_raise_r+0x4c>
 8009198:	1c59      	adds	r1, r3, #1
 800919a:	d103      	bne.n	80091a4 <_raise_r+0x42>
 800919c:	2316      	movs	r3, #22
 800919e:	6003      	str	r3, [r0, #0]
 80091a0:	2001      	movs	r0, #1
 80091a2:	e7e7      	b.n	8009174 <_raise_r+0x12>
 80091a4:	2400      	movs	r4, #0
 80091a6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091aa:	4628      	mov	r0, r5
 80091ac:	4798      	blx	r3
 80091ae:	2000      	movs	r0, #0
 80091b0:	e7e0      	b.n	8009174 <_raise_r+0x12>
	...

080091b4 <raise>:
 80091b4:	4b02      	ldr	r3, [pc, #8]	; (80091c0 <raise+0xc>)
 80091b6:	4601      	mov	r1, r0
 80091b8:	6818      	ldr	r0, [r3, #0]
 80091ba:	f7ff bfd2 	b.w	8009162 <_raise_r>
 80091be:	bf00      	nop
 80091c0:	2000000c 	.word	0x2000000c

080091c4 <_kill_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	4d07      	ldr	r5, [pc, #28]	; (80091e4 <_kill_r+0x20>)
 80091c8:	2300      	movs	r3, #0
 80091ca:	4604      	mov	r4, r0
 80091cc:	4608      	mov	r0, r1
 80091ce:	4611      	mov	r1, r2
 80091d0:	602b      	str	r3, [r5, #0]
 80091d2:	f7f8 f917 	bl	8001404 <_kill>
 80091d6:	1c43      	adds	r3, r0, #1
 80091d8:	d102      	bne.n	80091e0 <_kill_r+0x1c>
 80091da:	682b      	ldr	r3, [r5, #0]
 80091dc:	b103      	cbz	r3, 80091e0 <_kill_r+0x1c>
 80091de:	6023      	str	r3, [r4, #0]
 80091e0:	bd38      	pop	{r3, r4, r5, pc}
 80091e2:	bf00      	nop
 80091e4:	20000428 	.word	0x20000428

080091e8 <_getpid_r>:
 80091e8:	f7f8 b904 	b.w	80013f4 <_getpid>

080091ec <_init>:
 80091ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ee:	bf00      	nop
 80091f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f2:	bc08      	pop	{r3}
 80091f4:	469e      	mov	lr, r3
 80091f6:	4770      	bx	lr

080091f8 <_fini>:
 80091f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fa:	bf00      	nop
 80091fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091fe:	bc08      	pop	{r3}
 8009200:	469e      	mov	lr, r3
 8009202:	4770      	bx	lr
