# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# File: C:\Users\root\Documents\TEIS2016\Systemkurs_VHDL\Task1b\vhdl2_uppgift_1b.csv
# Generated on: Sun Dec 25 17:34:10 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
CLOCK_50,Input,PIN_AF14,3B,B3B_N0,PIN_AF14,2.5 V,,,,,,,,,,,,,
KEY[2],Input,PIN_W15,3B,B3B_N0,PIN_W15,2.5 V,,,,,,,,,,,,,
KEY[1],Input,PIN_AA15,3B,B3B_N0,PIN_AA15,2.5 V,,,,,,,,,,,,,
KEY[0],Input,PIN_AA14,3B,B3B_N0,PIN_AA14,2.5 V,,,,,,,,,,,,,
reset_n,Input,PIN_AE12,3A,B3A_N0,PIN_AE12,2.5 V,,,,,,,,,,,,,
VGA_B[7],Output,PIN_J14,8A,B8A_N0,PIN_J14,2.5 V,,,,,,,,,,,,,
VGA_B[6],Output,PIN_G15,8A,B8A_N0,PIN_G15,2.5 V,,,,,,,,,,,,,
VGA_B[5],Output,PIN_F15,8A,B8A_N0,PIN_F15,2.5 V,,,,,,,,,,,,,
VGA_B[4],Output,PIN_H14,8A,B8A_N0,PIN_H14,2.5 V,,,,,,,,,,,,,
VGA_B[3],Output,PIN_F14,8A,B8A_N0,PIN_F14,2.5 V,,,,,,,,,,,,,
VGA_B[2],Output,PIN_H13,8A,B8A_N0,PIN_H13,2.5 V,,,,,,,,,,,,,
VGA_B[1],Output,PIN_G13,8A,B8A_N0,PIN_G13,2.5 V,,,,,,,,,,,,,
VGA_B[0],Output,PIN_B13,8A,B8A_N0,PIN_B13,2.5 V,,,,,,,,,,,,,
VGA_BLANK_N,Output,PIN_F10,8A,B8A_N0,PIN_F10,2.5 V,,,,,,,,,,,,,
VGA_CLK,Output,PIN_A11,8A,B8A_N0,PIN_A11,2.5 V,,,,,,,,,,,,,
VGA_G[7],Output,PIN_E11,8A,B8A_N0,PIN_E11,2.5 V,,,,,,,,,,,,,
VGA_G[6],Output,PIN_F11,8A,B8A_N0,PIN_F11,2.5 V,,,,,,,,,,,,,
VGA_G[5],Output,PIN_G12,8A,B8A_N0,PIN_G12,2.5 V,,,,,,,,,,,,,
VGA_G[4],Output,PIN_G11,8A,B8A_N0,PIN_G11,2.5 V,,,,,,,,,,,,,
VGA_G[3],Output,PIN_G10,8A,B8A_N0,PIN_G10,2.5 V,,,,,,,,,,,,,
VGA_G[2],Output,PIN_H12,8A,B8A_N0,PIN_H12,2.5 V,,,,,,,,,,,,,
VGA_G[1],Output,PIN_J10,8A,B8A_N0,PIN_J10,2.5 V,,,,,,,,,,,,,
VGA_G[0],Output,PIN_J9,8A,B8A_N0,PIN_J9,2.5 V,,,,,,,,,,,,,
VGA_HS,Output,PIN_B11,8A,B8A_N0,PIN_B11,2.5 V,,,,,,,,,,,,,
VGA_R[7],Output,PIN_F13,8A,B8A_N0,PIN_F13,2.5 V,,,,,,,,,,,,,
VGA_R[6],Output,PIN_E12,8A,B8A_N0,PIN_E12,2.5 V,,,,,,,,,,,,,
VGA_R[5],Output,PIN_D12,8A,B8A_N0,PIN_D12,2.5 V,,,,,,,,,,,,,
VGA_R[4],Output,PIN_C12,8A,B8A_N0,PIN_C12,2.5 V,,,,,,,,,,,,,
VGA_R[3],Output,PIN_B12,8A,B8A_N0,PIN_B12,2.5 V,,,,,,,,,,,,,
VGA_R[2],Output,PIN_E13,8A,B8A_N0,PIN_E13,2.5 V,,,,,,,,,,,,,
VGA_R[1],Output,PIN_C13,8A,B8A_N0,PIN_C13,2.5 V,,,,,,,,,,,,,
VGA_R[0],Output,PIN_A13,8A,B8A_N0,PIN_A13,2.5 V,,,,,,,,,,,,,
VGA_VS,Output,PIN_D11,8A,B8A_N0,PIN_D11,2.5 V,,,,,,,,,,,,,
