library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullSub is
	port (
	A, B, Cin: in std_logic;
	Cout, Y: out std_logic);
	end FullSub