// Seed: 673150805
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2 = 1 * id_2++;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout supply1 id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wand id_11;
  inout wire id_10;
  inout wire id_9;
  output supply1 id_8;
  input wire id_7;
  module_0 modCall_1 (id_21);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout supply1 id_1;
  assign id_8 = -1;
  parameter id_22 = -1;
  assign id_11 = -1;
  logic id_23;
  ;
  assign id_1  = -1'b0;
  assign id_17 = -1'd0;
endmodule
