[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Mon Oct  2 18:47:32 2023
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/priv_sec_testsuite/friscv_testbench.vcd"
[dumpfile_mtime] "Sun Oct  1 19:14:03 2023"
[dumpfile_size] 2545278
[savefile] "/Users/damien/workspace/hdl/friscv/test/priv_sec_testsuite/debug_platform_verilator.gtkw"
[timestart] 2477
[size] 1888 1257
[pos] 607 24
*-3.297214 2505 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk2.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.
[sst_width] 314
[signals_width] 300
[sst_expanded] 1
[sst_vpaned_height] 487
@c00200
-AXI4-lite RAM
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.ADDR_LSB_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI1_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI2_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.INIT[47:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.OSTDREQ_NUM[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.aclk
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rid[7:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wdata[127:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wvalid
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_bready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_bvalid
@200
-
@1401200
-AXI4-lite RAM
@c00200
-Interconnect
@200
-
-
-
-
@1401200
-Interconnect
@c00200
-CSRs
@200
-
-
@1401200
-CSRs
@c00200
-ISA Regsiters
@200
-
-
-
-
-
@1401200
-ISA Regsiters
@c00200
-iCache
-top
@200
-
-
-
-
@1401200
-top
@c00200
-iCache Fetcher
@200
-
-
-
-
-
-
-
-
@1401200
-iCache Fetcher
@c00200
-iCache Prefetch
@200
-
-
-
@1401200
-iCache Prefetch
@c00200
-iCache Blocks
@1401200
-iCache Blocks
-iCache
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.ext_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aclk
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arid[7:0]
@200
-
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.priv_mode[1:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_pipe
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pull_inst
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pc_reg[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.instruction[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_busy
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_ready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_valid
@200
-
@29
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.trap_occuring
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.illegal_instruction
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sys[5:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mstatus_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mstatus[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.clr_meip
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mip[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mie[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mcause[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mepc_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mtval_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mtval[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mtvec[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aclk
@200
-
@800200
-Registers
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x2_sp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x3_gp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x16_a6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x17_a7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x18_s2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x19_s3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x20_s4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x21_s5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x22_s6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x23_s7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x24_s8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x25_s9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x26_s10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x27_s11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x28_t3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x29_t4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x30_t5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x31_t6[31:0]
@1000200
-Registers
[pattern_trace] 1
[pattern_trace] 0
