// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_forward_HH_
#define _Conv_forward_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Padding.h"
#include "Lenet_mac_muladd_cud.h"
#include "Conv_forward_convbkb.h"

namespace ap_rtl {

struct Conv_forward : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > conv_layer1_2_2_2_1_2_2_2_input_data_V_address0;
    sc_out< sc_logic > conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer1_2_2_2_1_2_2_2_input_data_V_q0;
    sc_out< sc_lv<3> > conv_layer1_2_2_2_1_2_2_2_output_data_V_address0;
    sc_out< sc_logic > conv_layer1_2_2_2_1_2_2_2_output_data_V_ce0;
    sc_out< sc_logic > conv_layer1_2_2_2_1_2_2_2_output_data_V_we0;
    sc_out< sc_lv<16> > conv_layer1_2_2_2_1_2_2_2_output_data_V_d0;
    sc_in< sc_lv<16> > conv_layer1_2_2_2_1_2_2_2_output_data_V_q0;
    sc_out< sc_lv<5> > conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0;
    sc_out< sc_logic > conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0;
    sc_out< sc_logic > conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0;
    sc_out< sc_lv<16> > conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_d0;
    sc_in< sc_lv<16> > conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_q0;


    // Module declarations
    Conv_forward(sc_module_name name);
    SC_HAS_PROCESS(Conv_forward);

    ~Conv_forward();

    sc_trace_file* mVcdFile;

    Conv_forward_convbkb* conv1_W_data_V_U;
    Padding* grp_Padding_fu_169;
    Lenet_mac_muladd_cud<1,1,16,10,24,24>* Lenet_mac_muladd_cud_U10;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > conv1_W_data_V_address0;
    sc_signal< sc_logic > conv1_W_data_V_ce0;
    sc_signal< sc_lv<10> > conv1_W_data_V_q0;
    sc_signal< sc_lv<2> > filter_N_fu_183_p2;
    sc_signal< sc_lv<2> > filter_N_reg_474;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > tmp_18_cast_fu_197_p1;
    sc_signal< sc_lv<6> > tmp_18_cast_reg_479;
    sc_signal< sc_lv<1> > exitcond_fu_177_p2;
    sc_signal< sc_lv<2> > i_fu_207_p2;
    sc_signal< sc_lv<2> > i_reg_487;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > v_2_cast6_fu_223_p1;
    sc_signal< sc_lv<32> > v_2_cast6_reg_492;
    sc_signal< sc_lv<1> > exitcond2_fu_201_p2;
    sc_signal< sc_lv<4> > v_2_cast_fu_227_p1;
    sc_signal< sc_lv<4> > v_2_cast_reg_497;
    sc_signal< sc_lv<32> > vert_end_cast_fu_237_p1;
    sc_signal< sc_lv<32> > vert_end_cast_reg_502;
    sc_signal< sc_lv<2> > j_fu_247_p2;
    sc_signal< sc_lv<2> > j_reg_510;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > horiz_start_cast_fu_263_p1;
    sc_signal< sc_lv<32> > horiz_start_cast_reg_515;
    sc_signal< sc_lv<1> > exitcond1_fu_241_p2;
    sc_signal< sc_lv<3> > conv_layer1_output_d_reg_520;
    sc_signal< sc_lv<32> > horiz_end_cast_fu_296_p1;
    sc_signal< sc_lv<32> > horiz_end_cast_reg_525;
    sc_signal< sc_lv<31> > tmp_16_fu_300_p1;
    sc_signal< sc_lv<31> > tmp_16_reg_530;
    sc_signal< sc_lv<2> > ch_fu_310_p2;
    sc_signal< sc_lv<2> > ch_reg_538;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > tmp_53_cast_fu_328_p1;
    sc_signal< sc_lv<32> > tmp_53_cast_reg_543;
    sc_signal< sc_lv<1> > exitcond3_fu_304_p2;
    sc_signal< sc_lv<32> > p_x_assign_2_cast_fu_349_p1;
    sc_signal< sc_lv<32> > p_x_assign_2_cast_reg_548;
    sc_signal< sc_lv<6> > tmp_24_fu_417_p2;
    sc_signal< sc_lv<6> > tmp_24_reg_559;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_20_fu_358_p2;
    sc_signal< sc_lv<32> > ho_1_fu_422_p2;
    sc_signal< sc_lv<32> > ho_1_reg_569;
    sc_signal< sc_lv<32> > v_fu_428_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > conv_layer1_a_slice_1_reg_584;
    sc_signal< sc_lv<10> > conv1_W_data_V_load_reg_589;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_Padding_fu_169_ap_start;
    sc_signal< sc_logic > grp_Padding_fu_169_ap_done;
    sc_signal< sc_logic > grp_Padding_fu_169_ap_idle;
    sc_signal< sc_logic > grp_Padding_fu_169_ap_ready;
    sc_signal< sc_lv<3> > grp_Padding_fu_169_conv_layer1_2_2_2_1_2_2_2_input_data_V_address0;
    sc_signal< sc_logic > grp_Padding_fu_169_conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0;
    sc_signal< sc_lv<5> > grp_Padding_fu_169_padd_out_data_V_address0;
    sc_signal< sc_logic > grp_Padding_fu_169_padd_out_data_V_ce0;
    sc_signal< sc_logic > grp_Padding_fu_169_padd_out_data_V_we0;
    sc_signal< sc_lv<16> > grp_Padding_fu_169_padd_out_data_V_d0;
    sc_signal< sc_lv<2> > p_z_assign_reg_104;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > p_x_assign_reg_116;
    sc_signal< sc_lv<2> > p_y_assign_reg_128;
    sc_signal< sc_lv<2> > p_z_assign_2_reg_139;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > tmp_19_fu_353_p2;
    sc_signal< sc_lv<32> > p_x_assign_1_reg_150;
    sc_signal< sc_lv<32> > p_y_assign_1_reg_160;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_Padding_fu_169_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_15_fu_285_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_380_p1;
    sc_signal< sc_lv<64> > tmp_24_cast_fu_434_p1;
    sc_signal< sc_lv<5> > tmp_fu_189_p3;
    sc_signal< sc_lv<2> > v_2_fu_213_p2;
    sc_signal< sc_lv<3> > v_2_cast7_fu_219_p1;
    sc_signal< sc_lv<3> > vert_end_fu_231_p2;
    sc_signal< sc_lv<2> > horiz_start_fu_253_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_273_p1;
    sc_signal< sc_lv<2> > tmp1_fu_267_p2;
    sc_signal< sc_lv<3> > tmp_s_fu_277_p3;
    sc_signal< sc_lv<3> > horiz_start_cast5_fu_259_p1;
    sc_signal< sc_lv<3> > horiz_end_fu_290_p2;
    sc_signal< sc_lv<1> > tmp_41_fu_316_p1;
    sc_signal< sc_lv<5> > tmp_17_fu_320_p3;
    sc_signal< sc_lv<3> > tmp_18_fu_332_p3;
    sc_signal< sc_lv<4> > tmp_54_cast_fu_340_p1;
    sc_signal< sc_lv<4> > p_x_assign_2_fu_344_p2;
    sc_signal< sc_lv<32> > tmp_42_fu_363_p2;
    sc_signal< sc_lv<32> > tmp2_fu_369_p2;
    sc_signal< sc_lv<32> > tmp_21_fu_375_p2;
    sc_signal< sc_lv<31> > tmp_43_fu_385_p1;
    sc_signal< sc_lv<31> > p_y_assign_s_fu_389_p2;
    sc_signal< sc_lv<32> > tmp_23_fu_394_p3;
    sc_signal< sc_lv<32> > tmp3_fu_402_p2;
    sc_signal< sc_lv<32> > tmp_25_fu_407_p2;
    sc_signal< sc_lv<6> > tmp_44_fu_413_p1;
    sc_signal< sc_lv<24> > grp_fu_462_p3;
    sc_signal< sc_lv<24> > grp_fu_462_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ch_fu_310_p2();
    void thread_conv1_W_data_V_address0();
    void thread_conv1_W_data_V_ce0();
    void thread_conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0();
    void thread_conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0();
    void thread_conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_d0();
    void thread_conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0();
    void thread_conv_layer1_2_2_2_1_2_2_2_input_data_V_address0();
    void thread_conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0();
    void thread_conv_layer1_2_2_2_1_2_2_2_output_data_V_address0();
    void thread_conv_layer1_2_2_2_1_2_2_2_output_data_V_ce0();
    void thread_conv_layer1_2_2_2_1_2_2_2_output_data_V_d0();
    void thread_conv_layer1_2_2_2_1_2_2_2_output_data_V_we0();
    void thread_exitcond1_fu_241_p2();
    void thread_exitcond2_fu_201_p2();
    void thread_exitcond3_fu_304_p2();
    void thread_exitcond_fu_177_p2();
    void thread_filter_N_fu_183_p2();
    void thread_grp_Padding_fu_169_ap_start();
    void thread_grp_fu_462_p2();
    void thread_ho_1_fu_422_p2();
    void thread_horiz_end_cast_fu_296_p1();
    void thread_horiz_end_fu_290_p2();
    void thread_horiz_start_cast5_fu_259_p1();
    void thread_horiz_start_cast_fu_263_p1();
    void thread_horiz_start_fu_253_p2();
    void thread_i_fu_207_p2();
    void thread_j_fu_247_p2();
    void thread_p_x_assign_2_cast_fu_349_p1();
    void thread_p_x_assign_2_fu_344_p2();
    void thread_p_y_assign_s_fu_389_p2();
    void thread_tmp1_fu_267_p2();
    void thread_tmp2_fu_369_p2();
    void thread_tmp3_fu_402_p2();
    void thread_tmp_15_fu_285_p1();
    void thread_tmp_16_fu_300_p1();
    void thread_tmp_17_fu_320_p3();
    void thread_tmp_18_cast_fu_197_p1();
    void thread_tmp_18_fu_332_p3();
    void thread_tmp_19_fu_353_p2();
    void thread_tmp_20_fu_358_p2();
    void thread_tmp_21_fu_375_p2();
    void thread_tmp_22_fu_380_p1();
    void thread_tmp_23_fu_394_p3();
    void thread_tmp_24_cast_fu_434_p1();
    void thread_tmp_24_fu_417_p2();
    void thread_tmp_25_fu_407_p2();
    void thread_tmp_40_fu_273_p1();
    void thread_tmp_41_fu_316_p1();
    void thread_tmp_42_fu_363_p2();
    void thread_tmp_43_fu_385_p1();
    void thread_tmp_44_fu_413_p1();
    void thread_tmp_53_cast_fu_328_p1();
    void thread_tmp_54_cast_fu_340_p1();
    void thread_tmp_fu_189_p3();
    void thread_tmp_s_fu_277_p3();
    void thread_v_2_cast6_fu_223_p1();
    void thread_v_2_cast7_fu_219_p1();
    void thread_v_2_cast_fu_227_p1();
    void thread_v_2_fu_213_p2();
    void thread_v_fu_428_p2();
    void thread_vert_end_cast_fu_237_p1();
    void thread_vert_end_fu_231_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
