<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/rsd/Processor/Src/Core.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2019- RSD contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">//</span>
<a name="l-6"></a><span class="c1">// --- Core module</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a><span class="c1">// プロセッサ・コアに含まれる全てのモジュールをインスタンシエートし、</span>
<a name="l-9"></a><span class="c1">// インターフェースで接続する</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="kn">import</span> <span class="nn">BasicTypes::*</span><span class="p">;</span>
<a name="l-12"></a><span class="kn">import</span> <span class="nn">CacheSystemTypes::*</span><span class="p">;</span>
<a name="l-13"></a><span class="kn">import</span> <span class="nn">MemoryTypes::*</span><span class="p">;</span>
<a name="l-14"></a><span class="kn">import</span> <span class="nn">MemoryMapTypes::*</span><span class="p">;</span>
<a name="l-15"></a><span class="kn">import</span> <span class="nn">IO_UnitTypes::*</span><span class="p">;</span>
<a name="l-16"></a><span class="kn">import</span> <span class="nn">DebugTypes::*</span><span class="p">;</span>
<a name="l-17"></a>
<a name="l-18"></a><span class="k">module</span> <span class="n">Core</span> <span class="p">(</span>
<a name="l-19"></a><span class="k">input</span>
<a name="l-20"></a>    <span class="kt">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-21"></a>    <span class="kt">logic</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span><span class="p">,</span>
<a name="l-22"></a>    <span class="n">MemAccessSerial</span> <span class="n">nextMemReadSerial</span><span class="p">,</span> <span class="c1">// RSDの次の読み出し要求に割り当てられるシリアル(id)</span>
<a name="l-23"></a>    <span class="n">MemWriteSerial</span> <span class="n">nextMemWriteSerial</span><span class="p">,</span> <span class="c1">// RSDの次の書き込み要求に割り当てられるシリアル(id)</span>
<a name="l-24"></a>    <span class="n">MemoryEntryDataPath</span> <span class="n">memReadData</span><span class="p">,</span>
<a name="l-25"></a>    <span class="kt">logic</span> <span class="n">memReadDataReady</span><span class="p">,</span>
<a name="l-26"></a>    <span class="n">MemAccessSerial</span> <span class="n">memReadSerial</span><span class="p">,</span> <span class="c1">// メモリの読み出しデータのシリアル</span>
<a name="l-27"></a>    <span class="n">MemAccessResponse</span> <span class="n">memAccessResponse</span><span class="p">,</span> <span class="c1">// メモリ書き込み完了通知</span>
<a name="l-28"></a>    <span class="kt">logic</span> <span class="n">memAccessReadBusy</span><span class="p">,</span>
<a name="l-29"></a>    <span class="kt">logic</span> <span class="n">memAccessWriteBusy</span><span class="p">,</span>
<a name="l-30"></a><span class="k">output</span>
<a name="l-31"></a>    <span class="n">DebugRegister</span> <span class="n">debugRegister</span><span class="p">,</span>
<a name="l-32"></a>    <span class="n">PC_Path</span> <span class="n">lastCommittedPC</span><span class="p">,</span>
<a name="l-33"></a>    <span class="n">PhyAddrPath</span> <span class="n">memAccessAddr</span><span class="p">,</span>
<a name="l-34"></a>    <span class="n">MemoryEntryDataPath</span> <span class="n">memAccessWriteData</span><span class="p">,</span>
<a name="l-35"></a>    <span class="kt">logic</span> <span class="n">memAccessRE</span><span class="p">,</span>
<a name="l-36"></a>    <span class="kt">logic</span> <span class="n">memAccessWE</span><span class="p">,</span>
<a name="l-37"></a>    <span class="kt">logic</span> <span class="n">serialWE</span><span class="p">,</span>
<a name="l-38"></a>    <span class="n">SerialDataPath</span> <span class="n">serialWriteData</span>
<a name="l-39"></a><span class="p">);</span>
<a name="l-40"></a>    <span class="c1">//</span>
<a name="l-41"></a>    <span class="c1">// --- For Debug</span>
<a name="l-42"></a>    <span class="c1">//</span>
<a name="l-43"></a>    <span class="n">DebugIF</span> <span class="n">debugIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-44"></a>    <span class="n">HardwareCounterIF</span> <span class="n">hwCounterIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-45"></a>
<a name="l-46"></a>    <span class="k">assign</span> <span class="n">debugRegister</span> <span class="o">=</span> <span class="n">debugIF</span><span class="p">.</span><span class="n">debugRegister</span><span class="p">;</span>
<a name="l-47"></a>
<a name="l-48"></a><span class="no">`ifndef</span> <span class="n">RSD_DISABLE_DEBUG_REGISTER</span>
<a name="l-49"></a>    <span class="n">Debug</span> <span class="n">debug</span> <span class="p">(</span> <span class="n">debugIF</span><span class="p">,</span> <span class="n">lastCommittedPC</span> <span class="p">);</span>
<a name="l-50"></a><span class="no">`else</span>
<a name="l-51"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-52"></a>        <span class="n">lastCommittedPC</span> <span class="o">&lt;=</span> <span class="n">debugIF</span><span class="p">.</span><span class="n">lastCommittedPC</span><span class="p">;</span>
<a name="l-53"></a>    <span class="k">end</span>
<a name="l-54"></a><span class="no">`endif</span>
<a name="l-55"></a>
<a name="l-56"></a><span class="no">`ifndef</span> <span class="n">RSD_DISABLE_HARDWARE_COUNTER</span>
<a name="l-57"></a>    <span class="c1">//HardwareCounter hwCounter( hwCounterIF );</span>
<a name="l-58"></a>    <span class="n">SimpleHardwareCounter</span> <span class="n">hwCounter</span><span class="p">(</span> <span class="n">hwCounterIF</span> <span class="p">);</span> <span class="c1">// 実行サイクル数のみカウント</span>
<a name="l-59"></a><span class="no">`endif</span>
<a name="l-60"></a>
<a name="l-61"></a>    <span class="c1">//</span>
<a name="l-62"></a>    <span class="c1">// --- Interfaces</span>
<a name="l-63"></a>    <span class="c1">//</span>
<a name="l-64"></a>
<a name="l-65"></a>    <span class="c1">// Pipeline control logic</span>
<a name="l-66"></a>    <span class="n">ControllerIF</span> <span class="n">ctrlIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-67"></a>
<a name="l-68"></a>    <span class="c1">// Pipeline stages</span>
<a name="l-69"></a>    <span class="n">NextPCStageIF</span> <span class="n">npStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-70"></a>    <span class="n">FetchStageIF</span> <span class="n">ifStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-71"></a>    <span class="n">PreDecodeStageIF</span> <span class="n">pdStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-72"></a>    <span class="n">DecodeStageIF</span> <span class="n">idStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-73"></a>    <span class="n">RenameStageIF</span> <span class="n">rnStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-74"></a>    <span class="c1">//DispatchStageIF dsStageIF( clk, rst );</span>
<a name="l-75"></a>    <span class="n">ScheduleStageIF</span> <span class="n">scStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-76"></a>
<a name="l-77"></a>    <span class="n">IntegerIssueStageIF</span> <span class="n">intIsStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-78"></a>    <span class="n">IntegerRegisterReadStageIF</span> <span class="n">intRrStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-79"></a>    <span class="n">IntegerExecutionStageIF</span> <span class="n">intExStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-80"></a>    <span class="c1">//IntegerRegisterWriteStageIF intRwStageIF( clk, rst );</span>
<a name="l-81"></a>
<a name="l-82"></a>    <span class="n">ComplexIntegerIssueStageIF</span> <span class="n">complexIsStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-83"></a>    <span class="n">ComplexIntegerRegisterReadStageIF</span> <span class="n">complexRrStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-84"></a>    <span class="n">ComplexIntegerExecutionStageIF</span> <span class="n">complexExStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-85"></a>
<a name="l-86"></a>    <span class="n">MemoryIssueStageIF</span> <span class="n">memIsStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-87"></a>    <span class="n">MemoryRegisterReadStageIF</span> <span class="n">memRrStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-88"></a>    <span class="n">MemoryExecutionStageIF</span> <span class="n">memExStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-89"></a>    <span class="n">MemoryTagAccessStageIF</span> <span class="n">mtStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-90"></a>    <span class="n">MemoryAccessStageIF</span> <span class="n">maStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-91"></a>    <span class="c1">//MemoryRegisterWriteStageIF memRwStageIF( clk, rst );</span>
<a name="l-92"></a>
<a name="l-93"></a>    <span class="n">CommitStageIF</span> <span class="n">cmStageIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-94"></a>
<a name="l-95"></a>    <span class="c1">// Other interfaces.</span>
<a name="l-96"></a>    <span class="n">CacheSystemIF</span> <span class="n">cacheSystemIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-97"></a>    <span class="n">RenameLogicIF</span> <span class="n">renameLogicIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-98"></a>    <span class="n">ActiveListIF</span> <span class="n">activeListIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-99"></a>    <span class="n">SchedulerIF</span> <span class="n">schedulerIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-100"></a>    <span class="n">WakeupSelectIF</span> <span class="n">wakeupSelectIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-101"></a>    <span class="n">RegisterFileIF</span> <span class="n">registerFileIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-102"></a>    <span class="n">BypassNetworkIF</span> <span class="n">bypassNetworkIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-103"></a>    <span class="n">LoadStoreUnitIF</span> <span class="n">loadStoreUnitIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span> <span class="p">);</span>
<a name="l-104"></a>    <span class="n">RecoveryManagerIF</span> <span class="n">recoveryManagerIF</span><span class="p">(</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span> <span class="p">);</span>
<a name="l-105"></a>    <span class="n">CSR_UnitIF</span> <span class="n">csrUnitIF</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span><span class="p">);</span>
<a name="l-106"></a>    <span class="n">IO_UnitIF</span> <span class="n">ioUnitIF</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">,</span> <span class="n">rstStart</span><span class="p">,</span> <span class="n">serialWE</span><span class="p">,</span> <span class="n">serialWriteData</span><span class="p">);</span>
<a name="l-107"></a>    <span class="n">MulDivUnitIF</span> <span class="n">mulDivUnitIF</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">);</span>
<a name="l-108"></a>
<a name="l-109"></a>    <span class="c1">//</span>
<a name="l-110"></a>    <span class="c1">// --- Modules</span>
<a name="l-111"></a>    <span class="c1">//</span>
<a name="l-112"></a>    <span class="n">Controller</span> <span class="n">controller</span><span class="p">(</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-113"></a>    <span class="n">MemoryAccessController</span> <span class="n">memoryAccessController</span><span class="p">(</span>
<a name="l-114"></a>        <span class="p">.</span><span class="n">port</span><span class="p">(</span> <span class="n">cacheSystemIF</span><span class="p">.</span><span class="n">MemoryAccessController</span> <span class="p">),</span>
<a name="l-115"></a>        <span class="p">.</span><span class="n">memAccessAddr</span><span class="p">(</span> <span class="n">memAccessAddr</span> <span class="p">),</span>
<a name="l-116"></a>        <span class="p">.</span><span class="n">memAccessWriteData</span><span class="p">(</span> <span class="n">memAccessWriteData</span> <span class="p">),</span>
<a name="l-117"></a>        <span class="p">.</span><span class="n">memAccessRE</span><span class="p">(</span> <span class="n">memAccessRE</span> <span class="p">),</span>
<a name="l-118"></a>        <span class="p">.</span><span class="n">memAccessWE</span><span class="p">(</span> <span class="n">memAccessWE</span> <span class="p">),</span>
<a name="l-119"></a>        <span class="p">.</span><span class="n">memAccessReadBusy</span><span class="p">(</span> <span class="n">memAccessReadBusy</span> <span class="p">),</span>
<a name="l-120"></a>        <span class="p">.</span><span class="n">memAccessWriteBusy</span><span class="p">(</span> <span class="n">memAccessWriteBusy</span> <span class="p">),</span>
<a name="l-121"></a>        <span class="p">.</span><span class="n">nextMemReadSerial</span><span class="p">(</span> <span class="n">nextMemReadSerial</span> <span class="p">),</span>
<a name="l-122"></a>        <span class="p">.</span><span class="n">nextMemWriteSerial</span><span class="p">(</span> <span class="n">nextMemWriteSerial</span> <span class="p">),</span>
<a name="l-123"></a>        <span class="p">.</span><span class="n">memReadDataReady</span><span class="p">(</span> <span class="n">memReadDataReady</span> <span class="p">),</span>
<a name="l-124"></a>        <span class="p">.</span><span class="n">memReadData</span><span class="p">(</span> <span class="n">memReadData</span> <span class="p">),</span>
<a name="l-125"></a>        <span class="p">.</span><span class="n">memReadSerial</span><span class="p">(</span> <span class="n">memReadSerial</span> <span class="p">),</span>
<a name="l-126"></a>        <span class="p">.</span><span class="n">memAccessResponse</span><span class="p">(</span> <span class="n">memAccessResponse</span> <span class="p">)</span>
<a name="l-127"></a>    <span class="p">);</span>
<a name="l-128"></a>
<a name="l-129"></a>
<a name="l-130"></a>    <span class="n">NextPCStage</span> <span class="n">npStage</span><span class="p">(</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">ifStageIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-131"></a>        <span class="n">PC</span> <span class="n">pc</span><span class="p">(</span> <span class="n">npStageIF</span> <span class="p">);</span>
<a name="l-132"></a>        <span class="n">BTB</span> <span class="n">btb</span><span class="p">(</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">ifStageIF</span> <span class="p">);</span>
<a name="l-133"></a>        <span class="n">BranchPredictor</span> <span class="n">brPred</span><span class="p">(</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">ifStageIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-134"></a>    <span class="n">FetchStage</span> <span class="n">ifStage</span><span class="p">(</span> <span class="n">ifStageIF</span><span class="p">,</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-135"></a>        <span class="n">ICache</span> <span class="n">iCache</span><span class="p">(</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">ifStageIF</span><span class="p">,</span> <span class="n">cacheSystemIF</span> <span class="p">);</span>
<a name="l-136"></a>    
<a name="l-137"></a>    <span class="n">PreDecodeStage</span> <span class="n">pdStage</span><span class="p">(</span> <span class="n">pdStageIF</span><span class="p">,</span> <span class="n">ifStageIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-138"></a>    <span class="n">DecodeStage</span> <span class="n">idStage</span><span class="p">(</span> <span class="n">idStageIF</span><span class="p">,</span> <span class="n">pdStageIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-139"></a>
<a name="l-140"></a>    <span class="n">RenameStage</span> <span class="n">rnStage</span><span class="p">(</span> <span class="n">rnStageIF</span><span class="p">,</span> <span class="n">idStageIF</span><span class="p">,</span> <span class="n">renameLogicIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-141"></a>        <span class="n">RenameLogic</span> <span class="n">renameLogic</span><span class="p">(</span> <span class="n">renameLogicIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span> <span class="p">);</span>
<a name="l-142"></a>        <span class="n">RenameLogicCommitter</span> <span class="n">renameLogicCommitter</span><span class="p">(</span> <span class="n">renameLogicIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span> <span class="p">);</span>
<a name="l-143"></a>        <span class="n">ActiveList</span> <span class="n">activeList</span><span class="p">(</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-144"></a>        <span class="n">RMT</span> <span class="n">rmt_wat</span><span class="p">(</span> <span class="n">renameLogicIF</span> <span class="p">);</span>
<a name="l-145"></a>        <span class="n">RetirementRMT</span> <span class="n">retirementRMT</span><span class="p">(</span> <span class="n">renameLogicIF</span> <span class="p">);</span>
<a name="l-146"></a>        <span class="n">MemoryDependencyPredictor</span> <span class="n">memoryDependencyPredictor</span><span class="p">(</span> <span class="n">rnStageIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span> <span class="p">);</span>
<a name="l-147"></a>    
<a name="l-148"></a>    <span class="n">DispatchStage</span> <span class="n">dsStage</span><span class="p">(</span> <span class="cm">/*dsStageIF,*/</span> <span class="n">rnStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-149"></a>
<a name="l-150"></a>    <span class="n">ScheduleStage</span> <span class="n">scStage</span><span class="p">(</span> <span class="n">scStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-151"></a>        <span class="n">IssueQueue</span> <span class="n">issueQueue</span><span class="p">(</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">wakeupSelectIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-152"></a>        <span class="n">ReplayQueue</span> <span class="n">replayQueue</span><span class="p">(</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span> <span class="p">,</span><span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-153"></a>        <span class="n">Scheduler</span> <span class="n">scheduler</span><span class="p">(</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">wakeupSelectIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-154"></a>        <span class="n">WakeupPipelineRegister</span> <span class="n">wakeupPipelineRegister</span><span class="p">(</span> <span class="n">wakeupSelectIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span> <span class="p">);</span>
<a name="l-155"></a>        <span class="n">DestinationRAM</span> <span class="n">destinationRAM</span><span class="p">(</span> <span class="n">wakeupSelectIF</span> <span class="p">);</span>
<a name="l-156"></a>        <span class="n">WakeupLogic</span> <span class="n">wakeupLogic</span><span class="p">(</span> <span class="n">wakeupSelectIF</span> <span class="p">);</span>
<a name="l-157"></a>        <span class="n">SelectLogic</span> <span class="n">selectLogic</span><span class="p">(</span> <span class="n">wakeupSelectIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span> <span class="p">);</span>
<a name="l-158"></a>
<a name="l-159"></a>    <span class="n">IntegerIssueStage</span> <span class="n">intIsStage</span><span class="p">(</span> <span class="n">intIsStageIF</span><span class="p">,</span> <span class="n">scStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-160"></a>    <span class="n">IntegerRegisterReadStage</span> <span class="n">intRrStage</span><span class="p">(</span> <span class="n">intRrStageIF</span><span class="p">,</span> <span class="n">intIsStageIF</span><span class="p">,</span> <span class="n">registerFileIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-161"></a>    <span class="n">IntegerExecutionStage</span> <span class="n">intExStage</span><span class="p">(</span> <span class="n">intExStageIF</span><span class="p">,</span> <span class="n">intRrStageIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-162"></a>    <span class="n">IntegerRegisterWriteStage</span> <span class="n">intRwStage</span><span class="p">(</span> <span class="cm">/*intRwStageIF,*/</span> <span class="n">intExStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">registerFileIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-163"></a>
<a name="l-164"></a><span class="no">`ifndef</span> <span class="n">RSD_MARCH_UNIFIED_MULDIV_MEM_PIPE</span>
<a name="l-165"></a>    <span class="n">ComplexIntegerIssueStage</span> <span class="n">complexIsStage</span><span class="p">(</span> <span class="n">complexIsStageIF</span><span class="p">,</span> <span class="n">scStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-166"></a>    <span class="n">ComplexIntegerRegisterReadStage</span> <span class="n">complexRrStage</span><span class="p">(</span> <span class="n">complexRrStageIF</span><span class="p">,</span> <span class="n">complexIsStageIF</span><span class="p">,</span> <span class="n">registerFileIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-167"></a>    <span class="n">ComplexIntegerExecutionStage</span> <span class="n">complexExStage</span><span class="p">(</span> <span class="n">complexExStageIF</span><span class="p">,</span> <span class="n">complexRrStageIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-168"></a>    <span class="n">ComplexIntegerRegisterWriteStage</span> <span class="n">complexRwStage</span><span class="p">(</span> <span class="n">complexExStageIF</span><span class="p">,</span> <span class="n">registerFileIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-169"></a><span class="no">`endif</span>
<a name="l-170"></a>        <span class="n">MulDivUnit</span> <span class="n">mulDivUnit</span><span class="p">(</span><span class="n">mulDivUnitIF</span><span class="p">);</span>
<a name="l-171"></a>
<a name="l-172"></a>    <span class="n">MemoryIssueStage</span> <span class="n">memIsStage</span><span class="p">(</span> <span class="n">memIsStageIF</span><span class="p">,</span> <span class="n">scStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-173"></a>    <span class="n">MemoryRegisterReadStage</span> <span class="n">memRrStage</span><span class="p">(</span> <span class="n">memRrStageIF</span><span class="p">,</span> <span class="n">memIsStageIF</span><span class="p">,</span><span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">registerFileIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-174"></a>    <span class="n">MemoryExecutionStage</span> <span class="n">memExStage</span><span class="p">(</span> <span class="n">memExStageIF</span><span class="p">,</span> <span class="n">memRrStageIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">csrUnitIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-175"></a>    <span class="n">MemoryTagAccessStage</span> <span class="n">mtStage</span><span class="p">(</span> <span class="n">mtStageIF</span><span class="p">,</span> <span class="n">memExStageIF</span><span class="p">,</span> <span class="n">schedulerIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span><span class="p">,</span> <span class="n">hwCounterIF</span> <span class="p">);</span>
<a name="l-176"></a>    <span class="n">MemoryAccessStage</span> <span class="n">maStage</span><span class="p">(</span> <span class="n">maStageIF</span><span class="p">,</span> <span class="n">mtStageIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">mulDivUnitIF</span><span class="p">,</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">ioUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-177"></a>        <span class="n">LoadStoreUnit</span> <span class="n">loadStoreUnit</span><span class="p">(</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">hwCounterIF</span> <span class="p">);</span>
<a name="l-178"></a>        <span class="n">LoadQueue</span> <span class="n">loadQueue</span><span class="p">(</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span> <span class="p">);</span>
<a name="l-179"></a>        <span class="n">StoreQueue</span> <span class="n">storeQueue</span><span class="p">(</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span> <span class="p">);</span>
<a name="l-180"></a>        <span class="n">StoreCommitter</span> <span class="n">storeCommitter</span><span class="p">(</span><span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ioUnitIF</span><span class="p">,</span> <span class="n">debugIF</span><span class="p">);</span>
<a name="l-181"></a>        <span class="n">DCache</span> <span class="n">dCache</span><span class="p">(</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">cacheSystemIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-182"></a>    <span class="n">MemoryRegisterWriteStage</span> <span class="n">memRwStage</span><span class="p">(</span> <span class="cm">/*memRwStageIF,*/</span> <span class="n">maStageIF</span><span class="p">,</span> <span class="n">registerFileIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">debugIF</span> <span class="p">);</span>
<a name="l-183"></a>
<a name="l-184"></a>    <span class="n">RegisterFile</span> <span class="n">registerFile</span><span class="p">(</span> <span class="n">registerFileIF</span> <span class="p">);</span>
<a name="l-185"></a>        <span class="n">BypassController</span> <span class="n">bypassController</span><span class="p">(</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-186"></a>        <span class="n">BypassNetwork</span>  <span class="n">bypassNetwork</span><span class="p">(</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-187"></a><span class="no">`ifdef</span> <span class="n">RSD_ENABLE_VECTOR_PATH</span>
<a name="l-188"></a>        <span class="n">VectorBypassNetwork</span>  <span class="n">vectorBypassNetwork</span><span class="p">(</span> <span class="n">bypassNetworkIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-189"></a><span class="no">`endif</span>
<a name="l-190"></a>    <span class="c1">// A commitment stage generates a flush signal and this is send to scheduler.</span>
<a name="l-191"></a>    <span class="n">CommitStage</span> <span class="n">cmStage</span><span class="p">(</span> <span class="n">cmStageIF</span><span class="p">,</span> <span class="n">renameLogicIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">loadStoreUnitIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">csrUnitIF</span><span class="p">,</span> <span class="n">debugIF</span><span class="p">,</span> <span class="n">hwCounterIF</span> <span class="p">);</span>
<a name="l-192"></a>        <span class="n">RecoveryManager</span> <span class="n">recoveryManager</span><span class="p">(</span> <span class="n">recoveryManagerIF</span><span class="p">,</span> <span class="n">activeListIF</span><span class="p">,</span> <span class="n">csrUnitIF</span><span class="p">,</span> <span class="n">ctrlIF</span> <span class="p">);</span>
<a name="l-193"></a>
<a name="l-194"></a>    <span class="n">CSR_Unit</span> <span class="n">csrUnit</span><span class="p">(</span><span class="n">csrUnitIF</span><span class="p">);</span>
<a name="l-195"></a>    <span class="n">InterruptController</span> <span class="n">interruptCtrl</span><span class="p">(</span><span class="n">csrUnitIF</span><span class="p">,</span> <span class="n">ctrlIF</span><span class="p">,</span> <span class="n">npStageIF</span><span class="p">,</span> <span class="n">recoveryManagerIF</span><span class="p">);</span>
<a name="l-196"></a>    <span class="n">IO_Unit</span> <span class="n">ioUnit</span><span class="p">(</span><span class="n">ioUnitIF</span><span class="p">,</span> <span class="n">csrUnitIF</span><span class="p">);</span>
<a name="l-197"></a>
<a name="l-198"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">Core</span>
</pre></div>
</td></tr></table>
  </body>
</html>