Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mod.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : mod
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\7th semester\DSD LAB\lab11\LabNew\ipcore_dir\hu.v" into library work
Parsing module <hu>.
Analyzing Verilog file "F:\7th semester\DSD LAB\lab11\LabNew\mod.v" into library work
Parsing module <mod>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mod>.

Elaborating module <hu>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mod>.
    Related source file is "F:\7th semester\DSD LAB\lab11\LabNew\mod.v".
    Found 48-bit register for signal <regout>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <mod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 48-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/hu.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <hu> for timing and area information for instance <my_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mod> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mod.ngc

Primitive and Black Box Usage:
------------------------------
# FlipFlops/Latches                : 48
#      FD                          : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 84
#      IBUF                        : 36
#      OBUF                        : 48

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of   4800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     48
   Number with an unused Flip Flop:       0  out of     48     0%  
   Number with an unused LUT:            48  out of     48   100%  
   Number of fully used LUT-FF pairs:     0  out of     48     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          85
 Number of bonded IOBs:                  85  out of    102    83%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.431ns (Maximum Frequency: 225.678MHz)
   Minimum input arrival time before clock: 8.787ns
   Maximum output required time after clock: 6.900ns
   Maximum combinational path delay: 11.256ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.431ns (frequency: 225.678MHz)
  Total number of paths / destination ports: 2304 / 48
-------------------------------------------------------------------------
Delay:               4.431ns (Levels of Logic = 3)
  Source:            regout_47 (FF)
  Destination:       regout_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regout_47 to regout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  regout_47 (regout_47)
     begin scope: 'my_inst:c<47>'
     begin scope: 'my_inst/blk00000001:C<47>'
     SEC:in->out           2   2.687   0.616  sec_inst (sec_net)
     end scope: 'my_inst/blk00000001:P<47>'
     end scope: 'my_inst:p<47>'
     FD:D                      0.102          regout_47
    ----------------------------------------
    Total                      4.431ns (3.236ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1728 / 48
-------------------------------------------------------------------------
Offset:              8.787ns (Levels of Logic = 4)
  Source:            in1<17> (PAD)
  Destination:       regout_0 (FF)
  Destination Clock: clk rising

  Data Path: in1<17> to regout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in1_17_IBUF (in1_17_IBUF)
     begin scope: 'my_inst:a<17>'
     begin scope: 'my_inst/blk00000001:A<17>'
     SEC:in->out           2   6.268   0.616  sec_inst (sec_net)
     end scope: 'my_inst/blk00000001:P<47>'
     end scope: 'my_inst:p<47>'
     FD:D                      0.102          regout_47
    ----------------------------------------
    Total                      8.787ns (7.592ns logic, 1.195ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2304 / 48
-------------------------------------------------------------------------
Offset:              6.900ns (Levels of Logic = 4)
  Source:            regout_47 (FF)
  Destination:       out<47> (PAD)
  Source Clock:      clk rising

  Data Path: regout_47 to out<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  regout_47 (regout_47)
     begin scope: 'my_inst:c<47>'
     begin scope: 'my_inst/blk00000001:C<47>'
     SEC:in->out           2   2.687   0.616  sec_inst (sec_net)
     end scope: 'my_inst/blk00000001:P<47>'
     end scope: 'my_inst:p<47>'
     OBUF:I->O                 2.571          out_47_OBUF (out<47>)
    ----------------------------------------
    Total                      6.900ns (5.705ns logic, 1.195ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1728 / 48
-------------------------------------------------------------------------
Delay:               11.256ns (Levels of Logic = 5)
  Source:            in1<17> (PAD)
  Destination:       out<47> (PAD)

  Data Path: in1<17> to out<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in1_17_IBUF (in1_17_IBUF)
     begin scope: 'my_inst:a<17>'
     begin scope: 'my_inst/blk00000001:A<17>'
     SEC:in->out           2   6.268   0.616  sec_inst (sec_net)
     end scope: 'my_inst/blk00000001:P<47>'
     end scope: 'my_inst:p<47>'
     OBUF:I->O                 2.571          out_47_OBUF (out<47>)
    ----------------------------------------
    Total                     11.256ns (10.061ns logic, 1.195ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.431|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.71 secs
 
--> 

Total memory usage is 243656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

