
Digital_Calculator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a24  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  08008bb8  08008bb8  00018bb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009308  08009308  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  08009308  08009308  00019308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009310  08009310  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009310  08009310  00019310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009314  08009314  00019314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  08009318  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020224  2**0
                  CONTENTS
 10 .bss          00000094  20000224  20000224  00020224  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002b8  200002b8  00020224  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aaf6  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c3d  00000000  00000000  0002ad4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  0002c988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000758  00000000  00000000  0002d1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000215a7  00000000  00000000  0002d8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ae0a  00000000  00000000  0004ee9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3a6b  00000000  00000000  00059ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0011d714  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003680  00000000  00000000  0011d768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b9c 	.word	0x08008b9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	08008b9c 	.word	0x08008b9c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b9a4 	b.w	8000f48 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f83c 	bl	8000c84 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff ff5b 	bl	8000adc <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fcd1 	bl	80005f8 <__aeabi_dmul>
 8000c56:	f7ff ffa7 	bl	8000ba8 <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fc52 	bl	8000504 <__aeabi_ui2d>
 8000c60:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <__aeabi_d2ulz+0x38>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f7ff fcc8 	bl	80005f8 <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fb0a 	bl	8000288 <__aeabi_dsub>
 8000c74:	f7ff ff98 	bl	8000ba8 <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <__udivmoddi4>:
 8000c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c88:	9d08      	ldr	r5, [sp, #32]
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	468c      	mov	ip, r1
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f040 8083 	bne.w	8000d9a <__udivmoddi4+0x116>
 8000c94:	428a      	cmp	r2, r1
 8000c96:	4617      	mov	r7, r2
 8000c98:	d947      	bls.n	8000d2a <__udivmoddi4+0xa6>
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	b142      	cbz	r2, 8000cb2 <__udivmoddi4+0x2e>
 8000ca0:	f1c2 0020 	rsb	r0, r2, #32
 8000ca4:	fa24 f000 	lsr.w	r0, r4, r0
 8000ca8:	4091      	lsls	r1, r2
 8000caa:	4097      	lsls	r7, r2
 8000cac:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cb6:	0c23      	lsrs	r3, r4, #16
 8000cb8:	fbbc f6f8 	udiv	r6, ip, r8
 8000cbc:	fa1f fe87 	uxth.w	lr, r7
 8000cc0:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc8:	fb06 f10e 	mul.w	r1, r6, lr
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x60>
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cd6:	f080 8119 	bcs.w	8000f0c <__udivmoddi4+0x288>
 8000cda:	4299      	cmp	r1, r3
 8000cdc:	f240 8116 	bls.w	8000f0c <__udivmoddi4+0x288>
 8000ce0:	3e02      	subs	r6, #2
 8000ce2:	443b      	add	r3, r7
 8000ce4:	1a5b      	subs	r3, r3, r1
 8000ce6:	b2a4      	uxth	r4, r4
 8000ce8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cec:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cf8:	45a6      	cmp	lr, r4
 8000cfa:	d909      	bls.n	8000d10 <__udivmoddi4+0x8c>
 8000cfc:	193c      	adds	r4, r7, r4
 8000cfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d02:	f080 8105 	bcs.w	8000f10 <__udivmoddi4+0x28c>
 8000d06:	45a6      	cmp	lr, r4
 8000d08:	f240 8102 	bls.w	8000f10 <__udivmoddi4+0x28c>
 8000d0c:	3802      	subs	r0, #2
 8000d0e:	443c      	add	r4, r7
 8000d10:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d14:	eba4 040e 	sub.w	r4, r4, lr
 8000d18:	2600      	movs	r6, #0
 8000d1a:	b11d      	cbz	r5, 8000d24 <__udivmoddi4+0xa0>
 8000d1c:	40d4      	lsrs	r4, r2
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e9c5 4300 	strd	r4, r3, [r5]
 8000d24:	4631      	mov	r1, r6
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	b902      	cbnz	r2, 8000d2e <__udivmoddi4+0xaa>
 8000d2c:	deff      	udf	#255	; 0xff
 8000d2e:	fab2 f282 	clz	r2, r2
 8000d32:	2a00      	cmp	r2, #0
 8000d34:	d150      	bne.n	8000dd8 <__udivmoddi4+0x154>
 8000d36:	1bcb      	subs	r3, r1, r7
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	fa1f f887 	uxth.w	r8, r7
 8000d40:	2601      	movs	r6, #1
 8000d42:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d46:	0c21      	lsrs	r1, r4, #16
 8000d48:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d4c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d50:	fb08 f30c 	mul.w	r3, r8, ip
 8000d54:	428b      	cmp	r3, r1
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0xe4>
 8000d58:	1879      	adds	r1, r7, r1
 8000d5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0xe2>
 8000d60:	428b      	cmp	r3, r1
 8000d62:	f200 80e9 	bhi.w	8000f38 <__udivmoddi4+0x2b4>
 8000d66:	4684      	mov	ip, r0
 8000d68:	1ac9      	subs	r1, r1, r3
 8000d6a:	b2a3      	uxth	r3, r4
 8000d6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d70:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d74:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d78:	fb08 f800 	mul.w	r8, r8, r0
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	d907      	bls.n	8000d90 <__udivmoddi4+0x10c>
 8000d80:	193c      	adds	r4, r7, r4
 8000d82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d86:	d202      	bcs.n	8000d8e <__udivmoddi4+0x10a>
 8000d88:	45a0      	cmp	r8, r4
 8000d8a:	f200 80d9 	bhi.w	8000f40 <__udivmoddi4+0x2bc>
 8000d8e:	4618      	mov	r0, r3
 8000d90:	eba4 0408 	sub.w	r4, r4, r8
 8000d94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d98:	e7bf      	b.n	8000d1a <__udivmoddi4+0x96>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x12e>
 8000d9e:	2d00      	cmp	r5, #0
 8000da0:	f000 80b1 	beq.w	8000f06 <__udivmoddi4+0x282>
 8000da4:	2600      	movs	r6, #0
 8000da6:	e9c5 0100 	strd	r0, r1, [r5]
 8000daa:	4630      	mov	r0, r6
 8000dac:	4631      	mov	r1, r6
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	fab3 f683 	clz	r6, r3
 8000db6:	2e00      	cmp	r6, #0
 8000db8:	d14a      	bne.n	8000e50 <__udivmoddi4+0x1cc>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0x140>
 8000dbe:	4282      	cmp	r2, r0
 8000dc0:	f200 80b8 	bhi.w	8000f34 <__udivmoddi4+0x2b0>
 8000dc4:	1a84      	subs	r4, r0, r2
 8000dc6:	eb61 0103 	sbc.w	r1, r1, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	468c      	mov	ip, r1
 8000dce:	2d00      	cmp	r5, #0
 8000dd0:	d0a8      	beq.n	8000d24 <__udivmoddi4+0xa0>
 8000dd2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f603 	lsr.w	r6, r0, r3
 8000de0:	4097      	lsls	r7, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dea:	40d9      	lsrs	r1, r3
 8000dec:	4330      	orrs	r0, r6
 8000dee:	0c03      	lsrs	r3, r0, #16
 8000df0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df4:	fa1f f887 	uxth.w	r8, r7
 8000df8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e00:	fb06 f108 	mul.w	r1, r6, r8
 8000e04:	4299      	cmp	r1, r3
 8000e06:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0a:	d909      	bls.n	8000e20 <__udivmoddi4+0x19c>
 8000e0c:	18fb      	adds	r3, r7, r3
 8000e0e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e12:	f080 808d 	bcs.w	8000f30 <__udivmoddi4+0x2ac>
 8000e16:	4299      	cmp	r1, r3
 8000e18:	f240 808a 	bls.w	8000f30 <__udivmoddi4+0x2ac>
 8000e1c:	3e02      	subs	r6, #2
 8000e1e:	443b      	add	r3, r7
 8000e20:	1a5b      	subs	r3, r3, r1
 8000e22:	b281      	uxth	r1, r0
 8000e24:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e28:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb00 f308 	mul.w	r3, r0, r8
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0x1c4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e3e:	d273      	bcs.n	8000f28 <__udivmoddi4+0x2a4>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	d971      	bls.n	8000f28 <__udivmoddi4+0x2a4>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4439      	add	r1, r7
 8000e48:	1acb      	subs	r3, r1, r3
 8000e4a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e4e:	e778      	b.n	8000d42 <__udivmoddi4+0xbe>
 8000e50:	f1c6 0c20 	rsb	ip, r6, #32
 8000e54:	fa03 f406 	lsl.w	r4, r3, r6
 8000e58:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e5c:	431c      	orrs	r4, r3
 8000e5e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e62:	fa01 f306 	lsl.w	r3, r1, r6
 8000e66:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	0c3b      	lsrs	r3, r7, #16
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fa1f f884 	uxth.w	r8, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e82:	fb09 fa08 	mul.w	sl, r9, r8
 8000e86:	458a      	cmp	sl, r1
 8000e88:	fa02 f206 	lsl.w	r2, r2, r6
 8000e8c:	fa00 f306 	lsl.w	r3, r0, r6
 8000e90:	d908      	bls.n	8000ea4 <__udivmoddi4+0x220>
 8000e92:	1861      	adds	r1, r4, r1
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	d248      	bcs.n	8000f2c <__udivmoddi4+0x2a8>
 8000e9a:	458a      	cmp	sl, r1
 8000e9c:	d946      	bls.n	8000f2c <__udivmoddi4+0x2a8>
 8000e9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea2:	4421      	add	r1, r4
 8000ea4:	eba1 010a 	sub.w	r1, r1, sl
 8000ea8:	b2bf      	uxth	r7, r7
 8000eaa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eae:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eb6:	fb00 f808 	mul.w	r8, r0, r8
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x24a>
 8000ebe:	19e7      	adds	r7, r4, r7
 8000ec0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec4:	d22e      	bcs.n	8000f24 <__udivmoddi4+0x2a0>
 8000ec6:	45b8      	cmp	r8, r7
 8000ec8:	d92c      	bls.n	8000f24 <__udivmoddi4+0x2a0>
 8000eca:	3802      	subs	r0, #2
 8000ecc:	4427      	add	r7, r4
 8000ece:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed2:	eba7 0708 	sub.w	r7, r7, r8
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	454f      	cmp	r7, r9
 8000edc:	46c6      	mov	lr, r8
 8000ede:	4649      	mov	r1, r9
 8000ee0:	d31a      	bcc.n	8000f18 <__udivmoddi4+0x294>
 8000ee2:	d017      	beq.n	8000f14 <__udivmoddi4+0x290>
 8000ee4:	b15d      	cbz	r5, 8000efe <__udivmoddi4+0x27a>
 8000ee6:	ebb3 020e 	subs.w	r2, r3, lr
 8000eea:	eb67 0701 	sbc.w	r7, r7, r1
 8000eee:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef2:	40f2      	lsrs	r2, r6
 8000ef4:	ea4c 0202 	orr.w	r2, ip, r2
 8000ef8:	40f7      	lsrs	r7, r6
 8000efa:	e9c5 2700 	strd	r2, r7, [r5]
 8000efe:	2600      	movs	r6, #0
 8000f00:	4631      	mov	r1, r6
 8000f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f06:	462e      	mov	r6, r5
 8000f08:	4628      	mov	r0, r5
 8000f0a:	e70b      	b.n	8000d24 <__udivmoddi4+0xa0>
 8000f0c:	4606      	mov	r6, r0
 8000f0e:	e6e9      	b.n	8000ce4 <__udivmoddi4+0x60>
 8000f10:	4618      	mov	r0, r3
 8000f12:	e6fd      	b.n	8000d10 <__udivmoddi4+0x8c>
 8000f14:	4543      	cmp	r3, r8
 8000f16:	d2e5      	bcs.n	8000ee4 <__udivmoddi4+0x260>
 8000f18:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f1c:	eb69 0104 	sbc.w	r1, r9, r4
 8000f20:	3801      	subs	r0, #1
 8000f22:	e7df      	b.n	8000ee4 <__udivmoddi4+0x260>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e7d2      	b.n	8000ece <__udivmoddi4+0x24a>
 8000f28:	4660      	mov	r0, ip
 8000f2a:	e78d      	b.n	8000e48 <__udivmoddi4+0x1c4>
 8000f2c:	4681      	mov	r9, r0
 8000f2e:	e7b9      	b.n	8000ea4 <__udivmoddi4+0x220>
 8000f30:	4666      	mov	r6, ip
 8000f32:	e775      	b.n	8000e20 <__udivmoddi4+0x19c>
 8000f34:	4630      	mov	r0, r6
 8000f36:	e74a      	b.n	8000dce <__udivmoddi4+0x14a>
 8000f38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f3c:	4439      	add	r1, r7
 8000f3e:	e713      	b.n	8000d68 <__udivmoddi4+0xe4>
 8000f40:	3802      	subs	r0, #2
 8000f42:	443c      	add	r4, r7
 8000f44:	e724      	b.n	8000d90 <__udivmoddi4+0x10c>
 8000f46:	bf00      	nop

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <LCD_Send_Cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void LCD_Send_Cmd (char cmd)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af02      	add	r7, sp, #8
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	f023 030f 	bic.w	r3, r3, #15
 8000f5c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	011b      	lsls	r3, r3, #4
 8000f62:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	f043 030c 	orr.w	r3, r3, #12
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	f043 0308 	orr.w	r3, r3, #8
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f78:	7bbb      	ldrb	r3, [r7, #14]
 8000f7a:	f043 030c 	orr.w	r3, r3, #12
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f82:	7bbb      	ldrb	r3, [r7, #14]
 8000f84:	f043 0308 	orr.w	r3, r3, #8
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f8c:	f107 0208 	add.w	r2, r7, #8
 8000f90:	2364      	movs	r3, #100	; 0x64
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2304      	movs	r3, #4
 8000f96:	214e      	movs	r1, #78	; 0x4e
 8000f98:	4804      	ldr	r0, [pc, #16]	; (8000fac <LCD_Send_Cmd+0x60>)
 8000f9a:	f001 fced 	bl	8002978 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8000f9e:	200a      	movs	r0, #10
 8000fa0:	f001 f8ce 	bl	8002140 <HAL_Delay>
}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000250 	.word	0x20000250

08000fb0 <LCD_Send_Char>:

void LCD_Send_Char (char data)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	f023 030f 	bic.w	r3, r3, #15
 8000fc0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
 8000fca:	f043 030d 	orr.w	r3, r3, #13
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	f043 0309 	orr.w	r3, r3, #9
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000fdc:	7bbb      	ldrb	r3, [r7, #14]
 8000fde:	f043 030d 	orr.w	r3, r3, #13
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000fe6:	7bbb      	ldrb	r3, [r7, #14]
 8000fe8:	f043 0309 	orr.w	r3, r3, #9
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ff0:	f107 0208 	add.w	r2, r7, #8
 8000ff4:	2364      	movs	r3, #100	; 0x64
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	214e      	movs	r1, #78	; 0x4e
 8000ffc:	4804      	ldr	r0, [pc, #16]	; (8001010 <LCD_Send_Char+0x60>)
 8000ffe:	f001 fcbb 	bl	8002978 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8001002:	200a      	movs	r0, #10
 8001004:	f001 f89c 	bl	8002140 <HAL_Delay>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000250 	.word	0x20000250

08001014 <LCD_Init>:
    LCD_Send_Cmd (col);
}


void LCD_Init (void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  // 4 bit initialisation
  LCD_Send_Cmd (0x33); /* set 4-bits interface */
 8001018:	2033      	movs	r0, #51	; 0x33
 800101a:	f7ff ff97 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(10);
 800101e:	200a      	movs	r0, #10
 8001020:	f001 f88e 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd (0x32);
 8001024:	2032      	movs	r0, #50	; 0x32
 8001026:	f7ff ff91 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(50);
 800102a:	2032      	movs	r0, #50	; 0x32
 800102c:	f001 f888 	bl	8002140 <HAL_Delay>

  // dislay initialisation
  LCD_Send_Cmd (0x28); /* start to set LCD function */
 8001030:	2028      	movs	r0, #40	; 0x28
 8001032:	f7ff ff8b 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(50);
 8001036:	2032      	movs	r0, #50	; 0x32
 8001038:	f001 f882 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd (0x01); /* clear display */
 800103c:	2001      	movs	r0, #1
 800103e:	f7ff ff85 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(50);
 8001042:	2032      	movs	r0, #50	; 0x32
 8001044:	f001 f87c 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd (0x06); /* set entry mode */
 8001048:	2006      	movs	r0, #6
 800104a:	f7ff ff7f 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(50);
 800104e:	2032      	movs	r0, #50	; 0x32
 8001050:	f001 f876 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd (0x0D); /* set display to on */
 8001054:	200d      	movs	r0, #13
 8001056:	f7ff ff79 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(50);
 800105a:	2032      	movs	r0, #50	; 0x32
 800105c:	f001 f870 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd (0x80); /* move cursor to home and set data address to 0 */
 8001060:	2080      	movs	r0, #128	; 0x80
 8001062:	f7ff ff73 	bl	8000f4c <LCD_Send_Cmd>
  HAL_Delay(50);
 8001066:	2032      	movs	r0, #50	; 0x32
 8001068:	f001 f86a 	bl	8002140 <HAL_Delay>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <LCD_Send_String>:

void LCD_Send_String (char *str)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	while (*str) LCD_Send_Char (*str++);
 8001078:	e006      	b.n	8001088 <LCD_Send_String+0x18>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	1c5a      	adds	r2, r3, #1
 800107e:	607a      	str	r2, [r7, #4]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff ff94 	bl	8000fb0 <LCD_Send_Char>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1f4      	bne.n	800107a <LCD_Send_String+0xa>
}
 8001090:	bf00      	nop
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <Keypad_Init>:
// ColPins: PC4, PB0, PB2, PE8
GPIO_TypeDef *ColPort[NUMCOLS] = {GPIOC, GPIOB, GPIOB, GPIOE};
uint32_t ColPins[NUMCOLS] = {GPIO_PIN_4, GPIO_PIN_0, GPIO_PIN_2, GPIO_PIN_8};

void Keypad_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, ColPins[0], GPIO_PIN_SET);
 80010a0:	4b10      	ldr	r3, [pc, #64]	; (80010e4 <Keypad_Init+0x48>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	2201      	movs	r2, #1
 80010a8:	4619      	mov	r1, r3
 80010aa:	480f      	ldr	r0, [pc, #60]	; (80010e8 <Keypad_Init+0x4c>)
 80010ac:	f001 fb06 	bl	80026bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ColPins[1], GPIO_PIN_SET);
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <Keypad_Init+0x48>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	2201      	movs	r2, #1
 80010b8:	4619      	mov	r1, r3
 80010ba:	480b      	ldr	r0, [pc, #44]	; (80010e8 <Keypad_Init+0x4c>)
 80010bc:	f001 fafe 	bl	80026bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ColPins[2], GPIO_PIN_SET);
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <Keypad_Init+0x48>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	4807      	ldr	r0, [pc, #28]	; (80010e8 <Keypad_Init+0x4c>)
 80010cc:	f001 faf6 	bl	80026bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ColPins[3], GPIO_PIN_SET);
 80010d0:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <Keypad_Init+0x48>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	2201      	movs	r2, #1
 80010d8:	4619      	mov	r1, r3
 80010da:	4803      	ldr	r0, [pc, #12]	; (80010e8 <Keypad_Init+0x4c>)
 80010dc:	f001 faee 	bl	80026bc <HAL_GPIO_WritePin>
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000030 	.word	0x20000030
 80010e8:	40020000 	.word	0x40020000

080010ec <Keypad_ReadKey>:

char Keypad_ReadKey(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
  char keyValue = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
  while(keyValue == 0)
 80010f6:	e051      	b.n	800119c <Keypad_ReadKey+0xb0>
  {
	  for(int colum = 0; colum < NUMCOLS; colum++)
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	e04b      	b.n	8001196 <Keypad_ReadKey+0xaa>
	  {
	    HAL_GPIO_WritePin(ColPort[colum], ColPins[colum], GPIO_PIN_RESET);
 80010fe:	4a2b      	ldr	r2, [pc, #172]	; (80011ac <Keypad_ReadKey+0xc0>)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001106:	4a2a      	ldr	r2, [pc, #168]	; (80011b0 <Keypad_ReadKey+0xc4>)
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110e:	b29b      	uxth	r3, r3
 8001110:	2200      	movs	r2, #0
 8001112:	4619      	mov	r1, r3
 8001114:	f001 fad2 	bl	80026bc <HAL_GPIO_WritePin>
	    for(int row = 0; row < NUMROWS; row++)
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	e028      	b.n	8001170 <Keypad_ReadKey+0x84>
	    {
	      if(HAL_GPIO_ReadPin(GPIOA, RowPins[row]) == 0)
 800111e:	4a25      	ldr	r2, [pc, #148]	; (80011b4 <Keypad_ReadKey+0xc8>)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001126:	b29b      	uxth	r3, r3
 8001128:	4619      	mov	r1, r3
 800112a:	4823      	ldr	r0, [pc, #140]	; (80011b8 <Keypad_ReadKey+0xcc>)
 800112c:	f001 faae 	bl	800268c <HAL_GPIO_ReadPin>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d119      	bne.n	800116a <Keypad_ReadKey+0x7e>
	      {
	        HAL_Delay(50);// debound
 8001136:	2032      	movs	r0, #50	; 0x32
 8001138:	f001 f802 	bl	8002140 <HAL_Delay>
	        while(HAL_GPIO_ReadPin(GPIOA, RowPins[row])==0) {}
 800113c:	bf00      	nop
 800113e:	4a1d      	ldr	r2, [pc, #116]	; (80011b4 <Keypad_ReadKey+0xc8>)
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001146:	b29b      	uxth	r3, r3
 8001148:	4619      	mov	r1, r3
 800114a:	481b      	ldr	r0, [pc, #108]	; (80011b8 <Keypad_ReadKey+0xcc>)
 800114c:	f001 fa9e 	bl	800268c <HAL_GPIO_ReadPin>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0f3      	beq.n	800113e <Keypad_ReadKey+0x52>
	        keyValue = KeyMap[row][colum];
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <Keypad_ReadKey+0xd0>)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	441a      	add	r2, r3
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4413      	add	r3, r2
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	71fb      	strb	r3, [r7, #7]
	        return keyValue;
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	e01c      	b.n	80011a4 <Keypad_ReadKey+0xb8>
	    for(int row = 0; row < NUMROWS; row++)
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	3301      	adds	r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	2b03      	cmp	r3, #3
 8001174:	ddd3      	ble.n	800111e <Keypad_ReadKey+0x32>
	      }
	    }
	    HAL_GPIO_WritePin(ColPort[colum], ColPins[colum], GPIO_PIN_SET);
 8001176:	4a0d      	ldr	r2, [pc, #52]	; (80011ac <Keypad_ReadKey+0xc0>)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800117e:	4a0c      	ldr	r2, [pc, #48]	; (80011b0 <Keypad_ReadKey+0xc4>)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001186:	b29b      	uxth	r3, r3
 8001188:	2201      	movs	r2, #1
 800118a:	4619      	mov	r1, r3
 800118c:	f001 fa96 	bl	80026bc <HAL_GPIO_WritePin>
	  for(int colum = 0; colum < NUMCOLS; colum++)
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3301      	adds	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	2b03      	cmp	r3, #3
 800119a:	ddb0      	ble.n	80010fe <Keypad_ReadKey+0x12>
  while(keyValue == 0)
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0aa      	beq.n	80010f8 <Keypad_ReadKey+0xc>
	  }

  }

  return 0;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000020 	.word	0x20000020
 80011b0:	20000030 	.word	0x20000030
 80011b4:	20000010 	.word	0x20000010
 80011b8:	40020000 	.word	0x40020000
 80011bc:	20000000 	.word	0x20000000

080011c0 <DisplayNum>:
// Define the number of decimal place to be rounded
#define ROUND 6
#define PI 3.141592654
// Display number to LCD
void DisplayNum(double lfNum)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	ed87 0b00 	vstr	d0, [r7]
  // Khai bo mng k t xut ra mn hnh
  char result_arr[20] = {0};
 80011ca:	2300      	movs	r3, #0
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	f107 030c 	add.w	r3, r7, #12
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
  int index = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]

  // ly phn nguyn ca s a vo
  int nNum = (int)lfNum;
 80011e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011e4:	f7ff fcb8 	bl	8000b58 <__aeabi_d2iz>
 80011e8:	4603      	mov	r3, r0
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24

  itoa(nNum, result_arr, 10);
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	220a      	movs	r2, #10
 80011f2:	4619      	mov	r1, r3
 80011f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80011f6:	f002 fb6d 	bl	80038d4 <itoa>

  if(lfNum - nNum == 0)
 80011fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80011fc:	f7ff f992 	bl	8000524 <__aeabi_i2d>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001208:	f7ff f83e 	bl	8000288 <__aeabi_dsub>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	f7ff fc54 	bl	8000ac8 <__aeabi_dcmpeq>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d005      	beq.n	8001232 <DisplayNum+0x72>
  {
    LCD_Send_String(result_arr);
 8001226:	f107 0308 	add.w	r3, r7, #8
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff20 	bl	8001070 <LCD_Send_String>
      nNum = (int)lfNum;
      result_arr[index + i] =  nNum + 48;
    }
    LCD_Send_String(result_arr);
  }
}
 8001230:	e047      	b.n	80012c2 <DisplayNum+0x102>
    index = strlen(result_arr);
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	4618      	mov	r0, r3
 8001238:	f7fe ffca 	bl	80001d0 <strlen>
 800123c:	4603      	mov	r3, r0
 800123e:	61fb      	str	r3, [r7, #28]
    result_arr[index] = '.';
 8001240:	f107 0208 	add.w	r2, r7, #8
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	4413      	add	r3, r2
 8001248:	222e      	movs	r2, #46	; 0x2e
 800124a:	701a      	strb	r2, [r3, #0]
    index ++;
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	3301      	adds	r3, #1
 8001250:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < ROUND; i++)
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
 8001256:	e02c      	b.n	80012b2 <DisplayNum+0xf2>
      lfNum = lfNum - nNum;
 8001258:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800125a:	f7ff f963 	bl	8000524 <__aeabi_i2d>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001266:	f7ff f80f 	bl	8000288 <__aeabi_dsub>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	e9c7 2300 	strd	r2, r3, [r7]
      lfNum = lfNum * 10;
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b15      	ldr	r3, [pc, #84]	; (80012cc <DisplayNum+0x10c>)
 8001278:	e9d7 0100 	ldrd	r0, r1, [r7]
 800127c:	f7ff f9bc 	bl	80005f8 <__aeabi_dmul>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	e9c7 2300 	strd	r2, r3, [r7]
      nNum = (int)lfNum;
 8001288:	e9d7 0100 	ldrd	r0, r1, [r7]
 800128c:	f7ff fc64 	bl	8000b58 <__aeabi_d2iz>
 8001290:	4603      	mov	r3, r0
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
      result_arr[index + i] =  nNum + 48;
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	b2da      	uxtb	r2, r3
 8001298:	69f9      	ldr	r1, [r7, #28]
 800129a:	6a3b      	ldr	r3, [r7, #32]
 800129c:	440b      	add	r3, r1
 800129e:	3230      	adds	r2, #48	; 0x30
 80012a0:	b2d2      	uxtb	r2, r2
 80012a2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80012a6:	440b      	add	r3, r1
 80012a8:	f803 2c20 	strb.w	r2, [r3, #-32]
    for(int i = 0; i < ROUND; i++)
 80012ac:	6a3b      	ldr	r3, [r7, #32]
 80012ae:	3301      	adds	r3, #1
 80012b0:	623b      	str	r3, [r7, #32]
 80012b2:	6a3b      	ldr	r3, [r7, #32]
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	ddcf      	ble.n	8001258 <DisplayNum+0x98>
    LCD_Send_String(result_arr);
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff fed7 	bl	8001070 <LCD_Send_String>
}
 80012c2:	bf00      	nop
 80012c4:	3728      	adds	r7, #40	; 0x28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40240000 	.word	0x40240000

080012d0 <BasicCalculator>:

// Start calculating in basic mode
void BasicCalculator()
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08e      	sub	sp, #56	; 0x38
 80012d4:	af00      	add	r7, sp, #0
  // Clear LCD
  LCD_Send_Cmd(0x01);
 80012d6:	2001      	movs	r0, #1
 80012d8:	f7ff fe38 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_String("Basic Calculator");
 80012dc:	48a9      	ldr	r0, [pc, #676]	; (8001584 <BasicCalculator+0x2b4>)
 80012de:	f7ff fec7 	bl	8001070 <LCD_Send_String>
  HAL_Delay(500);
 80012e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012e6:	f000 ff2b 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd(0x01);
 80012ea:	2001      	movs	r0, #1
 80012ec:	f7ff fe2e 	bl	8000f4c <LCD_Send_Cmd>

  // Declare variables and flag
  double lfOperand1 = 0, lfOperand2 = 0, lfResult = 0;
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

  char oprd1_arr[10] = {0};
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	809a      	strh	r2, [r3, #4]
  char oprd2_arr[10] = {0};
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	809a      	strh	r2, [r3, #4]
  uint8_t oprd1_idx = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t oprd2_idx = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  char temp_char = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  char operator = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t LCD_Cnt = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  bool isOperand2 = false;
 800134c:	2300      	movs	r3, #0
 800134e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  //Start while loop to get expression
  while(1)
  {
    // Get character from keypad
    temp_char = Keypad_ReadKey();
 8001352:	f7ff fecb 	bl	80010ec <Keypad_ReadKey>
 8001356:	4603      	mov	r3, r0
 8001358:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    HAL_Delay(20);
 800135c:	2014      	movs	r0, #20
 800135e:	f000 feef 	bl	8002140 <HAL_Delay>
    if(temp_char == 'A')  temp_char = '+';
 8001362:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001366:	2b41      	cmp	r3, #65	; 0x41
 8001368:	d103      	bne.n	8001372 <BasicCalculator+0xa2>
 800136a:	232b      	movs	r3, #43	; 0x2b
 800136c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001370:	e023      	b.n	80013ba <BasicCalculator+0xea>
    else if(temp_char == 'B')  temp_char = '-';
 8001372:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001376:	2b42      	cmp	r3, #66	; 0x42
 8001378:	d103      	bne.n	8001382 <BasicCalculator+0xb2>
 800137a:	232d      	movs	r3, #45	; 0x2d
 800137c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001380:	e01b      	b.n	80013ba <BasicCalculator+0xea>
    else if(temp_char == 'C')  temp_char = 'x';
 8001382:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001386:	2b43      	cmp	r3, #67	; 0x43
 8001388:	d103      	bne.n	8001392 <BasicCalculator+0xc2>
 800138a:	2378      	movs	r3, #120	; 0x78
 800138c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001390:	e013      	b.n	80013ba <BasicCalculator+0xea>
    else if(temp_char == 'D')  temp_char = '/';
 8001392:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001396:	2b44      	cmp	r3, #68	; 0x44
 8001398:	d103      	bne.n	80013a2 <BasicCalculator+0xd2>
 800139a:	232f      	movs	r3, #47	; 0x2f
 800139c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80013a0:	e00b      	b.n	80013ba <BasicCalculator+0xea>
    else if(temp_char == '*')  temp_char = '.';
 80013a2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013a6:	2b2a      	cmp	r3, #42	; 0x2a
 80013a8:	d103      	bne.n	80013b2 <BasicCalculator+0xe2>
 80013aa:	232e      	movs	r3, #46	; 0x2e
 80013ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80013b0:	e003      	b.n	80013ba <BasicCalculator+0xea>
    else if(temp_char == '#')  break;
 80013b2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013b6:	2b23      	cmp	r3, #35	; 0x23
 80013b8:	d06f      	beq.n	800149a <BasicCalculator+0x1ca>

    if(temp_char == '+' || temp_char == '-' || temp_char == 'x' || temp_char == '/')
 80013ba:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013be:	2b2b      	cmp	r3, #43	; 0x2b
 80013c0:	d00b      	beq.n	80013da <BasicCalculator+0x10a>
 80013c2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013c6:	2b2d      	cmp	r3, #45	; 0x2d
 80013c8:	d007      	beq.n	80013da <BasicCalculator+0x10a>
 80013ca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013ce:	2b78      	cmp	r3, #120	; 0x78
 80013d0:	d003      	beq.n	80013da <BasicCalculator+0x10a>
 80013d2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013d6:	2b2f      	cmp	r3, #47	; 0x2f
 80013d8:	d113      	bne.n	8001402 <BasicCalculator+0x132>
    {
      if(oprd1_idx != 0 && operator == 0)
 80013da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d00f      	beq.n	8001402 <BasicCalculator+0x132>
 80013e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d10b      	bne.n	8001402 <BasicCalculator+0x132>
      {
    	  operator = temp_char;
 80013ea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013ee:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    	  isOperand2 = true;
 80013f2:	2301      	movs	r3, #1
 80013f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    	  LCD_Send_Char(operator);
 80013f8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fdd7 	bl	8000fb0 <LCD_Send_Char>
      }
    }

    if(isOperand2 == false && temp_char != operator)
 8001402:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001406:	f083 0301 	eor.w	r3, r3, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d019      	beq.n	8001444 <BasicCalculator+0x174>
 8001410:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001414:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001418:	429a      	cmp	r2, r3
 800141a:	d013      	beq.n	8001444 <BasicCalculator+0x174>
    {
      LCD_Send_Char(temp_char);
 800141c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fdc5 	bl	8000fb0 <LCD_Send_Char>
      oprd1_arr[oprd1_idx] = temp_char;
 8001426:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800142a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800142e:	4413      	add	r3, r2
 8001430:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001434:	f803 2c2c 	strb.w	r2, [r3, #-44]
      oprd1_idx++;
 8001438:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800143c:	3301      	adds	r3, #1
 800143e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001442:	e01c      	b.n	800147e <BasicCalculator+0x1ae>
    }
    else if(isOperand2 == true && temp_char != operator)
 8001444:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001448:	2b00      	cmp	r3, #0
 800144a:	d018      	beq.n	800147e <BasicCalculator+0x1ae>
 800144c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001450:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001454:	429a      	cmp	r2, r3
 8001456:	d012      	beq.n	800147e <BasicCalculator+0x1ae>
    {
      LCD_Send_Char(temp_char);
 8001458:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff fda7 	bl	8000fb0 <LCD_Send_Char>
      oprd2_arr[oprd2_idx] = temp_char;
 8001462:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001466:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800146a:	4413      	add	r3, r2
 800146c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001470:	f803 2c38 	strb.w	r2, [r3, #-56]
      oprd2_idx++;
 8001474:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001478:	3301      	adds	r3, #1
 800147a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    }

    // If data length > 16, shift left the screen when display data
    LCD_Cnt++;
 800147e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001482:	3301      	adds	r3, #1
 8001484:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if(LCD_Cnt > 16)  LCD_Send_Cmd(0x18);
 8001488:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800148c:	2b10      	cmp	r3, #16
 800148e:	f67f af60 	bls.w	8001352 <BasicCalculator+0x82>
 8001492:	2018      	movs	r0, #24
 8001494:	f7ff fd5a 	bl	8000f4c <LCD_Send_Cmd>
    temp_char = Keypad_ReadKey();
 8001498:	e75b      	b.n	8001352 <BasicCalculator+0x82>
    else if(temp_char == '#')  break;
 800149a:	bf00      	nop

  // End while loop
  }

  lfOperand1 = atof(oprd1_arr);
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	4618      	mov	r0, r3
 80014a2:	f002 f9d1 	bl	8003848 <atof>
 80014a6:	ed87 0b08 	vstr	d0, [r7, #32]
  lfOperand2 = atof(oprd2_arr);
 80014aa:	463b      	mov	r3, r7
 80014ac:	4618      	mov	r0, r3
 80014ae:	f002 f9cb 	bl	8003848 <atof>
 80014b2:	ed87 0b06 	vstr	d0, [r7, #24]

  // Start calculate
  switch(operator)
 80014b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80014ba:	2b78      	cmp	r3, #120	; 0x78
 80014bc:	d020      	beq.n	8001500 <BasicCalculator+0x230>
 80014be:	2b78      	cmp	r3, #120	; 0x78
 80014c0:	dc4c      	bgt.n	800155c <BasicCalculator+0x28c>
 80014c2:	2b2f      	cmp	r3, #47	; 0x2f
 80014c4:	d027      	beq.n	8001516 <BasicCalculator+0x246>
 80014c6:	2b2f      	cmp	r3, #47	; 0x2f
 80014c8:	dc48      	bgt.n	800155c <BasicCalculator+0x28c>
 80014ca:	2b2b      	cmp	r3, #43	; 0x2b
 80014cc:	d002      	beq.n	80014d4 <BasicCalculator+0x204>
 80014ce:	2b2d      	cmp	r3, #45	; 0x2d
 80014d0:	d00b      	beq.n	80014ea <BasicCalculator+0x21a>
 80014d2:	e03a      	b.n	800154a <BasicCalculator+0x27a>
  {
    case '+':
      lfResult = lfOperand1 + lfOperand2;
 80014d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014dc:	f7fe fed6 	bl	800028c <__adddf3>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      break;
 80014e8:	e02f      	b.n	800154a <BasicCalculator+0x27a>
    case '-' :
      lfResult = lfOperand1 - lfOperand2;
 80014ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014ee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014f2:	f7fe fec9 	bl	8000288 <__aeabi_dsub>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      break;
 80014fe:	e024      	b.n	800154a <BasicCalculator+0x27a>
    case 'x' :
      lfResult = lfOperand1 * lfOperand2;
 8001500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001504:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001508:	f7ff f876 	bl	80005f8 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      break;
 8001514:	e019      	b.n	800154a <BasicCalculator+0x27a>
    case '/' :
      lfResult = lfOperand1 / lfOperand2;
 8001516:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800151a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800151e:	f7ff f995 	bl	800084c <__aeabi_ddiv>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      if (lfOperand2 ==0)  { LCD_Send_String("MATH ERROR"); return; }
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001536:	f7ff fac7 	bl	8000ac8 <__aeabi_dcmpeq>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d100      	bne.n	8001542 <BasicCalculator+0x272>
      break;
 8001540:	e003      	b.n	800154a <BasicCalculator+0x27a>
      if (lfOperand2 ==0)  { LCD_Send_String("MATH ERROR"); return; }
 8001542:	4811      	ldr	r0, [pc, #68]	; (8001588 <BasicCalculator+0x2b8>)
 8001544:	f7ff fd94 	bl	8001070 <LCD_Send_String>
 8001548:	e019      	b.n	800157e <BasicCalculator+0x2ae>
  }

  // If expression is more than 16 characters, shift right the screen before display result
  while(LCD_Cnt - 16 > 0)
 800154a:	e007      	b.n	800155c <BasicCalculator+0x28c>
  {
    LCD_Send_Cmd(0x1C);
 800154c:	201c      	movs	r0, #28
 800154e:	f7ff fcfd 	bl	8000f4c <LCD_Send_Cmd>
    LCD_Cnt--;
 8001552:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001556:	3b01      	subs	r3, #1
 8001558:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  while(LCD_Cnt - 16 > 0)
 800155c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001560:	2b10      	cmp	r3, #16
 8001562:	d8f3      	bhi.n	800154c <BasicCalculator+0x27c>
  }

  HAL_Delay(50);
 8001564:	2032      	movs	r0, #50	; 0x32
 8001566:	f000 fdeb 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd(0xC0);
 800156a:	20c0      	movs	r0, #192	; 0xc0
 800156c:	f7ff fcee 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_Char('=');
 8001570:	203d      	movs	r0, #61	; 0x3d
 8001572:	f7ff fd1d 	bl	8000fb0 <LCD_Send_Char>

  // Display result to LCD
  DisplayNum(lfResult);
 8001576:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 800157a:	f7ff fe21 	bl	80011c0 <DisplayNum>

  //End basic calculator
}
 800157e:	3738      	adds	r7, #56	; 0x38
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	08008bb8 	.word	0x08008bb8
 8001588:	08008bcc 	.word	0x08008bcc

0800158c <AdvanceCalculator>:
 * B = Cn bc 2
 * C = Cn bc 3
 * D = exp
 * */
void AdvanceCalculator(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08e      	sub	sp, #56	; 0x38
 8001590:	af00      	add	r7, sp, #0
  // Clear LCD
  LCD_Send_Cmd(0x01);
 8001592:	2001      	movs	r0, #1
 8001594:	f7ff fcda 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_String("Advance Calculator");
 8001598:	487e      	ldr	r0, [pc, #504]	; (8001794 <AdvanceCalculator+0x208>)
 800159a:	f7ff fd69 	bl	8001070 <LCD_Send_String>
  HAL_Delay(500);
 800159e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015a2:	f000 fdcd 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd(0x01);
 80015a6:	2001      	movs	r0, #1
 80015a8:	f7ff fcd0 	bl	8000f4c <LCD_Send_Cmd>

  // Declare variables and flag
  double lfOperand1 = 0, lfOperand2 = 0, lfResult = 0;
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80015b8:	f04f 0200 	mov.w	r2, #0
 80015bc:	f04f 0300 	mov.w	r3, #0
 80015c0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  char oprd1_arr[10] = {0};
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	809a      	strh	r2, [r3, #4]
  char oprd2_arr[10] = {0};
 80015de:	2300      	movs	r3, #0
 80015e0:	603b      	str	r3, [r7, #0]
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	809a      	strh	r2, [r3, #4]
  uint8_t oprd1_idx = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t oprd2_idx = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  char operator = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  char temp_char = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  bool isOperand2 = false;
 8001602:	2300      	movs	r3, #0
 8001604:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  //Start while loop to get expression
  while(1)
  {
    // Get character from keypad
    temp_char = Keypad_ReadKey();
 8001608:	f7ff fd70 	bl	80010ec <Keypad_ReadKey>
 800160c:	4603      	mov	r3, r0
 800160e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    HAL_Delay(20);
 8001612:	2014      	movs	r0, #20
 8001614:	f000 fd94 	bl	8002140 <HAL_Delay>

    switch(temp_char)
 8001618:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800161c:	2b43      	cmp	r3, #67	; 0x43
 800161e:	d019      	beq.n	8001654 <AdvanceCalculator+0xc8>
 8001620:	2b43      	cmp	r3, #67	; 0x43
 8001622:	dc1f      	bgt.n	8001664 <AdvanceCalculator+0xd8>
 8001624:	2b41      	cmp	r3, #65	; 0x41
 8001626:	d002      	beq.n	800162e <AdvanceCalculator+0xa2>
 8001628:	2b42      	cmp	r3, #66	; 0x42
 800162a:	d00b      	beq.n	8001644 <AdvanceCalculator+0xb8>
 800162c:	e01a      	b.n	8001664 <AdvanceCalculator+0xd8>
    {
      case 'A':
        operator = temp_char;
 800162e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001632:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        isOperand2 = true;
 8001636:	2301      	movs	r3, #1
 8001638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        LCD_Send_String("^(");
 800163c:	4856      	ldr	r0, [pc, #344]	; (8001798 <AdvanceCalculator+0x20c>)
 800163e:	f7ff fd17 	bl	8001070 <LCD_Send_String>
        break;
 8001642:	e00f      	b.n	8001664 <AdvanceCalculator+0xd8>
      case 'B':
        operator = temp_char;
 8001644:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001648:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        LCD_Send_String("sqrt(");
 800164c:	4853      	ldr	r0, [pc, #332]	; (800179c <AdvanceCalculator+0x210>)
 800164e:	f7ff fd0f 	bl	8001070 <LCD_Send_String>
        break;
 8001652:	e007      	b.n	8001664 <AdvanceCalculator+0xd8>
      case 'C':
        operator = temp_char;
 8001654:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001658:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        LCD_Send_String("cbrt(");
 800165c:	4850      	ldr	r0, [pc, #320]	; (80017a0 <AdvanceCalculator+0x214>)
 800165e:	f7ff fd07 	bl	8001070 <LCD_Send_String>
        break;
 8001662:	bf00      	nop
    }

    if(temp_char == 'D')  temp_char = '-';
 8001664:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001668:	2b44      	cmp	r3, #68	; 0x44
 800166a:	d103      	bne.n	8001674 <AdvanceCalculator+0xe8>
 800166c:	232d      	movs	r3, #45	; 0x2d
 800166e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001672:	e00b      	b.n	800168c <AdvanceCalculator+0x100>
    else if(temp_char == '*')  temp_char = '.';
 8001674:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001678:	2b2a      	cmp	r3, #42	; 0x2a
 800167a:	d103      	bne.n	8001684 <AdvanceCalculator+0xf8>
 800167c:	232e      	movs	r3, #46	; 0x2e
 800167e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001682:	e003      	b.n	800168c <AdvanceCalculator+0x100>
    else if (temp_char == '#')  break;
 8001684:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001688:	2b23      	cmp	r3, #35	; 0x23
 800168a:	d03e      	beq.n	800170a <AdvanceCalculator+0x17e>

    // Check the character read from keypad and store in operand array
    if(isOperand2 == false && temp_char != operator)
 800168c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001690:	f083 0301 	eor.w	r3, r3, #1
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d019      	beq.n	80016ce <AdvanceCalculator+0x142>
 800169a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800169e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d013      	beq.n	80016ce <AdvanceCalculator+0x142>
    {
      LCD_Send_Char(temp_char);
 80016a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fc80 	bl	8000fb0 <LCD_Send_Char>
      oprd1_arr[oprd1_idx] = temp_char;
 80016b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016b4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80016b8:	4413      	add	r3, r2
 80016ba:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016be:	f803 2c2c 	strb.w	r2, [r3, #-44]
      oprd1_idx++;
 80016c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016c6:	3301      	adds	r3, #1
 80016c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016cc:	e01c      	b.n	8001708 <AdvanceCalculator+0x17c>
    }
    else if(isOperand2 == true && temp_char != operator)
 80016ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d098      	beq.n	8001608 <AdvanceCalculator+0x7c>
 80016d6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016de:	429a      	cmp	r2, r3
 80016e0:	d092      	beq.n	8001608 <AdvanceCalculator+0x7c>
    {
      LCD_Send_Char(temp_char);
 80016e2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fc62 	bl	8000fb0 <LCD_Send_Char>
      oprd2_arr[oprd2_idx] = temp_char;
 80016ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80016f4:	4413      	add	r3, r2
 80016f6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016fa:	f803 2c38 	strb.w	r2, [r3, #-56]
      oprd2_idx++;
 80016fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001702:	3301      	adds	r3, #1
 8001704:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    temp_char = Keypad_ReadKey();
 8001708:	e77e      	b.n	8001608 <AdvanceCalculator+0x7c>
    else if (temp_char == '#')  break;
 800170a:	bf00      	nop
    }

  // End while loop
  }

  lfOperand1 = atof(oprd1_arr);
 800170c:	f107 030c 	add.w	r3, r7, #12
 8001710:	4618      	mov	r0, r3
 8001712:	f002 f899 	bl	8003848 <atof>
 8001716:	ed87 0b06 	vstr	d0, [r7, #24]
  if(isOperand2 == true)  lfOperand2 = atof(oprd2_arr);
 800171a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800171e:	2b00      	cmp	r3, #0
 8001720:	d005      	beq.n	800172e <AdvanceCalculator+0x1a2>
 8001722:	463b      	mov	r3, r7
 8001724:	4618      	mov	r0, r3
 8001726:	f002 f88f 	bl	8003848 <atof>
 800172a:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30

  switch (operator)
 800172e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001732:	2b43      	cmp	r3, #67	; 0x43
 8001734:	d016      	beq.n	8001764 <AdvanceCalculator+0x1d8>
 8001736:	2b43      	cmp	r3, #67	; 0x43
 8001738:	dc1b      	bgt.n	8001772 <AdvanceCalculator+0x1e6>
 800173a:	2b41      	cmp	r3, #65	; 0x41
 800173c:	d002      	beq.n	8001744 <AdvanceCalculator+0x1b8>
 800173e:	2b42      	cmp	r3, #66	; 0x42
 8001740:	d009      	beq.n	8001756 <AdvanceCalculator+0x1ca>
 8001742:	e016      	b.n	8001772 <AdvanceCalculator+0x1e6>
  {
    case 'A':
      lfResult = pow(lfOperand1, lfOperand2);
 8001744:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 8001748:	ed97 0b06 	vldr	d0, [r7, #24]
 800174c:	f005 f91c 	bl	8006988 <pow>
 8001750:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
      break;
 8001754:	e00d      	b.n	8001772 <AdvanceCalculator+0x1e6>
    case 'B':
      lfResult = sqrt(lfOperand1);
 8001756:	ed97 0b06 	vldr	d0, [r7, #24]
 800175a:	f005 f9c3 	bl	8006ae4 <sqrt>
 800175e:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
      break;
 8001762:	e006      	b.n	8001772 <AdvanceCalculator+0x1e6>
    case 'C':
      lfResult = cbrt(lfOperand1);
 8001764:	ed97 0b06 	vldr	d0, [r7, #24]
 8001768:	f004 ff76 	bl	8006658 <cbrt>
 800176c:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
      break;
 8001770:	bf00      	nop
  }

  LCD_Send_Char(')');
 8001772:	2029      	movs	r0, #41	; 0x29
 8001774:	f7ff fc1c 	bl	8000fb0 <LCD_Send_Char>
  LCD_Send_Cmd(0xC0);
 8001778:	20c0      	movs	r0, #192	; 0xc0
 800177a:	f7ff fbe7 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_Char('=');
 800177e:	203d      	movs	r0, #61	; 0x3d
 8001780:	f7ff fc16 	bl	8000fb0 <LCD_Send_Char>

  DisplayNum(lfResult);
 8001784:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8001788:	f7ff fd1a 	bl	80011c0 <DisplayNum>
// End Advance Calculator
}
 800178c:	bf00      	nop
 800178e:	3738      	adds	r7, #56	; 0x38
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	08008bd8 	.word	0x08008bd8
 8001798:	08008bec 	.word	0x08008bec
 800179c:	08008bf0 	.word	0x08008bf0
 80017a0:	08008bf8 	.word	0x08008bf8
 80017a4:	00000000 	.word	0x00000000

080017a8 <TrigonometricCalculator>:

void TrigonometricCalculator(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08c      	sub	sp, #48	; 0x30
 80017ac:	af00      	add	r7, sp, #0
  // Clear LCD
  LCD_Send_Cmd(0x01);
 80017ae:	2001      	movs	r0, #1
 80017b0:	f7ff fbcc 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_String("Trigonometric");
 80017b4:	4888      	ldr	r0, [pc, #544]	; (80019d8 <TrigonometricCalculator+0x230>)
 80017b6:	f7ff fc5b 	bl	8001070 <LCD_Send_String>
  LCD_Send_Cmd(0xC0);
 80017ba:	20c0      	movs	r0, #192	; 0xc0
 80017bc:	f7ff fbc6 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_String("Calculator");
 80017c0:	4886      	ldr	r0, [pc, #536]	; (80019dc <TrigonometricCalculator+0x234>)
 80017c2:	f7ff fc55 	bl	8001070 <LCD_Send_String>
  HAL_Delay(500);
 80017c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017ca:	f000 fcb9 	bl	8002140 <HAL_Delay>
  LCD_Send_Cmd(0x01);
 80017ce:	2001      	movs	r0, #1
 80017d0:	f7ff fbbc 	bl	8000f4c <LCD_Send_Cmd>

  // Declare variables and flag
  double lfOperand = 0, lfResult = 0;
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  char oprd_arr[10] = {0};
 80017ec:	2300      	movs	r3, #0
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	f107 0308 	add.w	r3, r7, #8
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	809a      	strh	r2, [r3, #4]
  uint8_t oprd_idx = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  char operator = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  char temp_char = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  //Start while loop to get expression
  while(1)
  {
	// Get character from keypad
	temp_char = Keypad_ReadKey();
 800180c:	f7ff fc6e 	bl	80010ec <Keypad_ReadKey>
 8001810:	4603      	mov	r3, r0
 8001812:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	HAL_Delay(20);
 8001816:	2014      	movs	r0, #20
 8001818:	f000 fc92 	bl	8002140 <HAL_Delay>

	switch(temp_char)
 800181c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001820:	3b41      	subs	r3, #65	; 0x41
 8001822:	2b03      	cmp	r3, #3
 8001824:	d82a      	bhi.n	800187c <TrigonometricCalculator+0xd4>
 8001826:	a201      	add	r2, pc, #4	; (adr r2, 800182c <TrigonometricCalculator+0x84>)
 8001828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182c:	0800183d 	.word	0x0800183d
 8001830:	0800184d 	.word	0x0800184d
 8001834:	0800185d 	.word	0x0800185d
 8001838:	0800186d 	.word	0x0800186d
	{
	  case 'A':
		operator = temp_char;
 800183c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001840:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		LCD_Send_String("sin(");
 8001844:	4866      	ldr	r0, [pc, #408]	; (80019e0 <TrigonometricCalculator+0x238>)
 8001846:	f7ff fc13 	bl	8001070 <LCD_Send_String>
		break;
 800184a:	e017      	b.n	800187c <TrigonometricCalculator+0xd4>
	  case 'B':
		operator = temp_char;
 800184c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001850:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		LCD_Send_String("cos(");
 8001854:	4863      	ldr	r0, [pc, #396]	; (80019e4 <TrigonometricCalculator+0x23c>)
 8001856:	f7ff fc0b 	bl	8001070 <LCD_Send_String>
		break;
 800185a:	e00f      	b.n	800187c <TrigonometricCalculator+0xd4>
	  case 'C':
		operator = temp_char;
 800185c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001860:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		LCD_Send_String("tan(");
 8001864:	4860      	ldr	r0, [pc, #384]	; (80019e8 <TrigonometricCalculator+0x240>)
 8001866:	f7ff fc03 	bl	8001070 <LCD_Send_String>
		break;
 800186a:	e007      	b.n	800187c <TrigonometricCalculator+0xd4>
	  case 'D':
	    operator = temp_char;
 800186c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001870:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	    LCD_Send_String("cot(");
 8001874:	485d      	ldr	r0, [pc, #372]	; (80019ec <TrigonometricCalculator+0x244>)
 8001876:	f7ff fbfb 	bl	8001070 <LCD_Send_String>
	    break;
 800187a:	bf00      	nop
	}

	if(temp_char == '*')  temp_char = '.';
 800187c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001880:	2b2a      	cmp	r3, #42	; 0x2a
 8001882:	d103      	bne.n	800188c <TrigonometricCalculator+0xe4>
 8001884:	232e      	movs	r3, #46	; 0x2e
 8001886:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800188a:	e003      	b.n	8001894 <TrigonometricCalculator+0xec>
	else if (temp_char == '#')  break;
 800188c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001890:	2b23      	cmp	r3, #35	; 0x23
 8001892:	d019      	beq.n	80018c8 <TrigonometricCalculator+0x120>

	if(temp_char != operator)
 8001894:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001898:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800189c:	429a      	cmp	r2, r3
 800189e:	d0b5      	beq.n	800180c <TrigonometricCalculator+0x64>
	{
      LCD_Send_Char(temp_char);
 80018a0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff fb83 	bl	8000fb0 <LCD_Send_Char>
	  oprd_arr[oprd_idx] = temp_char;
 80018aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018ae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80018b2:	4413      	add	r3, r2
 80018b4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80018b8:	f803 2c2c 	strb.w	r2, [r3, #-44]
	  oprd_idx++;
 80018bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c0:	3301      	adds	r3, #1
 80018c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	temp_char = Keypad_ReadKey();
 80018c6:	e7a1      	b.n	800180c <TrigonometricCalculator+0x64>
	else if (temp_char == '#')  break;
 80018c8:	bf00      	nop
	}

  // End while loop
  }

  double degreeNum = atof(oprd_arr);
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4618      	mov	r0, r3
 80018ce:	f001 ffbb 	bl	8003848 <atof>
 80018d2:	ed87 0b04 	vstr	d0, [r7, #16]
  // Convert degree to gradient
  lfOperand = (degreeNum * PI) / 180.0;
 80018d6:	a33e      	add	r3, pc, #248	; (adr r3, 80019d0 <TrigonometricCalculator+0x228>)
 80018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018e0:	f7fe fe8a 	bl	80005f8 <__aeabi_dmul>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4610      	mov	r0, r2
 80018ea:	4619      	mov	r1, r3
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	4b3f      	ldr	r3, [pc, #252]	; (80019f0 <TrigonometricCalculator+0x248>)
 80018f2:	f7fe ffab 	bl	800084c <__aeabi_ddiv>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	e9c7 2306 	strd	r2, r3, [r7, #24]

  switch (operator)
 80018fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001902:	3b41      	subs	r3, #65	; 0x41
 8001904:	2b03      	cmp	r3, #3
 8001906:	d853      	bhi.n	80019b0 <TrigonometricCalculator+0x208>
 8001908:	a201      	add	r2, pc, #4	; (adr r2, 8001910 <TrigonometricCalculator+0x168>)
 800190a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190e:	bf00      	nop
 8001910:	08001921 	.word	0x08001921
 8001914:	0800192f 	.word	0x0800192f
 8001918:	0800193d 	.word	0x0800193d
 800191c:	0800196d 	.word	0x0800196d
  {
	case 'A':
	  lfResult = sin(lfOperand);
 8001920:	ed97 0b06 	vldr	d0, [r7, #24]
 8001924:	f004 ffac 	bl	8006880 <sin>
 8001928:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	  break;
 800192c:	e040      	b.n	80019b0 <TrigonometricCalculator+0x208>
	case 'B':
	  lfResult = cos(lfOperand);
 800192e:	ed97 0b06 	vldr	d0, [r7, #24]
 8001932:	f004 ff55 	bl	80067e0 <cos>
 8001936:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	  break;
 800193a:	e039      	b.n	80019b0 <TrigonometricCalculator+0x208>
	case 'C':
	  if(degreeNum == 90)
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	4b2c      	ldr	r3, [pc, #176]	; (80019f4 <TrigonometricCalculator+0x24c>)
 8001942:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001946:	f7ff f8bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d006      	beq.n	800195e <TrigonometricCalculator+0x1b6>
	  {
	    LCD_Send_Cmd(0x01);
 8001950:	2001      	movs	r0, #1
 8001952:	f7ff fafb 	bl	8000f4c <LCD_Send_Cmd>
	    LCD_Send_String("Math Error");
 8001956:	4828      	ldr	r0, [pc, #160]	; (80019f8 <TrigonometricCalculator+0x250>)
 8001958:	f7ff fb8a 	bl	8001070 <LCD_Send_String>
	    return;
 800195c:	e035      	b.n	80019ca <TrigonometricCalculator+0x222>
	  }
	  lfResult = tan(lfOperand);
 800195e:	ed97 0b06 	vldr	d0, [r7, #24]
 8001962:	f004 ffe1 	bl	8006928 <tan>
 8001966:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	  break;
 800196a:	e021      	b.n	80019b0 <TrigonometricCalculator+0x208>
	case 'D':
	  if(degreeNum == 0)
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	f04f 0300 	mov.w	r3, #0
 8001974:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001978:	f7ff f8a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d006      	beq.n	8001990 <TrigonometricCalculator+0x1e8>
	  {
	    LCD_Send_Cmd(0x01);
 8001982:	2001      	movs	r0, #1
 8001984:	f7ff fae2 	bl	8000f4c <LCD_Send_Cmd>
	    LCD_Send_String("Math Error");
 8001988:	481b      	ldr	r0, [pc, #108]	; (80019f8 <TrigonometricCalculator+0x250>)
 800198a:	f7ff fb71 	bl	8001070 <LCD_Send_String>
	    return;
 800198e:	e01c      	b.n	80019ca <TrigonometricCalculator+0x222>
	  }
	  lfResult = 1.0 / tan(lfOperand);
 8001990:	ed97 0b06 	vldr	d0, [r7, #24]
 8001994:	f004 ffc8 	bl	8006928 <tan>
 8001998:	ec53 2b10 	vmov	r2, r3, d0
 800199c:	f04f 0000 	mov.w	r0, #0
 80019a0:	4916      	ldr	r1, [pc, #88]	; (80019fc <TrigonometricCalculator+0x254>)
 80019a2:	f7fe ff53 	bl	800084c <__aeabi_ddiv>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	  break;
 80019ae:	bf00      	nop
  }

  LCD_Send_Char(')');
 80019b0:	2029      	movs	r0, #41	; 0x29
 80019b2:	f7ff fafd 	bl	8000fb0 <LCD_Send_Char>
  LCD_Send_Cmd(0xC0);
 80019b6:	20c0      	movs	r0, #192	; 0xc0
 80019b8:	f7ff fac8 	bl	8000f4c <LCD_Send_Cmd>
  LCD_Send_Char('=');
 80019bc:	203d      	movs	r0, #61	; 0x3d
 80019be:	f7ff faf7 	bl	8000fb0 <LCD_Send_Char>

  DisplayNum(lfResult);
 80019c2:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80019c6:	f7ff fbfb 	bl	80011c0 <DisplayNum>
}
 80019ca:	3730      	adds	r7, #48	; 0x30
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	54524550 	.word	0x54524550
 80019d4:	400921fb 	.word	0x400921fb
 80019d8:	08008c00 	.word	0x08008c00
 80019dc:	08008c10 	.word	0x08008c10
 80019e0:	08008c1c 	.word	0x08008c1c
 80019e4:	08008c24 	.word	0x08008c24
 80019e8:	08008c2c 	.word	0x08008c2c
 80019ec:	08008c34 	.word	0x08008c34
 80019f0:	40668000 	.word	0x40668000
 80019f4:	40568000 	.word	0x40568000
 80019f8:	08008c3c 	.word	0x08008c3c
 80019fc:	3ff00000 	.word	0x3ff00000

08001a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a04:	f000 fb2a 	bl	800205c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a08:	f000 f848 	bl	8001a9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a0c:	f000 f8de 	bl	8001bcc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a10:	f000 f8ae 	bl	8001b70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init ();
 8001a14:	f7ff fafe 	bl	8001014 <LCD_Init>
  Keypad_Init();
 8001a18:	f7ff fb40 	bl	800109c <Keypad_Init>

  LCD_Send_String ("Hello World");
 8001a1c:	481b      	ldr	r0, [pc, #108]	; (8001a8c <main+0x8c>)
 8001a1e:	f7ff fb27 	bl	8001070 <LCD_Send_String>
  HAL_Delay(1000);
 8001a22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a26:	f000 fb8b 	bl	8002140 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    LCD_Send_Cmd(0x01);
 8001a2a:	2001      	movs	r0, #1
 8001a2c:	f7ff fa8e 	bl	8000f4c <LCD_Send_Cmd>
    HAL_Delay(50);
 8001a30:	2032      	movs	r0, #50	; 0x32
 8001a32:	f000 fb85 	bl	8002140 <HAL_Delay>
    LCD_Send_String("1Basic 2Advance");
 8001a36:	4816      	ldr	r0, [pc, #88]	; (8001a90 <main+0x90>)
 8001a38:	f7ff fb1a 	bl	8001070 <LCD_Send_String>

    LCD_Send_Cmd(0xC0);
 8001a3c:	20c0      	movs	r0, #192	; 0xc0
 8001a3e:	f7ff fa85 	bl	8000f4c <LCD_Send_Cmd>
    LCD_Send_String("3.Trigonometric");
 8001a42:	4814      	ldr	r0, [pc, #80]	; (8001a94 <main+0x94>)
 8001a44:	f7ff fb14 	bl	8001070 <LCD_Send_String>

    keypadValue = Keypad_ReadKey();
 8001a48:	f7ff fb50 	bl	80010ec <Keypad_ReadKey>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <main+0x98>)
 8001a52:	701a      	strb	r2, [r3, #0]
    switch(keypadValue)
 8001a54:	4b10      	ldr	r3, [pc, #64]	; (8001a98 <main+0x98>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b33      	cmp	r3, #51	; 0x33
 8001a5a:	d010      	beq.n	8001a7e <main+0x7e>
 8001a5c:	2b33      	cmp	r3, #51	; 0x33
 8001a5e:	dce4      	bgt.n	8001a2a <main+0x2a>
 8001a60:	2b31      	cmp	r3, #49	; 0x31
 8001a62:	d002      	beq.n	8001a6a <main+0x6a>
 8001a64:	2b32      	cmp	r3, #50	; 0x32
 8001a66:	d005      	beq.n	8001a74 <main+0x74>
 8001a68:	e00e      	b.n	8001a88 <main+0x88>
    {
      case '1':
        BasicCalculator();
 8001a6a:	f7ff fc31 	bl	80012d0 <BasicCalculator>
        Keypad_ReadKey();
 8001a6e:	f7ff fb3d 	bl	80010ec <Keypad_ReadKey>
        break;
 8001a72:	e009      	b.n	8001a88 <main+0x88>
      case '2':
    	AdvanceCalculator();
 8001a74:	f7ff fd8a 	bl	800158c <AdvanceCalculator>
    	Keypad_ReadKey();
 8001a78:	f7ff fb38 	bl	80010ec <Keypad_ReadKey>
    	break;
 8001a7c:	e004      	b.n	8001a88 <main+0x88>
      case '3':
        TrigonometricCalculator();
 8001a7e:	f7ff fe93 	bl	80017a8 <TrigonometricCalculator>
        Keypad_ReadKey();
 8001a82:	f7ff fb33 	bl	80010ec <Keypad_ReadKey>
    	break;
 8001a86:	bf00      	nop
    LCD_Send_Cmd(0x01);
 8001a88:	e7cf      	b.n	8001a2a <main+0x2a>
 8001a8a:	bf00      	nop
 8001a8c:	08008c48 	.word	0x08008c48
 8001a90:	08008c54 	.word	0x08008c54
 8001a94:	08008c64 	.word	0x08008c64
 8001a98:	20000240 	.word	0x20000240

08001a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b094      	sub	sp, #80	; 0x50
 8001aa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aa2:	f107 0320 	add.w	r3, r7, #32
 8001aa6:	2230      	movs	r2, #48	; 0x30
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f001 ff14 	bl	80038d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60bb      	str	r3, [r7, #8]
 8001ac4:	4b28      	ldr	r3, [pc, #160]	; (8001b68 <SystemClock_Config+0xcc>)
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	4a27      	ldr	r2, [pc, #156]	; (8001b68 <SystemClock_Config+0xcc>)
 8001aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ace:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad0:	4b25      	ldr	r3, [pc, #148]	; (8001b68 <SystemClock_Config+0xcc>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <SystemClock_Config+0xd0>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a21      	ldr	r2, [pc, #132]	; (8001b6c <SystemClock_Config+0xd0>)
 8001ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	4b1f      	ldr	r3, [pc, #124]	; (8001b6c <SystemClock_Config+0xd0>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af4:	607b      	str	r3, [r7, #4]
 8001af6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af8:	2301      	movs	r3, #1
 8001afa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001afc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b02:	2302      	movs	r3, #2
 8001b04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b10:	23a8      	movs	r3, #168	; 0xa8
 8001b12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b14:	2302      	movs	r3, #2
 8001b16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b18:	2304      	movs	r3, #4
 8001b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b1c:	f107 0320 	add.w	r3, r7, #32
 8001b20:	4618      	mov	r0, r3
 8001b22:	f001 fa31 	bl	8002f88 <HAL_RCC_OscConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b2c:	f000 f8f4 	bl	8001d18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b30:	230f      	movs	r3, #15
 8001b32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b34:	2302      	movs	r3, #2
 8001b36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b3c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b46:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	2105      	movs	r1, #5
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f001 fc92 	bl	8003478 <HAL_RCC_ClockConfig>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b5a:	f000 f8dd 	bl	8001d18 <Error_Handler>
  }
}
 8001b5e:	bf00      	nop
 8001b60:	3750      	adds	r7, #80	; 0x50
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40007000 	.word	0x40007000

08001b70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b74:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b76:	4a13      	ldr	r2, [pc, #76]	; (8001bc4 <MX_I2C1_Init+0x54>)
 8001b78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b7c:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <MX_I2C1_Init+0x58>)
 8001b7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b80:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b94:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b9a:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ba0:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ba6:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bac:	4804      	ldr	r0, [pc, #16]	; (8001bc0 <MX_I2C1_Init+0x50>)
 8001bae:	f000 fd9f 	bl	80026f0 <HAL_I2C_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bb8:	f000 f8ae 	bl	8001d18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000250 	.word	0x20000250
 8001bc4:	40005400 	.word	0x40005400
 8001bc8:	000186a0 	.word	0x000186a0

08001bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]
 8001bde:	60da      	str	r2, [r3, #12]
 8001be0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
 8001be6:	4b47      	ldr	r3, [pc, #284]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	4a46      	ldr	r2, [pc, #280]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf2:	4b44      	ldr	r3, [pc, #272]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b40      	ldr	r3, [pc, #256]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a3f      	ldr	r2, [pc, #252]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b3d      	ldr	r3, [pc, #244]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	4b39      	ldr	r3, [pc, #228]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	4a38      	ldr	r2, [pc, #224]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c24:	f043 0304 	orr.w	r3, r3, #4
 8001c28:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2a:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f003 0304 	and.w	r3, r3, #4
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	4a31      	ldr	r2, [pc, #196]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c40:	f043 0302 	orr.w	r3, r3, #2
 8001c44:	6313      	str	r3, [r2, #48]	; 0x30
 8001c46:	4b2f      	ldr	r3, [pc, #188]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	4b2b      	ldr	r3, [pc, #172]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a2a      	ldr	r2, [pc, #168]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c5c:	f043 0310 	orr.w	r3, r3, #16
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b28      	ldr	r3, [pc, #160]	; (8001d04 <MX_GPIO_Init+0x138>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	603b      	str	r3, [r7, #0]
 8001c6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2110      	movs	r1, #16
 8001c72:	4825      	ldr	r0, [pc, #148]	; (8001d08 <MX_GPIO_Init+0x13c>)
 8001c74:	f000 fd22 	bl	80026bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2105      	movs	r1, #5
 8001c7c:	4823      	ldr	r0, [pc, #140]	; (8001d0c <MX_GPIO_Init+0x140>)
 8001c7e:	f000 fd1d 	bl	80026bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8001c82:	2200      	movs	r2, #0
 8001c84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c88:	4821      	ldr	r0, [pc, #132]	; (8001d10 <MX_GPIO_Init+0x144>)
 8001c8a:	f000 fd17 	bl	80026bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8001c8e:	2355      	movs	r3, #85	; 0x55
 8001c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c96:	2301      	movs	r3, #1
 8001c98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	f107 0314 	add.w	r3, r7, #20
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	481c      	ldr	r0, [pc, #112]	; (8001d14 <MX_GPIO_Init+0x148>)
 8001ca2:	f000 fb57 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ca6:	2310      	movs	r3, #16
 8001ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4812      	ldr	r0, [pc, #72]	; (8001d08 <MX_GPIO_Init+0x13c>)
 8001cbe:	f000 fb49 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001cc2:	2305      	movs	r3, #5
 8001cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	480c      	ldr	r0, [pc, #48]	; (8001d0c <MX_GPIO_Init+0x140>)
 8001cda:	f000 fb3b 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4806      	ldr	r0, [pc, #24]	; (8001d10 <MX_GPIO_Init+0x144>)
 8001cf8:	f000 fb2c 	bl	8002354 <HAL_GPIO_Init>

}
 8001cfc:	bf00      	nop
 8001cfe:	3728      	adds	r7, #40	; 0x28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020800 	.word	0x40020800
 8001d0c:	40020400 	.word	0x40020400
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40020000 	.word	0x40020000

08001d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d1c:	b672      	cpsid	i
}
 8001d1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <Error_Handler+0x8>
	...

08001d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <HAL_MspInit+0x4c>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d32:	4a0f      	ldr	r2, [pc, #60]	; (8001d70 <HAL_MspInit+0x4c>)
 8001d34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d38:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	; (8001d70 <HAL_MspInit+0x4c>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	603b      	str	r3, [r7, #0]
 8001d4a:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <HAL_MspInit+0x4c>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	4a08      	ldr	r2, [pc, #32]	; (8001d70 <HAL_MspInit+0x4c>)
 8001d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d54:	6413      	str	r3, [r2, #64]	; 0x40
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <HAL_MspInit+0x4c>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5e:	603b      	str	r3, [r7, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800

08001d74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a19      	ldr	r2, [pc, #100]	; (8001df8 <HAL_I2C_MspInit+0x84>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d12b      	bne.n	8001dee <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <HAL_I2C_MspInit+0x88>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a17      	ldr	r2, [pc, #92]	; (8001dfc <HAL_I2C_MspInit+0x88>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <HAL_I2C_MspInit+0x88>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001db2:	23c0      	movs	r3, #192	; 0xc0
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db6:	2312      	movs	r3, #18
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dc2:	2304      	movs	r3, #4
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	480c      	ldr	r0, [pc, #48]	; (8001e00 <HAL_I2C_MspInit+0x8c>)
 8001dce:	f000 fac1 	bl	8002354 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <HAL_I2C_MspInit+0x88>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <HAL_I2C_MspInit+0x88>)
 8001ddc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001de0:	6413      	str	r3, [r2, #64]	; 0x40
 8001de2:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <HAL_I2C_MspInit+0x88>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dee:	bf00      	nop
 8001df0:	3728      	adds	r7, #40	; 0x28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40005400 	.word	0x40005400
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020400 	.word	0x40020400

08001e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <NMI_Handler+0x4>

08001e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e0e:	e7fe      	b.n	8001e0e <HardFault_Handler+0x4>

08001e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e14:	e7fe      	b.n	8001e14 <MemManage_Handler+0x4>

08001e16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e1a:	e7fe      	b.n	8001e1a <BusFault_Handler+0x4>

08001e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e20:	e7fe      	b.n	8001e20 <UsageFault_Handler+0x4>

08001e22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e50:	f000 f956 	bl	8002100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
	return 1;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <_kill>:

int _kill(int pid, int sig)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e72:	f001 fced 	bl	8003850 <__errno>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2216      	movs	r2, #22
 8001e7a:	601a      	str	r2, [r3, #0]
	return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <_exit>:

void _exit (int status)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e90:	f04f 31ff 	mov.w	r1, #4294967295
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff ffe7 	bl	8001e68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e9a:	e7fe      	b.n	8001e9a <_exit+0x12>

08001e9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	e00a      	b.n	8001ec4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001eae:	f3af 8000 	nop.w
 8001eb2:	4601      	mov	r1, r0
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	1c5a      	adds	r2, r3, #1
 8001eb8:	60ba      	str	r2, [r7, #8]
 8001eba:	b2ca      	uxtb	r2, r1
 8001ebc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	dbf0      	blt.n	8001eae <_read+0x12>
	}

return len;
 8001ecc:	687b      	ldr	r3, [r7, #4]
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	60f8      	str	r0, [r7, #12]
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	e009      	b.n	8001efc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	60ba      	str	r2, [r7, #8]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	dbf1      	blt.n	8001ee8 <_write+0x12>
	}
	return len;
 8001f04:	687b      	ldr	r3, [r7, #4]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <_close>:

int _close(int file)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
	return -1;
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
 8001f2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f36:	605a      	str	r2, [r3, #4]
	return 0;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <_isatty>:

int _isatty(int file)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
	return 1;
 8001f4e:	2301      	movs	r3, #1
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
	return 0;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
	...

08001f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f80:	4a14      	ldr	r2, [pc, #80]	; (8001fd4 <_sbrk+0x5c>)
 8001f82:	4b15      	ldr	r3, [pc, #84]	; (8001fd8 <_sbrk+0x60>)
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f8c:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d102      	bne.n	8001f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f94:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <_sbrk+0x64>)
 8001f96:	4a12      	ldr	r2, [pc, #72]	; (8001fe0 <_sbrk+0x68>)
 8001f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9a:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d207      	bcs.n	8001fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fa8:	f001 fc52 	bl	8003850 <__errno>
 8001fac:	4603      	mov	r3, r0
 8001fae:	220c      	movs	r2, #12
 8001fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	e009      	b.n	8001fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <_sbrk+0x64>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fbe:	4b07      	ldr	r3, [pc, #28]	; (8001fdc <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <_sbrk+0x64>)
 8001fc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fca:	68fb      	ldr	r3, [r7, #12]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20020000 	.word	0x20020000
 8001fd8:	00000400 	.word	0x00000400
 8001fdc:	20000244 	.word	0x20000244
 8001fe0:	200002b8 	.word	0x200002b8

08001fe4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <SystemInit+0x20>)
 8001fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fee:	4a05      	ldr	r2, [pc, #20]	; (8002004 <SystemInit+0x20>)
 8001ff0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ff4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002008:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002040 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800200c:	480d      	ldr	r0, [pc, #52]	; (8002044 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800200e:	490e      	ldr	r1, [pc, #56]	; (8002048 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002010:	4a0e      	ldr	r2, [pc, #56]	; (800204c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002014:	e002      	b.n	800201c <LoopCopyDataInit>

08002016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201a:	3304      	adds	r3, #4

0800201c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800201c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002020:	d3f9      	bcc.n	8002016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002022:	4a0b      	ldr	r2, [pc, #44]	; (8002050 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002024:	4c0b      	ldr	r4, [pc, #44]	; (8002054 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002028:	e001      	b.n	800202e <LoopFillZerobss>

0800202a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800202c:	3204      	adds	r2, #4

0800202e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002030:	d3fb      	bcc.n	800202a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002032:	f7ff ffd7 	bl	8001fe4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002036:	f001 fc11 	bl	800385c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800203a:	f7ff fce1 	bl	8001a00 <main>
  bx  lr    
 800203e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002048:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 800204c:	08009318 	.word	0x08009318
  ldr r2, =_sbss
 8002050:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8002054:	200002b8 	.word	0x200002b8

08002058 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002058:	e7fe      	b.n	8002058 <ADC_IRQHandler>
	...

0800205c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002060:	4b0e      	ldr	r3, [pc, #56]	; (800209c <HAL_Init+0x40>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0d      	ldr	r2, [pc, #52]	; (800209c <HAL_Init+0x40>)
 8002066:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800206a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800206c:	4b0b      	ldr	r3, [pc, #44]	; (800209c <HAL_Init+0x40>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a0a      	ldr	r2, [pc, #40]	; (800209c <HAL_Init+0x40>)
 8002072:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002076:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <HAL_Init+0x40>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a07      	ldr	r2, [pc, #28]	; (800209c <HAL_Init+0x40>)
 800207e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002082:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002084:	2003      	movs	r0, #3
 8002086:	f000 f931 	bl	80022ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208a:	200f      	movs	r0, #15
 800208c:	f000 f808 	bl	80020a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002090:	f7ff fe48 	bl	8001d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023c00 	.word	0x40023c00

080020a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a8:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <HAL_InitTick+0x54>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x58>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	4619      	mov	r1, r3
 80020b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 f93b 	bl	800233a <HAL_SYSTICK_Config>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00e      	b.n	80020ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b0f      	cmp	r3, #15
 80020d2:	d80a      	bhi.n	80020ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d4:	2200      	movs	r2, #0
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f000 f911 	bl	8002302 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e0:	4a06      	ldr	r2, [pc, #24]	; (80020fc <HAL_InitTick+0x5c>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	e000      	b.n	80020ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000040 	.word	0x20000040
 80020f8:	20000048 	.word	0x20000048
 80020fc:	20000044 	.word	0x20000044

08002100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <HAL_IncTick+0x20>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	4b06      	ldr	r3, [pc, #24]	; (8002124 <HAL_IncTick+0x24>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4413      	add	r3, r2
 8002110:	4a04      	ldr	r2, [pc, #16]	; (8002124 <HAL_IncTick+0x24>)
 8002112:	6013      	str	r3, [r2, #0]
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	20000048 	.word	0x20000048
 8002124:	200002a4 	.word	0x200002a4

08002128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return uwTick;
 800212c:	4b03      	ldr	r3, [pc, #12]	; (800213c <HAL_GetTick+0x14>)
 800212e:	681b      	ldr	r3, [r3, #0]
}
 8002130:	4618      	mov	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	200002a4 	.word	0x200002a4

08002140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002148:	f7ff ffee 	bl	8002128 <HAL_GetTick>
 800214c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002158:	d005      	beq.n	8002166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800215a:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <HAL_Delay+0x44>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4413      	add	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002166:	bf00      	nop
 8002168:	f7ff ffde 	bl	8002128 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	429a      	cmp	r2, r3
 8002176:	d8f7      	bhi.n	8002168 <HAL_Delay+0x28>
  {
  }
}
 8002178:	bf00      	nop
 800217a:	bf00      	nop
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000048 	.word	0x20000048

08002188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <__NVIC_SetPriorityGrouping+0x44>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021a4:	4013      	ands	r3, r2
 80021a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ba:	4a04      	ldr	r2, [pc, #16]	; (80021cc <__NVIC_SetPriorityGrouping+0x44>)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	60d3      	str	r3, [r2, #12]
}
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021d4:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <__NVIC_GetPriorityGrouping+0x18>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	0a1b      	lsrs	r3, r3, #8
 80021da:	f003 0307 	and.w	r3, r3, #7
}
 80021de:	4618      	mov	r0, r3
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	e000ed00 	.word	0xe000ed00

080021ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	6039      	str	r1, [r7, #0]
 80021f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	db0a      	blt.n	8002216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	b2da      	uxtb	r2, r3
 8002204:	490c      	ldr	r1, [pc, #48]	; (8002238 <__NVIC_SetPriority+0x4c>)
 8002206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220a:	0112      	lsls	r2, r2, #4
 800220c:	b2d2      	uxtb	r2, r2
 800220e:	440b      	add	r3, r1
 8002210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002214:	e00a      	b.n	800222c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	b2da      	uxtb	r2, r3
 800221a:	4908      	ldr	r1, [pc, #32]	; (800223c <__NVIC_SetPriority+0x50>)
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	3b04      	subs	r3, #4
 8002224:	0112      	lsls	r2, r2, #4
 8002226:	b2d2      	uxtb	r2, r2
 8002228:	440b      	add	r3, r1
 800222a:	761a      	strb	r2, [r3, #24]
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	e000e100 	.word	0xe000e100
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002240:	b480      	push	{r7}
 8002242:	b089      	sub	sp, #36	; 0x24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	f1c3 0307 	rsb	r3, r3, #7
 800225a:	2b04      	cmp	r3, #4
 800225c:	bf28      	it	cs
 800225e:	2304      	movcs	r3, #4
 8002260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	3304      	adds	r3, #4
 8002266:	2b06      	cmp	r3, #6
 8002268:	d902      	bls.n	8002270 <NVIC_EncodePriority+0x30>
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	3b03      	subs	r3, #3
 800226e:	e000      	b.n	8002272 <NVIC_EncodePriority+0x32>
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002274:	f04f 32ff 	mov.w	r2, #4294967295
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43da      	mvns	r2, r3
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	401a      	ands	r2, r3
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002288:	f04f 31ff 	mov.w	r1, #4294967295
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	fa01 f303 	lsl.w	r3, r1, r3
 8002292:	43d9      	mvns	r1, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002298:	4313      	orrs	r3, r2
         );
}
 800229a:	4618      	mov	r0, r3
 800229c:	3724      	adds	r7, #36	; 0x24
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
	...

080022a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022b8:	d301      	bcc.n	80022be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ba:	2301      	movs	r3, #1
 80022bc:	e00f      	b.n	80022de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022be:	4a0a      	ldr	r2, [pc, #40]	; (80022e8 <SysTick_Config+0x40>)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3b01      	subs	r3, #1
 80022c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022c6:	210f      	movs	r1, #15
 80022c8:	f04f 30ff 	mov.w	r0, #4294967295
 80022cc:	f7ff ff8e 	bl	80021ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022d0:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <SysTick_Config+0x40>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022d6:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <SysTick_Config+0x40>)
 80022d8:	2207      	movs	r2, #7
 80022da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	e000e010 	.word	0xe000e010

080022ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ff47 	bl	8002188 <__NVIC_SetPriorityGrouping>
}
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002302:	b580      	push	{r7, lr}
 8002304:	b086      	sub	sp, #24
 8002306:	af00      	add	r7, sp, #0
 8002308:	4603      	mov	r3, r0
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	607a      	str	r2, [r7, #4]
 800230e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002314:	f7ff ff5c 	bl	80021d0 <__NVIC_GetPriorityGrouping>
 8002318:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	68b9      	ldr	r1, [r7, #8]
 800231e:	6978      	ldr	r0, [r7, #20]
 8002320:	f7ff ff8e 	bl	8002240 <NVIC_EncodePriority>
 8002324:	4602      	mov	r2, r0
 8002326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff ff5d 	bl	80021ec <__NVIC_SetPriority>
}
 8002332:	bf00      	nop
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b082      	sub	sp, #8
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff ffb0 	bl	80022a8 <SysTick_Config>
 8002348:	4603      	mov	r3, r0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
	...

08002354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	; 0x24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002366:	2300      	movs	r3, #0
 8002368:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
 800236e:	e16b      	b.n	8002648 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002370:	2201      	movs	r2, #1
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	429a      	cmp	r2, r3
 800238a:	f040 815a 	bne.w	8002642 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 0303 	and.w	r3, r3, #3
 8002396:	2b01      	cmp	r3, #1
 8002398:	d005      	beq.n	80023a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d130      	bne.n	8002408 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	2203      	movs	r2, #3
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023dc:	2201      	movs	r2, #1
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	f003 0201 	and.w	r2, r3, #1
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	2b03      	cmp	r3, #3
 8002412:	d017      	beq.n	8002444 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	2203      	movs	r2, #3
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 0303 	and.w	r3, r3, #3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d123      	bne.n	8002498 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	08da      	lsrs	r2, r3, #3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3208      	adds	r2, #8
 8002458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	08da      	lsrs	r2, r3, #3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3208      	adds	r2, #8
 8002492:	69b9      	ldr	r1, [r7, #24]
 8002494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	2203      	movs	r2, #3
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 0203 	and.w	r2, r3, #3
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80b4 	beq.w	8002642 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	4b60      	ldr	r3, [pc, #384]	; (8002660 <HAL_GPIO_Init+0x30c>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	4a5f      	ldr	r2, [pc, #380]	; (8002660 <HAL_GPIO_Init+0x30c>)
 80024e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024e8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ea:	4b5d      	ldr	r3, [pc, #372]	; (8002660 <HAL_GPIO_Init+0x30c>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024f6:	4a5b      	ldr	r2, [pc, #364]	; (8002664 <HAL_GPIO_Init+0x310>)
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002502:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	220f      	movs	r2, #15
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43db      	mvns	r3, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4013      	ands	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a52      	ldr	r2, [pc, #328]	; (8002668 <HAL_GPIO_Init+0x314>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d02b      	beq.n	800257a <HAL_GPIO_Init+0x226>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a51      	ldr	r2, [pc, #324]	; (800266c <HAL_GPIO_Init+0x318>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d025      	beq.n	8002576 <HAL_GPIO_Init+0x222>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a50      	ldr	r2, [pc, #320]	; (8002670 <HAL_GPIO_Init+0x31c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d01f      	beq.n	8002572 <HAL_GPIO_Init+0x21e>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a4f      	ldr	r2, [pc, #316]	; (8002674 <HAL_GPIO_Init+0x320>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d019      	beq.n	800256e <HAL_GPIO_Init+0x21a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a4e      	ldr	r2, [pc, #312]	; (8002678 <HAL_GPIO_Init+0x324>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d013      	beq.n	800256a <HAL_GPIO_Init+0x216>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a4d      	ldr	r2, [pc, #308]	; (800267c <HAL_GPIO_Init+0x328>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d00d      	beq.n	8002566 <HAL_GPIO_Init+0x212>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a4c      	ldr	r2, [pc, #304]	; (8002680 <HAL_GPIO_Init+0x32c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d007      	beq.n	8002562 <HAL_GPIO_Init+0x20e>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a4b      	ldr	r2, [pc, #300]	; (8002684 <HAL_GPIO_Init+0x330>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d101      	bne.n	800255e <HAL_GPIO_Init+0x20a>
 800255a:	2307      	movs	r3, #7
 800255c:	e00e      	b.n	800257c <HAL_GPIO_Init+0x228>
 800255e:	2308      	movs	r3, #8
 8002560:	e00c      	b.n	800257c <HAL_GPIO_Init+0x228>
 8002562:	2306      	movs	r3, #6
 8002564:	e00a      	b.n	800257c <HAL_GPIO_Init+0x228>
 8002566:	2305      	movs	r3, #5
 8002568:	e008      	b.n	800257c <HAL_GPIO_Init+0x228>
 800256a:	2304      	movs	r3, #4
 800256c:	e006      	b.n	800257c <HAL_GPIO_Init+0x228>
 800256e:	2303      	movs	r3, #3
 8002570:	e004      	b.n	800257c <HAL_GPIO_Init+0x228>
 8002572:	2302      	movs	r3, #2
 8002574:	e002      	b.n	800257c <HAL_GPIO_Init+0x228>
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <HAL_GPIO_Init+0x228>
 800257a:	2300      	movs	r3, #0
 800257c:	69fa      	ldr	r2, [r7, #28]
 800257e:	f002 0203 	and.w	r2, r2, #3
 8002582:	0092      	lsls	r2, r2, #2
 8002584:	4093      	lsls	r3, r2
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4313      	orrs	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800258c:	4935      	ldr	r1, [pc, #212]	; (8002664 <HAL_GPIO_Init+0x310>)
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	089b      	lsrs	r3, r3, #2
 8002592:	3302      	adds	r3, #2
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800259a:	4b3b      	ldr	r3, [pc, #236]	; (8002688 <HAL_GPIO_Init+0x334>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	43db      	mvns	r3, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4013      	ands	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025be:	4a32      	ldr	r2, [pc, #200]	; (8002688 <HAL_GPIO_Init+0x334>)
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025c4:	4b30      	ldr	r3, [pc, #192]	; (8002688 <HAL_GPIO_Init+0x334>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025e8:	4a27      	ldr	r2, [pc, #156]	; (8002688 <HAL_GPIO_Init+0x334>)
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ee:	4b26      	ldr	r3, [pc, #152]	; (8002688 <HAL_GPIO_Init+0x334>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	43db      	mvns	r3, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4013      	ands	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	4313      	orrs	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002612:	4a1d      	ldr	r2, [pc, #116]	; (8002688 <HAL_GPIO_Init+0x334>)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002618:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <HAL_GPIO_Init+0x334>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	43db      	mvns	r3, r3
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4013      	ands	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d003      	beq.n	800263c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	4313      	orrs	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800263c:	4a12      	ldr	r2, [pc, #72]	; (8002688 <HAL_GPIO_Init+0x334>)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3301      	adds	r3, #1
 8002646:	61fb      	str	r3, [r7, #28]
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	2b0f      	cmp	r3, #15
 800264c:	f67f ae90 	bls.w	8002370 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002650:	bf00      	nop
 8002652:	bf00      	nop
 8002654:	3724      	adds	r7, #36	; 0x24
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	40023800 	.word	0x40023800
 8002664:	40013800 	.word	0x40013800
 8002668:	40020000 	.word	0x40020000
 800266c:	40020400 	.word	0x40020400
 8002670:	40020800 	.word	0x40020800
 8002674:	40020c00 	.word	0x40020c00
 8002678:	40021000 	.word	0x40021000
 800267c:	40021400 	.word	0x40021400
 8002680:	40021800 	.word	0x40021800
 8002684:	40021c00 	.word	0x40021c00
 8002688:	40013c00 	.word	0x40013c00

0800268c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	460b      	mov	r3, r1
 8002696:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	887b      	ldrh	r3, [r7, #2]
 800269e:	4013      	ands	r3, r2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026a4:	2301      	movs	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
 80026a8:	e001      	b.n	80026ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	460b      	mov	r3, r1
 80026c6:	807b      	strh	r3, [r7, #2]
 80026c8:	4613      	mov	r3, r2
 80026ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026cc:	787b      	ldrb	r3, [r7, #1]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026d2:	887a      	ldrh	r2, [r7, #2]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026d8:	e003      	b.n	80026e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026da:	887b      	ldrh	r3, [r7, #2]
 80026dc:	041a      	lsls	r2, r3, #16
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	619a      	str	r2, [r3, #24]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e12b      	b.n	800295a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d106      	bne.n	800271c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff fb2c 	bl	8001d74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2224      	movs	r2, #36	; 0x24
 8002720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002742:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002752:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002754:	f001 f864 	bl	8003820 <HAL_RCC_GetPCLK1Freq>
 8002758:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	4a81      	ldr	r2, [pc, #516]	; (8002964 <HAL_I2C_Init+0x274>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d807      	bhi.n	8002774 <HAL_I2C_Init+0x84>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4a80      	ldr	r2, [pc, #512]	; (8002968 <HAL_I2C_Init+0x278>)
 8002768:	4293      	cmp	r3, r2
 800276a:	bf94      	ite	ls
 800276c:	2301      	movls	r3, #1
 800276e:	2300      	movhi	r3, #0
 8002770:	b2db      	uxtb	r3, r3
 8002772:	e006      	b.n	8002782 <HAL_I2C_Init+0x92>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	4a7d      	ldr	r2, [pc, #500]	; (800296c <HAL_I2C_Init+0x27c>)
 8002778:	4293      	cmp	r3, r2
 800277a:	bf94      	ite	ls
 800277c:	2301      	movls	r3, #1
 800277e:	2300      	movhi	r3, #0
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e0e7      	b.n	800295a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4a78      	ldr	r2, [pc, #480]	; (8002970 <HAL_I2C_Init+0x280>)
 800278e:	fba2 2303 	umull	r2, r3, r2, r3
 8002792:	0c9b      	lsrs	r3, r3, #18
 8002794:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4a6a      	ldr	r2, [pc, #424]	; (8002964 <HAL_I2C_Init+0x274>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d802      	bhi.n	80027c4 <HAL_I2C_Init+0xd4>
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	3301      	adds	r3, #1
 80027c2:	e009      	b.n	80027d8 <HAL_I2C_Init+0xe8>
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	4a69      	ldr	r2, [pc, #420]	; (8002974 <HAL_I2C_Init+0x284>)
 80027d0:	fba2 2303 	umull	r2, r3, r2, r3
 80027d4:	099b      	lsrs	r3, r3, #6
 80027d6:	3301      	adds	r3, #1
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	6812      	ldr	r2, [r2, #0]
 80027dc:	430b      	orrs	r3, r1
 80027de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80027ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	495c      	ldr	r1, [pc, #368]	; (8002964 <HAL_I2C_Init+0x274>)
 80027f4:	428b      	cmp	r3, r1
 80027f6:	d819      	bhi.n	800282c <HAL_I2C_Init+0x13c>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	1e59      	subs	r1, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	fbb1 f3f3 	udiv	r3, r1, r3
 8002806:	1c59      	adds	r1, r3, #1
 8002808:	f640 73fc 	movw	r3, #4092	; 0xffc
 800280c:	400b      	ands	r3, r1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00a      	beq.n	8002828 <HAL_I2C_Init+0x138>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	1e59      	subs	r1, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002820:	3301      	adds	r3, #1
 8002822:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002826:	e051      	b.n	80028cc <HAL_I2C_Init+0x1dc>
 8002828:	2304      	movs	r3, #4
 800282a:	e04f      	b.n	80028cc <HAL_I2C_Init+0x1dc>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d111      	bne.n	8002858 <HAL_I2C_Init+0x168>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	1e58      	subs	r0, r3, #1
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6859      	ldr	r1, [r3, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	440b      	add	r3, r1
 8002842:	fbb0 f3f3 	udiv	r3, r0, r3
 8002846:	3301      	adds	r3, #1
 8002848:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800284c:	2b00      	cmp	r3, #0
 800284e:	bf0c      	ite	eq
 8002850:	2301      	moveq	r3, #1
 8002852:	2300      	movne	r3, #0
 8002854:	b2db      	uxtb	r3, r3
 8002856:	e012      	b.n	800287e <HAL_I2C_Init+0x18e>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	1e58      	subs	r0, r3, #1
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6859      	ldr	r1, [r3, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	0099      	lsls	r1, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	fbb0 f3f3 	udiv	r3, r0, r3
 800286e:	3301      	adds	r3, #1
 8002870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002874:	2b00      	cmp	r3, #0
 8002876:	bf0c      	ite	eq
 8002878:	2301      	moveq	r3, #1
 800287a:	2300      	movne	r3, #0
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_I2C_Init+0x196>
 8002882:	2301      	movs	r3, #1
 8002884:	e022      	b.n	80028cc <HAL_I2C_Init+0x1dc>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10e      	bne.n	80028ac <HAL_I2C_Init+0x1bc>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	1e58      	subs	r0, r3, #1
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6859      	ldr	r1, [r3, #4]
 8002896:	460b      	mov	r3, r1
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	440b      	add	r3, r1
 800289c:	fbb0 f3f3 	udiv	r3, r0, r3
 80028a0:	3301      	adds	r3, #1
 80028a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028aa:	e00f      	b.n	80028cc <HAL_I2C_Init+0x1dc>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	1e58      	subs	r0, r3, #1
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6859      	ldr	r1, [r3, #4]
 80028b4:	460b      	mov	r3, r1
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	440b      	add	r3, r1
 80028ba:	0099      	lsls	r1, r3, #2
 80028bc:	440b      	add	r3, r1
 80028be:	fbb0 f3f3 	udiv	r3, r0, r3
 80028c2:	3301      	adds	r3, #1
 80028c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	6809      	ldr	r1, [r1, #0]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	431a      	orrs	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80028fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6911      	ldr	r1, [r2, #16]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	68d2      	ldr	r2, [r2, #12]
 8002906:	4311      	orrs	r1, r2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	430b      	orrs	r3, r1
 800290e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	695a      	ldr	r2, [r3, #20]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	430a      	orrs	r2, r1
 800292a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f042 0201 	orr.w	r2, r2, #1
 800293a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2220      	movs	r2, #32
 8002946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	000186a0 	.word	0x000186a0
 8002968:	001e847f 	.word	0x001e847f
 800296c:	003d08ff 	.word	0x003d08ff
 8002970:	431bde83 	.word	0x431bde83
 8002974:	10624dd3 	.word	0x10624dd3

08002978 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b088      	sub	sp, #32
 800297c:	af02      	add	r7, sp, #8
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	461a      	mov	r2, r3
 8002984:	460b      	mov	r3, r1
 8002986:	817b      	strh	r3, [r7, #10]
 8002988:	4613      	mov	r3, r2
 800298a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800298c:	f7ff fbcc 	bl	8002128 <HAL_GetTick>
 8002990:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b20      	cmp	r3, #32
 800299c:	f040 80e0 	bne.w	8002b60 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	2319      	movs	r3, #25
 80029a6:	2201      	movs	r2, #1
 80029a8:	4970      	ldr	r1, [pc, #448]	; (8002b6c <HAL_I2C_Master_Transmit+0x1f4>)
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 f964 	bl	8002c78 <I2C_WaitOnFlagUntilTimeout>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029b6:	2302      	movs	r3, #2
 80029b8:	e0d3      	b.n	8002b62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_I2C_Master_Transmit+0x50>
 80029c4:	2302      	movs	r3, #2
 80029c6:	e0cc      	b.n	8002b62 <HAL_I2C_Master_Transmit+0x1ea>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d007      	beq.n	80029ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 0201 	orr.w	r2, r2, #1
 80029ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2221      	movs	r2, #33	; 0x21
 8002a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2210      	movs	r2, #16
 8002a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	893a      	ldrh	r2, [r7, #8]
 8002a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4a50      	ldr	r2, [pc, #320]	; (8002b70 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a30:	8979      	ldrh	r1, [r7, #10]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	6a3a      	ldr	r2, [r7, #32]
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 f89c 	bl	8002b74 <I2C_MasterRequestWrite>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e08d      	b.n	8002b62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a46:	2300      	movs	r3, #0
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a5c:	e066      	b.n	8002b2c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	6a39      	ldr	r1, [r7, #32]
 8002a62:	68f8      	ldr	r0, [r7, #12]
 8002a64:	f000 f9de 	bl	8002e24 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00d      	beq.n	8002a8a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d107      	bne.n	8002a86 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a84:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e06b      	b.n	8002b62 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	781a      	ldrb	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	2b04      	cmp	r3, #4
 8002ac6:	d11b      	bne.n	8002b00 <HAL_I2C_Master_Transmit+0x188>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d017      	beq.n	8002b00 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	781a      	ldrb	r2, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae0:	1c5a      	adds	r2, r3, #1
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	3b01      	subs	r3, #1
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	6a39      	ldr	r1, [r7, #32]
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f000 f9ce 	bl	8002ea6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00d      	beq.n	8002b2c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	d107      	bne.n	8002b28 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b26:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e01a      	b.n	8002b62 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d194      	bne.n	8002a5e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e000      	b.n	8002b62 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b60:	2302      	movs	r3, #2
  }
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	00100002 	.word	0x00100002
 8002b70:	ffff0000 	.word	0xffff0000

08002b74 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af02      	add	r7, sp, #8
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	607a      	str	r2, [r7, #4]
 8002b7e:	603b      	str	r3, [r7, #0]
 8002b80:	460b      	mov	r3, r1
 8002b82:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b88:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d006      	beq.n	8002b9e <I2C_MasterRequestWrite+0x2a>
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d003      	beq.n	8002b9e <I2C_MasterRequestWrite+0x2a>
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b9c:	d108      	bne.n	8002bb0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bac:	601a      	str	r2, [r3, #0]
 8002bae:	e00b      	b.n	8002bc8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb4:	2b12      	cmp	r3, #18
 8002bb6:	d107      	bne.n	8002bc8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bc6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 f84f 	bl	8002c78 <I2C_WaitOnFlagUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00d      	beq.n	8002bfc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bee:	d103      	bne.n	8002bf8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bf6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e035      	b.n	8002c68 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c04:	d108      	bne.n	8002c18 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c06:	897b      	ldrh	r3, [r7, #10]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c14:	611a      	str	r2, [r3, #16]
 8002c16:	e01b      	b.n	8002c50 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c18:	897b      	ldrh	r3, [r7, #10]
 8002c1a:	11db      	asrs	r3, r3, #7
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	f003 0306 	and.w	r3, r3, #6
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	f063 030f 	orn	r3, r3, #15
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	490e      	ldr	r1, [pc, #56]	; (8002c70 <I2C_MasterRequestWrite+0xfc>)
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 f875 	bl	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e010      	b.n	8002c68 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c46:	897b      	ldrh	r3, [r7, #10]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	4907      	ldr	r1, [pc, #28]	; (8002c74 <I2C_MasterRequestWrite+0x100>)
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f865 	bl	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e000      	b.n	8002c68 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	00010008 	.word	0x00010008
 8002c74:	00010002 	.word	0x00010002

08002c78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	603b      	str	r3, [r7, #0]
 8002c84:	4613      	mov	r3, r2
 8002c86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c88:	e025      	b.n	8002cd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c90:	d021      	beq.n	8002cd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c92:	f7ff fa49 	bl	8002128 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d302      	bcc.n	8002ca8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d116      	bne.n	8002cd6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f043 0220 	orr.w	r2, r3, #32
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e023      	b.n	8002d1e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	0c1b      	lsrs	r3, r3, #16
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d10d      	bne.n	8002cfc <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	4013      	ands	r3, r2
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	bf0c      	ite	eq
 8002cf2:	2301      	moveq	r3, #1
 8002cf4:	2300      	movne	r3, #0
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	e00c      	b.n	8002d16 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	43da      	mvns	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	4013      	ands	r3, r2
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	bf0c      	ite	eq
 8002d0e:	2301      	moveq	r3, #1
 8002d10:	2300      	movne	r3, #0
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	461a      	mov	r2, r3
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d0b6      	beq.n	8002c8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b084      	sub	sp, #16
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	60f8      	str	r0, [r7, #12]
 8002d2e:	60b9      	str	r1, [r7, #8]
 8002d30:	607a      	str	r2, [r7, #4]
 8002d32:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d34:	e051      	b.n	8002dda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d44:	d123      	bne.n	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d54:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d5e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	f043 0204 	orr.w	r2, r3, #4
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e046      	b.n	8002e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d94:	d021      	beq.n	8002dda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d96:	f7ff f9c7 	bl	8002128 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d302      	bcc.n	8002dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d116      	bne.n	8002dda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2220      	movs	r2, #32
 8002db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f043 0220 	orr.w	r2, r3, #32
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e020      	b.n	8002e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	0c1b      	lsrs	r3, r3, #16
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d10c      	bne.n	8002dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	43da      	mvns	r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	4013      	ands	r3, r2
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	bf14      	ite	ne
 8002df6:	2301      	movne	r3, #1
 8002df8:	2300      	moveq	r3, #0
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	e00b      	b.n	8002e16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	43da      	mvns	r2, r3
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	bf14      	ite	ne
 8002e10:	2301      	movne	r3, #1
 8002e12:	2300      	moveq	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d18d      	bne.n	8002d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e30:	e02d      	b.n	8002e8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 f878 	bl	8002f28 <I2C_IsAcknowledgeFailed>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e02d      	b.n	8002e9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e48:	d021      	beq.n	8002e8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e4a:	f7ff f96d 	bl	8002128 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d302      	bcc.n	8002e60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d116      	bne.n	8002e8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2220      	movs	r2, #32
 8002e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f043 0220 	orr.w	r2, r3, #32
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e007      	b.n	8002e9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e98:	2b80      	cmp	r3, #128	; 0x80
 8002e9a:	d1ca      	bne.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b084      	sub	sp, #16
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	60f8      	str	r0, [r7, #12]
 8002eae:	60b9      	str	r1, [r7, #8]
 8002eb0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002eb2:	e02d      	b.n	8002f10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 f837 	bl	8002f28 <I2C_IsAcknowledgeFailed>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e02d      	b.n	8002f20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eca:	d021      	beq.n	8002f10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ecc:	f7ff f92c 	bl	8002128 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d302      	bcc.n	8002ee2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d116      	bne.n	8002f10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2220      	movs	r2, #32
 8002eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	f043 0220 	orr.w	r2, r3, #32
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e007      	b.n	8002f20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d1ca      	bne.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f3e:	d11b      	bne.n	8002f78 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f48:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2220      	movs	r2, #32
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	f043 0204 	orr.w	r2, r3, #4
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e264      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d075      	beq.n	8003092 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fa6:	4ba3      	ldr	r3, [pc, #652]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d00c      	beq.n	8002fcc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fb2:	4ba0      	ldr	r3, [pc, #640]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d112      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fbe:	4b9d      	ldr	r3, [pc, #628]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fca:	d10b      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fcc:	4b99      	ldr	r3, [pc, #612]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d05b      	beq.n	8003090 <HAL_RCC_OscConfig+0x108>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d157      	bne.n	8003090 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e23f      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fec:	d106      	bne.n	8002ffc <HAL_RCC_OscConfig+0x74>
 8002fee:	4b91      	ldr	r3, [pc, #580]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a90      	ldr	r2, [pc, #576]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	e01d      	b.n	8003038 <HAL_RCC_OscConfig+0xb0>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003004:	d10c      	bne.n	8003020 <HAL_RCC_OscConfig+0x98>
 8003006:	4b8b      	ldr	r3, [pc, #556]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a8a      	ldr	r2, [pc, #552]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800300c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	4b88      	ldr	r3, [pc, #544]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a87      	ldr	r2, [pc, #540]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	e00b      	b.n	8003038 <HAL_RCC_OscConfig+0xb0>
 8003020:	4b84      	ldr	r3, [pc, #528]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a83      	ldr	r2, [pc, #524]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003026:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302a:	6013      	str	r3, [r2, #0]
 800302c:	4b81      	ldr	r3, [pc, #516]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a80      	ldr	r2, [pc, #512]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003032:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003036:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d013      	beq.n	8003068 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7ff f872 	bl	8002128 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003048:	f7ff f86e 	bl	8002128 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b64      	cmp	r3, #100	; 0x64
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e204      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800305a:	4b76      	ldr	r3, [pc, #472]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d0f0      	beq.n	8003048 <HAL_RCC_OscConfig+0xc0>
 8003066:	e014      	b.n	8003092 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003068:	f7ff f85e 	bl	8002128 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003070:	f7ff f85a 	bl	8002128 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b64      	cmp	r3, #100	; 0x64
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e1f0      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003082:	4b6c      	ldr	r3, [pc, #432]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0xe8>
 800308e:	e000      	b.n	8003092 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003090:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d063      	beq.n	8003166 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800309e:	4b65      	ldr	r3, [pc, #404]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030aa:	4b62      	ldr	r3, [pc, #392]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030b2:	2b08      	cmp	r3, #8
 80030b4:	d11c      	bne.n	80030f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030b6:	4b5f      	ldr	r3, [pc, #380]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d116      	bne.n	80030f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c2:	4b5c      	ldr	r3, [pc, #368]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_RCC_OscConfig+0x152>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d001      	beq.n	80030da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e1c4      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030da:	4b56      	ldr	r3, [pc, #344]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4952      	ldr	r1, [pc, #328]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ee:	e03a      	b.n	8003166 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d020      	beq.n	800313a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030f8:	4b4f      	ldr	r3, [pc, #316]	; (8003238 <HAL_RCC_OscConfig+0x2b0>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fe:	f7ff f813 	bl	8002128 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003106:	f7ff f80f 	bl	8002128 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e1a5      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003118:	4b46      	ldr	r3, [pc, #280]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003124:	4b43      	ldr	r3, [pc, #268]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4940      	ldr	r1, [pc, #256]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]
 8003138:	e015      	b.n	8003166 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800313a:	4b3f      	ldr	r3, [pc, #252]	; (8003238 <HAL_RCC_OscConfig+0x2b0>)
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe fff2 	bl	8002128 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003148:	f7fe ffee 	bl	8002128 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e184      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800315a:	4b36      	ldr	r3, [pc, #216]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d030      	beq.n	80031d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d016      	beq.n	80031a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800317a:	4b30      	ldr	r3, [pc, #192]	; (800323c <HAL_RCC_OscConfig+0x2b4>)
 800317c:	2201      	movs	r2, #1
 800317e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003180:	f7fe ffd2 	bl	8002128 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003188:	f7fe ffce 	bl	8002128 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e164      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800319a:	4b26      	ldr	r3, [pc, #152]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800319c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x200>
 80031a6:	e015      	b.n	80031d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a8:	4b24      	ldr	r3, [pc, #144]	; (800323c <HAL_RCC_OscConfig+0x2b4>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ae:	f7fe ffbb 	bl	8002128 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031b6:	f7fe ffb7 	bl	8002128 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e14d      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c8:	4b1a      	ldr	r3, [pc, #104]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f0      	bne.n	80031b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 80a0 	beq.w	8003322 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e2:	2300      	movs	r3, #0
 80031e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e6:	4b13      	ldr	r3, [pc, #76]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10f      	bne.n	8003212 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b0f      	ldr	r3, [pc, #60]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	4a0e      	ldr	r2, [pc, #56]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003200:	6413      	str	r3, [r2, #64]	; 0x40
 8003202:	4b0c      	ldr	r3, [pc, #48]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800320e:	2301      	movs	r3, #1
 8003210:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <HAL_RCC_OscConfig+0x2b8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d121      	bne.n	8003262 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321e:	4b08      	ldr	r3, [pc, #32]	; (8003240 <HAL_RCC_OscConfig+0x2b8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a07      	ldr	r2, [pc, #28]	; (8003240 <HAL_RCC_OscConfig+0x2b8>)
 8003224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322a:	f7fe ff7d 	bl	8002128 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	e011      	b.n	8003256 <HAL_RCC_OscConfig+0x2ce>
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800
 8003238:	42470000 	.word	0x42470000
 800323c:	42470e80 	.word	0x42470e80
 8003240:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003244:	f7fe ff70 	bl	8002128 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e106      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003256:	4b85      	ldr	r3, [pc, #532]	; (800346c <HAL_RCC_OscConfig+0x4e4>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d106      	bne.n	8003278 <HAL_RCC_OscConfig+0x2f0>
 800326a:	4b81      	ldr	r3, [pc, #516]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 800326c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800326e:	4a80      	ldr	r2, [pc, #512]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003270:	f043 0301 	orr.w	r3, r3, #1
 8003274:	6713      	str	r3, [r2, #112]	; 0x70
 8003276:	e01c      	b.n	80032b2 <HAL_RCC_OscConfig+0x32a>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	2b05      	cmp	r3, #5
 800327e:	d10c      	bne.n	800329a <HAL_RCC_OscConfig+0x312>
 8003280:	4b7b      	ldr	r3, [pc, #492]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003284:	4a7a      	ldr	r2, [pc, #488]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003286:	f043 0304 	orr.w	r3, r3, #4
 800328a:	6713      	str	r3, [r2, #112]	; 0x70
 800328c:	4b78      	ldr	r3, [pc, #480]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 800328e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003290:	4a77      	ldr	r2, [pc, #476]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003292:	f043 0301 	orr.w	r3, r3, #1
 8003296:	6713      	str	r3, [r2, #112]	; 0x70
 8003298:	e00b      	b.n	80032b2 <HAL_RCC_OscConfig+0x32a>
 800329a:	4b75      	ldr	r3, [pc, #468]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329e:	4a74      	ldr	r2, [pc, #464]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 80032a0:	f023 0301 	bic.w	r3, r3, #1
 80032a4:	6713      	str	r3, [r2, #112]	; 0x70
 80032a6:	4b72      	ldr	r3, [pc, #456]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032aa:	4a71      	ldr	r2, [pc, #452]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 80032ac:	f023 0304 	bic.w	r3, r3, #4
 80032b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d015      	beq.n	80032e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ba:	f7fe ff35 	bl	8002128 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c0:	e00a      	b.n	80032d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c2:	f7fe ff31 	bl	8002128 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e0c5      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d8:	4b65      	ldr	r3, [pc, #404]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 80032da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0ee      	beq.n	80032c2 <HAL_RCC_OscConfig+0x33a>
 80032e4:	e014      	b.n	8003310 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e6:	f7fe ff1f 	bl	8002128 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ec:	e00a      	b.n	8003304 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ee:	f7fe ff1b 	bl	8002128 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e0af      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003304:	4b5a      	ldr	r3, [pc, #360]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1ee      	bne.n	80032ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003310:	7dfb      	ldrb	r3, [r7, #23]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d105      	bne.n	8003322 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003316:	4b56      	ldr	r3, [pc, #344]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	4a55      	ldr	r2, [pc, #340]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 800331c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003320:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 809b 	beq.w	8003462 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800332c:	4b50      	ldr	r3, [pc, #320]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 030c 	and.w	r3, r3, #12
 8003334:	2b08      	cmp	r3, #8
 8003336:	d05c      	beq.n	80033f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	2b02      	cmp	r3, #2
 800333e:	d141      	bne.n	80033c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003340:	4b4c      	ldr	r3, [pc, #304]	; (8003474 <HAL_RCC_OscConfig+0x4ec>)
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003346:	f7fe feef 	bl	8002128 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800334e:	f7fe feeb 	bl	8002128 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e081      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003360:	4b43      	ldr	r3, [pc, #268]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1f0      	bne.n	800334e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69da      	ldr	r2, [r3, #28]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	431a      	orrs	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	019b      	lsls	r3, r3, #6
 800337c:	431a      	orrs	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	085b      	lsrs	r3, r3, #1
 8003384:	3b01      	subs	r3, #1
 8003386:	041b      	lsls	r3, r3, #16
 8003388:	431a      	orrs	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338e:	061b      	lsls	r3, r3, #24
 8003390:	4937      	ldr	r1, [pc, #220]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003392:	4313      	orrs	r3, r2
 8003394:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003396:	4b37      	ldr	r3, [pc, #220]	; (8003474 <HAL_RCC_OscConfig+0x4ec>)
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339c:	f7fe fec4 	bl	8002128 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fe fec0 	bl	8002128 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e056      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b6:	4b2e      	ldr	r3, [pc, #184]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x41c>
 80033c2:	e04e      	b.n	8003462 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c4:	4b2b      	ldr	r3, [pc, #172]	; (8003474 <HAL_RCC_OscConfig+0x4ec>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ca:	f7fe fead 	bl	8002128 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d2:	f7fe fea9 	bl	8002128 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e03f      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e4:	4b22      	ldr	r3, [pc, #136]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f0      	bne.n	80033d2 <HAL_RCC_OscConfig+0x44a>
 80033f0:	e037      	b.n	8003462 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d101      	bne.n	80033fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e032      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033fe:	4b1c      	ldr	r3, [pc, #112]	; (8003470 <HAL_RCC_OscConfig+0x4e8>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d028      	beq.n	800345e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003416:	429a      	cmp	r2, r3
 8003418:	d121      	bne.n	800345e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003424:	429a      	cmp	r2, r3
 8003426:	d11a      	bne.n	800345e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800342e:	4013      	ands	r3, r2
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003434:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003436:	4293      	cmp	r3, r2
 8003438:	d111      	bne.n	800345e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003444:	085b      	lsrs	r3, r3, #1
 8003446:	3b01      	subs	r3, #1
 8003448:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800344a:	429a      	cmp	r2, r3
 800344c:	d107      	bne.n	800345e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003458:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800345a:	429a      	cmp	r2, r3
 800345c:	d001      	beq.n	8003462 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40007000 	.word	0x40007000
 8003470:	40023800 	.word	0x40023800
 8003474:	42470060 	.word	0x42470060

08003478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0cc      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800348c:	4b68      	ldr	r3, [pc, #416]	; (8003630 <HAL_RCC_ClockConfig+0x1b8>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d90c      	bls.n	80034b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349a:	4b65      	ldr	r3, [pc, #404]	; (8003630 <HAL_RCC_ClockConfig+0x1b8>)
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034a2:	4b63      	ldr	r3, [pc, #396]	; (8003630 <HAL_RCC_ClockConfig+0x1b8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0b8      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d020      	beq.n	8003502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034cc:	4b59      	ldr	r3, [pc, #356]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	4a58      	ldr	r2, [pc, #352]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80034d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034e4:	4b53      	ldr	r3, [pc, #332]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	4a52      	ldr	r2, [pc, #328]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f0:	4b50      	ldr	r3, [pc, #320]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	494d      	ldr	r1, [pc, #308]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d044      	beq.n	8003598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b47      	ldr	r3, [pc, #284]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d119      	bne.n	8003556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e07f      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d003      	beq.n	8003536 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003532:	2b03      	cmp	r3, #3
 8003534:	d107      	bne.n	8003546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003536:	4b3f      	ldr	r3, [pc, #252]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d109      	bne.n	8003556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e06f      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003546:	4b3b      	ldr	r3, [pc, #236]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e067      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003556:	4b37      	ldr	r3, [pc, #220]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f023 0203 	bic.w	r2, r3, #3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4934      	ldr	r1, [pc, #208]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	4313      	orrs	r3, r2
 8003566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003568:	f7fe fdde 	bl	8002128 <HAL_GetTick>
 800356c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356e:	e00a      	b.n	8003586 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003570:	f7fe fdda 	bl	8002128 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	f241 3288 	movw	r2, #5000	; 0x1388
 800357e:	4293      	cmp	r3, r2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e04f      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003586:	4b2b      	ldr	r3, [pc, #172]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 020c 	and.w	r2, r3, #12
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	429a      	cmp	r2, r3
 8003596:	d1eb      	bne.n	8003570 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003598:	4b25      	ldr	r3, [pc, #148]	; (8003630 <HAL_RCC_ClockConfig+0x1b8>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d20c      	bcs.n	80035c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a6:	4b22      	ldr	r3, [pc, #136]	; (8003630 <HAL_RCC_ClockConfig+0x1b8>)
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ae:	4b20      	ldr	r3, [pc, #128]	; (8003630 <HAL_RCC_ClockConfig+0x1b8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d001      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e032      	b.n	8003626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d008      	beq.n	80035de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035cc:	4b19      	ldr	r3, [pc, #100]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	4916      	ldr	r1, [pc, #88]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d009      	beq.n	80035fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ea:	4b12      	ldr	r3, [pc, #72]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	490e      	ldr	r1, [pc, #56]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035fe:	f000 f821 	bl	8003644 <HAL_RCC_GetSysClockFreq>
 8003602:	4602      	mov	r2, r0
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <HAL_RCC_ClockConfig+0x1bc>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	490a      	ldr	r1, [pc, #40]	; (8003638 <HAL_RCC_ClockConfig+0x1c0>)
 8003610:	5ccb      	ldrb	r3, [r1, r3]
 8003612:	fa22 f303 	lsr.w	r3, r2, r3
 8003616:	4a09      	ldr	r2, [pc, #36]	; (800363c <HAL_RCC_ClockConfig+0x1c4>)
 8003618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800361a:	4b09      	ldr	r3, [pc, #36]	; (8003640 <HAL_RCC_ClockConfig+0x1c8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f7fe fd3e 	bl	80020a0 <HAL_InitTick>

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40023c00 	.word	0x40023c00
 8003634:	40023800 	.word	0x40023800
 8003638:	08008c74 	.word	0x08008c74
 800363c:	20000040 	.word	0x20000040
 8003640:	20000044 	.word	0x20000044

08003644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003644:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003648:	b084      	sub	sp, #16
 800364a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	607b      	str	r3, [r7, #4]
 8003650:	2300      	movs	r3, #0
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	2300      	movs	r3, #0
 8003656:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800365c:	4b67      	ldr	r3, [pc, #412]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 030c 	and.w	r3, r3, #12
 8003664:	2b08      	cmp	r3, #8
 8003666:	d00d      	beq.n	8003684 <HAL_RCC_GetSysClockFreq+0x40>
 8003668:	2b08      	cmp	r3, #8
 800366a:	f200 80bd 	bhi.w	80037e8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d002      	beq.n	8003678 <HAL_RCC_GetSysClockFreq+0x34>
 8003672:	2b04      	cmp	r3, #4
 8003674:	d003      	beq.n	800367e <HAL_RCC_GetSysClockFreq+0x3a>
 8003676:	e0b7      	b.n	80037e8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003678:	4b61      	ldr	r3, [pc, #388]	; (8003800 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800367a:	60bb      	str	r3, [r7, #8]
       break;
 800367c:	e0b7      	b.n	80037ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800367e:	4b61      	ldr	r3, [pc, #388]	; (8003804 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003680:	60bb      	str	r3, [r7, #8]
      break;
 8003682:	e0b4      	b.n	80037ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003684:	4b5d      	ldr	r3, [pc, #372]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800368c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800368e:	4b5b      	ldr	r3, [pc, #364]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d04d      	beq.n	8003736 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800369a:	4b58      	ldr	r3, [pc, #352]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	099b      	lsrs	r3, r3, #6
 80036a0:	461a      	mov	r2, r3
 80036a2:	f04f 0300 	mov.w	r3, #0
 80036a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80036aa:	f04f 0100 	mov.w	r1, #0
 80036ae:	ea02 0800 	and.w	r8, r2, r0
 80036b2:	ea03 0901 	and.w	r9, r3, r1
 80036b6:	4640      	mov	r0, r8
 80036b8:	4649      	mov	r1, r9
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	f04f 0300 	mov.w	r3, #0
 80036c2:	014b      	lsls	r3, r1, #5
 80036c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80036c8:	0142      	lsls	r2, r0, #5
 80036ca:	4610      	mov	r0, r2
 80036cc:	4619      	mov	r1, r3
 80036ce:	ebb0 0008 	subs.w	r0, r0, r8
 80036d2:	eb61 0109 	sbc.w	r1, r1, r9
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	f04f 0300 	mov.w	r3, #0
 80036de:	018b      	lsls	r3, r1, #6
 80036e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80036e4:	0182      	lsls	r2, r0, #6
 80036e6:	1a12      	subs	r2, r2, r0
 80036e8:	eb63 0301 	sbc.w	r3, r3, r1
 80036ec:	f04f 0000 	mov.w	r0, #0
 80036f0:	f04f 0100 	mov.w	r1, #0
 80036f4:	00d9      	lsls	r1, r3, #3
 80036f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80036fa:	00d0      	lsls	r0, r2, #3
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	eb12 0208 	adds.w	r2, r2, r8
 8003704:	eb43 0309 	adc.w	r3, r3, r9
 8003708:	f04f 0000 	mov.w	r0, #0
 800370c:	f04f 0100 	mov.w	r1, #0
 8003710:	0259      	lsls	r1, r3, #9
 8003712:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003716:	0250      	lsls	r0, r2, #9
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4610      	mov	r0, r2
 800371e:	4619      	mov	r1, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	461a      	mov	r2, r3
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	f7fd fa5e 	bl	8000be8 <__aeabi_uldivmod>
 800372c:	4602      	mov	r2, r0
 800372e:	460b      	mov	r3, r1
 8003730:	4613      	mov	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]
 8003734:	e04a      	b.n	80037cc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003736:	4b31      	ldr	r3, [pc, #196]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	099b      	lsrs	r3, r3, #6
 800373c:	461a      	mov	r2, r3
 800373e:	f04f 0300 	mov.w	r3, #0
 8003742:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003746:	f04f 0100 	mov.w	r1, #0
 800374a:	ea02 0400 	and.w	r4, r2, r0
 800374e:	ea03 0501 	and.w	r5, r3, r1
 8003752:	4620      	mov	r0, r4
 8003754:	4629      	mov	r1, r5
 8003756:	f04f 0200 	mov.w	r2, #0
 800375a:	f04f 0300 	mov.w	r3, #0
 800375e:	014b      	lsls	r3, r1, #5
 8003760:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003764:	0142      	lsls	r2, r0, #5
 8003766:	4610      	mov	r0, r2
 8003768:	4619      	mov	r1, r3
 800376a:	1b00      	subs	r0, r0, r4
 800376c:	eb61 0105 	sbc.w	r1, r1, r5
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	f04f 0300 	mov.w	r3, #0
 8003778:	018b      	lsls	r3, r1, #6
 800377a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800377e:	0182      	lsls	r2, r0, #6
 8003780:	1a12      	subs	r2, r2, r0
 8003782:	eb63 0301 	sbc.w	r3, r3, r1
 8003786:	f04f 0000 	mov.w	r0, #0
 800378a:	f04f 0100 	mov.w	r1, #0
 800378e:	00d9      	lsls	r1, r3, #3
 8003790:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003794:	00d0      	lsls	r0, r2, #3
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	1912      	adds	r2, r2, r4
 800379c:	eb45 0303 	adc.w	r3, r5, r3
 80037a0:	f04f 0000 	mov.w	r0, #0
 80037a4:	f04f 0100 	mov.w	r1, #0
 80037a8:	0299      	lsls	r1, r3, #10
 80037aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80037ae:	0290      	lsls	r0, r2, #10
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4610      	mov	r0, r2
 80037b6:	4619      	mov	r1, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	461a      	mov	r2, r3
 80037bc:	f04f 0300 	mov.w	r3, #0
 80037c0:	f7fd fa12 	bl	8000be8 <__aeabi_uldivmod>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4613      	mov	r3, r2
 80037ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037cc:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	0c1b      	lsrs	r3, r3, #16
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	3301      	adds	r3, #1
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e4:	60bb      	str	r3, [r7, #8]
      break;
 80037e6:	e002      	b.n	80037ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037e8:	4b05      	ldr	r3, [pc, #20]	; (8003800 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80037ea:	60bb      	str	r3, [r7, #8]
      break;
 80037ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ee:	68bb      	ldr	r3, [r7, #8]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80037fa:	bf00      	nop
 80037fc:	40023800 	.word	0x40023800
 8003800:	00f42400 	.word	0x00f42400
 8003804:	007a1200 	.word	0x007a1200

08003808 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800380c:	4b03      	ldr	r3, [pc, #12]	; (800381c <HAL_RCC_GetHCLKFreq+0x14>)
 800380e:	681b      	ldr	r3, [r3, #0]
}
 8003810:	4618      	mov	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	20000040 	.word	0x20000040

08003820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003824:	f7ff fff0 	bl	8003808 <HAL_RCC_GetHCLKFreq>
 8003828:	4602      	mov	r2, r0
 800382a:	4b05      	ldr	r3, [pc, #20]	; (8003840 <HAL_RCC_GetPCLK1Freq+0x20>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	0a9b      	lsrs	r3, r3, #10
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	4903      	ldr	r1, [pc, #12]	; (8003844 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003836:	5ccb      	ldrb	r3, [r1, r3]
 8003838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40023800 	.word	0x40023800
 8003844:	08008c84 	.word	0x08008c84

08003848 <atof>:
 8003848:	2100      	movs	r1, #0
 800384a:	f000 be73 	b.w	8004534 <strtod>
	...

08003850 <__errno>:
 8003850:	4b01      	ldr	r3, [pc, #4]	; (8003858 <__errno+0x8>)
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	2000004c 	.word	0x2000004c

0800385c <__libc_init_array>:
 800385c:	b570      	push	{r4, r5, r6, lr}
 800385e:	4d0d      	ldr	r5, [pc, #52]	; (8003894 <__libc_init_array+0x38>)
 8003860:	4c0d      	ldr	r4, [pc, #52]	; (8003898 <__libc_init_array+0x3c>)
 8003862:	1b64      	subs	r4, r4, r5
 8003864:	10a4      	asrs	r4, r4, #2
 8003866:	2600      	movs	r6, #0
 8003868:	42a6      	cmp	r6, r4
 800386a:	d109      	bne.n	8003880 <__libc_init_array+0x24>
 800386c:	4d0b      	ldr	r5, [pc, #44]	; (800389c <__libc_init_array+0x40>)
 800386e:	4c0c      	ldr	r4, [pc, #48]	; (80038a0 <__libc_init_array+0x44>)
 8003870:	f005 f994 	bl	8008b9c <_init>
 8003874:	1b64      	subs	r4, r4, r5
 8003876:	10a4      	asrs	r4, r4, #2
 8003878:	2600      	movs	r6, #0
 800387a:	42a6      	cmp	r6, r4
 800387c:	d105      	bne.n	800388a <__libc_init_array+0x2e>
 800387e:	bd70      	pop	{r4, r5, r6, pc}
 8003880:	f855 3b04 	ldr.w	r3, [r5], #4
 8003884:	4798      	blx	r3
 8003886:	3601      	adds	r6, #1
 8003888:	e7ee      	b.n	8003868 <__libc_init_array+0xc>
 800388a:	f855 3b04 	ldr.w	r3, [r5], #4
 800388e:	4798      	blx	r3
 8003890:	3601      	adds	r6, #1
 8003892:	e7f2      	b.n	800387a <__libc_init_array+0x1e>
 8003894:	08009310 	.word	0x08009310
 8003898:	08009310 	.word	0x08009310
 800389c:	08009310 	.word	0x08009310
 80038a0:	08009314 	.word	0x08009314

080038a4 <__itoa>:
 80038a4:	1e93      	subs	r3, r2, #2
 80038a6:	2b22      	cmp	r3, #34	; 0x22
 80038a8:	b510      	push	{r4, lr}
 80038aa:	460c      	mov	r4, r1
 80038ac:	d904      	bls.n	80038b8 <__itoa+0x14>
 80038ae:	2300      	movs	r3, #0
 80038b0:	700b      	strb	r3, [r1, #0]
 80038b2:	461c      	mov	r4, r3
 80038b4:	4620      	mov	r0, r4
 80038b6:	bd10      	pop	{r4, pc}
 80038b8:	2a0a      	cmp	r2, #10
 80038ba:	d109      	bne.n	80038d0 <__itoa+0x2c>
 80038bc:	2800      	cmp	r0, #0
 80038be:	da07      	bge.n	80038d0 <__itoa+0x2c>
 80038c0:	232d      	movs	r3, #45	; 0x2d
 80038c2:	700b      	strb	r3, [r1, #0]
 80038c4:	4240      	negs	r0, r0
 80038c6:	2101      	movs	r1, #1
 80038c8:	4421      	add	r1, r4
 80038ca:	f000 fe3f 	bl	800454c <__utoa>
 80038ce:	e7f1      	b.n	80038b4 <__itoa+0x10>
 80038d0:	2100      	movs	r1, #0
 80038d2:	e7f9      	b.n	80038c8 <__itoa+0x24>

080038d4 <itoa>:
 80038d4:	f7ff bfe6 	b.w	80038a4 <__itoa>

080038d8 <memset>:
 80038d8:	4402      	add	r2, r0
 80038da:	4603      	mov	r3, r0
 80038dc:	4293      	cmp	r3, r2
 80038de:	d100      	bne.n	80038e2 <memset+0xa>
 80038e0:	4770      	bx	lr
 80038e2:	f803 1b01 	strb.w	r1, [r3], #1
 80038e6:	e7f9      	b.n	80038dc <memset+0x4>

080038e8 <sulp>:
 80038e8:	b570      	push	{r4, r5, r6, lr}
 80038ea:	4604      	mov	r4, r0
 80038ec:	460d      	mov	r5, r1
 80038ee:	ec45 4b10 	vmov	d0, r4, r5
 80038f2:	4616      	mov	r6, r2
 80038f4:	f001 fd68 	bl	80053c8 <__ulp>
 80038f8:	ec51 0b10 	vmov	r0, r1, d0
 80038fc:	b17e      	cbz	r6, 800391e <sulp+0x36>
 80038fe:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8003902:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003906:	2b00      	cmp	r3, #0
 8003908:	dd09      	ble.n	800391e <sulp+0x36>
 800390a:	051b      	lsls	r3, r3, #20
 800390c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003910:	2400      	movs	r4, #0
 8003912:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003916:	4622      	mov	r2, r4
 8003918:	462b      	mov	r3, r5
 800391a:	f7fc fe6d 	bl	80005f8 <__aeabi_dmul>
 800391e:	bd70      	pop	{r4, r5, r6, pc}

08003920 <_strtod_l>:
 8003920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003924:	b0a3      	sub	sp, #140	; 0x8c
 8003926:	461f      	mov	r7, r3
 8003928:	2300      	movs	r3, #0
 800392a:	931e      	str	r3, [sp, #120]	; 0x78
 800392c:	4ba4      	ldr	r3, [pc, #656]	; (8003bc0 <_strtod_l+0x2a0>)
 800392e:	9219      	str	r2, [sp, #100]	; 0x64
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	9307      	str	r3, [sp, #28]
 8003934:	4604      	mov	r4, r0
 8003936:	4618      	mov	r0, r3
 8003938:	4688      	mov	r8, r1
 800393a:	f7fc fc49 	bl	80001d0 <strlen>
 800393e:	f04f 0a00 	mov.w	sl, #0
 8003942:	4605      	mov	r5, r0
 8003944:	f04f 0b00 	mov.w	fp, #0
 8003948:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800394c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800394e:	781a      	ldrb	r2, [r3, #0]
 8003950:	2a2b      	cmp	r2, #43	; 0x2b
 8003952:	d04c      	beq.n	80039ee <_strtod_l+0xce>
 8003954:	d839      	bhi.n	80039ca <_strtod_l+0xaa>
 8003956:	2a0d      	cmp	r2, #13
 8003958:	d832      	bhi.n	80039c0 <_strtod_l+0xa0>
 800395a:	2a08      	cmp	r2, #8
 800395c:	d832      	bhi.n	80039c4 <_strtod_l+0xa4>
 800395e:	2a00      	cmp	r2, #0
 8003960:	d03c      	beq.n	80039dc <_strtod_l+0xbc>
 8003962:	2300      	movs	r3, #0
 8003964:	930e      	str	r3, [sp, #56]	; 0x38
 8003966:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8003968:	7833      	ldrb	r3, [r6, #0]
 800396a:	2b30      	cmp	r3, #48	; 0x30
 800396c:	f040 80b4 	bne.w	8003ad8 <_strtod_l+0x1b8>
 8003970:	7873      	ldrb	r3, [r6, #1]
 8003972:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003976:	2b58      	cmp	r3, #88	; 0x58
 8003978:	d16c      	bne.n	8003a54 <_strtod_l+0x134>
 800397a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800397c:	9301      	str	r3, [sp, #4]
 800397e:	ab1e      	add	r3, sp, #120	; 0x78
 8003980:	9702      	str	r7, [sp, #8]
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	4a8f      	ldr	r2, [pc, #572]	; (8003bc4 <_strtod_l+0x2a4>)
 8003986:	ab1f      	add	r3, sp, #124	; 0x7c
 8003988:	a91d      	add	r1, sp, #116	; 0x74
 800398a:	4620      	mov	r0, r4
 800398c:	f000 fe88 	bl	80046a0 <__gethex>
 8003990:	f010 0707 	ands.w	r7, r0, #7
 8003994:	4605      	mov	r5, r0
 8003996:	d005      	beq.n	80039a4 <_strtod_l+0x84>
 8003998:	2f06      	cmp	r7, #6
 800399a:	d12a      	bne.n	80039f2 <_strtod_l+0xd2>
 800399c:	3601      	adds	r6, #1
 800399e:	2300      	movs	r3, #0
 80039a0:	961d      	str	r6, [sp, #116]	; 0x74
 80039a2:	930e      	str	r3, [sp, #56]	; 0x38
 80039a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f040 8596 	bne.w	80044d8 <_strtod_l+0xbb8>
 80039ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039ae:	b1db      	cbz	r3, 80039e8 <_strtod_l+0xc8>
 80039b0:	4652      	mov	r2, sl
 80039b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80039b6:	ec43 2b10 	vmov	d0, r2, r3
 80039ba:	b023      	add	sp, #140	; 0x8c
 80039bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039c0:	2a20      	cmp	r2, #32
 80039c2:	d1ce      	bne.n	8003962 <_strtod_l+0x42>
 80039c4:	3301      	adds	r3, #1
 80039c6:	931d      	str	r3, [sp, #116]	; 0x74
 80039c8:	e7c0      	b.n	800394c <_strtod_l+0x2c>
 80039ca:	2a2d      	cmp	r2, #45	; 0x2d
 80039cc:	d1c9      	bne.n	8003962 <_strtod_l+0x42>
 80039ce:	2201      	movs	r2, #1
 80039d0:	920e      	str	r2, [sp, #56]	; 0x38
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	921d      	str	r2, [sp, #116]	; 0x74
 80039d6:	785b      	ldrb	r3, [r3, #1]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1c4      	bne.n	8003966 <_strtod_l+0x46>
 80039dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80039de:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f040 8576 	bne.w	80044d4 <_strtod_l+0xbb4>
 80039e8:	4652      	mov	r2, sl
 80039ea:	465b      	mov	r3, fp
 80039ec:	e7e3      	b.n	80039b6 <_strtod_l+0x96>
 80039ee:	2200      	movs	r2, #0
 80039f0:	e7ee      	b.n	80039d0 <_strtod_l+0xb0>
 80039f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80039f4:	b13a      	cbz	r2, 8003a06 <_strtod_l+0xe6>
 80039f6:	2135      	movs	r1, #53	; 0x35
 80039f8:	a820      	add	r0, sp, #128	; 0x80
 80039fa:	f001 fdf0 	bl	80055de <__copybits>
 80039fe:	991e      	ldr	r1, [sp, #120]	; 0x78
 8003a00:	4620      	mov	r0, r4
 8003a02:	f001 f9b5 	bl	8004d70 <_Bfree>
 8003a06:	3f01      	subs	r7, #1
 8003a08:	2f05      	cmp	r7, #5
 8003a0a:	d807      	bhi.n	8003a1c <_strtod_l+0xfc>
 8003a0c:	e8df f007 	tbb	[pc, r7]
 8003a10:	1d180b0e 	.word	0x1d180b0e
 8003a14:	030e      	.short	0x030e
 8003a16:	f04f 0b00 	mov.w	fp, #0
 8003a1a:	46da      	mov	sl, fp
 8003a1c:	0728      	lsls	r0, r5, #28
 8003a1e:	d5c1      	bpl.n	80039a4 <_strtod_l+0x84>
 8003a20:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8003a24:	e7be      	b.n	80039a4 <_strtod_l+0x84>
 8003a26:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8003a2a:	e7f7      	b.n	8003a1c <_strtod_l+0xfc>
 8003a2c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8003a30:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8003a32:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003a36:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003a3a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8003a3e:	e7ed      	b.n	8003a1c <_strtod_l+0xfc>
 8003a40:	f8df b184 	ldr.w	fp, [pc, #388]	; 8003bc8 <_strtod_l+0x2a8>
 8003a44:	f04f 0a00 	mov.w	sl, #0
 8003a48:	e7e8      	b.n	8003a1c <_strtod_l+0xfc>
 8003a4a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8003a4e:	f04f 3aff 	mov.w	sl, #4294967295
 8003a52:	e7e3      	b.n	8003a1c <_strtod_l+0xfc>
 8003a54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	921d      	str	r2, [sp, #116]	; 0x74
 8003a5a:	785b      	ldrb	r3, [r3, #1]
 8003a5c:	2b30      	cmp	r3, #48	; 0x30
 8003a5e:	d0f9      	beq.n	8003a54 <_strtod_l+0x134>
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d09f      	beq.n	80039a4 <_strtod_l+0x84>
 8003a64:	2301      	movs	r3, #1
 8003a66:	f04f 0900 	mov.w	r9, #0
 8003a6a:	9304      	str	r3, [sp, #16]
 8003a6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003a6e:	930a      	str	r3, [sp, #40]	; 0x28
 8003a70:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003a74:	464f      	mov	r7, r9
 8003a76:	220a      	movs	r2, #10
 8003a78:	981d      	ldr	r0, [sp, #116]	; 0x74
 8003a7a:	7806      	ldrb	r6, [r0, #0]
 8003a7c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8003a80:	b2d9      	uxtb	r1, r3
 8003a82:	2909      	cmp	r1, #9
 8003a84:	d92a      	bls.n	8003adc <_strtod_l+0x1bc>
 8003a86:	9907      	ldr	r1, [sp, #28]
 8003a88:	462a      	mov	r2, r5
 8003a8a:	f001 fe6d 	bl	8005768 <strncmp>
 8003a8e:	b398      	cbz	r0, 8003af8 <_strtod_l+0x1d8>
 8003a90:	2000      	movs	r0, #0
 8003a92:	4633      	mov	r3, r6
 8003a94:	463d      	mov	r5, r7
 8003a96:	9007      	str	r0, [sp, #28]
 8003a98:	4602      	mov	r2, r0
 8003a9a:	2b65      	cmp	r3, #101	; 0x65
 8003a9c:	d001      	beq.n	8003aa2 <_strtod_l+0x182>
 8003a9e:	2b45      	cmp	r3, #69	; 0x45
 8003aa0:	d118      	bne.n	8003ad4 <_strtod_l+0x1b4>
 8003aa2:	b91d      	cbnz	r5, 8003aac <_strtod_l+0x18c>
 8003aa4:	9b04      	ldr	r3, [sp, #16]
 8003aa6:	4303      	orrs	r3, r0
 8003aa8:	d098      	beq.n	80039dc <_strtod_l+0xbc>
 8003aaa:	2500      	movs	r5, #0
 8003aac:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8003ab0:	f108 0301 	add.w	r3, r8, #1
 8003ab4:	931d      	str	r3, [sp, #116]	; 0x74
 8003ab6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003aba:	2b2b      	cmp	r3, #43	; 0x2b
 8003abc:	d075      	beq.n	8003baa <_strtod_l+0x28a>
 8003abe:	2b2d      	cmp	r3, #45	; 0x2d
 8003ac0:	d07b      	beq.n	8003bba <_strtod_l+0x29a>
 8003ac2:	f04f 0c00 	mov.w	ip, #0
 8003ac6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003aca:	2909      	cmp	r1, #9
 8003acc:	f240 8082 	bls.w	8003bd4 <_strtod_l+0x2b4>
 8003ad0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8003ad4:	2600      	movs	r6, #0
 8003ad6:	e09d      	b.n	8003c14 <_strtod_l+0x2f4>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	e7c4      	b.n	8003a66 <_strtod_l+0x146>
 8003adc:	2f08      	cmp	r7, #8
 8003ade:	bfd8      	it	le
 8003ae0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8003ae2:	f100 0001 	add.w	r0, r0, #1
 8003ae6:	bfda      	itte	le
 8003ae8:	fb02 3301 	mlale	r3, r2, r1, r3
 8003aec:	9309      	strle	r3, [sp, #36]	; 0x24
 8003aee:	fb02 3909 	mlagt	r9, r2, r9, r3
 8003af2:	3701      	adds	r7, #1
 8003af4:	901d      	str	r0, [sp, #116]	; 0x74
 8003af6:	e7bf      	b.n	8003a78 <_strtod_l+0x158>
 8003af8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003afa:	195a      	adds	r2, r3, r5
 8003afc:	921d      	str	r2, [sp, #116]	; 0x74
 8003afe:	5d5b      	ldrb	r3, [r3, r5]
 8003b00:	2f00      	cmp	r7, #0
 8003b02:	d037      	beq.n	8003b74 <_strtod_l+0x254>
 8003b04:	9007      	str	r0, [sp, #28]
 8003b06:	463d      	mov	r5, r7
 8003b08:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003b0c:	2a09      	cmp	r2, #9
 8003b0e:	d912      	bls.n	8003b36 <_strtod_l+0x216>
 8003b10:	2201      	movs	r2, #1
 8003b12:	e7c2      	b.n	8003a9a <_strtod_l+0x17a>
 8003b14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003b16:	1c5a      	adds	r2, r3, #1
 8003b18:	921d      	str	r2, [sp, #116]	; 0x74
 8003b1a:	785b      	ldrb	r3, [r3, #1]
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	2b30      	cmp	r3, #48	; 0x30
 8003b20:	d0f8      	beq.n	8003b14 <_strtod_l+0x1f4>
 8003b22:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8003b26:	2a08      	cmp	r2, #8
 8003b28:	f200 84db 	bhi.w	80044e2 <_strtod_l+0xbc2>
 8003b2c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8003b2e:	9007      	str	r0, [sp, #28]
 8003b30:	2000      	movs	r0, #0
 8003b32:	920a      	str	r2, [sp, #40]	; 0x28
 8003b34:	4605      	mov	r5, r0
 8003b36:	3b30      	subs	r3, #48	; 0x30
 8003b38:	f100 0201 	add.w	r2, r0, #1
 8003b3c:	d014      	beq.n	8003b68 <_strtod_l+0x248>
 8003b3e:	9907      	ldr	r1, [sp, #28]
 8003b40:	4411      	add	r1, r2
 8003b42:	9107      	str	r1, [sp, #28]
 8003b44:	462a      	mov	r2, r5
 8003b46:	eb00 0e05 	add.w	lr, r0, r5
 8003b4a:	210a      	movs	r1, #10
 8003b4c:	4572      	cmp	r2, lr
 8003b4e:	d113      	bne.n	8003b78 <_strtod_l+0x258>
 8003b50:	182a      	adds	r2, r5, r0
 8003b52:	2a08      	cmp	r2, #8
 8003b54:	f105 0501 	add.w	r5, r5, #1
 8003b58:	4405      	add	r5, r0
 8003b5a:	dc1c      	bgt.n	8003b96 <_strtod_l+0x276>
 8003b5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b5e:	220a      	movs	r2, #10
 8003b60:	fb02 3301 	mla	r3, r2, r1, r3
 8003b64:	9309      	str	r3, [sp, #36]	; 0x24
 8003b66:	2200      	movs	r2, #0
 8003b68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003b6a:	1c59      	adds	r1, r3, #1
 8003b6c:	911d      	str	r1, [sp, #116]	; 0x74
 8003b6e:	785b      	ldrb	r3, [r3, #1]
 8003b70:	4610      	mov	r0, r2
 8003b72:	e7c9      	b.n	8003b08 <_strtod_l+0x1e8>
 8003b74:	4638      	mov	r0, r7
 8003b76:	e7d2      	b.n	8003b1e <_strtod_l+0x1fe>
 8003b78:	2a08      	cmp	r2, #8
 8003b7a:	dc04      	bgt.n	8003b86 <_strtod_l+0x266>
 8003b7c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8003b7e:	434e      	muls	r6, r1
 8003b80:	9609      	str	r6, [sp, #36]	; 0x24
 8003b82:	3201      	adds	r2, #1
 8003b84:	e7e2      	b.n	8003b4c <_strtod_l+0x22c>
 8003b86:	f102 0c01 	add.w	ip, r2, #1
 8003b8a:	f1bc 0f10 	cmp.w	ip, #16
 8003b8e:	bfd8      	it	le
 8003b90:	fb01 f909 	mulle.w	r9, r1, r9
 8003b94:	e7f5      	b.n	8003b82 <_strtod_l+0x262>
 8003b96:	2d10      	cmp	r5, #16
 8003b98:	bfdc      	itt	le
 8003b9a:	220a      	movle	r2, #10
 8003b9c:	fb02 3909 	mlale	r9, r2, r9, r3
 8003ba0:	e7e1      	b.n	8003b66 <_strtod_l+0x246>
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	9307      	str	r3, [sp, #28]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	e77c      	b.n	8003aa4 <_strtod_l+0x184>
 8003baa:	f04f 0c00 	mov.w	ip, #0
 8003bae:	f108 0302 	add.w	r3, r8, #2
 8003bb2:	931d      	str	r3, [sp, #116]	; 0x74
 8003bb4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8003bb8:	e785      	b.n	8003ac6 <_strtod_l+0x1a6>
 8003bba:	f04f 0c01 	mov.w	ip, #1
 8003bbe:	e7f6      	b.n	8003bae <_strtod_l+0x28e>
 8003bc0:	08008d90 	.word	0x08008d90
 8003bc4:	08008c9c 	.word	0x08008c9c
 8003bc8:	7ff00000 	.word	0x7ff00000
 8003bcc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003bce:	1c59      	adds	r1, r3, #1
 8003bd0:	911d      	str	r1, [sp, #116]	; 0x74
 8003bd2:	785b      	ldrb	r3, [r3, #1]
 8003bd4:	2b30      	cmp	r3, #48	; 0x30
 8003bd6:	d0f9      	beq.n	8003bcc <_strtod_l+0x2ac>
 8003bd8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8003bdc:	2908      	cmp	r1, #8
 8003bde:	f63f af79 	bhi.w	8003ad4 <_strtod_l+0x1b4>
 8003be2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8003be6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003be8:	9308      	str	r3, [sp, #32]
 8003bea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003bec:	1c59      	adds	r1, r3, #1
 8003bee:	911d      	str	r1, [sp, #116]	; 0x74
 8003bf0:	785b      	ldrb	r3, [r3, #1]
 8003bf2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8003bf6:	2e09      	cmp	r6, #9
 8003bf8:	d937      	bls.n	8003c6a <_strtod_l+0x34a>
 8003bfa:	9e08      	ldr	r6, [sp, #32]
 8003bfc:	1b89      	subs	r1, r1, r6
 8003bfe:	2908      	cmp	r1, #8
 8003c00:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8003c04:	dc02      	bgt.n	8003c0c <_strtod_l+0x2ec>
 8003c06:	4576      	cmp	r6, lr
 8003c08:	bfa8      	it	ge
 8003c0a:	4676      	movge	r6, lr
 8003c0c:	f1bc 0f00 	cmp.w	ip, #0
 8003c10:	d000      	beq.n	8003c14 <_strtod_l+0x2f4>
 8003c12:	4276      	negs	r6, r6
 8003c14:	2d00      	cmp	r5, #0
 8003c16:	d14f      	bne.n	8003cb8 <_strtod_l+0x398>
 8003c18:	9904      	ldr	r1, [sp, #16]
 8003c1a:	4301      	orrs	r1, r0
 8003c1c:	f47f aec2 	bne.w	80039a4 <_strtod_l+0x84>
 8003c20:	2a00      	cmp	r2, #0
 8003c22:	f47f aedb 	bne.w	80039dc <_strtod_l+0xbc>
 8003c26:	2b69      	cmp	r3, #105	; 0x69
 8003c28:	d027      	beq.n	8003c7a <_strtod_l+0x35a>
 8003c2a:	dc24      	bgt.n	8003c76 <_strtod_l+0x356>
 8003c2c:	2b49      	cmp	r3, #73	; 0x49
 8003c2e:	d024      	beq.n	8003c7a <_strtod_l+0x35a>
 8003c30:	2b4e      	cmp	r3, #78	; 0x4e
 8003c32:	f47f aed3 	bne.w	80039dc <_strtod_l+0xbc>
 8003c36:	499e      	ldr	r1, [pc, #632]	; (8003eb0 <_strtod_l+0x590>)
 8003c38:	a81d      	add	r0, sp, #116	; 0x74
 8003c3a:	f000 ff89 	bl	8004b50 <__match>
 8003c3e:	2800      	cmp	r0, #0
 8003c40:	f43f aecc 	beq.w	80039dc <_strtod_l+0xbc>
 8003c44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	2b28      	cmp	r3, #40	; 0x28
 8003c4a:	d12d      	bne.n	8003ca8 <_strtod_l+0x388>
 8003c4c:	4999      	ldr	r1, [pc, #612]	; (8003eb4 <_strtod_l+0x594>)
 8003c4e:	aa20      	add	r2, sp, #128	; 0x80
 8003c50:	a81d      	add	r0, sp, #116	; 0x74
 8003c52:	f000 ff91 	bl	8004b78 <__hexnan>
 8003c56:	2805      	cmp	r0, #5
 8003c58:	d126      	bne.n	8003ca8 <_strtod_l+0x388>
 8003c5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c5c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8003c60:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8003c64:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8003c68:	e69c      	b.n	80039a4 <_strtod_l+0x84>
 8003c6a:	210a      	movs	r1, #10
 8003c6c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8003c70:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8003c74:	e7b9      	b.n	8003bea <_strtod_l+0x2ca>
 8003c76:	2b6e      	cmp	r3, #110	; 0x6e
 8003c78:	e7db      	b.n	8003c32 <_strtod_l+0x312>
 8003c7a:	498f      	ldr	r1, [pc, #572]	; (8003eb8 <_strtod_l+0x598>)
 8003c7c:	a81d      	add	r0, sp, #116	; 0x74
 8003c7e:	f000 ff67 	bl	8004b50 <__match>
 8003c82:	2800      	cmp	r0, #0
 8003c84:	f43f aeaa 	beq.w	80039dc <_strtod_l+0xbc>
 8003c88:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003c8a:	498c      	ldr	r1, [pc, #560]	; (8003ebc <_strtod_l+0x59c>)
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	a81d      	add	r0, sp, #116	; 0x74
 8003c90:	931d      	str	r3, [sp, #116]	; 0x74
 8003c92:	f000 ff5d 	bl	8004b50 <__match>
 8003c96:	b910      	cbnz	r0, 8003c9e <_strtod_l+0x37e>
 8003c98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	931d      	str	r3, [sp, #116]	; 0x74
 8003c9e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8003ecc <_strtod_l+0x5ac>
 8003ca2:	f04f 0a00 	mov.w	sl, #0
 8003ca6:	e67d      	b.n	80039a4 <_strtod_l+0x84>
 8003ca8:	4885      	ldr	r0, [pc, #532]	; (8003ec0 <_strtod_l+0x5a0>)
 8003caa:	f001 fd45 	bl	8005738 <nan>
 8003cae:	ed8d 0b04 	vstr	d0, [sp, #16]
 8003cb2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8003cb6:	e675      	b.n	80039a4 <_strtod_l+0x84>
 8003cb8:	9b07      	ldr	r3, [sp, #28]
 8003cba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cbc:	1af3      	subs	r3, r6, r3
 8003cbe:	2f00      	cmp	r7, #0
 8003cc0:	bf08      	it	eq
 8003cc2:	462f      	moveq	r7, r5
 8003cc4:	2d10      	cmp	r5, #16
 8003cc6:	9308      	str	r3, [sp, #32]
 8003cc8:	46a8      	mov	r8, r5
 8003cca:	bfa8      	it	ge
 8003ccc:	f04f 0810 	movge.w	r8, #16
 8003cd0:	f7fc fc18 	bl	8000504 <__aeabi_ui2d>
 8003cd4:	2d09      	cmp	r5, #9
 8003cd6:	4682      	mov	sl, r0
 8003cd8:	468b      	mov	fp, r1
 8003cda:	dd13      	ble.n	8003d04 <_strtod_l+0x3e4>
 8003cdc:	4b79      	ldr	r3, [pc, #484]	; (8003ec4 <_strtod_l+0x5a4>)
 8003cde:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003ce2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003ce6:	f7fc fc87 	bl	80005f8 <__aeabi_dmul>
 8003cea:	4682      	mov	sl, r0
 8003cec:	4648      	mov	r0, r9
 8003cee:	468b      	mov	fp, r1
 8003cf0:	f7fc fc08 	bl	8000504 <__aeabi_ui2d>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4650      	mov	r0, sl
 8003cfa:	4659      	mov	r1, fp
 8003cfc:	f7fc fac6 	bl	800028c <__adddf3>
 8003d00:	4682      	mov	sl, r0
 8003d02:	468b      	mov	fp, r1
 8003d04:	2d0f      	cmp	r5, #15
 8003d06:	dc38      	bgt.n	8003d7a <_strtod_l+0x45a>
 8003d08:	9b08      	ldr	r3, [sp, #32]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f43f ae4a 	beq.w	80039a4 <_strtod_l+0x84>
 8003d10:	dd24      	ble.n	8003d5c <_strtod_l+0x43c>
 8003d12:	2b16      	cmp	r3, #22
 8003d14:	dc0b      	bgt.n	8003d2e <_strtod_l+0x40e>
 8003d16:	4d6b      	ldr	r5, [pc, #428]	; (8003ec4 <_strtod_l+0x5a4>)
 8003d18:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8003d1c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8003d20:	4652      	mov	r2, sl
 8003d22:	465b      	mov	r3, fp
 8003d24:	f7fc fc68 	bl	80005f8 <__aeabi_dmul>
 8003d28:	4682      	mov	sl, r0
 8003d2a:	468b      	mov	fp, r1
 8003d2c:	e63a      	b.n	80039a4 <_strtod_l+0x84>
 8003d2e:	9a08      	ldr	r2, [sp, #32]
 8003d30:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8003d34:	4293      	cmp	r3, r2
 8003d36:	db20      	blt.n	8003d7a <_strtod_l+0x45a>
 8003d38:	4c62      	ldr	r4, [pc, #392]	; (8003ec4 <_strtod_l+0x5a4>)
 8003d3a:	f1c5 050f 	rsb	r5, r5, #15
 8003d3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8003d42:	4652      	mov	r2, sl
 8003d44:	465b      	mov	r3, fp
 8003d46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d4a:	f7fc fc55 	bl	80005f8 <__aeabi_dmul>
 8003d4e:	9b08      	ldr	r3, [sp, #32]
 8003d50:	1b5d      	subs	r5, r3, r5
 8003d52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8003d56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8003d5a:	e7e3      	b.n	8003d24 <_strtod_l+0x404>
 8003d5c:	9b08      	ldr	r3, [sp, #32]
 8003d5e:	3316      	adds	r3, #22
 8003d60:	db0b      	blt.n	8003d7a <_strtod_l+0x45a>
 8003d62:	9b07      	ldr	r3, [sp, #28]
 8003d64:	4a57      	ldr	r2, [pc, #348]	; (8003ec4 <_strtod_l+0x5a4>)
 8003d66:	1b9e      	subs	r6, r3, r6
 8003d68:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8003d6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003d70:	4650      	mov	r0, sl
 8003d72:	4659      	mov	r1, fp
 8003d74:	f7fc fd6a 	bl	800084c <__aeabi_ddiv>
 8003d78:	e7d6      	b.n	8003d28 <_strtod_l+0x408>
 8003d7a:	9b08      	ldr	r3, [sp, #32]
 8003d7c:	eba5 0808 	sub.w	r8, r5, r8
 8003d80:	4498      	add	r8, r3
 8003d82:	f1b8 0f00 	cmp.w	r8, #0
 8003d86:	dd71      	ble.n	8003e6c <_strtod_l+0x54c>
 8003d88:	f018 030f 	ands.w	r3, r8, #15
 8003d8c:	d00a      	beq.n	8003da4 <_strtod_l+0x484>
 8003d8e:	494d      	ldr	r1, [pc, #308]	; (8003ec4 <_strtod_l+0x5a4>)
 8003d90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003d94:	4652      	mov	r2, sl
 8003d96:	465b      	mov	r3, fp
 8003d98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d9c:	f7fc fc2c 	bl	80005f8 <__aeabi_dmul>
 8003da0:	4682      	mov	sl, r0
 8003da2:	468b      	mov	fp, r1
 8003da4:	f038 080f 	bics.w	r8, r8, #15
 8003da8:	d04d      	beq.n	8003e46 <_strtod_l+0x526>
 8003daa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8003dae:	dd22      	ble.n	8003df6 <_strtod_l+0x4d6>
 8003db0:	2500      	movs	r5, #0
 8003db2:	462e      	mov	r6, r5
 8003db4:	9509      	str	r5, [sp, #36]	; 0x24
 8003db6:	9507      	str	r5, [sp, #28]
 8003db8:	2322      	movs	r3, #34	; 0x22
 8003dba:	f8df b110 	ldr.w	fp, [pc, #272]	; 8003ecc <_strtod_l+0x5ac>
 8003dbe:	6023      	str	r3, [r4, #0]
 8003dc0:	f04f 0a00 	mov.w	sl, #0
 8003dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f43f adec 	beq.w	80039a4 <_strtod_l+0x84>
 8003dcc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8003dce:	4620      	mov	r0, r4
 8003dd0:	f000 ffce 	bl	8004d70 <_Bfree>
 8003dd4:	9907      	ldr	r1, [sp, #28]
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	f000 ffca 	bl	8004d70 <_Bfree>
 8003ddc:	4631      	mov	r1, r6
 8003dde:	4620      	mov	r0, r4
 8003de0:	f000 ffc6 	bl	8004d70 <_Bfree>
 8003de4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003de6:	4620      	mov	r0, r4
 8003de8:	f000 ffc2 	bl	8004d70 <_Bfree>
 8003dec:	4629      	mov	r1, r5
 8003dee:	4620      	mov	r0, r4
 8003df0:	f000 ffbe 	bl	8004d70 <_Bfree>
 8003df4:	e5d6      	b.n	80039a4 <_strtod_l+0x84>
 8003df6:	2300      	movs	r3, #0
 8003df8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8003dfc:	4650      	mov	r0, sl
 8003dfe:	4659      	mov	r1, fp
 8003e00:	4699      	mov	r9, r3
 8003e02:	f1b8 0f01 	cmp.w	r8, #1
 8003e06:	dc21      	bgt.n	8003e4c <_strtod_l+0x52c>
 8003e08:	b10b      	cbz	r3, 8003e0e <_strtod_l+0x4ee>
 8003e0a:	4682      	mov	sl, r0
 8003e0c:	468b      	mov	fp, r1
 8003e0e:	4b2e      	ldr	r3, [pc, #184]	; (8003ec8 <_strtod_l+0x5a8>)
 8003e10:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8003e14:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8003e18:	4652      	mov	r2, sl
 8003e1a:	465b      	mov	r3, fp
 8003e1c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8003e20:	f7fc fbea 	bl	80005f8 <__aeabi_dmul>
 8003e24:	4b29      	ldr	r3, [pc, #164]	; (8003ecc <_strtod_l+0x5ac>)
 8003e26:	460a      	mov	r2, r1
 8003e28:	400b      	ands	r3, r1
 8003e2a:	4929      	ldr	r1, [pc, #164]	; (8003ed0 <_strtod_l+0x5b0>)
 8003e2c:	428b      	cmp	r3, r1
 8003e2e:	4682      	mov	sl, r0
 8003e30:	d8be      	bhi.n	8003db0 <_strtod_l+0x490>
 8003e32:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003e36:	428b      	cmp	r3, r1
 8003e38:	bf86      	itte	hi
 8003e3a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8003ed4 <_strtod_l+0x5b4>
 8003e3e:	f04f 3aff 	movhi.w	sl, #4294967295
 8003e42:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8003e46:	2300      	movs	r3, #0
 8003e48:	9304      	str	r3, [sp, #16]
 8003e4a:	e081      	b.n	8003f50 <_strtod_l+0x630>
 8003e4c:	f018 0f01 	tst.w	r8, #1
 8003e50:	d007      	beq.n	8003e62 <_strtod_l+0x542>
 8003e52:	4b1d      	ldr	r3, [pc, #116]	; (8003ec8 <_strtod_l+0x5a8>)
 8003e54:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5c:	f7fc fbcc 	bl	80005f8 <__aeabi_dmul>
 8003e60:	2301      	movs	r3, #1
 8003e62:	f109 0901 	add.w	r9, r9, #1
 8003e66:	ea4f 0868 	mov.w	r8, r8, asr #1
 8003e6a:	e7ca      	b.n	8003e02 <_strtod_l+0x4e2>
 8003e6c:	d0eb      	beq.n	8003e46 <_strtod_l+0x526>
 8003e6e:	f1c8 0800 	rsb	r8, r8, #0
 8003e72:	f018 020f 	ands.w	r2, r8, #15
 8003e76:	d00a      	beq.n	8003e8e <_strtod_l+0x56e>
 8003e78:	4b12      	ldr	r3, [pc, #72]	; (8003ec4 <_strtod_l+0x5a4>)
 8003e7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003e7e:	4650      	mov	r0, sl
 8003e80:	4659      	mov	r1, fp
 8003e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e86:	f7fc fce1 	bl	800084c <__aeabi_ddiv>
 8003e8a:	4682      	mov	sl, r0
 8003e8c:	468b      	mov	fp, r1
 8003e8e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8003e92:	d0d8      	beq.n	8003e46 <_strtod_l+0x526>
 8003e94:	f1b8 0f1f 	cmp.w	r8, #31
 8003e98:	dd1e      	ble.n	8003ed8 <_strtod_l+0x5b8>
 8003e9a:	2500      	movs	r5, #0
 8003e9c:	462e      	mov	r6, r5
 8003e9e:	9509      	str	r5, [sp, #36]	; 0x24
 8003ea0:	9507      	str	r5, [sp, #28]
 8003ea2:	2322      	movs	r3, #34	; 0x22
 8003ea4:	f04f 0a00 	mov.w	sl, #0
 8003ea8:	f04f 0b00 	mov.w	fp, #0
 8003eac:	6023      	str	r3, [r4, #0]
 8003eae:	e789      	b.n	8003dc4 <_strtod_l+0x4a4>
 8003eb0:	08008c99 	.word	0x08008c99
 8003eb4:	08008cb0 	.word	0x08008cb0
 8003eb8:	08008c90 	.word	0x08008c90
 8003ebc:	08008c93 	.word	0x08008c93
 8003ec0:	08008f57 	.word	0x08008f57
 8003ec4:	08008e48 	.word	0x08008e48
 8003ec8:	08008e20 	.word	0x08008e20
 8003ecc:	7ff00000 	.word	0x7ff00000
 8003ed0:	7ca00000 	.word	0x7ca00000
 8003ed4:	7fefffff 	.word	0x7fefffff
 8003ed8:	f018 0310 	ands.w	r3, r8, #16
 8003edc:	bf18      	it	ne
 8003ede:	236a      	movne	r3, #106	; 0x6a
 8003ee0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8004298 <_strtod_l+0x978>
 8003ee4:	9304      	str	r3, [sp, #16]
 8003ee6:	4650      	mov	r0, sl
 8003ee8:	4659      	mov	r1, fp
 8003eea:	2300      	movs	r3, #0
 8003eec:	f018 0f01 	tst.w	r8, #1
 8003ef0:	d004      	beq.n	8003efc <_strtod_l+0x5dc>
 8003ef2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8003ef6:	f7fc fb7f 	bl	80005f8 <__aeabi_dmul>
 8003efa:	2301      	movs	r3, #1
 8003efc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8003f00:	f109 0908 	add.w	r9, r9, #8
 8003f04:	d1f2      	bne.n	8003eec <_strtod_l+0x5cc>
 8003f06:	b10b      	cbz	r3, 8003f0c <_strtod_l+0x5ec>
 8003f08:	4682      	mov	sl, r0
 8003f0a:	468b      	mov	fp, r1
 8003f0c:	9b04      	ldr	r3, [sp, #16]
 8003f0e:	b1bb      	cbz	r3, 8003f40 <_strtod_l+0x620>
 8003f10:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8003f14:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	4659      	mov	r1, fp
 8003f1c:	dd10      	ble.n	8003f40 <_strtod_l+0x620>
 8003f1e:	2b1f      	cmp	r3, #31
 8003f20:	f340 8128 	ble.w	8004174 <_strtod_l+0x854>
 8003f24:	2b34      	cmp	r3, #52	; 0x34
 8003f26:	bfde      	ittt	le
 8003f28:	3b20      	suble	r3, #32
 8003f2a:	f04f 32ff 	movle.w	r2, #4294967295
 8003f2e:	fa02 f303 	lslle.w	r3, r2, r3
 8003f32:	f04f 0a00 	mov.w	sl, #0
 8003f36:	bfcc      	ite	gt
 8003f38:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8003f3c:	ea03 0b01 	andle.w	fp, r3, r1
 8003f40:	2200      	movs	r2, #0
 8003f42:	2300      	movs	r3, #0
 8003f44:	4650      	mov	r0, sl
 8003f46:	4659      	mov	r1, fp
 8003f48:	f7fc fdbe 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f4c:	2800      	cmp	r0, #0
 8003f4e:	d1a4      	bne.n	8003e9a <_strtod_l+0x57a>
 8003f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003f56:	462b      	mov	r3, r5
 8003f58:	463a      	mov	r2, r7
 8003f5a:	4620      	mov	r0, r4
 8003f5c:	f000 ff74 	bl	8004e48 <__s2b>
 8003f60:	9009      	str	r0, [sp, #36]	; 0x24
 8003f62:	2800      	cmp	r0, #0
 8003f64:	f43f af24 	beq.w	8003db0 <_strtod_l+0x490>
 8003f68:	9b07      	ldr	r3, [sp, #28]
 8003f6a:	1b9e      	subs	r6, r3, r6
 8003f6c:	9b08      	ldr	r3, [sp, #32]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	bfb4      	ite	lt
 8003f72:	4633      	movlt	r3, r6
 8003f74:	2300      	movge	r3, #0
 8003f76:	9310      	str	r3, [sp, #64]	; 0x40
 8003f78:	9b08      	ldr	r3, [sp, #32]
 8003f7a:	2500      	movs	r5, #0
 8003f7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003f80:	9318      	str	r3, [sp, #96]	; 0x60
 8003f82:	462e      	mov	r6, r5
 8003f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f86:	4620      	mov	r0, r4
 8003f88:	6859      	ldr	r1, [r3, #4]
 8003f8a:	f000 feb1 	bl	8004cf0 <_Balloc>
 8003f8e:	9007      	str	r0, [sp, #28]
 8003f90:	2800      	cmp	r0, #0
 8003f92:	f43f af11 	beq.w	8003db8 <_strtod_l+0x498>
 8003f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	3202      	adds	r2, #2
 8003f9c:	f103 010c 	add.w	r1, r3, #12
 8003fa0:	0092      	lsls	r2, r2, #2
 8003fa2:	300c      	adds	r0, #12
 8003fa4:	f000 fe96 	bl	8004cd4 <memcpy>
 8003fa8:	ec4b ab10 	vmov	d0, sl, fp
 8003fac:	aa20      	add	r2, sp, #128	; 0x80
 8003fae:	a91f      	add	r1, sp, #124	; 0x7c
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8003fb6:	f001 fa83 	bl	80054c0 <__d2b>
 8003fba:	901e      	str	r0, [sp, #120]	; 0x78
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	f43f aefb 	beq.w	8003db8 <_strtod_l+0x498>
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	4620      	mov	r0, r4
 8003fc6:	f000 ffd9 	bl	8004f7c <__i2b>
 8003fca:	4606      	mov	r6, r0
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	f43f aef3 	beq.w	8003db8 <_strtod_l+0x498>
 8003fd2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003fd4:	9904      	ldr	r1, [sp, #16]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	bfab      	itete	ge
 8003fda:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8003fdc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8003fde:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8003fe0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8003fe4:	bfac      	ite	ge
 8003fe6:	eb03 0902 	addge.w	r9, r3, r2
 8003fea:	1ad7      	sublt	r7, r2, r3
 8003fec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003fee:	eba3 0801 	sub.w	r8, r3, r1
 8003ff2:	4490      	add	r8, r2
 8003ff4:	4ba3      	ldr	r3, [pc, #652]	; (8004284 <_strtod_l+0x964>)
 8003ff6:	f108 38ff 	add.w	r8, r8, #4294967295
 8003ffa:	4598      	cmp	r8, r3
 8003ffc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004000:	f280 80cc 	bge.w	800419c <_strtod_l+0x87c>
 8004004:	eba3 0308 	sub.w	r3, r3, r8
 8004008:	2b1f      	cmp	r3, #31
 800400a:	eba2 0203 	sub.w	r2, r2, r3
 800400e:	f04f 0101 	mov.w	r1, #1
 8004012:	f300 80b6 	bgt.w	8004182 <_strtod_l+0x862>
 8004016:	fa01 f303 	lsl.w	r3, r1, r3
 800401a:	9311      	str	r3, [sp, #68]	; 0x44
 800401c:	2300      	movs	r3, #0
 800401e:	930c      	str	r3, [sp, #48]	; 0x30
 8004020:	eb09 0802 	add.w	r8, r9, r2
 8004024:	9b04      	ldr	r3, [sp, #16]
 8004026:	45c1      	cmp	r9, r8
 8004028:	4417      	add	r7, r2
 800402a:	441f      	add	r7, r3
 800402c:	464b      	mov	r3, r9
 800402e:	bfa8      	it	ge
 8004030:	4643      	movge	r3, r8
 8004032:	42bb      	cmp	r3, r7
 8004034:	bfa8      	it	ge
 8004036:	463b      	movge	r3, r7
 8004038:	2b00      	cmp	r3, #0
 800403a:	bfc2      	ittt	gt
 800403c:	eba8 0803 	subgt.w	r8, r8, r3
 8004040:	1aff      	subgt	r7, r7, r3
 8004042:	eba9 0903 	subgt.w	r9, r9, r3
 8004046:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	dd17      	ble.n	800407c <_strtod_l+0x75c>
 800404c:	4631      	mov	r1, r6
 800404e:	461a      	mov	r2, r3
 8004050:	4620      	mov	r0, r4
 8004052:	f001 f84f 	bl	80050f4 <__pow5mult>
 8004056:	4606      	mov	r6, r0
 8004058:	2800      	cmp	r0, #0
 800405a:	f43f aead 	beq.w	8003db8 <_strtod_l+0x498>
 800405e:	4601      	mov	r1, r0
 8004060:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004062:	4620      	mov	r0, r4
 8004064:	f000 ffa0 	bl	8004fa8 <__multiply>
 8004068:	900f      	str	r0, [sp, #60]	; 0x3c
 800406a:	2800      	cmp	r0, #0
 800406c:	f43f aea4 	beq.w	8003db8 <_strtod_l+0x498>
 8004070:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004072:	4620      	mov	r0, r4
 8004074:	f000 fe7c 	bl	8004d70 <_Bfree>
 8004078:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800407a:	931e      	str	r3, [sp, #120]	; 0x78
 800407c:	f1b8 0f00 	cmp.w	r8, #0
 8004080:	f300 8091 	bgt.w	80041a6 <_strtod_l+0x886>
 8004084:	9b08      	ldr	r3, [sp, #32]
 8004086:	2b00      	cmp	r3, #0
 8004088:	dd08      	ble.n	800409c <_strtod_l+0x77c>
 800408a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800408c:	9907      	ldr	r1, [sp, #28]
 800408e:	4620      	mov	r0, r4
 8004090:	f001 f830 	bl	80050f4 <__pow5mult>
 8004094:	9007      	str	r0, [sp, #28]
 8004096:	2800      	cmp	r0, #0
 8004098:	f43f ae8e 	beq.w	8003db8 <_strtod_l+0x498>
 800409c:	2f00      	cmp	r7, #0
 800409e:	dd08      	ble.n	80040b2 <_strtod_l+0x792>
 80040a0:	9907      	ldr	r1, [sp, #28]
 80040a2:	463a      	mov	r2, r7
 80040a4:	4620      	mov	r0, r4
 80040a6:	f001 f87f 	bl	80051a8 <__lshift>
 80040aa:	9007      	str	r0, [sp, #28]
 80040ac:	2800      	cmp	r0, #0
 80040ae:	f43f ae83 	beq.w	8003db8 <_strtod_l+0x498>
 80040b2:	f1b9 0f00 	cmp.w	r9, #0
 80040b6:	dd08      	ble.n	80040ca <_strtod_l+0x7aa>
 80040b8:	4631      	mov	r1, r6
 80040ba:	464a      	mov	r2, r9
 80040bc:	4620      	mov	r0, r4
 80040be:	f001 f873 	bl	80051a8 <__lshift>
 80040c2:	4606      	mov	r6, r0
 80040c4:	2800      	cmp	r0, #0
 80040c6:	f43f ae77 	beq.w	8003db8 <_strtod_l+0x498>
 80040ca:	9a07      	ldr	r2, [sp, #28]
 80040cc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80040ce:	4620      	mov	r0, r4
 80040d0:	f001 f8f2 	bl	80052b8 <__mdiff>
 80040d4:	4605      	mov	r5, r0
 80040d6:	2800      	cmp	r0, #0
 80040d8:	f43f ae6e 	beq.w	8003db8 <_strtod_l+0x498>
 80040dc:	68c3      	ldr	r3, [r0, #12]
 80040de:	930f      	str	r3, [sp, #60]	; 0x3c
 80040e0:	2300      	movs	r3, #0
 80040e2:	60c3      	str	r3, [r0, #12]
 80040e4:	4631      	mov	r1, r6
 80040e6:	f001 f8cb 	bl	8005280 <__mcmp>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	da65      	bge.n	80041ba <_strtod_l+0x89a>
 80040ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80040f0:	ea53 030a 	orrs.w	r3, r3, sl
 80040f4:	f040 8087 	bne.w	8004206 <_strtod_l+0x8e6>
 80040f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f040 8082 	bne.w	8004206 <_strtod_l+0x8e6>
 8004102:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004106:	0d1b      	lsrs	r3, r3, #20
 8004108:	051b      	lsls	r3, r3, #20
 800410a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800410e:	d97a      	bls.n	8004206 <_strtod_l+0x8e6>
 8004110:	696b      	ldr	r3, [r5, #20]
 8004112:	b913      	cbnz	r3, 800411a <_strtod_l+0x7fa>
 8004114:	692b      	ldr	r3, [r5, #16]
 8004116:	2b01      	cmp	r3, #1
 8004118:	dd75      	ble.n	8004206 <_strtod_l+0x8e6>
 800411a:	4629      	mov	r1, r5
 800411c:	2201      	movs	r2, #1
 800411e:	4620      	mov	r0, r4
 8004120:	f001 f842 	bl	80051a8 <__lshift>
 8004124:	4631      	mov	r1, r6
 8004126:	4605      	mov	r5, r0
 8004128:	f001 f8aa 	bl	8005280 <__mcmp>
 800412c:	2800      	cmp	r0, #0
 800412e:	dd6a      	ble.n	8004206 <_strtod_l+0x8e6>
 8004130:	9904      	ldr	r1, [sp, #16]
 8004132:	4a55      	ldr	r2, [pc, #340]	; (8004288 <_strtod_l+0x968>)
 8004134:	465b      	mov	r3, fp
 8004136:	2900      	cmp	r1, #0
 8004138:	f000 8085 	beq.w	8004246 <_strtod_l+0x926>
 800413c:	ea02 010b 	and.w	r1, r2, fp
 8004140:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004144:	dc7f      	bgt.n	8004246 <_strtod_l+0x926>
 8004146:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800414a:	f77f aeaa 	ble.w	8003ea2 <_strtod_l+0x582>
 800414e:	4a4f      	ldr	r2, [pc, #316]	; (800428c <_strtod_l+0x96c>)
 8004150:	2300      	movs	r3, #0
 8004152:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8004156:	4650      	mov	r0, sl
 8004158:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800415c:	4659      	mov	r1, fp
 800415e:	f7fc fa4b 	bl	80005f8 <__aeabi_dmul>
 8004162:	460b      	mov	r3, r1
 8004164:	4303      	orrs	r3, r0
 8004166:	bf08      	it	eq
 8004168:	2322      	moveq	r3, #34	; 0x22
 800416a:	4682      	mov	sl, r0
 800416c:	468b      	mov	fp, r1
 800416e:	bf08      	it	eq
 8004170:	6023      	streq	r3, [r4, #0]
 8004172:	e62b      	b.n	8003dcc <_strtod_l+0x4ac>
 8004174:	f04f 32ff 	mov.w	r2, #4294967295
 8004178:	fa02 f303 	lsl.w	r3, r2, r3
 800417c:	ea03 0a0a 	and.w	sl, r3, sl
 8004180:	e6de      	b.n	8003f40 <_strtod_l+0x620>
 8004182:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8004186:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800418a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800418e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8004192:	fa01 f308 	lsl.w	r3, r1, r8
 8004196:	930c      	str	r3, [sp, #48]	; 0x30
 8004198:	9111      	str	r1, [sp, #68]	; 0x44
 800419a:	e741      	b.n	8004020 <_strtod_l+0x700>
 800419c:	2300      	movs	r3, #0
 800419e:	930c      	str	r3, [sp, #48]	; 0x30
 80041a0:	2301      	movs	r3, #1
 80041a2:	9311      	str	r3, [sp, #68]	; 0x44
 80041a4:	e73c      	b.n	8004020 <_strtod_l+0x700>
 80041a6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80041a8:	4642      	mov	r2, r8
 80041aa:	4620      	mov	r0, r4
 80041ac:	f000 fffc 	bl	80051a8 <__lshift>
 80041b0:	901e      	str	r0, [sp, #120]	; 0x78
 80041b2:	2800      	cmp	r0, #0
 80041b4:	f47f af66 	bne.w	8004084 <_strtod_l+0x764>
 80041b8:	e5fe      	b.n	8003db8 <_strtod_l+0x498>
 80041ba:	465f      	mov	r7, fp
 80041bc:	d16e      	bne.n	800429c <_strtod_l+0x97c>
 80041be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80041c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80041c4:	b342      	cbz	r2, 8004218 <_strtod_l+0x8f8>
 80041c6:	4a32      	ldr	r2, [pc, #200]	; (8004290 <_strtod_l+0x970>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d128      	bne.n	800421e <_strtod_l+0x8fe>
 80041cc:	9b04      	ldr	r3, [sp, #16]
 80041ce:	4650      	mov	r0, sl
 80041d0:	b1eb      	cbz	r3, 800420e <_strtod_l+0x8ee>
 80041d2:	4a2d      	ldr	r2, [pc, #180]	; (8004288 <_strtod_l+0x968>)
 80041d4:	403a      	ands	r2, r7
 80041d6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80041da:	f04f 31ff 	mov.w	r1, #4294967295
 80041de:	d819      	bhi.n	8004214 <_strtod_l+0x8f4>
 80041e0:	0d12      	lsrs	r2, r2, #20
 80041e2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80041e6:	fa01 f303 	lsl.w	r3, r1, r3
 80041ea:	4298      	cmp	r0, r3
 80041ec:	d117      	bne.n	800421e <_strtod_l+0x8fe>
 80041ee:	4b29      	ldr	r3, [pc, #164]	; (8004294 <_strtod_l+0x974>)
 80041f0:	429f      	cmp	r7, r3
 80041f2:	d102      	bne.n	80041fa <_strtod_l+0x8da>
 80041f4:	3001      	adds	r0, #1
 80041f6:	f43f addf 	beq.w	8003db8 <_strtod_l+0x498>
 80041fa:	4b23      	ldr	r3, [pc, #140]	; (8004288 <_strtod_l+0x968>)
 80041fc:	403b      	ands	r3, r7
 80041fe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004202:	f04f 0a00 	mov.w	sl, #0
 8004206:	9b04      	ldr	r3, [sp, #16]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1a0      	bne.n	800414e <_strtod_l+0x82e>
 800420c:	e5de      	b.n	8003dcc <_strtod_l+0x4ac>
 800420e:	f04f 33ff 	mov.w	r3, #4294967295
 8004212:	e7ea      	b.n	80041ea <_strtod_l+0x8ca>
 8004214:	460b      	mov	r3, r1
 8004216:	e7e8      	b.n	80041ea <_strtod_l+0x8ca>
 8004218:	ea53 030a 	orrs.w	r3, r3, sl
 800421c:	d088      	beq.n	8004130 <_strtod_l+0x810>
 800421e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004220:	b1db      	cbz	r3, 800425a <_strtod_l+0x93a>
 8004222:	423b      	tst	r3, r7
 8004224:	d0ef      	beq.n	8004206 <_strtod_l+0x8e6>
 8004226:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004228:	9a04      	ldr	r2, [sp, #16]
 800422a:	4650      	mov	r0, sl
 800422c:	4659      	mov	r1, fp
 800422e:	b1c3      	cbz	r3, 8004262 <_strtod_l+0x942>
 8004230:	f7ff fb5a 	bl	80038e8 <sulp>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800423c:	f7fc f826 	bl	800028c <__adddf3>
 8004240:	4682      	mov	sl, r0
 8004242:	468b      	mov	fp, r1
 8004244:	e7df      	b.n	8004206 <_strtod_l+0x8e6>
 8004246:	4013      	ands	r3, r2
 8004248:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800424c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004250:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004254:	f04f 3aff 	mov.w	sl, #4294967295
 8004258:	e7d5      	b.n	8004206 <_strtod_l+0x8e6>
 800425a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800425c:	ea13 0f0a 	tst.w	r3, sl
 8004260:	e7e0      	b.n	8004224 <_strtod_l+0x904>
 8004262:	f7ff fb41 	bl	80038e8 <sulp>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800426e:	f7fc f80b 	bl	8000288 <__aeabi_dsub>
 8004272:	2200      	movs	r2, #0
 8004274:	2300      	movs	r3, #0
 8004276:	4682      	mov	sl, r0
 8004278:	468b      	mov	fp, r1
 800427a:	f7fc fc25 	bl	8000ac8 <__aeabi_dcmpeq>
 800427e:	2800      	cmp	r0, #0
 8004280:	d0c1      	beq.n	8004206 <_strtod_l+0x8e6>
 8004282:	e60e      	b.n	8003ea2 <_strtod_l+0x582>
 8004284:	fffffc02 	.word	0xfffffc02
 8004288:	7ff00000 	.word	0x7ff00000
 800428c:	39500000 	.word	0x39500000
 8004290:	000fffff 	.word	0x000fffff
 8004294:	7fefffff 	.word	0x7fefffff
 8004298:	08008cc8 	.word	0x08008cc8
 800429c:	4631      	mov	r1, r6
 800429e:	4628      	mov	r0, r5
 80042a0:	f001 f96a 	bl	8005578 <__ratio>
 80042a4:	ec59 8b10 	vmov	r8, r9, d0
 80042a8:	ee10 0a10 	vmov	r0, s0
 80042ac:	2200      	movs	r2, #0
 80042ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042b2:	4649      	mov	r1, r9
 80042b4:	f7fc fc1c 	bl	8000af0 <__aeabi_dcmple>
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d07c      	beq.n	80043b6 <_strtod_l+0xa96>
 80042bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d04c      	beq.n	800435c <_strtod_l+0xa3c>
 80042c2:	4b95      	ldr	r3, [pc, #596]	; (8004518 <_strtod_l+0xbf8>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80042ca:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8004518 <_strtod_l+0xbf8>
 80042ce:	f04f 0800 	mov.w	r8, #0
 80042d2:	4b92      	ldr	r3, [pc, #584]	; (800451c <_strtod_l+0xbfc>)
 80042d4:	403b      	ands	r3, r7
 80042d6:	9311      	str	r3, [sp, #68]	; 0x44
 80042d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80042da:	4b91      	ldr	r3, [pc, #580]	; (8004520 <_strtod_l+0xc00>)
 80042dc:	429a      	cmp	r2, r3
 80042de:	f040 80b2 	bne.w	8004446 <_strtod_l+0xb26>
 80042e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80042e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80042ea:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80042ee:	ec4b ab10 	vmov	d0, sl, fp
 80042f2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80042f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80042fa:	f001 f865 	bl	80053c8 <__ulp>
 80042fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004302:	ec53 2b10 	vmov	r2, r3, d0
 8004306:	f7fc f977 	bl	80005f8 <__aeabi_dmul>
 800430a:	4652      	mov	r2, sl
 800430c:	465b      	mov	r3, fp
 800430e:	f7fb ffbd 	bl	800028c <__adddf3>
 8004312:	460b      	mov	r3, r1
 8004314:	4981      	ldr	r1, [pc, #516]	; (800451c <_strtod_l+0xbfc>)
 8004316:	4a83      	ldr	r2, [pc, #524]	; (8004524 <_strtod_l+0xc04>)
 8004318:	4019      	ands	r1, r3
 800431a:	4291      	cmp	r1, r2
 800431c:	4682      	mov	sl, r0
 800431e:	d95e      	bls.n	80043de <_strtod_l+0xabe>
 8004320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004322:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004326:	4293      	cmp	r3, r2
 8004328:	d103      	bne.n	8004332 <_strtod_l+0xa12>
 800432a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800432c:	3301      	adds	r3, #1
 800432e:	f43f ad43 	beq.w	8003db8 <_strtod_l+0x498>
 8004332:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8004530 <_strtod_l+0xc10>
 8004336:	f04f 3aff 	mov.w	sl, #4294967295
 800433a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800433c:	4620      	mov	r0, r4
 800433e:	f000 fd17 	bl	8004d70 <_Bfree>
 8004342:	9907      	ldr	r1, [sp, #28]
 8004344:	4620      	mov	r0, r4
 8004346:	f000 fd13 	bl	8004d70 <_Bfree>
 800434a:	4631      	mov	r1, r6
 800434c:	4620      	mov	r0, r4
 800434e:	f000 fd0f 	bl	8004d70 <_Bfree>
 8004352:	4629      	mov	r1, r5
 8004354:	4620      	mov	r0, r4
 8004356:	f000 fd0b 	bl	8004d70 <_Bfree>
 800435a:	e613      	b.n	8003f84 <_strtod_l+0x664>
 800435c:	f1ba 0f00 	cmp.w	sl, #0
 8004360:	d11b      	bne.n	800439a <_strtod_l+0xa7a>
 8004362:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004366:	b9f3      	cbnz	r3, 80043a6 <_strtod_l+0xa86>
 8004368:	4b6b      	ldr	r3, [pc, #428]	; (8004518 <_strtod_l+0xbf8>)
 800436a:	2200      	movs	r2, #0
 800436c:	4640      	mov	r0, r8
 800436e:	4649      	mov	r1, r9
 8004370:	f7fc fbb4 	bl	8000adc <__aeabi_dcmplt>
 8004374:	b9d0      	cbnz	r0, 80043ac <_strtod_l+0xa8c>
 8004376:	4640      	mov	r0, r8
 8004378:	4649      	mov	r1, r9
 800437a:	4b6b      	ldr	r3, [pc, #428]	; (8004528 <_strtod_l+0xc08>)
 800437c:	2200      	movs	r2, #0
 800437e:	f7fc f93b 	bl	80005f8 <__aeabi_dmul>
 8004382:	4680      	mov	r8, r0
 8004384:	4689      	mov	r9, r1
 8004386:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800438a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800438e:	931b      	str	r3, [sp, #108]	; 0x6c
 8004390:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8004394:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004398:	e79b      	b.n	80042d2 <_strtod_l+0x9b2>
 800439a:	f1ba 0f01 	cmp.w	sl, #1
 800439e:	d102      	bne.n	80043a6 <_strtod_l+0xa86>
 80043a0:	2f00      	cmp	r7, #0
 80043a2:	f43f ad7e 	beq.w	8003ea2 <_strtod_l+0x582>
 80043a6:	4b61      	ldr	r3, [pc, #388]	; (800452c <_strtod_l+0xc0c>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	e78c      	b.n	80042c6 <_strtod_l+0x9a6>
 80043ac:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004528 <_strtod_l+0xc08>
 80043b0:	f04f 0800 	mov.w	r8, #0
 80043b4:	e7e7      	b.n	8004386 <_strtod_l+0xa66>
 80043b6:	4b5c      	ldr	r3, [pc, #368]	; (8004528 <_strtod_l+0xc08>)
 80043b8:	4640      	mov	r0, r8
 80043ba:	4649      	mov	r1, r9
 80043bc:	2200      	movs	r2, #0
 80043be:	f7fc f91b 	bl	80005f8 <__aeabi_dmul>
 80043c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80043c4:	4680      	mov	r8, r0
 80043c6:	4689      	mov	r9, r1
 80043c8:	b933      	cbnz	r3, 80043d8 <_strtod_l+0xab8>
 80043ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043ce:	9012      	str	r0, [sp, #72]	; 0x48
 80043d0:	9313      	str	r3, [sp, #76]	; 0x4c
 80043d2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80043d6:	e7dd      	b.n	8004394 <_strtod_l+0xa74>
 80043d8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80043dc:	e7f9      	b.n	80043d2 <_strtod_l+0xab2>
 80043de:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80043e2:	9b04      	ldr	r3, [sp, #16]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1a8      	bne.n	800433a <_strtod_l+0xa1a>
 80043e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80043ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80043ee:	0d1b      	lsrs	r3, r3, #20
 80043f0:	051b      	lsls	r3, r3, #20
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d1a1      	bne.n	800433a <_strtod_l+0xa1a>
 80043f6:	4640      	mov	r0, r8
 80043f8:	4649      	mov	r1, r9
 80043fa:	f7fc fc0d 	bl	8000c18 <__aeabi_d2lz>
 80043fe:	f7fc f8cd 	bl	800059c <__aeabi_l2d>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	4640      	mov	r0, r8
 8004408:	4649      	mov	r1, r9
 800440a:	f7fb ff3d 	bl	8000288 <__aeabi_dsub>
 800440e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004410:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004414:	ea43 030a 	orr.w	r3, r3, sl
 8004418:	4313      	orrs	r3, r2
 800441a:	4680      	mov	r8, r0
 800441c:	4689      	mov	r9, r1
 800441e:	d053      	beq.n	80044c8 <_strtod_l+0xba8>
 8004420:	a335      	add	r3, pc, #212	; (adr r3, 80044f8 <_strtod_l+0xbd8>)
 8004422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004426:	f7fc fb59 	bl	8000adc <__aeabi_dcmplt>
 800442a:	2800      	cmp	r0, #0
 800442c:	f47f acce 	bne.w	8003dcc <_strtod_l+0x4ac>
 8004430:	a333      	add	r3, pc, #204	; (adr r3, 8004500 <_strtod_l+0xbe0>)
 8004432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004436:	4640      	mov	r0, r8
 8004438:	4649      	mov	r1, r9
 800443a:	f7fc fb6d 	bl	8000b18 <__aeabi_dcmpgt>
 800443e:	2800      	cmp	r0, #0
 8004440:	f43f af7b 	beq.w	800433a <_strtod_l+0xa1a>
 8004444:	e4c2      	b.n	8003dcc <_strtod_l+0x4ac>
 8004446:	9b04      	ldr	r3, [sp, #16]
 8004448:	b333      	cbz	r3, 8004498 <_strtod_l+0xb78>
 800444a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800444c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004450:	d822      	bhi.n	8004498 <_strtod_l+0xb78>
 8004452:	a32d      	add	r3, pc, #180	; (adr r3, 8004508 <_strtod_l+0xbe8>)
 8004454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004458:	4640      	mov	r0, r8
 800445a:	4649      	mov	r1, r9
 800445c:	f7fc fb48 	bl	8000af0 <__aeabi_dcmple>
 8004460:	b1a0      	cbz	r0, 800448c <_strtod_l+0xb6c>
 8004462:	4649      	mov	r1, r9
 8004464:	4640      	mov	r0, r8
 8004466:	f7fc fb9f 	bl	8000ba8 <__aeabi_d2uiz>
 800446a:	2801      	cmp	r0, #1
 800446c:	bf38      	it	cc
 800446e:	2001      	movcc	r0, #1
 8004470:	f7fc f848 	bl	8000504 <__aeabi_ui2d>
 8004474:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004476:	4680      	mov	r8, r0
 8004478:	4689      	mov	r9, r1
 800447a:	bb13      	cbnz	r3, 80044c2 <_strtod_l+0xba2>
 800447c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004480:	9014      	str	r0, [sp, #80]	; 0x50
 8004482:	9315      	str	r3, [sp, #84]	; 0x54
 8004484:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004488:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800448c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800448e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004490:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8004494:	1a9b      	subs	r3, r3, r2
 8004496:	930d      	str	r3, [sp, #52]	; 0x34
 8004498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800449c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80044a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80044a4:	f000 ff90 	bl	80053c8 <__ulp>
 80044a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80044ac:	ec53 2b10 	vmov	r2, r3, d0
 80044b0:	f7fc f8a2 	bl	80005f8 <__aeabi_dmul>
 80044b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80044b8:	f7fb fee8 	bl	800028c <__adddf3>
 80044bc:	4682      	mov	sl, r0
 80044be:	468b      	mov	fp, r1
 80044c0:	e78f      	b.n	80043e2 <_strtod_l+0xac2>
 80044c2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80044c6:	e7dd      	b.n	8004484 <_strtod_l+0xb64>
 80044c8:	a311      	add	r3, pc, #68	; (adr r3, 8004510 <_strtod_l+0xbf0>)
 80044ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ce:	f7fc fb05 	bl	8000adc <__aeabi_dcmplt>
 80044d2:	e7b4      	b.n	800443e <_strtod_l+0xb1e>
 80044d4:	2300      	movs	r3, #0
 80044d6:	930e      	str	r3, [sp, #56]	; 0x38
 80044d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80044da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044dc:	6013      	str	r3, [r2, #0]
 80044de:	f7ff ba65 	b.w	80039ac <_strtod_l+0x8c>
 80044e2:	2b65      	cmp	r3, #101	; 0x65
 80044e4:	f43f ab5d 	beq.w	8003ba2 <_strtod_l+0x282>
 80044e8:	2b45      	cmp	r3, #69	; 0x45
 80044ea:	f43f ab5a 	beq.w	8003ba2 <_strtod_l+0x282>
 80044ee:	2201      	movs	r2, #1
 80044f0:	f7ff bb92 	b.w	8003c18 <_strtod_l+0x2f8>
 80044f4:	f3af 8000 	nop.w
 80044f8:	94a03595 	.word	0x94a03595
 80044fc:	3fdfffff 	.word	0x3fdfffff
 8004500:	35afe535 	.word	0x35afe535
 8004504:	3fe00000 	.word	0x3fe00000
 8004508:	ffc00000 	.word	0xffc00000
 800450c:	41dfffff 	.word	0x41dfffff
 8004510:	94a03595 	.word	0x94a03595
 8004514:	3fcfffff 	.word	0x3fcfffff
 8004518:	3ff00000 	.word	0x3ff00000
 800451c:	7ff00000 	.word	0x7ff00000
 8004520:	7fe00000 	.word	0x7fe00000
 8004524:	7c9fffff 	.word	0x7c9fffff
 8004528:	3fe00000 	.word	0x3fe00000
 800452c:	bff00000 	.word	0xbff00000
 8004530:	7fefffff 	.word	0x7fefffff

08004534 <strtod>:
 8004534:	460a      	mov	r2, r1
 8004536:	4601      	mov	r1, r0
 8004538:	4802      	ldr	r0, [pc, #8]	; (8004544 <strtod+0x10>)
 800453a:	4b03      	ldr	r3, [pc, #12]	; (8004548 <strtod+0x14>)
 800453c:	6800      	ldr	r0, [r0, #0]
 800453e:	f7ff b9ef 	b.w	8003920 <_strtod_l>
 8004542:	bf00      	nop
 8004544:	2000004c 	.word	0x2000004c
 8004548:	200000b4 	.word	0x200000b4

0800454c <__utoa>:
 800454c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800454e:	4c1f      	ldr	r4, [pc, #124]	; (80045cc <__utoa+0x80>)
 8004550:	b08b      	sub	sp, #44	; 0x2c
 8004552:	4605      	mov	r5, r0
 8004554:	460b      	mov	r3, r1
 8004556:	466e      	mov	r6, sp
 8004558:	f104 0c20 	add.w	ip, r4, #32
 800455c:	6820      	ldr	r0, [r4, #0]
 800455e:	6861      	ldr	r1, [r4, #4]
 8004560:	4637      	mov	r7, r6
 8004562:	c703      	stmia	r7!, {r0, r1}
 8004564:	3408      	adds	r4, #8
 8004566:	4564      	cmp	r4, ip
 8004568:	463e      	mov	r6, r7
 800456a:	d1f7      	bne.n	800455c <__utoa+0x10>
 800456c:	7921      	ldrb	r1, [r4, #4]
 800456e:	7139      	strb	r1, [r7, #4]
 8004570:	1e91      	subs	r1, r2, #2
 8004572:	6820      	ldr	r0, [r4, #0]
 8004574:	6038      	str	r0, [r7, #0]
 8004576:	2922      	cmp	r1, #34	; 0x22
 8004578:	f04f 0100 	mov.w	r1, #0
 800457c:	d904      	bls.n	8004588 <__utoa+0x3c>
 800457e:	7019      	strb	r1, [r3, #0]
 8004580:	460b      	mov	r3, r1
 8004582:	4618      	mov	r0, r3
 8004584:	b00b      	add	sp, #44	; 0x2c
 8004586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004588:	1e58      	subs	r0, r3, #1
 800458a:	4684      	mov	ip, r0
 800458c:	fbb5 f7f2 	udiv	r7, r5, r2
 8004590:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8004594:	fb02 5617 	mls	r6, r2, r7, r5
 8004598:	4476      	add	r6, lr
 800459a:	460c      	mov	r4, r1
 800459c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80045a0:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80045a4:	462e      	mov	r6, r5
 80045a6:	42b2      	cmp	r2, r6
 80045a8:	f101 0101 	add.w	r1, r1, #1
 80045ac:	463d      	mov	r5, r7
 80045ae:	d9ed      	bls.n	800458c <__utoa+0x40>
 80045b0:	2200      	movs	r2, #0
 80045b2:	545a      	strb	r2, [r3, r1]
 80045b4:	1919      	adds	r1, r3, r4
 80045b6:	1aa5      	subs	r5, r4, r2
 80045b8:	42aa      	cmp	r2, r5
 80045ba:	dae2      	bge.n	8004582 <__utoa+0x36>
 80045bc:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80045c0:	780e      	ldrb	r6, [r1, #0]
 80045c2:	7006      	strb	r6, [r0, #0]
 80045c4:	3201      	adds	r2, #1
 80045c6:	f801 5901 	strb.w	r5, [r1], #-1
 80045ca:	e7f4      	b.n	80045b6 <__utoa+0x6a>
 80045cc:	08008cf0 	.word	0x08008cf0

080045d0 <rshift>:
 80045d0:	6903      	ldr	r3, [r0, #16]
 80045d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80045d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80045da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80045de:	f100 0414 	add.w	r4, r0, #20
 80045e2:	dd45      	ble.n	8004670 <rshift+0xa0>
 80045e4:	f011 011f 	ands.w	r1, r1, #31
 80045e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80045ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80045f0:	d10c      	bne.n	800460c <rshift+0x3c>
 80045f2:	f100 0710 	add.w	r7, r0, #16
 80045f6:	4629      	mov	r1, r5
 80045f8:	42b1      	cmp	r1, r6
 80045fa:	d334      	bcc.n	8004666 <rshift+0x96>
 80045fc:	1a9b      	subs	r3, r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	1eea      	subs	r2, r5, #3
 8004602:	4296      	cmp	r6, r2
 8004604:	bf38      	it	cc
 8004606:	2300      	movcc	r3, #0
 8004608:	4423      	add	r3, r4
 800460a:	e015      	b.n	8004638 <rshift+0x68>
 800460c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8004610:	f1c1 0820 	rsb	r8, r1, #32
 8004614:	40cf      	lsrs	r7, r1
 8004616:	f105 0e04 	add.w	lr, r5, #4
 800461a:	46a1      	mov	r9, r4
 800461c:	4576      	cmp	r6, lr
 800461e:	46f4      	mov	ip, lr
 8004620:	d815      	bhi.n	800464e <rshift+0x7e>
 8004622:	1a9b      	subs	r3, r3, r2
 8004624:	009a      	lsls	r2, r3, #2
 8004626:	3a04      	subs	r2, #4
 8004628:	3501      	adds	r5, #1
 800462a:	42ae      	cmp	r6, r5
 800462c:	bf38      	it	cc
 800462e:	2200      	movcc	r2, #0
 8004630:	18a3      	adds	r3, r4, r2
 8004632:	50a7      	str	r7, [r4, r2]
 8004634:	b107      	cbz	r7, 8004638 <rshift+0x68>
 8004636:	3304      	adds	r3, #4
 8004638:	1b1a      	subs	r2, r3, r4
 800463a:	42a3      	cmp	r3, r4
 800463c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004640:	bf08      	it	eq
 8004642:	2300      	moveq	r3, #0
 8004644:	6102      	str	r2, [r0, #16]
 8004646:	bf08      	it	eq
 8004648:	6143      	streq	r3, [r0, #20]
 800464a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800464e:	f8dc c000 	ldr.w	ip, [ip]
 8004652:	fa0c fc08 	lsl.w	ip, ip, r8
 8004656:	ea4c 0707 	orr.w	r7, ip, r7
 800465a:	f849 7b04 	str.w	r7, [r9], #4
 800465e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004662:	40cf      	lsrs	r7, r1
 8004664:	e7da      	b.n	800461c <rshift+0x4c>
 8004666:	f851 cb04 	ldr.w	ip, [r1], #4
 800466a:	f847 cf04 	str.w	ip, [r7, #4]!
 800466e:	e7c3      	b.n	80045f8 <rshift+0x28>
 8004670:	4623      	mov	r3, r4
 8004672:	e7e1      	b.n	8004638 <rshift+0x68>

08004674 <__hexdig_fun>:
 8004674:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8004678:	2b09      	cmp	r3, #9
 800467a:	d802      	bhi.n	8004682 <__hexdig_fun+0xe>
 800467c:	3820      	subs	r0, #32
 800467e:	b2c0      	uxtb	r0, r0
 8004680:	4770      	bx	lr
 8004682:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8004686:	2b05      	cmp	r3, #5
 8004688:	d801      	bhi.n	800468e <__hexdig_fun+0x1a>
 800468a:	3847      	subs	r0, #71	; 0x47
 800468c:	e7f7      	b.n	800467e <__hexdig_fun+0xa>
 800468e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8004692:	2b05      	cmp	r3, #5
 8004694:	d801      	bhi.n	800469a <__hexdig_fun+0x26>
 8004696:	3827      	subs	r0, #39	; 0x27
 8004698:	e7f1      	b.n	800467e <__hexdig_fun+0xa>
 800469a:	2000      	movs	r0, #0
 800469c:	4770      	bx	lr
	...

080046a0 <__gethex>:
 80046a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046a4:	ed2d 8b02 	vpush	{d8}
 80046a8:	b089      	sub	sp, #36	; 0x24
 80046aa:	ee08 0a10 	vmov	s16, r0
 80046ae:	9304      	str	r3, [sp, #16]
 80046b0:	4bbc      	ldr	r3, [pc, #752]	; (80049a4 <__gethex+0x304>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	9301      	str	r3, [sp, #4]
 80046b6:	4618      	mov	r0, r3
 80046b8:	468b      	mov	fp, r1
 80046ba:	4690      	mov	r8, r2
 80046bc:	f7fb fd88 	bl	80001d0 <strlen>
 80046c0:	9b01      	ldr	r3, [sp, #4]
 80046c2:	f8db 2000 	ldr.w	r2, [fp]
 80046c6:	4403      	add	r3, r0
 80046c8:	4682      	mov	sl, r0
 80046ca:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80046ce:	9305      	str	r3, [sp, #20]
 80046d0:	1c93      	adds	r3, r2, #2
 80046d2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80046d6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80046da:	32fe      	adds	r2, #254	; 0xfe
 80046dc:	18d1      	adds	r1, r2, r3
 80046de:	461f      	mov	r7, r3
 80046e0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80046e4:	9100      	str	r1, [sp, #0]
 80046e6:	2830      	cmp	r0, #48	; 0x30
 80046e8:	d0f8      	beq.n	80046dc <__gethex+0x3c>
 80046ea:	f7ff ffc3 	bl	8004674 <__hexdig_fun>
 80046ee:	4604      	mov	r4, r0
 80046f0:	2800      	cmp	r0, #0
 80046f2:	d13a      	bne.n	800476a <__gethex+0xca>
 80046f4:	9901      	ldr	r1, [sp, #4]
 80046f6:	4652      	mov	r2, sl
 80046f8:	4638      	mov	r0, r7
 80046fa:	f001 f835 	bl	8005768 <strncmp>
 80046fe:	4605      	mov	r5, r0
 8004700:	2800      	cmp	r0, #0
 8004702:	d168      	bne.n	80047d6 <__gethex+0x136>
 8004704:	f817 000a 	ldrb.w	r0, [r7, sl]
 8004708:	eb07 060a 	add.w	r6, r7, sl
 800470c:	f7ff ffb2 	bl	8004674 <__hexdig_fun>
 8004710:	2800      	cmp	r0, #0
 8004712:	d062      	beq.n	80047da <__gethex+0x13a>
 8004714:	4633      	mov	r3, r6
 8004716:	7818      	ldrb	r0, [r3, #0]
 8004718:	2830      	cmp	r0, #48	; 0x30
 800471a:	461f      	mov	r7, r3
 800471c:	f103 0301 	add.w	r3, r3, #1
 8004720:	d0f9      	beq.n	8004716 <__gethex+0x76>
 8004722:	f7ff ffa7 	bl	8004674 <__hexdig_fun>
 8004726:	2301      	movs	r3, #1
 8004728:	fab0 f480 	clz	r4, r0
 800472c:	0964      	lsrs	r4, r4, #5
 800472e:	4635      	mov	r5, r6
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	463a      	mov	r2, r7
 8004734:	4616      	mov	r6, r2
 8004736:	3201      	adds	r2, #1
 8004738:	7830      	ldrb	r0, [r6, #0]
 800473a:	f7ff ff9b 	bl	8004674 <__hexdig_fun>
 800473e:	2800      	cmp	r0, #0
 8004740:	d1f8      	bne.n	8004734 <__gethex+0x94>
 8004742:	9901      	ldr	r1, [sp, #4]
 8004744:	4652      	mov	r2, sl
 8004746:	4630      	mov	r0, r6
 8004748:	f001 f80e 	bl	8005768 <strncmp>
 800474c:	b980      	cbnz	r0, 8004770 <__gethex+0xd0>
 800474e:	b94d      	cbnz	r5, 8004764 <__gethex+0xc4>
 8004750:	eb06 050a 	add.w	r5, r6, sl
 8004754:	462a      	mov	r2, r5
 8004756:	4616      	mov	r6, r2
 8004758:	3201      	adds	r2, #1
 800475a:	7830      	ldrb	r0, [r6, #0]
 800475c:	f7ff ff8a 	bl	8004674 <__hexdig_fun>
 8004760:	2800      	cmp	r0, #0
 8004762:	d1f8      	bne.n	8004756 <__gethex+0xb6>
 8004764:	1bad      	subs	r5, r5, r6
 8004766:	00ad      	lsls	r5, r5, #2
 8004768:	e004      	b.n	8004774 <__gethex+0xd4>
 800476a:	2400      	movs	r4, #0
 800476c:	4625      	mov	r5, r4
 800476e:	e7e0      	b.n	8004732 <__gethex+0x92>
 8004770:	2d00      	cmp	r5, #0
 8004772:	d1f7      	bne.n	8004764 <__gethex+0xc4>
 8004774:	7833      	ldrb	r3, [r6, #0]
 8004776:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800477a:	2b50      	cmp	r3, #80	; 0x50
 800477c:	d13b      	bne.n	80047f6 <__gethex+0x156>
 800477e:	7873      	ldrb	r3, [r6, #1]
 8004780:	2b2b      	cmp	r3, #43	; 0x2b
 8004782:	d02c      	beq.n	80047de <__gethex+0x13e>
 8004784:	2b2d      	cmp	r3, #45	; 0x2d
 8004786:	d02e      	beq.n	80047e6 <__gethex+0x146>
 8004788:	1c71      	adds	r1, r6, #1
 800478a:	f04f 0900 	mov.w	r9, #0
 800478e:	7808      	ldrb	r0, [r1, #0]
 8004790:	f7ff ff70 	bl	8004674 <__hexdig_fun>
 8004794:	1e43      	subs	r3, r0, #1
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b18      	cmp	r3, #24
 800479a:	d82c      	bhi.n	80047f6 <__gethex+0x156>
 800479c:	f1a0 0210 	sub.w	r2, r0, #16
 80047a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80047a4:	f7ff ff66 	bl	8004674 <__hexdig_fun>
 80047a8:	1e43      	subs	r3, r0, #1
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b18      	cmp	r3, #24
 80047ae:	d91d      	bls.n	80047ec <__gethex+0x14c>
 80047b0:	f1b9 0f00 	cmp.w	r9, #0
 80047b4:	d000      	beq.n	80047b8 <__gethex+0x118>
 80047b6:	4252      	negs	r2, r2
 80047b8:	4415      	add	r5, r2
 80047ba:	f8cb 1000 	str.w	r1, [fp]
 80047be:	b1e4      	cbz	r4, 80047fa <__gethex+0x15a>
 80047c0:	9b00      	ldr	r3, [sp, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	bf14      	ite	ne
 80047c6:	2700      	movne	r7, #0
 80047c8:	2706      	moveq	r7, #6
 80047ca:	4638      	mov	r0, r7
 80047cc:	b009      	add	sp, #36	; 0x24
 80047ce:	ecbd 8b02 	vpop	{d8}
 80047d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d6:	463e      	mov	r6, r7
 80047d8:	4625      	mov	r5, r4
 80047da:	2401      	movs	r4, #1
 80047dc:	e7ca      	b.n	8004774 <__gethex+0xd4>
 80047de:	f04f 0900 	mov.w	r9, #0
 80047e2:	1cb1      	adds	r1, r6, #2
 80047e4:	e7d3      	b.n	800478e <__gethex+0xee>
 80047e6:	f04f 0901 	mov.w	r9, #1
 80047ea:	e7fa      	b.n	80047e2 <__gethex+0x142>
 80047ec:	230a      	movs	r3, #10
 80047ee:	fb03 0202 	mla	r2, r3, r2, r0
 80047f2:	3a10      	subs	r2, #16
 80047f4:	e7d4      	b.n	80047a0 <__gethex+0x100>
 80047f6:	4631      	mov	r1, r6
 80047f8:	e7df      	b.n	80047ba <__gethex+0x11a>
 80047fa:	1bf3      	subs	r3, r6, r7
 80047fc:	3b01      	subs	r3, #1
 80047fe:	4621      	mov	r1, r4
 8004800:	2b07      	cmp	r3, #7
 8004802:	dc0b      	bgt.n	800481c <__gethex+0x17c>
 8004804:	ee18 0a10 	vmov	r0, s16
 8004808:	f000 fa72 	bl	8004cf0 <_Balloc>
 800480c:	4604      	mov	r4, r0
 800480e:	b940      	cbnz	r0, 8004822 <__gethex+0x182>
 8004810:	4b65      	ldr	r3, [pc, #404]	; (80049a8 <__gethex+0x308>)
 8004812:	4602      	mov	r2, r0
 8004814:	21de      	movs	r1, #222	; 0xde
 8004816:	4865      	ldr	r0, [pc, #404]	; (80049ac <__gethex+0x30c>)
 8004818:	f000 ffc6 	bl	80057a8 <__assert_func>
 800481c:	3101      	adds	r1, #1
 800481e:	105b      	asrs	r3, r3, #1
 8004820:	e7ee      	b.n	8004800 <__gethex+0x160>
 8004822:	f100 0914 	add.w	r9, r0, #20
 8004826:	f04f 0b00 	mov.w	fp, #0
 800482a:	f1ca 0301 	rsb	r3, sl, #1
 800482e:	f8cd 9008 	str.w	r9, [sp, #8]
 8004832:	f8cd b000 	str.w	fp, [sp]
 8004836:	9306      	str	r3, [sp, #24]
 8004838:	42b7      	cmp	r7, r6
 800483a:	d340      	bcc.n	80048be <__gethex+0x21e>
 800483c:	9802      	ldr	r0, [sp, #8]
 800483e:	9b00      	ldr	r3, [sp, #0]
 8004840:	f840 3b04 	str.w	r3, [r0], #4
 8004844:	eba0 0009 	sub.w	r0, r0, r9
 8004848:	1080      	asrs	r0, r0, #2
 800484a:	0146      	lsls	r6, r0, #5
 800484c:	6120      	str	r0, [r4, #16]
 800484e:	4618      	mov	r0, r3
 8004850:	f000 fb44 	bl	8004edc <__hi0bits>
 8004854:	1a30      	subs	r0, r6, r0
 8004856:	f8d8 6000 	ldr.w	r6, [r8]
 800485a:	42b0      	cmp	r0, r6
 800485c:	dd63      	ble.n	8004926 <__gethex+0x286>
 800485e:	1b87      	subs	r7, r0, r6
 8004860:	4639      	mov	r1, r7
 8004862:	4620      	mov	r0, r4
 8004864:	f000 fede 	bl	8005624 <__any_on>
 8004868:	4682      	mov	sl, r0
 800486a:	b1a8      	cbz	r0, 8004898 <__gethex+0x1f8>
 800486c:	1e7b      	subs	r3, r7, #1
 800486e:	1159      	asrs	r1, r3, #5
 8004870:	f003 021f 	and.w	r2, r3, #31
 8004874:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8004878:	f04f 0a01 	mov.w	sl, #1
 800487c:	fa0a f202 	lsl.w	r2, sl, r2
 8004880:	420a      	tst	r2, r1
 8004882:	d009      	beq.n	8004898 <__gethex+0x1f8>
 8004884:	4553      	cmp	r3, sl
 8004886:	dd05      	ble.n	8004894 <__gethex+0x1f4>
 8004888:	1eb9      	subs	r1, r7, #2
 800488a:	4620      	mov	r0, r4
 800488c:	f000 feca 	bl	8005624 <__any_on>
 8004890:	2800      	cmp	r0, #0
 8004892:	d145      	bne.n	8004920 <__gethex+0x280>
 8004894:	f04f 0a02 	mov.w	sl, #2
 8004898:	4639      	mov	r1, r7
 800489a:	4620      	mov	r0, r4
 800489c:	f7ff fe98 	bl	80045d0 <rshift>
 80048a0:	443d      	add	r5, r7
 80048a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80048a6:	42ab      	cmp	r3, r5
 80048a8:	da4c      	bge.n	8004944 <__gethex+0x2a4>
 80048aa:	ee18 0a10 	vmov	r0, s16
 80048ae:	4621      	mov	r1, r4
 80048b0:	f000 fa5e 	bl	8004d70 <_Bfree>
 80048b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80048b6:	2300      	movs	r3, #0
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	27a3      	movs	r7, #163	; 0xa3
 80048bc:	e785      	b.n	80047ca <__gethex+0x12a>
 80048be:	1e73      	subs	r3, r6, #1
 80048c0:	9a05      	ldr	r2, [sp, #20]
 80048c2:	9303      	str	r3, [sp, #12]
 80048c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d019      	beq.n	8004900 <__gethex+0x260>
 80048cc:	f1bb 0f20 	cmp.w	fp, #32
 80048d0:	d107      	bne.n	80048e2 <__gethex+0x242>
 80048d2:	9b02      	ldr	r3, [sp, #8]
 80048d4:	9a00      	ldr	r2, [sp, #0]
 80048d6:	f843 2b04 	str.w	r2, [r3], #4
 80048da:	9302      	str	r3, [sp, #8]
 80048dc:	2300      	movs	r3, #0
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	469b      	mov	fp, r3
 80048e2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80048e6:	f7ff fec5 	bl	8004674 <__hexdig_fun>
 80048ea:	9b00      	ldr	r3, [sp, #0]
 80048ec:	f000 000f 	and.w	r0, r0, #15
 80048f0:	fa00 f00b 	lsl.w	r0, r0, fp
 80048f4:	4303      	orrs	r3, r0
 80048f6:	9300      	str	r3, [sp, #0]
 80048f8:	f10b 0b04 	add.w	fp, fp, #4
 80048fc:	9b03      	ldr	r3, [sp, #12]
 80048fe:	e00d      	b.n	800491c <__gethex+0x27c>
 8004900:	9b03      	ldr	r3, [sp, #12]
 8004902:	9a06      	ldr	r2, [sp, #24]
 8004904:	4413      	add	r3, r2
 8004906:	42bb      	cmp	r3, r7
 8004908:	d3e0      	bcc.n	80048cc <__gethex+0x22c>
 800490a:	4618      	mov	r0, r3
 800490c:	9901      	ldr	r1, [sp, #4]
 800490e:	9307      	str	r3, [sp, #28]
 8004910:	4652      	mov	r2, sl
 8004912:	f000 ff29 	bl	8005768 <strncmp>
 8004916:	9b07      	ldr	r3, [sp, #28]
 8004918:	2800      	cmp	r0, #0
 800491a:	d1d7      	bne.n	80048cc <__gethex+0x22c>
 800491c:	461e      	mov	r6, r3
 800491e:	e78b      	b.n	8004838 <__gethex+0x198>
 8004920:	f04f 0a03 	mov.w	sl, #3
 8004924:	e7b8      	b.n	8004898 <__gethex+0x1f8>
 8004926:	da0a      	bge.n	800493e <__gethex+0x29e>
 8004928:	1a37      	subs	r7, r6, r0
 800492a:	4621      	mov	r1, r4
 800492c:	ee18 0a10 	vmov	r0, s16
 8004930:	463a      	mov	r2, r7
 8004932:	f000 fc39 	bl	80051a8 <__lshift>
 8004936:	1bed      	subs	r5, r5, r7
 8004938:	4604      	mov	r4, r0
 800493a:	f100 0914 	add.w	r9, r0, #20
 800493e:	f04f 0a00 	mov.w	sl, #0
 8004942:	e7ae      	b.n	80048a2 <__gethex+0x202>
 8004944:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004948:	42a8      	cmp	r0, r5
 800494a:	dd72      	ble.n	8004a32 <__gethex+0x392>
 800494c:	1b45      	subs	r5, r0, r5
 800494e:	42ae      	cmp	r6, r5
 8004950:	dc36      	bgt.n	80049c0 <__gethex+0x320>
 8004952:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004956:	2b02      	cmp	r3, #2
 8004958:	d02a      	beq.n	80049b0 <__gethex+0x310>
 800495a:	2b03      	cmp	r3, #3
 800495c:	d02c      	beq.n	80049b8 <__gethex+0x318>
 800495e:	2b01      	cmp	r3, #1
 8004960:	d115      	bne.n	800498e <__gethex+0x2ee>
 8004962:	42ae      	cmp	r6, r5
 8004964:	d113      	bne.n	800498e <__gethex+0x2ee>
 8004966:	2e01      	cmp	r6, #1
 8004968:	d10b      	bne.n	8004982 <__gethex+0x2e2>
 800496a:	9a04      	ldr	r2, [sp, #16]
 800496c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	2301      	movs	r3, #1
 8004974:	6123      	str	r3, [r4, #16]
 8004976:	f8c9 3000 	str.w	r3, [r9]
 800497a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800497c:	2762      	movs	r7, #98	; 0x62
 800497e:	601c      	str	r4, [r3, #0]
 8004980:	e723      	b.n	80047ca <__gethex+0x12a>
 8004982:	1e71      	subs	r1, r6, #1
 8004984:	4620      	mov	r0, r4
 8004986:	f000 fe4d 	bl	8005624 <__any_on>
 800498a:	2800      	cmp	r0, #0
 800498c:	d1ed      	bne.n	800496a <__gethex+0x2ca>
 800498e:	ee18 0a10 	vmov	r0, s16
 8004992:	4621      	mov	r1, r4
 8004994:	f000 f9ec 	bl	8004d70 <_Bfree>
 8004998:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800499a:	2300      	movs	r3, #0
 800499c:	6013      	str	r3, [r2, #0]
 800499e:	2750      	movs	r7, #80	; 0x50
 80049a0:	e713      	b.n	80047ca <__gethex+0x12a>
 80049a2:	bf00      	nop
 80049a4:	08008d90 	.word	0x08008d90
 80049a8:	08008d15 	.word	0x08008d15
 80049ac:	08008d26 	.word	0x08008d26
 80049b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1eb      	bne.n	800498e <__gethex+0x2ee>
 80049b6:	e7d8      	b.n	800496a <__gethex+0x2ca>
 80049b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1d5      	bne.n	800496a <__gethex+0x2ca>
 80049be:	e7e6      	b.n	800498e <__gethex+0x2ee>
 80049c0:	1e6f      	subs	r7, r5, #1
 80049c2:	f1ba 0f00 	cmp.w	sl, #0
 80049c6:	d131      	bne.n	8004a2c <__gethex+0x38c>
 80049c8:	b127      	cbz	r7, 80049d4 <__gethex+0x334>
 80049ca:	4639      	mov	r1, r7
 80049cc:	4620      	mov	r0, r4
 80049ce:	f000 fe29 	bl	8005624 <__any_on>
 80049d2:	4682      	mov	sl, r0
 80049d4:	117b      	asrs	r3, r7, #5
 80049d6:	2101      	movs	r1, #1
 80049d8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80049dc:	f007 071f 	and.w	r7, r7, #31
 80049e0:	fa01 f707 	lsl.w	r7, r1, r7
 80049e4:	421f      	tst	r7, r3
 80049e6:	4629      	mov	r1, r5
 80049e8:	4620      	mov	r0, r4
 80049ea:	bf18      	it	ne
 80049ec:	f04a 0a02 	orrne.w	sl, sl, #2
 80049f0:	1b76      	subs	r6, r6, r5
 80049f2:	f7ff fded 	bl	80045d0 <rshift>
 80049f6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80049fa:	2702      	movs	r7, #2
 80049fc:	f1ba 0f00 	cmp.w	sl, #0
 8004a00:	d048      	beq.n	8004a94 <__gethex+0x3f4>
 8004a02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d015      	beq.n	8004a36 <__gethex+0x396>
 8004a0a:	2b03      	cmp	r3, #3
 8004a0c:	d017      	beq.n	8004a3e <__gethex+0x39e>
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d109      	bne.n	8004a26 <__gethex+0x386>
 8004a12:	f01a 0f02 	tst.w	sl, #2
 8004a16:	d006      	beq.n	8004a26 <__gethex+0x386>
 8004a18:	f8d9 0000 	ldr.w	r0, [r9]
 8004a1c:	ea4a 0a00 	orr.w	sl, sl, r0
 8004a20:	f01a 0f01 	tst.w	sl, #1
 8004a24:	d10e      	bne.n	8004a44 <__gethex+0x3a4>
 8004a26:	f047 0710 	orr.w	r7, r7, #16
 8004a2a:	e033      	b.n	8004a94 <__gethex+0x3f4>
 8004a2c:	f04f 0a01 	mov.w	sl, #1
 8004a30:	e7d0      	b.n	80049d4 <__gethex+0x334>
 8004a32:	2701      	movs	r7, #1
 8004a34:	e7e2      	b.n	80049fc <__gethex+0x35c>
 8004a36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004a38:	f1c3 0301 	rsb	r3, r3, #1
 8004a3c:	9315      	str	r3, [sp, #84]	; 0x54
 8004a3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d0f0      	beq.n	8004a26 <__gethex+0x386>
 8004a44:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8004a48:	f104 0314 	add.w	r3, r4, #20
 8004a4c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8004a50:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8004a54:	f04f 0c00 	mov.w	ip, #0
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a5e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8004a62:	d01c      	beq.n	8004a9e <__gethex+0x3fe>
 8004a64:	3201      	adds	r2, #1
 8004a66:	6002      	str	r2, [r0, #0]
 8004a68:	2f02      	cmp	r7, #2
 8004a6a:	f104 0314 	add.w	r3, r4, #20
 8004a6e:	d13f      	bne.n	8004af0 <__gethex+0x450>
 8004a70:	f8d8 2000 	ldr.w	r2, [r8]
 8004a74:	3a01      	subs	r2, #1
 8004a76:	42b2      	cmp	r2, r6
 8004a78:	d10a      	bne.n	8004a90 <__gethex+0x3f0>
 8004a7a:	1171      	asrs	r1, r6, #5
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004a82:	f006 061f 	and.w	r6, r6, #31
 8004a86:	fa02 f606 	lsl.w	r6, r2, r6
 8004a8a:	421e      	tst	r6, r3
 8004a8c:	bf18      	it	ne
 8004a8e:	4617      	movne	r7, r2
 8004a90:	f047 0720 	orr.w	r7, r7, #32
 8004a94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a96:	601c      	str	r4, [r3, #0]
 8004a98:	9b04      	ldr	r3, [sp, #16]
 8004a9a:	601d      	str	r5, [r3, #0]
 8004a9c:	e695      	b.n	80047ca <__gethex+0x12a>
 8004a9e:	4299      	cmp	r1, r3
 8004aa0:	f843 cc04 	str.w	ip, [r3, #-4]
 8004aa4:	d8d8      	bhi.n	8004a58 <__gethex+0x3b8>
 8004aa6:	68a3      	ldr	r3, [r4, #8]
 8004aa8:	459b      	cmp	fp, r3
 8004aaa:	db19      	blt.n	8004ae0 <__gethex+0x440>
 8004aac:	6861      	ldr	r1, [r4, #4]
 8004aae:	ee18 0a10 	vmov	r0, s16
 8004ab2:	3101      	adds	r1, #1
 8004ab4:	f000 f91c 	bl	8004cf0 <_Balloc>
 8004ab8:	4681      	mov	r9, r0
 8004aba:	b918      	cbnz	r0, 8004ac4 <__gethex+0x424>
 8004abc:	4b1a      	ldr	r3, [pc, #104]	; (8004b28 <__gethex+0x488>)
 8004abe:	4602      	mov	r2, r0
 8004ac0:	2184      	movs	r1, #132	; 0x84
 8004ac2:	e6a8      	b.n	8004816 <__gethex+0x176>
 8004ac4:	6922      	ldr	r2, [r4, #16]
 8004ac6:	3202      	adds	r2, #2
 8004ac8:	f104 010c 	add.w	r1, r4, #12
 8004acc:	0092      	lsls	r2, r2, #2
 8004ace:	300c      	adds	r0, #12
 8004ad0:	f000 f900 	bl	8004cd4 <memcpy>
 8004ad4:	4621      	mov	r1, r4
 8004ad6:	ee18 0a10 	vmov	r0, s16
 8004ada:	f000 f949 	bl	8004d70 <_Bfree>
 8004ade:	464c      	mov	r4, r9
 8004ae0:	6923      	ldr	r3, [r4, #16]
 8004ae2:	1c5a      	adds	r2, r3, #1
 8004ae4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ae8:	6122      	str	r2, [r4, #16]
 8004aea:	2201      	movs	r2, #1
 8004aec:	615a      	str	r2, [r3, #20]
 8004aee:	e7bb      	b.n	8004a68 <__gethex+0x3c8>
 8004af0:	6922      	ldr	r2, [r4, #16]
 8004af2:	455a      	cmp	r2, fp
 8004af4:	dd0b      	ble.n	8004b0e <__gethex+0x46e>
 8004af6:	2101      	movs	r1, #1
 8004af8:	4620      	mov	r0, r4
 8004afa:	f7ff fd69 	bl	80045d0 <rshift>
 8004afe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004b02:	3501      	adds	r5, #1
 8004b04:	42ab      	cmp	r3, r5
 8004b06:	f6ff aed0 	blt.w	80048aa <__gethex+0x20a>
 8004b0a:	2701      	movs	r7, #1
 8004b0c:	e7c0      	b.n	8004a90 <__gethex+0x3f0>
 8004b0e:	f016 061f 	ands.w	r6, r6, #31
 8004b12:	d0fa      	beq.n	8004b0a <__gethex+0x46a>
 8004b14:	449a      	add	sl, r3
 8004b16:	f1c6 0620 	rsb	r6, r6, #32
 8004b1a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8004b1e:	f000 f9dd 	bl	8004edc <__hi0bits>
 8004b22:	42b0      	cmp	r0, r6
 8004b24:	dbe7      	blt.n	8004af6 <__gethex+0x456>
 8004b26:	e7f0      	b.n	8004b0a <__gethex+0x46a>
 8004b28:	08008d15 	.word	0x08008d15

08004b2c <L_shift>:
 8004b2c:	f1c2 0208 	rsb	r2, r2, #8
 8004b30:	0092      	lsls	r2, r2, #2
 8004b32:	b570      	push	{r4, r5, r6, lr}
 8004b34:	f1c2 0620 	rsb	r6, r2, #32
 8004b38:	6843      	ldr	r3, [r0, #4]
 8004b3a:	6804      	ldr	r4, [r0, #0]
 8004b3c:	fa03 f506 	lsl.w	r5, r3, r6
 8004b40:	432c      	orrs	r4, r5
 8004b42:	40d3      	lsrs	r3, r2
 8004b44:	6004      	str	r4, [r0, #0]
 8004b46:	f840 3f04 	str.w	r3, [r0, #4]!
 8004b4a:	4288      	cmp	r0, r1
 8004b4c:	d3f4      	bcc.n	8004b38 <L_shift+0xc>
 8004b4e:	bd70      	pop	{r4, r5, r6, pc}

08004b50 <__match>:
 8004b50:	b530      	push	{r4, r5, lr}
 8004b52:	6803      	ldr	r3, [r0, #0]
 8004b54:	3301      	adds	r3, #1
 8004b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b5a:	b914      	cbnz	r4, 8004b62 <__match+0x12>
 8004b5c:	6003      	str	r3, [r0, #0]
 8004b5e:	2001      	movs	r0, #1
 8004b60:	bd30      	pop	{r4, r5, pc}
 8004b62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b66:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8004b6a:	2d19      	cmp	r5, #25
 8004b6c:	bf98      	it	ls
 8004b6e:	3220      	addls	r2, #32
 8004b70:	42a2      	cmp	r2, r4
 8004b72:	d0f0      	beq.n	8004b56 <__match+0x6>
 8004b74:	2000      	movs	r0, #0
 8004b76:	e7f3      	b.n	8004b60 <__match+0x10>

08004b78 <__hexnan>:
 8004b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7c:	680b      	ldr	r3, [r1, #0]
 8004b7e:	6801      	ldr	r1, [r0, #0]
 8004b80:	115e      	asrs	r6, r3, #5
 8004b82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8004b86:	f013 031f 	ands.w	r3, r3, #31
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	bf18      	it	ne
 8004b8e:	3604      	addne	r6, #4
 8004b90:	2500      	movs	r5, #0
 8004b92:	1f37      	subs	r7, r6, #4
 8004b94:	4682      	mov	sl, r0
 8004b96:	4690      	mov	r8, r2
 8004b98:	9301      	str	r3, [sp, #4]
 8004b9a:	f846 5c04 	str.w	r5, [r6, #-4]
 8004b9e:	46b9      	mov	r9, r7
 8004ba0:	463c      	mov	r4, r7
 8004ba2:	9502      	str	r5, [sp, #8]
 8004ba4:	46ab      	mov	fp, r5
 8004ba6:	784a      	ldrb	r2, [r1, #1]
 8004ba8:	1c4b      	adds	r3, r1, #1
 8004baa:	9303      	str	r3, [sp, #12]
 8004bac:	b342      	cbz	r2, 8004c00 <__hexnan+0x88>
 8004bae:	4610      	mov	r0, r2
 8004bb0:	9105      	str	r1, [sp, #20]
 8004bb2:	9204      	str	r2, [sp, #16]
 8004bb4:	f7ff fd5e 	bl	8004674 <__hexdig_fun>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d14f      	bne.n	8004c5c <__hexnan+0xe4>
 8004bbc:	9a04      	ldr	r2, [sp, #16]
 8004bbe:	9905      	ldr	r1, [sp, #20]
 8004bc0:	2a20      	cmp	r2, #32
 8004bc2:	d818      	bhi.n	8004bf6 <__hexnan+0x7e>
 8004bc4:	9b02      	ldr	r3, [sp, #8]
 8004bc6:	459b      	cmp	fp, r3
 8004bc8:	dd13      	ble.n	8004bf2 <__hexnan+0x7a>
 8004bca:	454c      	cmp	r4, r9
 8004bcc:	d206      	bcs.n	8004bdc <__hexnan+0x64>
 8004bce:	2d07      	cmp	r5, #7
 8004bd0:	dc04      	bgt.n	8004bdc <__hexnan+0x64>
 8004bd2:	462a      	mov	r2, r5
 8004bd4:	4649      	mov	r1, r9
 8004bd6:	4620      	mov	r0, r4
 8004bd8:	f7ff ffa8 	bl	8004b2c <L_shift>
 8004bdc:	4544      	cmp	r4, r8
 8004bde:	d950      	bls.n	8004c82 <__hexnan+0x10a>
 8004be0:	2300      	movs	r3, #0
 8004be2:	f1a4 0904 	sub.w	r9, r4, #4
 8004be6:	f844 3c04 	str.w	r3, [r4, #-4]
 8004bea:	f8cd b008 	str.w	fp, [sp, #8]
 8004bee:	464c      	mov	r4, r9
 8004bf0:	461d      	mov	r5, r3
 8004bf2:	9903      	ldr	r1, [sp, #12]
 8004bf4:	e7d7      	b.n	8004ba6 <__hexnan+0x2e>
 8004bf6:	2a29      	cmp	r2, #41	; 0x29
 8004bf8:	d156      	bne.n	8004ca8 <__hexnan+0x130>
 8004bfa:	3102      	adds	r1, #2
 8004bfc:	f8ca 1000 	str.w	r1, [sl]
 8004c00:	f1bb 0f00 	cmp.w	fp, #0
 8004c04:	d050      	beq.n	8004ca8 <__hexnan+0x130>
 8004c06:	454c      	cmp	r4, r9
 8004c08:	d206      	bcs.n	8004c18 <__hexnan+0xa0>
 8004c0a:	2d07      	cmp	r5, #7
 8004c0c:	dc04      	bgt.n	8004c18 <__hexnan+0xa0>
 8004c0e:	462a      	mov	r2, r5
 8004c10:	4649      	mov	r1, r9
 8004c12:	4620      	mov	r0, r4
 8004c14:	f7ff ff8a 	bl	8004b2c <L_shift>
 8004c18:	4544      	cmp	r4, r8
 8004c1a:	d934      	bls.n	8004c86 <__hexnan+0x10e>
 8004c1c:	f1a8 0204 	sub.w	r2, r8, #4
 8004c20:	4623      	mov	r3, r4
 8004c22:	f853 1b04 	ldr.w	r1, [r3], #4
 8004c26:	f842 1f04 	str.w	r1, [r2, #4]!
 8004c2a:	429f      	cmp	r7, r3
 8004c2c:	d2f9      	bcs.n	8004c22 <__hexnan+0xaa>
 8004c2e:	1b3b      	subs	r3, r7, r4
 8004c30:	f023 0303 	bic.w	r3, r3, #3
 8004c34:	3304      	adds	r3, #4
 8004c36:	3401      	adds	r4, #1
 8004c38:	3e03      	subs	r6, #3
 8004c3a:	42b4      	cmp	r4, r6
 8004c3c:	bf88      	it	hi
 8004c3e:	2304      	movhi	r3, #4
 8004c40:	4443      	add	r3, r8
 8004c42:	2200      	movs	r2, #0
 8004c44:	f843 2b04 	str.w	r2, [r3], #4
 8004c48:	429f      	cmp	r7, r3
 8004c4a:	d2fb      	bcs.n	8004c44 <__hexnan+0xcc>
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	b91b      	cbnz	r3, 8004c58 <__hexnan+0xe0>
 8004c50:	4547      	cmp	r7, r8
 8004c52:	d127      	bne.n	8004ca4 <__hexnan+0x12c>
 8004c54:	2301      	movs	r3, #1
 8004c56:	603b      	str	r3, [r7, #0]
 8004c58:	2005      	movs	r0, #5
 8004c5a:	e026      	b.n	8004caa <__hexnan+0x132>
 8004c5c:	3501      	adds	r5, #1
 8004c5e:	2d08      	cmp	r5, #8
 8004c60:	f10b 0b01 	add.w	fp, fp, #1
 8004c64:	dd06      	ble.n	8004c74 <__hexnan+0xfc>
 8004c66:	4544      	cmp	r4, r8
 8004c68:	d9c3      	bls.n	8004bf2 <__hexnan+0x7a>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	f844 3c04 	str.w	r3, [r4, #-4]
 8004c70:	2501      	movs	r5, #1
 8004c72:	3c04      	subs	r4, #4
 8004c74:	6822      	ldr	r2, [r4, #0]
 8004c76:	f000 000f 	and.w	r0, r0, #15
 8004c7a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8004c7e:	6022      	str	r2, [r4, #0]
 8004c80:	e7b7      	b.n	8004bf2 <__hexnan+0x7a>
 8004c82:	2508      	movs	r5, #8
 8004c84:	e7b5      	b.n	8004bf2 <__hexnan+0x7a>
 8004c86:	9b01      	ldr	r3, [sp, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d0df      	beq.n	8004c4c <__hexnan+0xd4>
 8004c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c90:	f1c3 0320 	rsb	r3, r3, #32
 8004c94:	fa22 f303 	lsr.w	r3, r2, r3
 8004c98:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8004c9c:	401a      	ands	r2, r3
 8004c9e:	f846 2c04 	str.w	r2, [r6, #-4]
 8004ca2:	e7d3      	b.n	8004c4c <__hexnan+0xd4>
 8004ca4:	3f04      	subs	r7, #4
 8004ca6:	e7d1      	b.n	8004c4c <__hexnan+0xd4>
 8004ca8:	2004      	movs	r0, #4
 8004caa:	b007      	add	sp, #28
 8004cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004cb0 <__ascii_mbtowc>:
 8004cb0:	b082      	sub	sp, #8
 8004cb2:	b901      	cbnz	r1, 8004cb6 <__ascii_mbtowc+0x6>
 8004cb4:	a901      	add	r1, sp, #4
 8004cb6:	b142      	cbz	r2, 8004cca <__ascii_mbtowc+0x1a>
 8004cb8:	b14b      	cbz	r3, 8004cce <__ascii_mbtowc+0x1e>
 8004cba:	7813      	ldrb	r3, [r2, #0]
 8004cbc:	600b      	str	r3, [r1, #0]
 8004cbe:	7812      	ldrb	r2, [r2, #0]
 8004cc0:	1e10      	subs	r0, r2, #0
 8004cc2:	bf18      	it	ne
 8004cc4:	2001      	movne	r0, #1
 8004cc6:	b002      	add	sp, #8
 8004cc8:	4770      	bx	lr
 8004cca:	4610      	mov	r0, r2
 8004ccc:	e7fb      	b.n	8004cc6 <__ascii_mbtowc+0x16>
 8004cce:	f06f 0001 	mvn.w	r0, #1
 8004cd2:	e7f8      	b.n	8004cc6 <__ascii_mbtowc+0x16>

08004cd4 <memcpy>:
 8004cd4:	440a      	add	r2, r1
 8004cd6:	4291      	cmp	r1, r2
 8004cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cdc:	d100      	bne.n	8004ce0 <memcpy+0xc>
 8004cde:	4770      	bx	lr
 8004ce0:	b510      	push	{r4, lr}
 8004ce2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ce6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004cea:	4291      	cmp	r1, r2
 8004cec:	d1f9      	bne.n	8004ce2 <memcpy+0xe>
 8004cee:	bd10      	pop	{r4, pc}

08004cf0 <_Balloc>:
 8004cf0:	b570      	push	{r4, r5, r6, lr}
 8004cf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004cf4:	4604      	mov	r4, r0
 8004cf6:	460d      	mov	r5, r1
 8004cf8:	b976      	cbnz	r6, 8004d18 <_Balloc+0x28>
 8004cfa:	2010      	movs	r0, #16
 8004cfc:	f000 fd84 	bl	8005808 <malloc>
 8004d00:	4602      	mov	r2, r0
 8004d02:	6260      	str	r0, [r4, #36]	; 0x24
 8004d04:	b920      	cbnz	r0, 8004d10 <_Balloc+0x20>
 8004d06:	4b18      	ldr	r3, [pc, #96]	; (8004d68 <_Balloc+0x78>)
 8004d08:	4818      	ldr	r0, [pc, #96]	; (8004d6c <_Balloc+0x7c>)
 8004d0a:	2166      	movs	r1, #102	; 0x66
 8004d0c:	f000 fd4c 	bl	80057a8 <__assert_func>
 8004d10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d14:	6006      	str	r6, [r0, #0]
 8004d16:	60c6      	str	r6, [r0, #12]
 8004d18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004d1a:	68f3      	ldr	r3, [r6, #12]
 8004d1c:	b183      	cbz	r3, 8004d40 <_Balloc+0x50>
 8004d1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004d26:	b9b8      	cbnz	r0, 8004d58 <_Balloc+0x68>
 8004d28:	2101      	movs	r1, #1
 8004d2a:	fa01 f605 	lsl.w	r6, r1, r5
 8004d2e:	1d72      	adds	r2, r6, #5
 8004d30:	0092      	lsls	r2, r2, #2
 8004d32:	4620      	mov	r0, r4
 8004d34:	f000 fc97 	bl	8005666 <_calloc_r>
 8004d38:	b160      	cbz	r0, 8004d54 <_Balloc+0x64>
 8004d3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004d3e:	e00e      	b.n	8004d5e <_Balloc+0x6e>
 8004d40:	2221      	movs	r2, #33	; 0x21
 8004d42:	2104      	movs	r1, #4
 8004d44:	4620      	mov	r0, r4
 8004d46:	f000 fc8e 	bl	8005666 <_calloc_r>
 8004d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d4c:	60f0      	str	r0, [r6, #12]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1e4      	bne.n	8004d1e <_Balloc+0x2e>
 8004d54:	2000      	movs	r0, #0
 8004d56:	bd70      	pop	{r4, r5, r6, pc}
 8004d58:	6802      	ldr	r2, [r0, #0]
 8004d5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004d5e:	2300      	movs	r3, #0
 8004d60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004d64:	e7f7      	b.n	8004d56 <_Balloc+0x66>
 8004d66:	bf00      	nop
 8004d68:	08008da4 	.word	0x08008da4
 8004d6c:	08008dbb 	.word	0x08008dbb

08004d70 <_Bfree>:
 8004d70:	b570      	push	{r4, r5, r6, lr}
 8004d72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004d74:	4605      	mov	r5, r0
 8004d76:	460c      	mov	r4, r1
 8004d78:	b976      	cbnz	r6, 8004d98 <_Bfree+0x28>
 8004d7a:	2010      	movs	r0, #16
 8004d7c:	f000 fd44 	bl	8005808 <malloc>
 8004d80:	4602      	mov	r2, r0
 8004d82:	6268      	str	r0, [r5, #36]	; 0x24
 8004d84:	b920      	cbnz	r0, 8004d90 <_Bfree+0x20>
 8004d86:	4b09      	ldr	r3, [pc, #36]	; (8004dac <_Bfree+0x3c>)
 8004d88:	4809      	ldr	r0, [pc, #36]	; (8004db0 <_Bfree+0x40>)
 8004d8a:	218a      	movs	r1, #138	; 0x8a
 8004d8c:	f000 fd0c 	bl	80057a8 <__assert_func>
 8004d90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d94:	6006      	str	r6, [r0, #0]
 8004d96:	60c6      	str	r6, [r0, #12]
 8004d98:	b13c      	cbz	r4, 8004daa <_Bfree+0x3a>
 8004d9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d9c:	6862      	ldr	r2, [r4, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004da4:	6021      	str	r1, [r4, #0]
 8004da6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004daa:	bd70      	pop	{r4, r5, r6, pc}
 8004dac:	08008da4 	.word	0x08008da4
 8004db0:	08008dbb 	.word	0x08008dbb

08004db4 <__multadd>:
 8004db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db8:	690e      	ldr	r6, [r1, #16]
 8004dba:	4607      	mov	r7, r0
 8004dbc:	4698      	mov	r8, r3
 8004dbe:	460c      	mov	r4, r1
 8004dc0:	f101 0014 	add.w	r0, r1, #20
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	6805      	ldr	r5, [r0, #0]
 8004dc8:	b2a9      	uxth	r1, r5
 8004dca:	fb02 8101 	mla	r1, r2, r1, r8
 8004dce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004dd2:	0c2d      	lsrs	r5, r5, #16
 8004dd4:	fb02 c505 	mla	r5, r2, r5, ip
 8004dd8:	b289      	uxth	r1, r1
 8004dda:	3301      	adds	r3, #1
 8004ddc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004de0:	429e      	cmp	r6, r3
 8004de2:	f840 1b04 	str.w	r1, [r0], #4
 8004de6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004dea:	dcec      	bgt.n	8004dc6 <__multadd+0x12>
 8004dec:	f1b8 0f00 	cmp.w	r8, #0
 8004df0:	d022      	beq.n	8004e38 <__multadd+0x84>
 8004df2:	68a3      	ldr	r3, [r4, #8]
 8004df4:	42b3      	cmp	r3, r6
 8004df6:	dc19      	bgt.n	8004e2c <__multadd+0x78>
 8004df8:	6861      	ldr	r1, [r4, #4]
 8004dfa:	4638      	mov	r0, r7
 8004dfc:	3101      	adds	r1, #1
 8004dfe:	f7ff ff77 	bl	8004cf0 <_Balloc>
 8004e02:	4605      	mov	r5, r0
 8004e04:	b928      	cbnz	r0, 8004e12 <__multadd+0x5e>
 8004e06:	4602      	mov	r2, r0
 8004e08:	4b0d      	ldr	r3, [pc, #52]	; (8004e40 <__multadd+0x8c>)
 8004e0a:	480e      	ldr	r0, [pc, #56]	; (8004e44 <__multadd+0x90>)
 8004e0c:	21b5      	movs	r1, #181	; 0xb5
 8004e0e:	f000 fccb 	bl	80057a8 <__assert_func>
 8004e12:	6922      	ldr	r2, [r4, #16]
 8004e14:	3202      	adds	r2, #2
 8004e16:	f104 010c 	add.w	r1, r4, #12
 8004e1a:	0092      	lsls	r2, r2, #2
 8004e1c:	300c      	adds	r0, #12
 8004e1e:	f7ff ff59 	bl	8004cd4 <memcpy>
 8004e22:	4621      	mov	r1, r4
 8004e24:	4638      	mov	r0, r7
 8004e26:	f7ff ffa3 	bl	8004d70 <_Bfree>
 8004e2a:	462c      	mov	r4, r5
 8004e2c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004e30:	3601      	adds	r6, #1
 8004e32:	f8c3 8014 	str.w	r8, [r3, #20]
 8004e36:	6126      	str	r6, [r4, #16]
 8004e38:	4620      	mov	r0, r4
 8004e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e3e:	bf00      	nop
 8004e40:	08008d15 	.word	0x08008d15
 8004e44:	08008dbb 	.word	0x08008dbb

08004e48 <__s2b>:
 8004e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e4c:	460c      	mov	r4, r1
 8004e4e:	4615      	mov	r5, r2
 8004e50:	461f      	mov	r7, r3
 8004e52:	2209      	movs	r2, #9
 8004e54:	3308      	adds	r3, #8
 8004e56:	4606      	mov	r6, r0
 8004e58:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	2201      	movs	r2, #1
 8004e60:	429a      	cmp	r2, r3
 8004e62:	db09      	blt.n	8004e78 <__s2b+0x30>
 8004e64:	4630      	mov	r0, r6
 8004e66:	f7ff ff43 	bl	8004cf0 <_Balloc>
 8004e6a:	b940      	cbnz	r0, 8004e7e <__s2b+0x36>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	4b19      	ldr	r3, [pc, #100]	; (8004ed4 <__s2b+0x8c>)
 8004e70:	4819      	ldr	r0, [pc, #100]	; (8004ed8 <__s2b+0x90>)
 8004e72:	21ce      	movs	r1, #206	; 0xce
 8004e74:	f000 fc98 	bl	80057a8 <__assert_func>
 8004e78:	0052      	lsls	r2, r2, #1
 8004e7a:	3101      	adds	r1, #1
 8004e7c:	e7f0      	b.n	8004e60 <__s2b+0x18>
 8004e7e:	9b08      	ldr	r3, [sp, #32]
 8004e80:	6143      	str	r3, [r0, #20]
 8004e82:	2d09      	cmp	r5, #9
 8004e84:	f04f 0301 	mov.w	r3, #1
 8004e88:	6103      	str	r3, [r0, #16]
 8004e8a:	dd16      	ble.n	8004eba <__s2b+0x72>
 8004e8c:	f104 0909 	add.w	r9, r4, #9
 8004e90:	46c8      	mov	r8, r9
 8004e92:	442c      	add	r4, r5
 8004e94:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004e98:	4601      	mov	r1, r0
 8004e9a:	3b30      	subs	r3, #48	; 0x30
 8004e9c:	220a      	movs	r2, #10
 8004e9e:	4630      	mov	r0, r6
 8004ea0:	f7ff ff88 	bl	8004db4 <__multadd>
 8004ea4:	45a0      	cmp	r8, r4
 8004ea6:	d1f5      	bne.n	8004e94 <__s2b+0x4c>
 8004ea8:	f1a5 0408 	sub.w	r4, r5, #8
 8004eac:	444c      	add	r4, r9
 8004eae:	1b2d      	subs	r5, r5, r4
 8004eb0:	1963      	adds	r3, r4, r5
 8004eb2:	42bb      	cmp	r3, r7
 8004eb4:	db04      	blt.n	8004ec0 <__s2b+0x78>
 8004eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eba:	340a      	adds	r4, #10
 8004ebc:	2509      	movs	r5, #9
 8004ebe:	e7f6      	b.n	8004eae <__s2b+0x66>
 8004ec0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004ec4:	4601      	mov	r1, r0
 8004ec6:	3b30      	subs	r3, #48	; 0x30
 8004ec8:	220a      	movs	r2, #10
 8004eca:	4630      	mov	r0, r6
 8004ecc:	f7ff ff72 	bl	8004db4 <__multadd>
 8004ed0:	e7ee      	b.n	8004eb0 <__s2b+0x68>
 8004ed2:	bf00      	nop
 8004ed4:	08008d15 	.word	0x08008d15
 8004ed8:	08008dbb 	.word	0x08008dbb

08004edc <__hi0bits>:
 8004edc:	0c03      	lsrs	r3, r0, #16
 8004ede:	041b      	lsls	r3, r3, #16
 8004ee0:	b9d3      	cbnz	r3, 8004f18 <__hi0bits+0x3c>
 8004ee2:	0400      	lsls	r0, r0, #16
 8004ee4:	2310      	movs	r3, #16
 8004ee6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004eea:	bf04      	itt	eq
 8004eec:	0200      	lsleq	r0, r0, #8
 8004eee:	3308      	addeq	r3, #8
 8004ef0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004ef4:	bf04      	itt	eq
 8004ef6:	0100      	lsleq	r0, r0, #4
 8004ef8:	3304      	addeq	r3, #4
 8004efa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004efe:	bf04      	itt	eq
 8004f00:	0080      	lsleq	r0, r0, #2
 8004f02:	3302      	addeq	r3, #2
 8004f04:	2800      	cmp	r0, #0
 8004f06:	db05      	blt.n	8004f14 <__hi0bits+0x38>
 8004f08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004f0c:	f103 0301 	add.w	r3, r3, #1
 8004f10:	bf08      	it	eq
 8004f12:	2320      	moveq	r3, #32
 8004f14:	4618      	mov	r0, r3
 8004f16:	4770      	bx	lr
 8004f18:	2300      	movs	r3, #0
 8004f1a:	e7e4      	b.n	8004ee6 <__hi0bits+0xa>

08004f1c <__lo0bits>:
 8004f1c:	6803      	ldr	r3, [r0, #0]
 8004f1e:	f013 0207 	ands.w	r2, r3, #7
 8004f22:	4601      	mov	r1, r0
 8004f24:	d00b      	beq.n	8004f3e <__lo0bits+0x22>
 8004f26:	07da      	lsls	r2, r3, #31
 8004f28:	d424      	bmi.n	8004f74 <__lo0bits+0x58>
 8004f2a:	0798      	lsls	r0, r3, #30
 8004f2c:	bf49      	itett	mi
 8004f2e:	085b      	lsrmi	r3, r3, #1
 8004f30:	089b      	lsrpl	r3, r3, #2
 8004f32:	2001      	movmi	r0, #1
 8004f34:	600b      	strmi	r3, [r1, #0]
 8004f36:	bf5c      	itt	pl
 8004f38:	600b      	strpl	r3, [r1, #0]
 8004f3a:	2002      	movpl	r0, #2
 8004f3c:	4770      	bx	lr
 8004f3e:	b298      	uxth	r0, r3
 8004f40:	b9b0      	cbnz	r0, 8004f70 <__lo0bits+0x54>
 8004f42:	0c1b      	lsrs	r3, r3, #16
 8004f44:	2010      	movs	r0, #16
 8004f46:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004f4a:	bf04      	itt	eq
 8004f4c:	0a1b      	lsreq	r3, r3, #8
 8004f4e:	3008      	addeq	r0, #8
 8004f50:	071a      	lsls	r2, r3, #28
 8004f52:	bf04      	itt	eq
 8004f54:	091b      	lsreq	r3, r3, #4
 8004f56:	3004      	addeq	r0, #4
 8004f58:	079a      	lsls	r2, r3, #30
 8004f5a:	bf04      	itt	eq
 8004f5c:	089b      	lsreq	r3, r3, #2
 8004f5e:	3002      	addeq	r0, #2
 8004f60:	07da      	lsls	r2, r3, #31
 8004f62:	d403      	bmi.n	8004f6c <__lo0bits+0x50>
 8004f64:	085b      	lsrs	r3, r3, #1
 8004f66:	f100 0001 	add.w	r0, r0, #1
 8004f6a:	d005      	beq.n	8004f78 <__lo0bits+0x5c>
 8004f6c:	600b      	str	r3, [r1, #0]
 8004f6e:	4770      	bx	lr
 8004f70:	4610      	mov	r0, r2
 8004f72:	e7e8      	b.n	8004f46 <__lo0bits+0x2a>
 8004f74:	2000      	movs	r0, #0
 8004f76:	4770      	bx	lr
 8004f78:	2020      	movs	r0, #32
 8004f7a:	4770      	bx	lr

08004f7c <__i2b>:
 8004f7c:	b510      	push	{r4, lr}
 8004f7e:	460c      	mov	r4, r1
 8004f80:	2101      	movs	r1, #1
 8004f82:	f7ff feb5 	bl	8004cf0 <_Balloc>
 8004f86:	4602      	mov	r2, r0
 8004f88:	b928      	cbnz	r0, 8004f96 <__i2b+0x1a>
 8004f8a:	4b05      	ldr	r3, [pc, #20]	; (8004fa0 <__i2b+0x24>)
 8004f8c:	4805      	ldr	r0, [pc, #20]	; (8004fa4 <__i2b+0x28>)
 8004f8e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004f92:	f000 fc09 	bl	80057a8 <__assert_func>
 8004f96:	2301      	movs	r3, #1
 8004f98:	6144      	str	r4, [r0, #20]
 8004f9a:	6103      	str	r3, [r0, #16]
 8004f9c:	bd10      	pop	{r4, pc}
 8004f9e:	bf00      	nop
 8004fa0:	08008d15 	.word	0x08008d15
 8004fa4:	08008dbb 	.word	0x08008dbb

08004fa8 <__multiply>:
 8004fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fac:	4614      	mov	r4, r2
 8004fae:	690a      	ldr	r2, [r1, #16]
 8004fb0:	6923      	ldr	r3, [r4, #16]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	bfb8      	it	lt
 8004fb6:	460b      	movlt	r3, r1
 8004fb8:	460d      	mov	r5, r1
 8004fba:	bfbc      	itt	lt
 8004fbc:	4625      	movlt	r5, r4
 8004fbe:	461c      	movlt	r4, r3
 8004fc0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004fc4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004fc8:	68ab      	ldr	r3, [r5, #8]
 8004fca:	6869      	ldr	r1, [r5, #4]
 8004fcc:	eb0a 0709 	add.w	r7, sl, r9
 8004fd0:	42bb      	cmp	r3, r7
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	bfb8      	it	lt
 8004fd6:	3101      	addlt	r1, #1
 8004fd8:	f7ff fe8a 	bl	8004cf0 <_Balloc>
 8004fdc:	b930      	cbnz	r0, 8004fec <__multiply+0x44>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	4b42      	ldr	r3, [pc, #264]	; (80050ec <__multiply+0x144>)
 8004fe2:	4843      	ldr	r0, [pc, #268]	; (80050f0 <__multiply+0x148>)
 8004fe4:	f240 115d 	movw	r1, #349	; 0x15d
 8004fe8:	f000 fbde 	bl	80057a8 <__assert_func>
 8004fec:	f100 0614 	add.w	r6, r0, #20
 8004ff0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004ff4:	4633      	mov	r3, r6
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	4543      	cmp	r3, r8
 8004ffa:	d31e      	bcc.n	800503a <__multiply+0x92>
 8004ffc:	f105 0c14 	add.w	ip, r5, #20
 8005000:	f104 0314 	add.w	r3, r4, #20
 8005004:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005008:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800500c:	9202      	str	r2, [sp, #8]
 800500e:	ebac 0205 	sub.w	r2, ip, r5
 8005012:	3a15      	subs	r2, #21
 8005014:	f022 0203 	bic.w	r2, r2, #3
 8005018:	3204      	adds	r2, #4
 800501a:	f105 0115 	add.w	r1, r5, #21
 800501e:	458c      	cmp	ip, r1
 8005020:	bf38      	it	cc
 8005022:	2204      	movcc	r2, #4
 8005024:	9201      	str	r2, [sp, #4]
 8005026:	9a02      	ldr	r2, [sp, #8]
 8005028:	9303      	str	r3, [sp, #12]
 800502a:	429a      	cmp	r2, r3
 800502c:	d808      	bhi.n	8005040 <__multiply+0x98>
 800502e:	2f00      	cmp	r7, #0
 8005030:	dc55      	bgt.n	80050de <__multiply+0x136>
 8005032:	6107      	str	r7, [r0, #16]
 8005034:	b005      	add	sp, #20
 8005036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503a:	f843 2b04 	str.w	r2, [r3], #4
 800503e:	e7db      	b.n	8004ff8 <__multiply+0x50>
 8005040:	f8b3 a000 	ldrh.w	sl, [r3]
 8005044:	f1ba 0f00 	cmp.w	sl, #0
 8005048:	d020      	beq.n	800508c <__multiply+0xe4>
 800504a:	f105 0e14 	add.w	lr, r5, #20
 800504e:	46b1      	mov	r9, r6
 8005050:	2200      	movs	r2, #0
 8005052:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005056:	f8d9 b000 	ldr.w	fp, [r9]
 800505a:	b2a1      	uxth	r1, r4
 800505c:	fa1f fb8b 	uxth.w	fp, fp
 8005060:	fb0a b101 	mla	r1, sl, r1, fp
 8005064:	4411      	add	r1, r2
 8005066:	f8d9 2000 	ldr.w	r2, [r9]
 800506a:	0c24      	lsrs	r4, r4, #16
 800506c:	0c12      	lsrs	r2, r2, #16
 800506e:	fb0a 2404 	mla	r4, sl, r4, r2
 8005072:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005076:	b289      	uxth	r1, r1
 8005078:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800507c:	45f4      	cmp	ip, lr
 800507e:	f849 1b04 	str.w	r1, [r9], #4
 8005082:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005086:	d8e4      	bhi.n	8005052 <__multiply+0xaa>
 8005088:	9901      	ldr	r1, [sp, #4]
 800508a:	5072      	str	r2, [r6, r1]
 800508c:	9a03      	ldr	r2, [sp, #12]
 800508e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005092:	3304      	adds	r3, #4
 8005094:	f1b9 0f00 	cmp.w	r9, #0
 8005098:	d01f      	beq.n	80050da <__multiply+0x132>
 800509a:	6834      	ldr	r4, [r6, #0]
 800509c:	f105 0114 	add.w	r1, r5, #20
 80050a0:	46b6      	mov	lr, r6
 80050a2:	f04f 0a00 	mov.w	sl, #0
 80050a6:	880a      	ldrh	r2, [r1, #0]
 80050a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80050ac:	fb09 b202 	mla	r2, r9, r2, fp
 80050b0:	4492      	add	sl, r2
 80050b2:	b2a4      	uxth	r4, r4
 80050b4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80050b8:	f84e 4b04 	str.w	r4, [lr], #4
 80050bc:	f851 4b04 	ldr.w	r4, [r1], #4
 80050c0:	f8be 2000 	ldrh.w	r2, [lr]
 80050c4:	0c24      	lsrs	r4, r4, #16
 80050c6:	fb09 2404 	mla	r4, r9, r4, r2
 80050ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80050ce:	458c      	cmp	ip, r1
 80050d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80050d4:	d8e7      	bhi.n	80050a6 <__multiply+0xfe>
 80050d6:	9a01      	ldr	r2, [sp, #4]
 80050d8:	50b4      	str	r4, [r6, r2]
 80050da:	3604      	adds	r6, #4
 80050dc:	e7a3      	b.n	8005026 <__multiply+0x7e>
 80050de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1a5      	bne.n	8005032 <__multiply+0x8a>
 80050e6:	3f01      	subs	r7, #1
 80050e8:	e7a1      	b.n	800502e <__multiply+0x86>
 80050ea:	bf00      	nop
 80050ec:	08008d15 	.word	0x08008d15
 80050f0:	08008dbb 	.word	0x08008dbb

080050f4 <__pow5mult>:
 80050f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050f8:	4615      	mov	r5, r2
 80050fa:	f012 0203 	ands.w	r2, r2, #3
 80050fe:	4606      	mov	r6, r0
 8005100:	460f      	mov	r7, r1
 8005102:	d007      	beq.n	8005114 <__pow5mult+0x20>
 8005104:	4c25      	ldr	r4, [pc, #148]	; (800519c <__pow5mult+0xa8>)
 8005106:	3a01      	subs	r2, #1
 8005108:	2300      	movs	r3, #0
 800510a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800510e:	f7ff fe51 	bl	8004db4 <__multadd>
 8005112:	4607      	mov	r7, r0
 8005114:	10ad      	asrs	r5, r5, #2
 8005116:	d03d      	beq.n	8005194 <__pow5mult+0xa0>
 8005118:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800511a:	b97c      	cbnz	r4, 800513c <__pow5mult+0x48>
 800511c:	2010      	movs	r0, #16
 800511e:	f000 fb73 	bl	8005808 <malloc>
 8005122:	4602      	mov	r2, r0
 8005124:	6270      	str	r0, [r6, #36]	; 0x24
 8005126:	b928      	cbnz	r0, 8005134 <__pow5mult+0x40>
 8005128:	4b1d      	ldr	r3, [pc, #116]	; (80051a0 <__pow5mult+0xac>)
 800512a:	481e      	ldr	r0, [pc, #120]	; (80051a4 <__pow5mult+0xb0>)
 800512c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005130:	f000 fb3a 	bl	80057a8 <__assert_func>
 8005134:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005138:	6004      	str	r4, [r0, #0]
 800513a:	60c4      	str	r4, [r0, #12]
 800513c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005140:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005144:	b94c      	cbnz	r4, 800515a <__pow5mult+0x66>
 8005146:	f240 2171 	movw	r1, #625	; 0x271
 800514a:	4630      	mov	r0, r6
 800514c:	f7ff ff16 	bl	8004f7c <__i2b>
 8005150:	2300      	movs	r3, #0
 8005152:	f8c8 0008 	str.w	r0, [r8, #8]
 8005156:	4604      	mov	r4, r0
 8005158:	6003      	str	r3, [r0, #0]
 800515a:	f04f 0900 	mov.w	r9, #0
 800515e:	07eb      	lsls	r3, r5, #31
 8005160:	d50a      	bpl.n	8005178 <__pow5mult+0x84>
 8005162:	4639      	mov	r1, r7
 8005164:	4622      	mov	r2, r4
 8005166:	4630      	mov	r0, r6
 8005168:	f7ff ff1e 	bl	8004fa8 <__multiply>
 800516c:	4639      	mov	r1, r7
 800516e:	4680      	mov	r8, r0
 8005170:	4630      	mov	r0, r6
 8005172:	f7ff fdfd 	bl	8004d70 <_Bfree>
 8005176:	4647      	mov	r7, r8
 8005178:	106d      	asrs	r5, r5, #1
 800517a:	d00b      	beq.n	8005194 <__pow5mult+0xa0>
 800517c:	6820      	ldr	r0, [r4, #0]
 800517e:	b938      	cbnz	r0, 8005190 <__pow5mult+0x9c>
 8005180:	4622      	mov	r2, r4
 8005182:	4621      	mov	r1, r4
 8005184:	4630      	mov	r0, r6
 8005186:	f7ff ff0f 	bl	8004fa8 <__multiply>
 800518a:	6020      	str	r0, [r4, #0]
 800518c:	f8c0 9000 	str.w	r9, [r0]
 8005190:	4604      	mov	r4, r0
 8005192:	e7e4      	b.n	800515e <__pow5mult+0x6a>
 8005194:	4638      	mov	r0, r7
 8005196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800519a:	bf00      	nop
 800519c:	08008f10 	.word	0x08008f10
 80051a0:	08008da4 	.word	0x08008da4
 80051a4:	08008dbb 	.word	0x08008dbb

080051a8 <__lshift>:
 80051a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051ac:	460c      	mov	r4, r1
 80051ae:	6849      	ldr	r1, [r1, #4]
 80051b0:	6923      	ldr	r3, [r4, #16]
 80051b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80051b6:	68a3      	ldr	r3, [r4, #8]
 80051b8:	4607      	mov	r7, r0
 80051ba:	4691      	mov	r9, r2
 80051bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80051c0:	f108 0601 	add.w	r6, r8, #1
 80051c4:	42b3      	cmp	r3, r6
 80051c6:	db0b      	blt.n	80051e0 <__lshift+0x38>
 80051c8:	4638      	mov	r0, r7
 80051ca:	f7ff fd91 	bl	8004cf0 <_Balloc>
 80051ce:	4605      	mov	r5, r0
 80051d0:	b948      	cbnz	r0, 80051e6 <__lshift+0x3e>
 80051d2:	4602      	mov	r2, r0
 80051d4:	4b28      	ldr	r3, [pc, #160]	; (8005278 <__lshift+0xd0>)
 80051d6:	4829      	ldr	r0, [pc, #164]	; (800527c <__lshift+0xd4>)
 80051d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80051dc:	f000 fae4 	bl	80057a8 <__assert_func>
 80051e0:	3101      	adds	r1, #1
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	e7ee      	b.n	80051c4 <__lshift+0x1c>
 80051e6:	2300      	movs	r3, #0
 80051e8:	f100 0114 	add.w	r1, r0, #20
 80051ec:	f100 0210 	add.w	r2, r0, #16
 80051f0:	4618      	mov	r0, r3
 80051f2:	4553      	cmp	r3, sl
 80051f4:	db33      	blt.n	800525e <__lshift+0xb6>
 80051f6:	6920      	ldr	r0, [r4, #16]
 80051f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80051fc:	f104 0314 	add.w	r3, r4, #20
 8005200:	f019 091f 	ands.w	r9, r9, #31
 8005204:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005208:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800520c:	d02b      	beq.n	8005266 <__lshift+0xbe>
 800520e:	f1c9 0e20 	rsb	lr, r9, #32
 8005212:	468a      	mov	sl, r1
 8005214:	2200      	movs	r2, #0
 8005216:	6818      	ldr	r0, [r3, #0]
 8005218:	fa00 f009 	lsl.w	r0, r0, r9
 800521c:	4302      	orrs	r2, r0
 800521e:	f84a 2b04 	str.w	r2, [sl], #4
 8005222:	f853 2b04 	ldr.w	r2, [r3], #4
 8005226:	459c      	cmp	ip, r3
 8005228:	fa22 f20e 	lsr.w	r2, r2, lr
 800522c:	d8f3      	bhi.n	8005216 <__lshift+0x6e>
 800522e:	ebac 0304 	sub.w	r3, ip, r4
 8005232:	3b15      	subs	r3, #21
 8005234:	f023 0303 	bic.w	r3, r3, #3
 8005238:	3304      	adds	r3, #4
 800523a:	f104 0015 	add.w	r0, r4, #21
 800523e:	4584      	cmp	ip, r0
 8005240:	bf38      	it	cc
 8005242:	2304      	movcc	r3, #4
 8005244:	50ca      	str	r2, [r1, r3]
 8005246:	b10a      	cbz	r2, 800524c <__lshift+0xa4>
 8005248:	f108 0602 	add.w	r6, r8, #2
 800524c:	3e01      	subs	r6, #1
 800524e:	4638      	mov	r0, r7
 8005250:	612e      	str	r6, [r5, #16]
 8005252:	4621      	mov	r1, r4
 8005254:	f7ff fd8c 	bl	8004d70 <_Bfree>
 8005258:	4628      	mov	r0, r5
 800525a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800525e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005262:	3301      	adds	r3, #1
 8005264:	e7c5      	b.n	80051f2 <__lshift+0x4a>
 8005266:	3904      	subs	r1, #4
 8005268:	f853 2b04 	ldr.w	r2, [r3], #4
 800526c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005270:	459c      	cmp	ip, r3
 8005272:	d8f9      	bhi.n	8005268 <__lshift+0xc0>
 8005274:	e7ea      	b.n	800524c <__lshift+0xa4>
 8005276:	bf00      	nop
 8005278:	08008d15 	.word	0x08008d15
 800527c:	08008dbb 	.word	0x08008dbb

08005280 <__mcmp>:
 8005280:	b530      	push	{r4, r5, lr}
 8005282:	6902      	ldr	r2, [r0, #16]
 8005284:	690c      	ldr	r4, [r1, #16]
 8005286:	1b12      	subs	r2, r2, r4
 8005288:	d10e      	bne.n	80052a8 <__mcmp+0x28>
 800528a:	f100 0314 	add.w	r3, r0, #20
 800528e:	3114      	adds	r1, #20
 8005290:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005294:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005298:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800529c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80052a0:	42a5      	cmp	r5, r4
 80052a2:	d003      	beq.n	80052ac <__mcmp+0x2c>
 80052a4:	d305      	bcc.n	80052b2 <__mcmp+0x32>
 80052a6:	2201      	movs	r2, #1
 80052a8:	4610      	mov	r0, r2
 80052aa:	bd30      	pop	{r4, r5, pc}
 80052ac:	4283      	cmp	r3, r0
 80052ae:	d3f3      	bcc.n	8005298 <__mcmp+0x18>
 80052b0:	e7fa      	b.n	80052a8 <__mcmp+0x28>
 80052b2:	f04f 32ff 	mov.w	r2, #4294967295
 80052b6:	e7f7      	b.n	80052a8 <__mcmp+0x28>

080052b8 <__mdiff>:
 80052b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052bc:	460c      	mov	r4, r1
 80052be:	4606      	mov	r6, r0
 80052c0:	4611      	mov	r1, r2
 80052c2:	4620      	mov	r0, r4
 80052c4:	4617      	mov	r7, r2
 80052c6:	f7ff ffdb 	bl	8005280 <__mcmp>
 80052ca:	1e05      	subs	r5, r0, #0
 80052cc:	d110      	bne.n	80052f0 <__mdiff+0x38>
 80052ce:	4629      	mov	r1, r5
 80052d0:	4630      	mov	r0, r6
 80052d2:	f7ff fd0d 	bl	8004cf0 <_Balloc>
 80052d6:	b930      	cbnz	r0, 80052e6 <__mdiff+0x2e>
 80052d8:	4b39      	ldr	r3, [pc, #228]	; (80053c0 <__mdiff+0x108>)
 80052da:	4602      	mov	r2, r0
 80052dc:	f240 2132 	movw	r1, #562	; 0x232
 80052e0:	4838      	ldr	r0, [pc, #224]	; (80053c4 <__mdiff+0x10c>)
 80052e2:	f000 fa61 	bl	80057a8 <__assert_func>
 80052e6:	2301      	movs	r3, #1
 80052e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80052ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f0:	bfa4      	itt	ge
 80052f2:	463b      	movge	r3, r7
 80052f4:	4627      	movge	r7, r4
 80052f6:	4630      	mov	r0, r6
 80052f8:	6879      	ldr	r1, [r7, #4]
 80052fa:	bfa6      	itte	ge
 80052fc:	461c      	movge	r4, r3
 80052fe:	2500      	movge	r5, #0
 8005300:	2501      	movlt	r5, #1
 8005302:	f7ff fcf5 	bl	8004cf0 <_Balloc>
 8005306:	b920      	cbnz	r0, 8005312 <__mdiff+0x5a>
 8005308:	4b2d      	ldr	r3, [pc, #180]	; (80053c0 <__mdiff+0x108>)
 800530a:	4602      	mov	r2, r0
 800530c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005310:	e7e6      	b.n	80052e0 <__mdiff+0x28>
 8005312:	693e      	ldr	r6, [r7, #16]
 8005314:	60c5      	str	r5, [r0, #12]
 8005316:	6925      	ldr	r5, [r4, #16]
 8005318:	f107 0114 	add.w	r1, r7, #20
 800531c:	f104 0914 	add.w	r9, r4, #20
 8005320:	f100 0e14 	add.w	lr, r0, #20
 8005324:	f107 0210 	add.w	r2, r7, #16
 8005328:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800532c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005330:	46f2      	mov	sl, lr
 8005332:	2700      	movs	r7, #0
 8005334:	f859 3b04 	ldr.w	r3, [r9], #4
 8005338:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800533c:	fa1f f883 	uxth.w	r8, r3
 8005340:	fa17 f78b 	uxtah	r7, r7, fp
 8005344:	0c1b      	lsrs	r3, r3, #16
 8005346:	eba7 0808 	sub.w	r8, r7, r8
 800534a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800534e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005352:	fa1f f888 	uxth.w	r8, r8
 8005356:	141f      	asrs	r7, r3, #16
 8005358:	454d      	cmp	r5, r9
 800535a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800535e:	f84a 3b04 	str.w	r3, [sl], #4
 8005362:	d8e7      	bhi.n	8005334 <__mdiff+0x7c>
 8005364:	1b2b      	subs	r3, r5, r4
 8005366:	3b15      	subs	r3, #21
 8005368:	f023 0303 	bic.w	r3, r3, #3
 800536c:	3304      	adds	r3, #4
 800536e:	3415      	adds	r4, #21
 8005370:	42a5      	cmp	r5, r4
 8005372:	bf38      	it	cc
 8005374:	2304      	movcc	r3, #4
 8005376:	4419      	add	r1, r3
 8005378:	4473      	add	r3, lr
 800537a:	469e      	mov	lr, r3
 800537c:	460d      	mov	r5, r1
 800537e:	4565      	cmp	r5, ip
 8005380:	d30e      	bcc.n	80053a0 <__mdiff+0xe8>
 8005382:	f10c 0203 	add.w	r2, ip, #3
 8005386:	1a52      	subs	r2, r2, r1
 8005388:	f022 0203 	bic.w	r2, r2, #3
 800538c:	3903      	subs	r1, #3
 800538e:	458c      	cmp	ip, r1
 8005390:	bf38      	it	cc
 8005392:	2200      	movcc	r2, #0
 8005394:	441a      	add	r2, r3
 8005396:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800539a:	b17b      	cbz	r3, 80053bc <__mdiff+0x104>
 800539c:	6106      	str	r6, [r0, #16]
 800539e:	e7a5      	b.n	80052ec <__mdiff+0x34>
 80053a0:	f855 8b04 	ldr.w	r8, [r5], #4
 80053a4:	fa17 f488 	uxtah	r4, r7, r8
 80053a8:	1422      	asrs	r2, r4, #16
 80053aa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80053ae:	b2a4      	uxth	r4, r4
 80053b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80053b4:	f84e 4b04 	str.w	r4, [lr], #4
 80053b8:	1417      	asrs	r7, r2, #16
 80053ba:	e7e0      	b.n	800537e <__mdiff+0xc6>
 80053bc:	3e01      	subs	r6, #1
 80053be:	e7ea      	b.n	8005396 <__mdiff+0xde>
 80053c0:	08008d15 	.word	0x08008d15
 80053c4:	08008dbb 	.word	0x08008dbb

080053c8 <__ulp>:
 80053c8:	b082      	sub	sp, #8
 80053ca:	ed8d 0b00 	vstr	d0, [sp]
 80053ce:	9b01      	ldr	r3, [sp, #4]
 80053d0:	4912      	ldr	r1, [pc, #72]	; (800541c <__ulp+0x54>)
 80053d2:	4019      	ands	r1, r3
 80053d4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80053d8:	2900      	cmp	r1, #0
 80053da:	dd05      	ble.n	80053e8 <__ulp+0x20>
 80053dc:	2200      	movs	r2, #0
 80053de:	460b      	mov	r3, r1
 80053e0:	ec43 2b10 	vmov	d0, r2, r3
 80053e4:	b002      	add	sp, #8
 80053e6:	4770      	bx	lr
 80053e8:	4249      	negs	r1, r1
 80053ea:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80053ee:	ea4f 5021 	mov.w	r0, r1, asr #20
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	da04      	bge.n	8005406 <__ulp+0x3e>
 80053fc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8005400:	fa41 f300 	asr.w	r3, r1, r0
 8005404:	e7ec      	b.n	80053e0 <__ulp+0x18>
 8005406:	f1a0 0114 	sub.w	r1, r0, #20
 800540a:	291e      	cmp	r1, #30
 800540c:	bfda      	itte	le
 800540e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8005412:	fa20 f101 	lsrle.w	r1, r0, r1
 8005416:	2101      	movgt	r1, #1
 8005418:	460a      	mov	r2, r1
 800541a:	e7e1      	b.n	80053e0 <__ulp+0x18>
 800541c:	7ff00000 	.word	0x7ff00000

08005420 <__b2d>:
 8005420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005422:	6905      	ldr	r5, [r0, #16]
 8005424:	f100 0714 	add.w	r7, r0, #20
 8005428:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800542c:	1f2e      	subs	r6, r5, #4
 800542e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005432:	4620      	mov	r0, r4
 8005434:	f7ff fd52 	bl	8004edc <__hi0bits>
 8005438:	f1c0 0320 	rsb	r3, r0, #32
 800543c:	280a      	cmp	r0, #10
 800543e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80054bc <__b2d+0x9c>
 8005442:	600b      	str	r3, [r1, #0]
 8005444:	dc14      	bgt.n	8005470 <__b2d+0x50>
 8005446:	f1c0 0e0b 	rsb	lr, r0, #11
 800544a:	fa24 f10e 	lsr.w	r1, r4, lr
 800544e:	42b7      	cmp	r7, r6
 8005450:	ea41 030c 	orr.w	r3, r1, ip
 8005454:	bf34      	ite	cc
 8005456:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800545a:	2100      	movcs	r1, #0
 800545c:	3015      	adds	r0, #21
 800545e:	fa04 f000 	lsl.w	r0, r4, r0
 8005462:	fa21 f10e 	lsr.w	r1, r1, lr
 8005466:	ea40 0201 	orr.w	r2, r0, r1
 800546a:	ec43 2b10 	vmov	d0, r2, r3
 800546e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005470:	42b7      	cmp	r7, r6
 8005472:	bf3a      	itte	cc
 8005474:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8005478:	f1a5 0608 	subcc.w	r6, r5, #8
 800547c:	2100      	movcs	r1, #0
 800547e:	380b      	subs	r0, #11
 8005480:	d017      	beq.n	80054b2 <__b2d+0x92>
 8005482:	f1c0 0c20 	rsb	ip, r0, #32
 8005486:	fa04 f500 	lsl.w	r5, r4, r0
 800548a:	42be      	cmp	r6, r7
 800548c:	fa21 f40c 	lsr.w	r4, r1, ip
 8005490:	ea45 0504 	orr.w	r5, r5, r4
 8005494:	bf8c      	ite	hi
 8005496:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800549a:	2400      	movls	r4, #0
 800549c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80054a0:	fa01 f000 	lsl.w	r0, r1, r0
 80054a4:	fa24 f40c 	lsr.w	r4, r4, ip
 80054a8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80054ac:	ea40 0204 	orr.w	r2, r0, r4
 80054b0:	e7db      	b.n	800546a <__b2d+0x4a>
 80054b2:	ea44 030c 	orr.w	r3, r4, ip
 80054b6:	460a      	mov	r2, r1
 80054b8:	e7d7      	b.n	800546a <__b2d+0x4a>
 80054ba:	bf00      	nop
 80054bc:	3ff00000 	.word	0x3ff00000

080054c0 <__d2b>:
 80054c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80054c4:	4689      	mov	r9, r1
 80054c6:	2101      	movs	r1, #1
 80054c8:	ec57 6b10 	vmov	r6, r7, d0
 80054cc:	4690      	mov	r8, r2
 80054ce:	f7ff fc0f 	bl	8004cf0 <_Balloc>
 80054d2:	4604      	mov	r4, r0
 80054d4:	b930      	cbnz	r0, 80054e4 <__d2b+0x24>
 80054d6:	4602      	mov	r2, r0
 80054d8:	4b25      	ldr	r3, [pc, #148]	; (8005570 <__d2b+0xb0>)
 80054da:	4826      	ldr	r0, [pc, #152]	; (8005574 <__d2b+0xb4>)
 80054dc:	f240 310a 	movw	r1, #778	; 0x30a
 80054e0:	f000 f962 	bl	80057a8 <__assert_func>
 80054e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80054e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80054ec:	bb35      	cbnz	r5, 800553c <__d2b+0x7c>
 80054ee:	2e00      	cmp	r6, #0
 80054f0:	9301      	str	r3, [sp, #4]
 80054f2:	d028      	beq.n	8005546 <__d2b+0x86>
 80054f4:	4668      	mov	r0, sp
 80054f6:	9600      	str	r6, [sp, #0]
 80054f8:	f7ff fd10 	bl	8004f1c <__lo0bits>
 80054fc:	9900      	ldr	r1, [sp, #0]
 80054fe:	b300      	cbz	r0, 8005542 <__d2b+0x82>
 8005500:	9a01      	ldr	r2, [sp, #4]
 8005502:	f1c0 0320 	rsb	r3, r0, #32
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	430b      	orrs	r3, r1
 800550c:	40c2      	lsrs	r2, r0
 800550e:	6163      	str	r3, [r4, #20]
 8005510:	9201      	str	r2, [sp, #4]
 8005512:	9b01      	ldr	r3, [sp, #4]
 8005514:	61a3      	str	r3, [r4, #24]
 8005516:	2b00      	cmp	r3, #0
 8005518:	bf14      	ite	ne
 800551a:	2202      	movne	r2, #2
 800551c:	2201      	moveq	r2, #1
 800551e:	6122      	str	r2, [r4, #16]
 8005520:	b1d5      	cbz	r5, 8005558 <__d2b+0x98>
 8005522:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005526:	4405      	add	r5, r0
 8005528:	f8c9 5000 	str.w	r5, [r9]
 800552c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005530:	f8c8 0000 	str.w	r0, [r8]
 8005534:	4620      	mov	r0, r4
 8005536:	b003      	add	sp, #12
 8005538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800553c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005540:	e7d5      	b.n	80054ee <__d2b+0x2e>
 8005542:	6161      	str	r1, [r4, #20]
 8005544:	e7e5      	b.n	8005512 <__d2b+0x52>
 8005546:	a801      	add	r0, sp, #4
 8005548:	f7ff fce8 	bl	8004f1c <__lo0bits>
 800554c:	9b01      	ldr	r3, [sp, #4]
 800554e:	6163      	str	r3, [r4, #20]
 8005550:	2201      	movs	r2, #1
 8005552:	6122      	str	r2, [r4, #16]
 8005554:	3020      	adds	r0, #32
 8005556:	e7e3      	b.n	8005520 <__d2b+0x60>
 8005558:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800555c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005560:	f8c9 0000 	str.w	r0, [r9]
 8005564:	6918      	ldr	r0, [r3, #16]
 8005566:	f7ff fcb9 	bl	8004edc <__hi0bits>
 800556a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800556e:	e7df      	b.n	8005530 <__d2b+0x70>
 8005570:	08008d15 	.word	0x08008d15
 8005574:	08008dbb 	.word	0x08008dbb

08005578 <__ratio>:
 8005578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800557c:	4688      	mov	r8, r1
 800557e:	4669      	mov	r1, sp
 8005580:	4681      	mov	r9, r0
 8005582:	f7ff ff4d 	bl	8005420 <__b2d>
 8005586:	a901      	add	r1, sp, #4
 8005588:	4640      	mov	r0, r8
 800558a:	ec55 4b10 	vmov	r4, r5, d0
 800558e:	f7ff ff47 	bl	8005420 <__b2d>
 8005592:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005596:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800559a:	eba3 0c02 	sub.w	ip, r3, r2
 800559e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80055a2:	1a9b      	subs	r3, r3, r2
 80055a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80055a8:	ec51 0b10 	vmov	r0, r1, d0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	bfd6      	itet	le
 80055b0:	460a      	movle	r2, r1
 80055b2:	462a      	movgt	r2, r5
 80055b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80055b8:	468b      	mov	fp, r1
 80055ba:	462f      	mov	r7, r5
 80055bc:	bfd4      	ite	le
 80055be:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80055c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80055c6:	4620      	mov	r0, r4
 80055c8:	ee10 2a10 	vmov	r2, s0
 80055cc:	465b      	mov	r3, fp
 80055ce:	4639      	mov	r1, r7
 80055d0:	f7fb f93c 	bl	800084c <__aeabi_ddiv>
 80055d4:	ec41 0b10 	vmov	d0, r0, r1
 80055d8:	b003      	add	sp, #12
 80055da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080055de <__copybits>:
 80055de:	3901      	subs	r1, #1
 80055e0:	b570      	push	{r4, r5, r6, lr}
 80055e2:	1149      	asrs	r1, r1, #5
 80055e4:	6914      	ldr	r4, [r2, #16]
 80055e6:	3101      	adds	r1, #1
 80055e8:	f102 0314 	add.w	r3, r2, #20
 80055ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80055f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80055f4:	1f05      	subs	r5, r0, #4
 80055f6:	42a3      	cmp	r3, r4
 80055f8:	d30c      	bcc.n	8005614 <__copybits+0x36>
 80055fa:	1aa3      	subs	r3, r4, r2
 80055fc:	3b11      	subs	r3, #17
 80055fe:	f023 0303 	bic.w	r3, r3, #3
 8005602:	3211      	adds	r2, #17
 8005604:	42a2      	cmp	r2, r4
 8005606:	bf88      	it	hi
 8005608:	2300      	movhi	r3, #0
 800560a:	4418      	add	r0, r3
 800560c:	2300      	movs	r3, #0
 800560e:	4288      	cmp	r0, r1
 8005610:	d305      	bcc.n	800561e <__copybits+0x40>
 8005612:	bd70      	pop	{r4, r5, r6, pc}
 8005614:	f853 6b04 	ldr.w	r6, [r3], #4
 8005618:	f845 6f04 	str.w	r6, [r5, #4]!
 800561c:	e7eb      	b.n	80055f6 <__copybits+0x18>
 800561e:	f840 3b04 	str.w	r3, [r0], #4
 8005622:	e7f4      	b.n	800560e <__copybits+0x30>

08005624 <__any_on>:
 8005624:	f100 0214 	add.w	r2, r0, #20
 8005628:	6900      	ldr	r0, [r0, #16]
 800562a:	114b      	asrs	r3, r1, #5
 800562c:	4298      	cmp	r0, r3
 800562e:	b510      	push	{r4, lr}
 8005630:	db11      	blt.n	8005656 <__any_on+0x32>
 8005632:	dd0a      	ble.n	800564a <__any_on+0x26>
 8005634:	f011 011f 	ands.w	r1, r1, #31
 8005638:	d007      	beq.n	800564a <__any_on+0x26>
 800563a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800563e:	fa24 f001 	lsr.w	r0, r4, r1
 8005642:	fa00 f101 	lsl.w	r1, r0, r1
 8005646:	428c      	cmp	r4, r1
 8005648:	d10b      	bne.n	8005662 <__any_on+0x3e>
 800564a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800564e:	4293      	cmp	r3, r2
 8005650:	d803      	bhi.n	800565a <__any_on+0x36>
 8005652:	2000      	movs	r0, #0
 8005654:	bd10      	pop	{r4, pc}
 8005656:	4603      	mov	r3, r0
 8005658:	e7f7      	b.n	800564a <__any_on+0x26>
 800565a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800565e:	2900      	cmp	r1, #0
 8005660:	d0f5      	beq.n	800564e <__any_on+0x2a>
 8005662:	2001      	movs	r0, #1
 8005664:	e7f6      	b.n	8005654 <__any_on+0x30>

08005666 <_calloc_r>:
 8005666:	b513      	push	{r0, r1, r4, lr}
 8005668:	434a      	muls	r2, r1
 800566a:	4611      	mov	r1, r2
 800566c:	9201      	str	r2, [sp, #4]
 800566e:	f000 f809 	bl	8005684 <_malloc_r>
 8005672:	4604      	mov	r4, r0
 8005674:	b118      	cbz	r0, 800567e <_calloc_r+0x18>
 8005676:	9a01      	ldr	r2, [sp, #4]
 8005678:	2100      	movs	r1, #0
 800567a:	f7fe f92d 	bl	80038d8 <memset>
 800567e:	4620      	mov	r0, r4
 8005680:	b002      	add	sp, #8
 8005682:	bd10      	pop	{r4, pc}

08005684 <_malloc_r>:
 8005684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005686:	1ccd      	adds	r5, r1, #3
 8005688:	f025 0503 	bic.w	r5, r5, #3
 800568c:	3508      	adds	r5, #8
 800568e:	2d0c      	cmp	r5, #12
 8005690:	bf38      	it	cc
 8005692:	250c      	movcc	r5, #12
 8005694:	2d00      	cmp	r5, #0
 8005696:	4606      	mov	r6, r0
 8005698:	db01      	blt.n	800569e <_malloc_r+0x1a>
 800569a:	42a9      	cmp	r1, r5
 800569c:	d903      	bls.n	80056a6 <_malloc_r+0x22>
 800569e:	230c      	movs	r3, #12
 80056a0:	6033      	str	r3, [r6, #0]
 80056a2:	2000      	movs	r0, #0
 80056a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056a6:	f000 f8b7 	bl	8005818 <__malloc_lock>
 80056aa:	4921      	ldr	r1, [pc, #132]	; (8005730 <_malloc_r+0xac>)
 80056ac:	680a      	ldr	r2, [r1, #0]
 80056ae:	4614      	mov	r4, r2
 80056b0:	b99c      	cbnz	r4, 80056da <_malloc_r+0x56>
 80056b2:	4f20      	ldr	r7, [pc, #128]	; (8005734 <_malloc_r+0xb0>)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	b923      	cbnz	r3, 80056c2 <_malloc_r+0x3e>
 80056b8:	4621      	mov	r1, r4
 80056ba:	4630      	mov	r0, r6
 80056bc:	f000 f844 	bl	8005748 <_sbrk_r>
 80056c0:	6038      	str	r0, [r7, #0]
 80056c2:	4629      	mov	r1, r5
 80056c4:	4630      	mov	r0, r6
 80056c6:	f000 f83f 	bl	8005748 <_sbrk_r>
 80056ca:	1c43      	adds	r3, r0, #1
 80056cc:	d123      	bne.n	8005716 <_malloc_r+0x92>
 80056ce:	230c      	movs	r3, #12
 80056d0:	6033      	str	r3, [r6, #0]
 80056d2:	4630      	mov	r0, r6
 80056d4:	f000 f8a6 	bl	8005824 <__malloc_unlock>
 80056d8:	e7e3      	b.n	80056a2 <_malloc_r+0x1e>
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	1b5b      	subs	r3, r3, r5
 80056de:	d417      	bmi.n	8005710 <_malloc_r+0x8c>
 80056e0:	2b0b      	cmp	r3, #11
 80056e2:	d903      	bls.n	80056ec <_malloc_r+0x68>
 80056e4:	6023      	str	r3, [r4, #0]
 80056e6:	441c      	add	r4, r3
 80056e8:	6025      	str	r5, [r4, #0]
 80056ea:	e004      	b.n	80056f6 <_malloc_r+0x72>
 80056ec:	6863      	ldr	r3, [r4, #4]
 80056ee:	42a2      	cmp	r2, r4
 80056f0:	bf0c      	ite	eq
 80056f2:	600b      	streq	r3, [r1, #0]
 80056f4:	6053      	strne	r3, [r2, #4]
 80056f6:	4630      	mov	r0, r6
 80056f8:	f000 f894 	bl	8005824 <__malloc_unlock>
 80056fc:	f104 000b 	add.w	r0, r4, #11
 8005700:	1d23      	adds	r3, r4, #4
 8005702:	f020 0007 	bic.w	r0, r0, #7
 8005706:	1ac2      	subs	r2, r0, r3
 8005708:	d0cc      	beq.n	80056a4 <_malloc_r+0x20>
 800570a:	1a1b      	subs	r3, r3, r0
 800570c:	50a3      	str	r3, [r4, r2]
 800570e:	e7c9      	b.n	80056a4 <_malloc_r+0x20>
 8005710:	4622      	mov	r2, r4
 8005712:	6864      	ldr	r4, [r4, #4]
 8005714:	e7cc      	b.n	80056b0 <_malloc_r+0x2c>
 8005716:	1cc4      	adds	r4, r0, #3
 8005718:	f024 0403 	bic.w	r4, r4, #3
 800571c:	42a0      	cmp	r0, r4
 800571e:	d0e3      	beq.n	80056e8 <_malloc_r+0x64>
 8005720:	1a21      	subs	r1, r4, r0
 8005722:	4630      	mov	r0, r6
 8005724:	f000 f810 	bl	8005748 <_sbrk_r>
 8005728:	3001      	adds	r0, #1
 800572a:	d1dd      	bne.n	80056e8 <_malloc_r+0x64>
 800572c:	e7cf      	b.n	80056ce <_malloc_r+0x4a>
 800572e:	bf00      	nop
 8005730:	20000248 	.word	0x20000248
 8005734:	2000024c 	.word	0x2000024c

08005738 <nan>:
 8005738:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005740 <nan+0x8>
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	00000000 	.word	0x00000000
 8005744:	7ff80000 	.word	0x7ff80000

08005748 <_sbrk_r>:
 8005748:	b538      	push	{r3, r4, r5, lr}
 800574a:	4d06      	ldr	r5, [pc, #24]	; (8005764 <_sbrk_r+0x1c>)
 800574c:	2300      	movs	r3, #0
 800574e:	4604      	mov	r4, r0
 8005750:	4608      	mov	r0, r1
 8005752:	602b      	str	r3, [r5, #0]
 8005754:	f7fc fc10 	bl	8001f78 <_sbrk>
 8005758:	1c43      	adds	r3, r0, #1
 800575a:	d102      	bne.n	8005762 <_sbrk_r+0x1a>
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	b103      	cbz	r3, 8005762 <_sbrk_r+0x1a>
 8005760:	6023      	str	r3, [r4, #0]
 8005762:	bd38      	pop	{r3, r4, r5, pc}
 8005764:	200002a8 	.word	0x200002a8

08005768 <strncmp>:
 8005768:	b510      	push	{r4, lr}
 800576a:	b16a      	cbz	r2, 8005788 <strncmp+0x20>
 800576c:	3901      	subs	r1, #1
 800576e:	1884      	adds	r4, r0, r2
 8005770:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005774:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005778:	4293      	cmp	r3, r2
 800577a:	d103      	bne.n	8005784 <strncmp+0x1c>
 800577c:	42a0      	cmp	r0, r4
 800577e:	d001      	beq.n	8005784 <strncmp+0x1c>
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1f5      	bne.n	8005770 <strncmp+0x8>
 8005784:	1a98      	subs	r0, r3, r2
 8005786:	bd10      	pop	{r4, pc}
 8005788:	4610      	mov	r0, r2
 800578a:	e7fc      	b.n	8005786 <strncmp+0x1e>

0800578c <__ascii_wctomb>:
 800578c:	b149      	cbz	r1, 80057a2 <__ascii_wctomb+0x16>
 800578e:	2aff      	cmp	r2, #255	; 0xff
 8005790:	bf85      	ittet	hi
 8005792:	238a      	movhi	r3, #138	; 0x8a
 8005794:	6003      	strhi	r3, [r0, #0]
 8005796:	700a      	strbls	r2, [r1, #0]
 8005798:	f04f 30ff 	movhi.w	r0, #4294967295
 800579c:	bf98      	it	ls
 800579e:	2001      	movls	r0, #1
 80057a0:	4770      	bx	lr
 80057a2:	4608      	mov	r0, r1
 80057a4:	4770      	bx	lr
	...

080057a8 <__assert_func>:
 80057a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057aa:	4614      	mov	r4, r2
 80057ac:	461a      	mov	r2, r3
 80057ae:	4b09      	ldr	r3, [pc, #36]	; (80057d4 <__assert_func+0x2c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4605      	mov	r5, r0
 80057b4:	68d8      	ldr	r0, [r3, #12]
 80057b6:	b14c      	cbz	r4, 80057cc <__assert_func+0x24>
 80057b8:	4b07      	ldr	r3, [pc, #28]	; (80057d8 <__assert_func+0x30>)
 80057ba:	9100      	str	r1, [sp, #0]
 80057bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80057c0:	4906      	ldr	r1, [pc, #24]	; (80057dc <__assert_func+0x34>)
 80057c2:	462b      	mov	r3, r5
 80057c4:	f000 f80e 	bl	80057e4 <fiprintf>
 80057c8:	f000 fc30 	bl	800602c <abort>
 80057cc:	4b04      	ldr	r3, [pc, #16]	; (80057e0 <__assert_func+0x38>)
 80057ce:	461c      	mov	r4, r3
 80057d0:	e7f3      	b.n	80057ba <__assert_func+0x12>
 80057d2:	bf00      	nop
 80057d4:	2000004c 	.word	0x2000004c
 80057d8:	08008f1c 	.word	0x08008f1c
 80057dc:	08008f29 	.word	0x08008f29
 80057e0:	08008f57 	.word	0x08008f57

080057e4 <fiprintf>:
 80057e4:	b40e      	push	{r1, r2, r3}
 80057e6:	b503      	push	{r0, r1, lr}
 80057e8:	4601      	mov	r1, r0
 80057ea:	ab03      	add	r3, sp, #12
 80057ec:	4805      	ldr	r0, [pc, #20]	; (8005804 <fiprintf+0x20>)
 80057ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80057f2:	6800      	ldr	r0, [r0, #0]
 80057f4:	9301      	str	r3, [sp, #4]
 80057f6:	f000 f895 	bl	8005924 <_vfiprintf_r>
 80057fa:	b002      	add	sp, #8
 80057fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005800:	b003      	add	sp, #12
 8005802:	4770      	bx	lr
 8005804:	2000004c 	.word	0x2000004c

08005808 <malloc>:
 8005808:	4b02      	ldr	r3, [pc, #8]	; (8005814 <malloc+0xc>)
 800580a:	4601      	mov	r1, r0
 800580c:	6818      	ldr	r0, [r3, #0]
 800580e:	f7ff bf39 	b.w	8005684 <_malloc_r>
 8005812:	bf00      	nop
 8005814:	2000004c 	.word	0x2000004c

08005818 <__malloc_lock>:
 8005818:	4801      	ldr	r0, [pc, #4]	; (8005820 <__malloc_lock+0x8>)
 800581a:	f000 bdc7 	b.w	80063ac <__retarget_lock_acquire_recursive>
 800581e:	bf00      	nop
 8005820:	200002b0 	.word	0x200002b0

08005824 <__malloc_unlock>:
 8005824:	4801      	ldr	r0, [pc, #4]	; (800582c <__malloc_unlock+0x8>)
 8005826:	f000 bdc2 	b.w	80063ae <__retarget_lock_release_recursive>
 800582a:	bf00      	nop
 800582c:	200002b0 	.word	0x200002b0

08005830 <_free_r>:
 8005830:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005832:	2900      	cmp	r1, #0
 8005834:	d048      	beq.n	80058c8 <_free_r+0x98>
 8005836:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800583a:	9001      	str	r0, [sp, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f1a1 0404 	sub.w	r4, r1, #4
 8005842:	bfb8      	it	lt
 8005844:	18e4      	addlt	r4, r4, r3
 8005846:	f7ff ffe7 	bl	8005818 <__malloc_lock>
 800584a:	4a20      	ldr	r2, [pc, #128]	; (80058cc <_free_r+0x9c>)
 800584c:	9801      	ldr	r0, [sp, #4]
 800584e:	6813      	ldr	r3, [r2, #0]
 8005850:	4615      	mov	r5, r2
 8005852:	b933      	cbnz	r3, 8005862 <_free_r+0x32>
 8005854:	6063      	str	r3, [r4, #4]
 8005856:	6014      	str	r4, [r2, #0]
 8005858:	b003      	add	sp, #12
 800585a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800585e:	f7ff bfe1 	b.w	8005824 <__malloc_unlock>
 8005862:	42a3      	cmp	r3, r4
 8005864:	d90b      	bls.n	800587e <_free_r+0x4e>
 8005866:	6821      	ldr	r1, [r4, #0]
 8005868:	1862      	adds	r2, r4, r1
 800586a:	4293      	cmp	r3, r2
 800586c:	bf04      	itt	eq
 800586e:	681a      	ldreq	r2, [r3, #0]
 8005870:	685b      	ldreq	r3, [r3, #4]
 8005872:	6063      	str	r3, [r4, #4]
 8005874:	bf04      	itt	eq
 8005876:	1852      	addeq	r2, r2, r1
 8005878:	6022      	streq	r2, [r4, #0]
 800587a:	602c      	str	r4, [r5, #0]
 800587c:	e7ec      	b.n	8005858 <_free_r+0x28>
 800587e:	461a      	mov	r2, r3
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	b10b      	cbz	r3, 8005888 <_free_r+0x58>
 8005884:	42a3      	cmp	r3, r4
 8005886:	d9fa      	bls.n	800587e <_free_r+0x4e>
 8005888:	6811      	ldr	r1, [r2, #0]
 800588a:	1855      	adds	r5, r2, r1
 800588c:	42a5      	cmp	r5, r4
 800588e:	d10b      	bne.n	80058a8 <_free_r+0x78>
 8005890:	6824      	ldr	r4, [r4, #0]
 8005892:	4421      	add	r1, r4
 8005894:	1854      	adds	r4, r2, r1
 8005896:	42a3      	cmp	r3, r4
 8005898:	6011      	str	r1, [r2, #0]
 800589a:	d1dd      	bne.n	8005858 <_free_r+0x28>
 800589c:	681c      	ldr	r4, [r3, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	6053      	str	r3, [r2, #4]
 80058a2:	4421      	add	r1, r4
 80058a4:	6011      	str	r1, [r2, #0]
 80058a6:	e7d7      	b.n	8005858 <_free_r+0x28>
 80058a8:	d902      	bls.n	80058b0 <_free_r+0x80>
 80058aa:	230c      	movs	r3, #12
 80058ac:	6003      	str	r3, [r0, #0]
 80058ae:	e7d3      	b.n	8005858 <_free_r+0x28>
 80058b0:	6825      	ldr	r5, [r4, #0]
 80058b2:	1961      	adds	r1, r4, r5
 80058b4:	428b      	cmp	r3, r1
 80058b6:	bf04      	itt	eq
 80058b8:	6819      	ldreq	r1, [r3, #0]
 80058ba:	685b      	ldreq	r3, [r3, #4]
 80058bc:	6063      	str	r3, [r4, #4]
 80058be:	bf04      	itt	eq
 80058c0:	1949      	addeq	r1, r1, r5
 80058c2:	6021      	streq	r1, [r4, #0]
 80058c4:	6054      	str	r4, [r2, #4]
 80058c6:	e7c7      	b.n	8005858 <_free_r+0x28>
 80058c8:	b003      	add	sp, #12
 80058ca:	bd30      	pop	{r4, r5, pc}
 80058cc:	20000248 	.word	0x20000248

080058d0 <__sfputc_r>:
 80058d0:	6893      	ldr	r3, [r2, #8]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	b410      	push	{r4}
 80058d8:	6093      	str	r3, [r2, #8]
 80058da:	da08      	bge.n	80058ee <__sfputc_r+0x1e>
 80058dc:	6994      	ldr	r4, [r2, #24]
 80058de:	42a3      	cmp	r3, r4
 80058e0:	db01      	blt.n	80058e6 <__sfputc_r+0x16>
 80058e2:	290a      	cmp	r1, #10
 80058e4:	d103      	bne.n	80058ee <__sfputc_r+0x1e>
 80058e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058ea:	f000 badf 	b.w	8005eac <__swbuf_r>
 80058ee:	6813      	ldr	r3, [r2, #0]
 80058f0:	1c58      	adds	r0, r3, #1
 80058f2:	6010      	str	r0, [r2, #0]
 80058f4:	7019      	strb	r1, [r3, #0]
 80058f6:	4608      	mov	r0, r1
 80058f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058fc:	4770      	bx	lr

080058fe <__sfputs_r>:
 80058fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005900:	4606      	mov	r6, r0
 8005902:	460f      	mov	r7, r1
 8005904:	4614      	mov	r4, r2
 8005906:	18d5      	adds	r5, r2, r3
 8005908:	42ac      	cmp	r4, r5
 800590a:	d101      	bne.n	8005910 <__sfputs_r+0x12>
 800590c:	2000      	movs	r0, #0
 800590e:	e007      	b.n	8005920 <__sfputs_r+0x22>
 8005910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005914:	463a      	mov	r2, r7
 8005916:	4630      	mov	r0, r6
 8005918:	f7ff ffda 	bl	80058d0 <__sfputc_r>
 800591c:	1c43      	adds	r3, r0, #1
 800591e:	d1f3      	bne.n	8005908 <__sfputs_r+0xa>
 8005920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005924 <_vfiprintf_r>:
 8005924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005928:	460d      	mov	r5, r1
 800592a:	b09d      	sub	sp, #116	; 0x74
 800592c:	4614      	mov	r4, r2
 800592e:	4698      	mov	r8, r3
 8005930:	4606      	mov	r6, r0
 8005932:	b118      	cbz	r0, 800593c <_vfiprintf_r+0x18>
 8005934:	6983      	ldr	r3, [r0, #24]
 8005936:	b90b      	cbnz	r3, 800593c <_vfiprintf_r+0x18>
 8005938:	f000 fc9a 	bl	8006270 <__sinit>
 800593c:	4b89      	ldr	r3, [pc, #548]	; (8005b64 <_vfiprintf_r+0x240>)
 800593e:	429d      	cmp	r5, r3
 8005940:	d11b      	bne.n	800597a <_vfiprintf_r+0x56>
 8005942:	6875      	ldr	r5, [r6, #4]
 8005944:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005946:	07d9      	lsls	r1, r3, #31
 8005948:	d405      	bmi.n	8005956 <_vfiprintf_r+0x32>
 800594a:	89ab      	ldrh	r3, [r5, #12]
 800594c:	059a      	lsls	r2, r3, #22
 800594e:	d402      	bmi.n	8005956 <_vfiprintf_r+0x32>
 8005950:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005952:	f000 fd2b 	bl	80063ac <__retarget_lock_acquire_recursive>
 8005956:	89ab      	ldrh	r3, [r5, #12]
 8005958:	071b      	lsls	r3, r3, #28
 800595a:	d501      	bpl.n	8005960 <_vfiprintf_r+0x3c>
 800595c:	692b      	ldr	r3, [r5, #16]
 800595e:	b9eb      	cbnz	r3, 800599c <_vfiprintf_r+0x78>
 8005960:	4629      	mov	r1, r5
 8005962:	4630      	mov	r0, r6
 8005964:	f000 faf4 	bl	8005f50 <__swsetup_r>
 8005968:	b1c0      	cbz	r0, 800599c <_vfiprintf_r+0x78>
 800596a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800596c:	07dc      	lsls	r4, r3, #31
 800596e:	d50e      	bpl.n	800598e <_vfiprintf_r+0x6a>
 8005970:	f04f 30ff 	mov.w	r0, #4294967295
 8005974:	b01d      	add	sp, #116	; 0x74
 8005976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800597a:	4b7b      	ldr	r3, [pc, #492]	; (8005b68 <_vfiprintf_r+0x244>)
 800597c:	429d      	cmp	r5, r3
 800597e:	d101      	bne.n	8005984 <_vfiprintf_r+0x60>
 8005980:	68b5      	ldr	r5, [r6, #8]
 8005982:	e7df      	b.n	8005944 <_vfiprintf_r+0x20>
 8005984:	4b79      	ldr	r3, [pc, #484]	; (8005b6c <_vfiprintf_r+0x248>)
 8005986:	429d      	cmp	r5, r3
 8005988:	bf08      	it	eq
 800598a:	68f5      	ldreq	r5, [r6, #12]
 800598c:	e7da      	b.n	8005944 <_vfiprintf_r+0x20>
 800598e:	89ab      	ldrh	r3, [r5, #12]
 8005990:	0598      	lsls	r0, r3, #22
 8005992:	d4ed      	bmi.n	8005970 <_vfiprintf_r+0x4c>
 8005994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005996:	f000 fd0a 	bl	80063ae <__retarget_lock_release_recursive>
 800599a:	e7e9      	b.n	8005970 <_vfiprintf_r+0x4c>
 800599c:	2300      	movs	r3, #0
 800599e:	9309      	str	r3, [sp, #36]	; 0x24
 80059a0:	2320      	movs	r3, #32
 80059a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80059aa:	2330      	movs	r3, #48	; 0x30
 80059ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005b70 <_vfiprintf_r+0x24c>
 80059b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059b4:	f04f 0901 	mov.w	r9, #1
 80059b8:	4623      	mov	r3, r4
 80059ba:	469a      	mov	sl, r3
 80059bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059c0:	b10a      	cbz	r2, 80059c6 <_vfiprintf_r+0xa2>
 80059c2:	2a25      	cmp	r2, #37	; 0x25
 80059c4:	d1f9      	bne.n	80059ba <_vfiprintf_r+0x96>
 80059c6:	ebba 0b04 	subs.w	fp, sl, r4
 80059ca:	d00b      	beq.n	80059e4 <_vfiprintf_r+0xc0>
 80059cc:	465b      	mov	r3, fp
 80059ce:	4622      	mov	r2, r4
 80059d0:	4629      	mov	r1, r5
 80059d2:	4630      	mov	r0, r6
 80059d4:	f7ff ff93 	bl	80058fe <__sfputs_r>
 80059d8:	3001      	adds	r0, #1
 80059da:	f000 80aa 	beq.w	8005b32 <_vfiprintf_r+0x20e>
 80059de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059e0:	445a      	add	r2, fp
 80059e2:	9209      	str	r2, [sp, #36]	; 0x24
 80059e4:	f89a 3000 	ldrb.w	r3, [sl]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f000 80a2 	beq.w	8005b32 <_vfiprintf_r+0x20e>
 80059ee:	2300      	movs	r3, #0
 80059f0:	f04f 32ff 	mov.w	r2, #4294967295
 80059f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059f8:	f10a 0a01 	add.w	sl, sl, #1
 80059fc:	9304      	str	r3, [sp, #16]
 80059fe:	9307      	str	r3, [sp, #28]
 8005a00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a04:	931a      	str	r3, [sp, #104]	; 0x68
 8005a06:	4654      	mov	r4, sl
 8005a08:	2205      	movs	r2, #5
 8005a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a0e:	4858      	ldr	r0, [pc, #352]	; (8005b70 <_vfiprintf_r+0x24c>)
 8005a10:	f7fa fbe6 	bl	80001e0 <memchr>
 8005a14:	9a04      	ldr	r2, [sp, #16]
 8005a16:	b9d8      	cbnz	r0, 8005a50 <_vfiprintf_r+0x12c>
 8005a18:	06d1      	lsls	r1, r2, #27
 8005a1a:	bf44      	itt	mi
 8005a1c:	2320      	movmi	r3, #32
 8005a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a22:	0713      	lsls	r3, r2, #28
 8005a24:	bf44      	itt	mi
 8005a26:	232b      	movmi	r3, #43	; 0x2b
 8005a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a30:	2b2a      	cmp	r3, #42	; 0x2a
 8005a32:	d015      	beq.n	8005a60 <_vfiprintf_r+0x13c>
 8005a34:	9a07      	ldr	r2, [sp, #28]
 8005a36:	4654      	mov	r4, sl
 8005a38:	2000      	movs	r0, #0
 8005a3a:	f04f 0c0a 	mov.w	ip, #10
 8005a3e:	4621      	mov	r1, r4
 8005a40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a44:	3b30      	subs	r3, #48	; 0x30
 8005a46:	2b09      	cmp	r3, #9
 8005a48:	d94e      	bls.n	8005ae8 <_vfiprintf_r+0x1c4>
 8005a4a:	b1b0      	cbz	r0, 8005a7a <_vfiprintf_r+0x156>
 8005a4c:	9207      	str	r2, [sp, #28]
 8005a4e:	e014      	b.n	8005a7a <_vfiprintf_r+0x156>
 8005a50:	eba0 0308 	sub.w	r3, r0, r8
 8005a54:	fa09 f303 	lsl.w	r3, r9, r3
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	9304      	str	r3, [sp, #16]
 8005a5c:	46a2      	mov	sl, r4
 8005a5e:	e7d2      	b.n	8005a06 <_vfiprintf_r+0xe2>
 8005a60:	9b03      	ldr	r3, [sp, #12]
 8005a62:	1d19      	adds	r1, r3, #4
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	9103      	str	r1, [sp, #12]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	bfbb      	ittet	lt
 8005a6c:	425b      	neglt	r3, r3
 8005a6e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a72:	9307      	strge	r3, [sp, #28]
 8005a74:	9307      	strlt	r3, [sp, #28]
 8005a76:	bfb8      	it	lt
 8005a78:	9204      	strlt	r2, [sp, #16]
 8005a7a:	7823      	ldrb	r3, [r4, #0]
 8005a7c:	2b2e      	cmp	r3, #46	; 0x2e
 8005a7e:	d10c      	bne.n	8005a9a <_vfiprintf_r+0x176>
 8005a80:	7863      	ldrb	r3, [r4, #1]
 8005a82:	2b2a      	cmp	r3, #42	; 0x2a
 8005a84:	d135      	bne.n	8005af2 <_vfiprintf_r+0x1ce>
 8005a86:	9b03      	ldr	r3, [sp, #12]
 8005a88:	1d1a      	adds	r2, r3, #4
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	9203      	str	r2, [sp, #12]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	bfb8      	it	lt
 8005a92:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a96:	3402      	adds	r4, #2
 8005a98:	9305      	str	r3, [sp, #20]
 8005a9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005b80 <_vfiprintf_r+0x25c>
 8005a9e:	7821      	ldrb	r1, [r4, #0]
 8005aa0:	2203      	movs	r2, #3
 8005aa2:	4650      	mov	r0, sl
 8005aa4:	f7fa fb9c 	bl	80001e0 <memchr>
 8005aa8:	b140      	cbz	r0, 8005abc <_vfiprintf_r+0x198>
 8005aaa:	2340      	movs	r3, #64	; 0x40
 8005aac:	eba0 000a 	sub.w	r0, r0, sl
 8005ab0:	fa03 f000 	lsl.w	r0, r3, r0
 8005ab4:	9b04      	ldr	r3, [sp, #16]
 8005ab6:	4303      	orrs	r3, r0
 8005ab8:	3401      	adds	r4, #1
 8005aba:	9304      	str	r3, [sp, #16]
 8005abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ac0:	482c      	ldr	r0, [pc, #176]	; (8005b74 <_vfiprintf_r+0x250>)
 8005ac2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ac6:	2206      	movs	r2, #6
 8005ac8:	f7fa fb8a 	bl	80001e0 <memchr>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	d03f      	beq.n	8005b50 <_vfiprintf_r+0x22c>
 8005ad0:	4b29      	ldr	r3, [pc, #164]	; (8005b78 <_vfiprintf_r+0x254>)
 8005ad2:	bb1b      	cbnz	r3, 8005b1c <_vfiprintf_r+0x1f8>
 8005ad4:	9b03      	ldr	r3, [sp, #12]
 8005ad6:	3307      	adds	r3, #7
 8005ad8:	f023 0307 	bic.w	r3, r3, #7
 8005adc:	3308      	adds	r3, #8
 8005ade:	9303      	str	r3, [sp, #12]
 8005ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae2:	443b      	add	r3, r7
 8005ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ae6:	e767      	b.n	80059b8 <_vfiprintf_r+0x94>
 8005ae8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005aec:	460c      	mov	r4, r1
 8005aee:	2001      	movs	r0, #1
 8005af0:	e7a5      	b.n	8005a3e <_vfiprintf_r+0x11a>
 8005af2:	2300      	movs	r3, #0
 8005af4:	3401      	adds	r4, #1
 8005af6:	9305      	str	r3, [sp, #20]
 8005af8:	4619      	mov	r1, r3
 8005afa:	f04f 0c0a 	mov.w	ip, #10
 8005afe:	4620      	mov	r0, r4
 8005b00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b04:	3a30      	subs	r2, #48	; 0x30
 8005b06:	2a09      	cmp	r2, #9
 8005b08:	d903      	bls.n	8005b12 <_vfiprintf_r+0x1ee>
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d0c5      	beq.n	8005a9a <_vfiprintf_r+0x176>
 8005b0e:	9105      	str	r1, [sp, #20]
 8005b10:	e7c3      	b.n	8005a9a <_vfiprintf_r+0x176>
 8005b12:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b16:	4604      	mov	r4, r0
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e7f0      	b.n	8005afe <_vfiprintf_r+0x1da>
 8005b1c:	ab03      	add	r3, sp, #12
 8005b1e:	9300      	str	r3, [sp, #0]
 8005b20:	462a      	mov	r2, r5
 8005b22:	4b16      	ldr	r3, [pc, #88]	; (8005b7c <_vfiprintf_r+0x258>)
 8005b24:	a904      	add	r1, sp, #16
 8005b26:	4630      	mov	r0, r6
 8005b28:	f3af 8000 	nop.w
 8005b2c:	4607      	mov	r7, r0
 8005b2e:	1c78      	adds	r0, r7, #1
 8005b30:	d1d6      	bne.n	8005ae0 <_vfiprintf_r+0x1bc>
 8005b32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b34:	07d9      	lsls	r1, r3, #31
 8005b36:	d405      	bmi.n	8005b44 <_vfiprintf_r+0x220>
 8005b38:	89ab      	ldrh	r3, [r5, #12]
 8005b3a:	059a      	lsls	r2, r3, #22
 8005b3c:	d402      	bmi.n	8005b44 <_vfiprintf_r+0x220>
 8005b3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b40:	f000 fc35 	bl	80063ae <__retarget_lock_release_recursive>
 8005b44:	89ab      	ldrh	r3, [r5, #12]
 8005b46:	065b      	lsls	r3, r3, #25
 8005b48:	f53f af12 	bmi.w	8005970 <_vfiprintf_r+0x4c>
 8005b4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b4e:	e711      	b.n	8005974 <_vfiprintf_r+0x50>
 8005b50:	ab03      	add	r3, sp, #12
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	462a      	mov	r2, r5
 8005b56:	4b09      	ldr	r3, [pc, #36]	; (8005b7c <_vfiprintf_r+0x258>)
 8005b58:	a904      	add	r1, sp, #16
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f000 f880 	bl	8005c60 <_printf_i>
 8005b60:	e7e4      	b.n	8005b2c <_vfiprintf_r+0x208>
 8005b62:	bf00      	nop
 8005b64:	080090ac 	.word	0x080090ac
 8005b68:	080090cc 	.word	0x080090cc
 8005b6c:	0800908c 	.word	0x0800908c
 8005b70:	08009059 	.word	0x08009059
 8005b74:	08009063 	.word	0x08009063
 8005b78:	00000000 	.word	0x00000000
 8005b7c:	080058ff 	.word	0x080058ff
 8005b80:	0800905f 	.word	0x0800905f

08005b84 <_printf_common>:
 8005b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b88:	4616      	mov	r6, r2
 8005b8a:	4699      	mov	r9, r3
 8005b8c:	688a      	ldr	r2, [r1, #8]
 8005b8e:	690b      	ldr	r3, [r1, #16]
 8005b90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b94:	4293      	cmp	r3, r2
 8005b96:	bfb8      	it	lt
 8005b98:	4613      	movlt	r3, r2
 8005b9a:	6033      	str	r3, [r6, #0]
 8005b9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ba0:	4607      	mov	r7, r0
 8005ba2:	460c      	mov	r4, r1
 8005ba4:	b10a      	cbz	r2, 8005baa <_printf_common+0x26>
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	6033      	str	r3, [r6, #0]
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	0699      	lsls	r1, r3, #26
 8005bae:	bf42      	ittt	mi
 8005bb0:	6833      	ldrmi	r3, [r6, #0]
 8005bb2:	3302      	addmi	r3, #2
 8005bb4:	6033      	strmi	r3, [r6, #0]
 8005bb6:	6825      	ldr	r5, [r4, #0]
 8005bb8:	f015 0506 	ands.w	r5, r5, #6
 8005bbc:	d106      	bne.n	8005bcc <_printf_common+0x48>
 8005bbe:	f104 0a19 	add.w	sl, r4, #25
 8005bc2:	68e3      	ldr	r3, [r4, #12]
 8005bc4:	6832      	ldr	r2, [r6, #0]
 8005bc6:	1a9b      	subs	r3, r3, r2
 8005bc8:	42ab      	cmp	r3, r5
 8005bca:	dc26      	bgt.n	8005c1a <_printf_common+0x96>
 8005bcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bd0:	1e13      	subs	r3, r2, #0
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	bf18      	it	ne
 8005bd6:	2301      	movne	r3, #1
 8005bd8:	0692      	lsls	r2, r2, #26
 8005bda:	d42b      	bmi.n	8005c34 <_printf_common+0xb0>
 8005bdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005be0:	4649      	mov	r1, r9
 8005be2:	4638      	mov	r0, r7
 8005be4:	47c0      	blx	r8
 8005be6:	3001      	adds	r0, #1
 8005be8:	d01e      	beq.n	8005c28 <_printf_common+0xa4>
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	68e5      	ldr	r5, [r4, #12]
 8005bee:	6832      	ldr	r2, [r6, #0]
 8005bf0:	f003 0306 	and.w	r3, r3, #6
 8005bf4:	2b04      	cmp	r3, #4
 8005bf6:	bf08      	it	eq
 8005bf8:	1aad      	subeq	r5, r5, r2
 8005bfa:	68a3      	ldr	r3, [r4, #8]
 8005bfc:	6922      	ldr	r2, [r4, #16]
 8005bfe:	bf0c      	ite	eq
 8005c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c04:	2500      	movne	r5, #0
 8005c06:	4293      	cmp	r3, r2
 8005c08:	bfc4      	itt	gt
 8005c0a:	1a9b      	subgt	r3, r3, r2
 8005c0c:	18ed      	addgt	r5, r5, r3
 8005c0e:	2600      	movs	r6, #0
 8005c10:	341a      	adds	r4, #26
 8005c12:	42b5      	cmp	r5, r6
 8005c14:	d11a      	bne.n	8005c4c <_printf_common+0xc8>
 8005c16:	2000      	movs	r0, #0
 8005c18:	e008      	b.n	8005c2c <_printf_common+0xa8>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	4652      	mov	r2, sl
 8005c1e:	4649      	mov	r1, r9
 8005c20:	4638      	mov	r0, r7
 8005c22:	47c0      	blx	r8
 8005c24:	3001      	adds	r0, #1
 8005c26:	d103      	bne.n	8005c30 <_printf_common+0xac>
 8005c28:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c30:	3501      	adds	r5, #1
 8005c32:	e7c6      	b.n	8005bc2 <_printf_common+0x3e>
 8005c34:	18e1      	adds	r1, r4, r3
 8005c36:	1c5a      	adds	r2, r3, #1
 8005c38:	2030      	movs	r0, #48	; 0x30
 8005c3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c3e:	4422      	add	r2, r4
 8005c40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c48:	3302      	adds	r3, #2
 8005c4a:	e7c7      	b.n	8005bdc <_printf_common+0x58>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	4622      	mov	r2, r4
 8005c50:	4649      	mov	r1, r9
 8005c52:	4638      	mov	r0, r7
 8005c54:	47c0      	blx	r8
 8005c56:	3001      	adds	r0, #1
 8005c58:	d0e6      	beq.n	8005c28 <_printf_common+0xa4>
 8005c5a:	3601      	adds	r6, #1
 8005c5c:	e7d9      	b.n	8005c12 <_printf_common+0x8e>
	...

08005c60 <_printf_i>:
 8005c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c64:	460c      	mov	r4, r1
 8005c66:	4691      	mov	r9, r2
 8005c68:	7e27      	ldrb	r7, [r4, #24]
 8005c6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c6c:	2f78      	cmp	r7, #120	; 0x78
 8005c6e:	4680      	mov	r8, r0
 8005c70:	469a      	mov	sl, r3
 8005c72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c76:	d807      	bhi.n	8005c88 <_printf_i+0x28>
 8005c78:	2f62      	cmp	r7, #98	; 0x62
 8005c7a:	d80a      	bhi.n	8005c92 <_printf_i+0x32>
 8005c7c:	2f00      	cmp	r7, #0
 8005c7e:	f000 80d8 	beq.w	8005e32 <_printf_i+0x1d2>
 8005c82:	2f58      	cmp	r7, #88	; 0x58
 8005c84:	f000 80a3 	beq.w	8005dce <_printf_i+0x16e>
 8005c88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c90:	e03a      	b.n	8005d08 <_printf_i+0xa8>
 8005c92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c96:	2b15      	cmp	r3, #21
 8005c98:	d8f6      	bhi.n	8005c88 <_printf_i+0x28>
 8005c9a:	a001      	add	r0, pc, #4	; (adr r0, 8005ca0 <_printf_i+0x40>)
 8005c9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005ca0:	08005cf9 	.word	0x08005cf9
 8005ca4:	08005d0d 	.word	0x08005d0d
 8005ca8:	08005c89 	.word	0x08005c89
 8005cac:	08005c89 	.word	0x08005c89
 8005cb0:	08005c89 	.word	0x08005c89
 8005cb4:	08005c89 	.word	0x08005c89
 8005cb8:	08005d0d 	.word	0x08005d0d
 8005cbc:	08005c89 	.word	0x08005c89
 8005cc0:	08005c89 	.word	0x08005c89
 8005cc4:	08005c89 	.word	0x08005c89
 8005cc8:	08005c89 	.word	0x08005c89
 8005ccc:	08005e19 	.word	0x08005e19
 8005cd0:	08005d3d 	.word	0x08005d3d
 8005cd4:	08005dfb 	.word	0x08005dfb
 8005cd8:	08005c89 	.word	0x08005c89
 8005cdc:	08005c89 	.word	0x08005c89
 8005ce0:	08005e3b 	.word	0x08005e3b
 8005ce4:	08005c89 	.word	0x08005c89
 8005ce8:	08005d3d 	.word	0x08005d3d
 8005cec:	08005c89 	.word	0x08005c89
 8005cf0:	08005c89 	.word	0x08005c89
 8005cf4:	08005e03 	.word	0x08005e03
 8005cf8:	680b      	ldr	r3, [r1, #0]
 8005cfa:	1d1a      	adds	r2, r3, #4
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	600a      	str	r2, [r1, #0]
 8005d00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e0a3      	b.n	8005e54 <_printf_i+0x1f4>
 8005d0c:	6825      	ldr	r5, [r4, #0]
 8005d0e:	6808      	ldr	r0, [r1, #0]
 8005d10:	062e      	lsls	r6, r5, #24
 8005d12:	f100 0304 	add.w	r3, r0, #4
 8005d16:	d50a      	bpl.n	8005d2e <_printf_i+0xce>
 8005d18:	6805      	ldr	r5, [r0, #0]
 8005d1a:	600b      	str	r3, [r1, #0]
 8005d1c:	2d00      	cmp	r5, #0
 8005d1e:	da03      	bge.n	8005d28 <_printf_i+0xc8>
 8005d20:	232d      	movs	r3, #45	; 0x2d
 8005d22:	426d      	negs	r5, r5
 8005d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d28:	485e      	ldr	r0, [pc, #376]	; (8005ea4 <_printf_i+0x244>)
 8005d2a:	230a      	movs	r3, #10
 8005d2c:	e019      	b.n	8005d62 <_printf_i+0x102>
 8005d2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d32:	6805      	ldr	r5, [r0, #0]
 8005d34:	600b      	str	r3, [r1, #0]
 8005d36:	bf18      	it	ne
 8005d38:	b22d      	sxthne	r5, r5
 8005d3a:	e7ef      	b.n	8005d1c <_printf_i+0xbc>
 8005d3c:	680b      	ldr	r3, [r1, #0]
 8005d3e:	6825      	ldr	r5, [r4, #0]
 8005d40:	1d18      	adds	r0, r3, #4
 8005d42:	6008      	str	r0, [r1, #0]
 8005d44:	0628      	lsls	r0, r5, #24
 8005d46:	d501      	bpl.n	8005d4c <_printf_i+0xec>
 8005d48:	681d      	ldr	r5, [r3, #0]
 8005d4a:	e002      	b.n	8005d52 <_printf_i+0xf2>
 8005d4c:	0669      	lsls	r1, r5, #25
 8005d4e:	d5fb      	bpl.n	8005d48 <_printf_i+0xe8>
 8005d50:	881d      	ldrh	r5, [r3, #0]
 8005d52:	4854      	ldr	r0, [pc, #336]	; (8005ea4 <_printf_i+0x244>)
 8005d54:	2f6f      	cmp	r7, #111	; 0x6f
 8005d56:	bf0c      	ite	eq
 8005d58:	2308      	moveq	r3, #8
 8005d5a:	230a      	movne	r3, #10
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d62:	6866      	ldr	r6, [r4, #4]
 8005d64:	60a6      	str	r6, [r4, #8]
 8005d66:	2e00      	cmp	r6, #0
 8005d68:	bfa2      	ittt	ge
 8005d6a:	6821      	ldrge	r1, [r4, #0]
 8005d6c:	f021 0104 	bicge.w	r1, r1, #4
 8005d70:	6021      	strge	r1, [r4, #0]
 8005d72:	b90d      	cbnz	r5, 8005d78 <_printf_i+0x118>
 8005d74:	2e00      	cmp	r6, #0
 8005d76:	d04d      	beq.n	8005e14 <_printf_i+0x1b4>
 8005d78:	4616      	mov	r6, r2
 8005d7a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d7e:	fb03 5711 	mls	r7, r3, r1, r5
 8005d82:	5dc7      	ldrb	r7, [r0, r7]
 8005d84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d88:	462f      	mov	r7, r5
 8005d8a:	42bb      	cmp	r3, r7
 8005d8c:	460d      	mov	r5, r1
 8005d8e:	d9f4      	bls.n	8005d7a <_printf_i+0x11a>
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	d10b      	bne.n	8005dac <_printf_i+0x14c>
 8005d94:	6823      	ldr	r3, [r4, #0]
 8005d96:	07df      	lsls	r7, r3, #31
 8005d98:	d508      	bpl.n	8005dac <_printf_i+0x14c>
 8005d9a:	6923      	ldr	r3, [r4, #16]
 8005d9c:	6861      	ldr	r1, [r4, #4]
 8005d9e:	4299      	cmp	r1, r3
 8005da0:	bfde      	ittt	le
 8005da2:	2330      	movle	r3, #48	; 0x30
 8005da4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005da8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dac:	1b92      	subs	r2, r2, r6
 8005dae:	6122      	str	r2, [r4, #16]
 8005db0:	f8cd a000 	str.w	sl, [sp]
 8005db4:	464b      	mov	r3, r9
 8005db6:	aa03      	add	r2, sp, #12
 8005db8:	4621      	mov	r1, r4
 8005dba:	4640      	mov	r0, r8
 8005dbc:	f7ff fee2 	bl	8005b84 <_printf_common>
 8005dc0:	3001      	adds	r0, #1
 8005dc2:	d14c      	bne.n	8005e5e <_printf_i+0x1fe>
 8005dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc8:	b004      	add	sp, #16
 8005dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dce:	4835      	ldr	r0, [pc, #212]	; (8005ea4 <_printf_i+0x244>)
 8005dd0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	680e      	ldr	r6, [r1, #0]
 8005dd8:	061f      	lsls	r7, r3, #24
 8005dda:	f856 5b04 	ldr.w	r5, [r6], #4
 8005dde:	600e      	str	r6, [r1, #0]
 8005de0:	d514      	bpl.n	8005e0c <_printf_i+0x1ac>
 8005de2:	07d9      	lsls	r1, r3, #31
 8005de4:	bf44      	itt	mi
 8005de6:	f043 0320 	orrmi.w	r3, r3, #32
 8005dea:	6023      	strmi	r3, [r4, #0]
 8005dec:	b91d      	cbnz	r5, 8005df6 <_printf_i+0x196>
 8005dee:	6823      	ldr	r3, [r4, #0]
 8005df0:	f023 0320 	bic.w	r3, r3, #32
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	2310      	movs	r3, #16
 8005df8:	e7b0      	b.n	8005d5c <_printf_i+0xfc>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	f043 0320 	orr.w	r3, r3, #32
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	2378      	movs	r3, #120	; 0x78
 8005e04:	4828      	ldr	r0, [pc, #160]	; (8005ea8 <_printf_i+0x248>)
 8005e06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e0a:	e7e3      	b.n	8005dd4 <_printf_i+0x174>
 8005e0c:	065e      	lsls	r6, r3, #25
 8005e0e:	bf48      	it	mi
 8005e10:	b2ad      	uxthmi	r5, r5
 8005e12:	e7e6      	b.n	8005de2 <_printf_i+0x182>
 8005e14:	4616      	mov	r6, r2
 8005e16:	e7bb      	b.n	8005d90 <_printf_i+0x130>
 8005e18:	680b      	ldr	r3, [r1, #0]
 8005e1a:	6826      	ldr	r6, [r4, #0]
 8005e1c:	6960      	ldr	r0, [r4, #20]
 8005e1e:	1d1d      	adds	r5, r3, #4
 8005e20:	600d      	str	r5, [r1, #0]
 8005e22:	0635      	lsls	r5, r6, #24
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	d501      	bpl.n	8005e2c <_printf_i+0x1cc>
 8005e28:	6018      	str	r0, [r3, #0]
 8005e2a:	e002      	b.n	8005e32 <_printf_i+0x1d2>
 8005e2c:	0671      	lsls	r1, r6, #25
 8005e2e:	d5fb      	bpl.n	8005e28 <_printf_i+0x1c8>
 8005e30:	8018      	strh	r0, [r3, #0]
 8005e32:	2300      	movs	r3, #0
 8005e34:	6123      	str	r3, [r4, #16]
 8005e36:	4616      	mov	r6, r2
 8005e38:	e7ba      	b.n	8005db0 <_printf_i+0x150>
 8005e3a:	680b      	ldr	r3, [r1, #0]
 8005e3c:	1d1a      	adds	r2, r3, #4
 8005e3e:	600a      	str	r2, [r1, #0]
 8005e40:	681e      	ldr	r6, [r3, #0]
 8005e42:	6862      	ldr	r2, [r4, #4]
 8005e44:	2100      	movs	r1, #0
 8005e46:	4630      	mov	r0, r6
 8005e48:	f7fa f9ca 	bl	80001e0 <memchr>
 8005e4c:	b108      	cbz	r0, 8005e52 <_printf_i+0x1f2>
 8005e4e:	1b80      	subs	r0, r0, r6
 8005e50:	6060      	str	r0, [r4, #4]
 8005e52:	6863      	ldr	r3, [r4, #4]
 8005e54:	6123      	str	r3, [r4, #16]
 8005e56:	2300      	movs	r3, #0
 8005e58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e5c:	e7a8      	b.n	8005db0 <_printf_i+0x150>
 8005e5e:	6923      	ldr	r3, [r4, #16]
 8005e60:	4632      	mov	r2, r6
 8005e62:	4649      	mov	r1, r9
 8005e64:	4640      	mov	r0, r8
 8005e66:	47d0      	blx	sl
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d0ab      	beq.n	8005dc4 <_printf_i+0x164>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	079b      	lsls	r3, r3, #30
 8005e70:	d413      	bmi.n	8005e9a <_printf_i+0x23a>
 8005e72:	68e0      	ldr	r0, [r4, #12]
 8005e74:	9b03      	ldr	r3, [sp, #12]
 8005e76:	4298      	cmp	r0, r3
 8005e78:	bfb8      	it	lt
 8005e7a:	4618      	movlt	r0, r3
 8005e7c:	e7a4      	b.n	8005dc8 <_printf_i+0x168>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	4632      	mov	r2, r6
 8005e82:	4649      	mov	r1, r9
 8005e84:	4640      	mov	r0, r8
 8005e86:	47d0      	blx	sl
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d09b      	beq.n	8005dc4 <_printf_i+0x164>
 8005e8c:	3501      	adds	r5, #1
 8005e8e:	68e3      	ldr	r3, [r4, #12]
 8005e90:	9903      	ldr	r1, [sp, #12]
 8005e92:	1a5b      	subs	r3, r3, r1
 8005e94:	42ab      	cmp	r3, r5
 8005e96:	dcf2      	bgt.n	8005e7e <_printf_i+0x21e>
 8005e98:	e7eb      	b.n	8005e72 <_printf_i+0x212>
 8005e9a:	2500      	movs	r5, #0
 8005e9c:	f104 0619 	add.w	r6, r4, #25
 8005ea0:	e7f5      	b.n	8005e8e <_printf_i+0x22e>
 8005ea2:	bf00      	nop
 8005ea4:	0800906a 	.word	0x0800906a
 8005ea8:	0800907b 	.word	0x0800907b

08005eac <__swbuf_r>:
 8005eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eae:	460e      	mov	r6, r1
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	4605      	mov	r5, r0
 8005eb4:	b118      	cbz	r0, 8005ebe <__swbuf_r+0x12>
 8005eb6:	6983      	ldr	r3, [r0, #24]
 8005eb8:	b90b      	cbnz	r3, 8005ebe <__swbuf_r+0x12>
 8005eba:	f000 f9d9 	bl	8006270 <__sinit>
 8005ebe:	4b21      	ldr	r3, [pc, #132]	; (8005f44 <__swbuf_r+0x98>)
 8005ec0:	429c      	cmp	r4, r3
 8005ec2:	d12b      	bne.n	8005f1c <__swbuf_r+0x70>
 8005ec4:	686c      	ldr	r4, [r5, #4]
 8005ec6:	69a3      	ldr	r3, [r4, #24]
 8005ec8:	60a3      	str	r3, [r4, #8]
 8005eca:	89a3      	ldrh	r3, [r4, #12]
 8005ecc:	071a      	lsls	r2, r3, #28
 8005ece:	d52f      	bpl.n	8005f30 <__swbuf_r+0x84>
 8005ed0:	6923      	ldr	r3, [r4, #16]
 8005ed2:	b36b      	cbz	r3, 8005f30 <__swbuf_r+0x84>
 8005ed4:	6923      	ldr	r3, [r4, #16]
 8005ed6:	6820      	ldr	r0, [r4, #0]
 8005ed8:	1ac0      	subs	r0, r0, r3
 8005eda:	6963      	ldr	r3, [r4, #20]
 8005edc:	b2f6      	uxtb	r6, r6
 8005ede:	4283      	cmp	r3, r0
 8005ee0:	4637      	mov	r7, r6
 8005ee2:	dc04      	bgt.n	8005eee <__swbuf_r+0x42>
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f000 f92e 	bl	8006148 <_fflush_r>
 8005eec:	bb30      	cbnz	r0, 8005f3c <__swbuf_r+0x90>
 8005eee:	68a3      	ldr	r3, [r4, #8]
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	60a3      	str	r3, [r4, #8]
 8005ef4:	6823      	ldr	r3, [r4, #0]
 8005ef6:	1c5a      	adds	r2, r3, #1
 8005ef8:	6022      	str	r2, [r4, #0]
 8005efa:	701e      	strb	r6, [r3, #0]
 8005efc:	6963      	ldr	r3, [r4, #20]
 8005efe:	3001      	adds	r0, #1
 8005f00:	4283      	cmp	r3, r0
 8005f02:	d004      	beq.n	8005f0e <__swbuf_r+0x62>
 8005f04:	89a3      	ldrh	r3, [r4, #12]
 8005f06:	07db      	lsls	r3, r3, #31
 8005f08:	d506      	bpl.n	8005f18 <__swbuf_r+0x6c>
 8005f0a:	2e0a      	cmp	r6, #10
 8005f0c:	d104      	bne.n	8005f18 <__swbuf_r+0x6c>
 8005f0e:	4621      	mov	r1, r4
 8005f10:	4628      	mov	r0, r5
 8005f12:	f000 f919 	bl	8006148 <_fflush_r>
 8005f16:	b988      	cbnz	r0, 8005f3c <__swbuf_r+0x90>
 8005f18:	4638      	mov	r0, r7
 8005f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f1c:	4b0a      	ldr	r3, [pc, #40]	; (8005f48 <__swbuf_r+0x9c>)
 8005f1e:	429c      	cmp	r4, r3
 8005f20:	d101      	bne.n	8005f26 <__swbuf_r+0x7a>
 8005f22:	68ac      	ldr	r4, [r5, #8]
 8005f24:	e7cf      	b.n	8005ec6 <__swbuf_r+0x1a>
 8005f26:	4b09      	ldr	r3, [pc, #36]	; (8005f4c <__swbuf_r+0xa0>)
 8005f28:	429c      	cmp	r4, r3
 8005f2a:	bf08      	it	eq
 8005f2c:	68ec      	ldreq	r4, [r5, #12]
 8005f2e:	e7ca      	b.n	8005ec6 <__swbuf_r+0x1a>
 8005f30:	4621      	mov	r1, r4
 8005f32:	4628      	mov	r0, r5
 8005f34:	f000 f80c 	bl	8005f50 <__swsetup_r>
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	d0cb      	beq.n	8005ed4 <__swbuf_r+0x28>
 8005f3c:	f04f 37ff 	mov.w	r7, #4294967295
 8005f40:	e7ea      	b.n	8005f18 <__swbuf_r+0x6c>
 8005f42:	bf00      	nop
 8005f44:	080090ac 	.word	0x080090ac
 8005f48:	080090cc 	.word	0x080090cc
 8005f4c:	0800908c 	.word	0x0800908c

08005f50 <__swsetup_r>:
 8005f50:	4b32      	ldr	r3, [pc, #200]	; (800601c <__swsetup_r+0xcc>)
 8005f52:	b570      	push	{r4, r5, r6, lr}
 8005f54:	681d      	ldr	r5, [r3, #0]
 8005f56:	4606      	mov	r6, r0
 8005f58:	460c      	mov	r4, r1
 8005f5a:	b125      	cbz	r5, 8005f66 <__swsetup_r+0x16>
 8005f5c:	69ab      	ldr	r3, [r5, #24]
 8005f5e:	b913      	cbnz	r3, 8005f66 <__swsetup_r+0x16>
 8005f60:	4628      	mov	r0, r5
 8005f62:	f000 f985 	bl	8006270 <__sinit>
 8005f66:	4b2e      	ldr	r3, [pc, #184]	; (8006020 <__swsetup_r+0xd0>)
 8005f68:	429c      	cmp	r4, r3
 8005f6a:	d10f      	bne.n	8005f8c <__swsetup_r+0x3c>
 8005f6c:	686c      	ldr	r4, [r5, #4]
 8005f6e:	89a3      	ldrh	r3, [r4, #12]
 8005f70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f74:	0719      	lsls	r1, r3, #28
 8005f76:	d42c      	bmi.n	8005fd2 <__swsetup_r+0x82>
 8005f78:	06dd      	lsls	r5, r3, #27
 8005f7a:	d411      	bmi.n	8005fa0 <__swsetup_r+0x50>
 8005f7c:	2309      	movs	r3, #9
 8005f7e:	6033      	str	r3, [r6, #0]
 8005f80:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f84:	81a3      	strh	r3, [r4, #12]
 8005f86:	f04f 30ff 	mov.w	r0, #4294967295
 8005f8a:	e03e      	b.n	800600a <__swsetup_r+0xba>
 8005f8c:	4b25      	ldr	r3, [pc, #148]	; (8006024 <__swsetup_r+0xd4>)
 8005f8e:	429c      	cmp	r4, r3
 8005f90:	d101      	bne.n	8005f96 <__swsetup_r+0x46>
 8005f92:	68ac      	ldr	r4, [r5, #8]
 8005f94:	e7eb      	b.n	8005f6e <__swsetup_r+0x1e>
 8005f96:	4b24      	ldr	r3, [pc, #144]	; (8006028 <__swsetup_r+0xd8>)
 8005f98:	429c      	cmp	r4, r3
 8005f9a:	bf08      	it	eq
 8005f9c:	68ec      	ldreq	r4, [r5, #12]
 8005f9e:	e7e6      	b.n	8005f6e <__swsetup_r+0x1e>
 8005fa0:	0758      	lsls	r0, r3, #29
 8005fa2:	d512      	bpl.n	8005fca <__swsetup_r+0x7a>
 8005fa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fa6:	b141      	cbz	r1, 8005fba <__swsetup_r+0x6a>
 8005fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fac:	4299      	cmp	r1, r3
 8005fae:	d002      	beq.n	8005fb6 <__swsetup_r+0x66>
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f7ff fc3d 	bl	8005830 <_free_r>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	6363      	str	r3, [r4, #52]	; 0x34
 8005fba:	89a3      	ldrh	r3, [r4, #12]
 8005fbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005fc0:	81a3      	strh	r3, [r4, #12]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	6063      	str	r3, [r4, #4]
 8005fc6:	6923      	ldr	r3, [r4, #16]
 8005fc8:	6023      	str	r3, [r4, #0]
 8005fca:	89a3      	ldrh	r3, [r4, #12]
 8005fcc:	f043 0308 	orr.w	r3, r3, #8
 8005fd0:	81a3      	strh	r3, [r4, #12]
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	b94b      	cbnz	r3, 8005fea <__swsetup_r+0x9a>
 8005fd6:	89a3      	ldrh	r3, [r4, #12]
 8005fd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005fdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fe0:	d003      	beq.n	8005fea <__swsetup_r+0x9a>
 8005fe2:	4621      	mov	r1, r4
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	f000 fa07 	bl	80063f8 <__smakebuf_r>
 8005fea:	89a0      	ldrh	r0, [r4, #12]
 8005fec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ff0:	f010 0301 	ands.w	r3, r0, #1
 8005ff4:	d00a      	beq.n	800600c <__swsetup_r+0xbc>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60a3      	str	r3, [r4, #8]
 8005ffa:	6963      	ldr	r3, [r4, #20]
 8005ffc:	425b      	negs	r3, r3
 8005ffe:	61a3      	str	r3, [r4, #24]
 8006000:	6923      	ldr	r3, [r4, #16]
 8006002:	b943      	cbnz	r3, 8006016 <__swsetup_r+0xc6>
 8006004:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006008:	d1ba      	bne.n	8005f80 <__swsetup_r+0x30>
 800600a:	bd70      	pop	{r4, r5, r6, pc}
 800600c:	0781      	lsls	r1, r0, #30
 800600e:	bf58      	it	pl
 8006010:	6963      	ldrpl	r3, [r4, #20]
 8006012:	60a3      	str	r3, [r4, #8]
 8006014:	e7f4      	b.n	8006000 <__swsetup_r+0xb0>
 8006016:	2000      	movs	r0, #0
 8006018:	e7f7      	b.n	800600a <__swsetup_r+0xba>
 800601a:	bf00      	nop
 800601c:	2000004c 	.word	0x2000004c
 8006020:	080090ac 	.word	0x080090ac
 8006024:	080090cc 	.word	0x080090cc
 8006028:	0800908c 	.word	0x0800908c

0800602c <abort>:
 800602c:	b508      	push	{r3, lr}
 800602e:	2006      	movs	r0, #6
 8006030:	f000 fa4a 	bl	80064c8 <raise>
 8006034:	2001      	movs	r0, #1
 8006036:	f7fb ff27 	bl	8001e88 <_exit>
	...

0800603c <__sflush_r>:
 800603c:	898a      	ldrh	r2, [r1, #12]
 800603e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006042:	4605      	mov	r5, r0
 8006044:	0710      	lsls	r0, r2, #28
 8006046:	460c      	mov	r4, r1
 8006048:	d458      	bmi.n	80060fc <__sflush_r+0xc0>
 800604a:	684b      	ldr	r3, [r1, #4]
 800604c:	2b00      	cmp	r3, #0
 800604e:	dc05      	bgt.n	800605c <__sflush_r+0x20>
 8006050:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006052:	2b00      	cmp	r3, #0
 8006054:	dc02      	bgt.n	800605c <__sflush_r+0x20>
 8006056:	2000      	movs	r0, #0
 8006058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800605c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800605e:	2e00      	cmp	r6, #0
 8006060:	d0f9      	beq.n	8006056 <__sflush_r+0x1a>
 8006062:	2300      	movs	r3, #0
 8006064:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006068:	682f      	ldr	r7, [r5, #0]
 800606a:	602b      	str	r3, [r5, #0]
 800606c:	d032      	beq.n	80060d4 <__sflush_r+0x98>
 800606e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006070:	89a3      	ldrh	r3, [r4, #12]
 8006072:	075a      	lsls	r2, r3, #29
 8006074:	d505      	bpl.n	8006082 <__sflush_r+0x46>
 8006076:	6863      	ldr	r3, [r4, #4]
 8006078:	1ac0      	subs	r0, r0, r3
 800607a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800607c:	b10b      	cbz	r3, 8006082 <__sflush_r+0x46>
 800607e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006080:	1ac0      	subs	r0, r0, r3
 8006082:	2300      	movs	r3, #0
 8006084:	4602      	mov	r2, r0
 8006086:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006088:	6a21      	ldr	r1, [r4, #32]
 800608a:	4628      	mov	r0, r5
 800608c:	47b0      	blx	r6
 800608e:	1c43      	adds	r3, r0, #1
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	d106      	bne.n	80060a2 <__sflush_r+0x66>
 8006094:	6829      	ldr	r1, [r5, #0]
 8006096:	291d      	cmp	r1, #29
 8006098:	d82c      	bhi.n	80060f4 <__sflush_r+0xb8>
 800609a:	4a2a      	ldr	r2, [pc, #168]	; (8006144 <__sflush_r+0x108>)
 800609c:	40ca      	lsrs	r2, r1
 800609e:	07d6      	lsls	r6, r2, #31
 80060a0:	d528      	bpl.n	80060f4 <__sflush_r+0xb8>
 80060a2:	2200      	movs	r2, #0
 80060a4:	6062      	str	r2, [r4, #4]
 80060a6:	04d9      	lsls	r1, r3, #19
 80060a8:	6922      	ldr	r2, [r4, #16]
 80060aa:	6022      	str	r2, [r4, #0]
 80060ac:	d504      	bpl.n	80060b8 <__sflush_r+0x7c>
 80060ae:	1c42      	adds	r2, r0, #1
 80060b0:	d101      	bne.n	80060b6 <__sflush_r+0x7a>
 80060b2:	682b      	ldr	r3, [r5, #0]
 80060b4:	b903      	cbnz	r3, 80060b8 <__sflush_r+0x7c>
 80060b6:	6560      	str	r0, [r4, #84]	; 0x54
 80060b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060ba:	602f      	str	r7, [r5, #0]
 80060bc:	2900      	cmp	r1, #0
 80060be:	d0ca      	beq.n	8006056 <__sflush_r+0x1a>
 80060c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060c4:	4299      	cmp	r1, r3
 80060c6:	d002      	beq.n	80060ce <__sflush_r+0x92>
 80060c8:	4628      	mov	r0, r5
 80060ca:	f7ff fbb1 	bl	8005830 <_free_r>
 80060ce:	2000      	movs	r0, #0
 80060d0:	6360      	str	r0, [r4, #52]	; 0x34
 80060d2:	e7c1      	b.n	8006058 <__sflush_r+0x1c>
 80060d4:	6a21      	ldr	r1, [r4, #32]
 80060d6:	2301      	movs	r3, #1
 80060d8:	4628      	mov	r0, r5
 80060da:	47b0      	blx	r6
 80060dc:	1c41      	adds	r1, r0, #1
 80060de:	d1c7      	bne.n	8006070 <__sflush_r+0x34>
 80060e0:	682b      	ldr	r3, [r5, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d0c4      	beq.n	8006070 <__sflush_r+0x34>
 80060e6:	2b1d      	cmp	r3, #29
 80060e8:	d001      	beq.n	80060ee <__sflush_r+0xb2>
 80060ea:	2b16      	cmp	r3, #22
 80060ec:	d101      	bne.n	80060f2 <__sflush_r+0xb6>
 80060ee:	602f      	str	r7, [r5, #0]
 80060f0:	e7b1      	b.n	8006056 <__sflush_r+0x1a>
 80060f2:	89a3      	ldrh	r3, [r4, #12]
 80060f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060f8:	81a3      	strh	r3, [r4, #12]
 80060fa:	e7ad      	b.n	8006058 <__sflush_r+0x1c>
 80060fc:	690f      	ldr	r7, [r1, #16]
 80060fe:	2f00      	cmp	r7, #0
 8006100:	d0a9      	beq.n	8006056 <__sflush_r+0x1a>
 8006102:	0793      	lsls	r3, r2, #30
 8006104:	680e      	ldr	r6, [r1, #0]
 8006106:	bf08      	it	eq
 8006108:	694b      	ldreq	r3, [r1, #20]
 800610a:	600f      	str	r7, [r1, #0]
 800610c:	bf18      	it	ne
 800610e:	2300      	movne	r3, #0
 8006110:	eba6 0807 	sub.w	r8, r6, r7
 8006114:	608b      	str	r3, [r1, #8]
 8006116:	f1b8 0f00 	cmp.w	r8, #0
 800611a:	dd9c      	ble.n	8006056 <__sflush_r+0x1a>
 800611c:	6a21      	ldr	r1, [r4, #32]
 800611e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006120:	4643      	mov	r3, r8
 8006122:	463a      	mov	r2, r7
 8006124:	4628      	mov	r0, r5
 8006126:	47b0      	blx	r6
 8006128:	2800      	cmp	r0, #0
 800612a:	dc06      	bgt.n	800613a <__sflush_r+0xfe>
 800612c:	89a3      	ldrh	r3, [r4, #12]
 800612e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006132:	81a3      	strh	r3, [r4, #12]
 8006134:	f04f 30ff 	mov.w	r0, #4294967295
 8006138:	e78e      	b.n	8006058 <__sflush_r+0x1c>
 800613a:	4407      	add	r7, r0
 800613c:	eba8 0800 	sub.w	r8, r8, r0
 8006140:	e7e9      	b.n	8006116 <__sflush_r+0xda>
 8006142:	bf00      	nop
 8006144:	20400001 	.word	0x20400001

08006148 <_fflush_r>:
 8006148:	b538      	push	{r3, r4, r5, lr}
 800614a:	690b      	ldr	r3, [r1, #16]
 800614c:	4605      	mov	r5, r0
 800614e:	460c      	mov	r4, r1
 8006150:	b913      	cbnz	r3, 8006158 <_fflush_r+0x10>
 8006152:	2500      	movs	r5, #0
 8006154:	4628      	mov	r0, r5
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	b118      	cbz	r0, 8006162 <_fflush_r+0x1a>
 800615a:	6983      	ldr	r3, [r0, #24]
 800615c:	b90b      	cbnz	r3, 8006162 <_fflush_r+0x1a>
 800615e:	f000 f887 	bl	8006270 <__sinit>
 8006162:	4b14      	ldr	r3, [pc, #80]	; (80061b4 <_fflush_r+0x6c>)
 8006164:	429c      	cmp	r4, r3
 8006166:	d11b      	bne.n	80061a0 <_fflush_r+0x58>
 8006168:	686c      	ldr	r4, [r5, #4]
 800616a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d0ef      	beq.n	8006152 <_fflush_r+0xa>
 8006172:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006174:	07d0      	lsls	r0, r2, #31
 8006176:	d404      	bmi.n	8006182 <_fflush_r+0x3a>
 8006178:	0599      	lsls	r1, r3, #22
 800617a:	d402      	bmi.n	8006182 <_fflush_r+0x3a>
 800617c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800617e:	f000 f915 	bl	80063ac <__retarget_lock_acquire_recursive>
 8006182:	4628      	mov	r0, r5
 8006184:	4621      	mov	r1, r4
 8006186:	f7ff ff59 	bl	800603c <__sflush_r>
 800618a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800618c:	07da      	lsls	r2, r3, #31
 800618e:	4605      	mov	r5, r0
 8006190:	d4e0      	bmi.n	8006154 <_fflush_r+0xc>
 8006192:	89a3      	ldrh	r3, [r4, #12]
 8006194:	059b      	lsls	r3, r3, #22
 8006196:	d4dd      	bmi.n	8006154 <_fflush_r+0xc>
 8006198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800619a:	f000 f908 	bl	80063ae <__retarget_lock_release_recursive>
 800619e:	e7d9      	b.n	8006154 <_fflush_r+0xc>
 80061a0:	4b05      	ldr	r3, [pc, #20]	; (80061b8 <_fflush_r+0x70>)
 80061a2:	429c      	cmp	r4, r3
 80061a4:	d101      	bne.n	80061aa <_fflush_r+0x62>
 80061a6:	68ac      	ldr	r4, [r5, #8]
 80061a8:	e7df      	b.n	800616a <_fflush_r+0x22>
 80061aa:	4b04      	ldr	r3, [pc, #16]	; (80061bc <_fflush_r+0x74>)
 80061ac:	429c      	cmp	r4, r3
 80061ae:	bf08      	it	eq
 80061b0:	68ec      	ldreq	r4, [r5, #12]
 80061b2:	e7da      	b.n	800616a <_fflush_r+0x22>
 80061b4:	080090ac 	.word	0x080090ac
 80061b8:	080090cc 	.word	0x080090cc
 80061bc:	0800908c 	.word	0x0800908c

080061c0 <std>:
 80061c0:	2300      	movs	r3, #0
 80061c2:	b510      	push	{r4, lr}
 80061c4:	4604      	mov	r4, r0
 80061c6:	e9c0 3300 	strd	r3, r3, [r0]
 80061ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061ce:	6083      	str	r3, [r0, #8]
 80061d0:	8181      	strh	r1, [r0, #12]
 80061d2:	6643      	str	r3, [r0, #100]	; 0x64
 80061d4:	81c2      	strh	r2, [r0, #14]
 80061d6:	6183      	str	r3, [r0, #24]
 80061d8:	4619      	mov	r1, r3
 80061da:	2208      	movs	r2, #8
 80061dc:	305c      	adds	r0, #92	; 0x5c
 80061de:	f7fd fb7b 	bl	80038d8 <memset>
 80061e2:	4b05      	ldr	r3, [pc, #20]	; (80061f8 <std+0x38>)
 80061e4:	6263      	str	r3, [r4, #36]	; 0x24
 80061e6:	4b05      	ldr	r3, [pc, #20]	; (80061fc <std+0x3c>)
 80061e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80061ea:	4b05      	ldr	r3, [pc, #20]	; (8006200 <std+0x40>)
 80061ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061ee:	4b05      	ldr	r3, [pc, #20]	; (8006204 <std+0x44>)
 80061f0:	6224      	str	r4, [r4, #32]
 80061f2:	6323      	str	r3, [r4, #48]	; 0x30
 80061f4:	bd10      	pop	{r4, pc}
 80061f6:	bf00      	nop
 80061f8:	08006501 	.word	0x08006501
 80061fc:	08006523 	.word	0x08006523
 8006200:	0800655b 	.word	0x0800655b
 8006204:	0800657f 	.word	0x0800657f

08006208 <_cleanup_r>:
 8006208:	4901      	ldr	r1, [pc, #4]	; (8006210 <_cleanup_r+0x8>)
 800620a:	f000 b8af 	b.w	800636c <_fwalk_reent>
 800620e:	bf00      	nop
 8006210:	08006149 	.word	0x08006149

08006214 <__sfmoreglue>:
 8006214:	b570      	push	{r4, r5, r6, lr}
 8006216:	1e4a      	subs	r2, r1, #1
 8006218:	2568      	movs	r5, #104	; 0x68
 800621a:	4355      	muls	r5, r2
 800621c:	460e      	mov	r6, r1
 800621e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006222:	f7ff fa2f 	bl	8005684 <_malloc_r>
 8006226:	4604      	mov	r4, r0
 8006228:	b140      	cbz	r0, 800623c <__sfmoreglue+0x28>
 800622a:	2100      	movs	r1, #0
 800622c:	e9c0 1600 	strd	r1, r6, [r0]
 8006230:	300c      	adds	r0, #12
 8006232:	60a0      	str	r0, [r4, #8]
 8006234:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006238:	f7fd fb4e 	bl	80038d8 <memset>
 800623c:	4620      	mov	r0, r4
 800623e:	bd70      	pop	{r4, r5, r6, pc}

08006240 <__sfp_lock_acquire>:
 8006240:	4801      	ldr	r0, [pc, #4]	; (8006248 <__sfp_lock_acquire+0x8>)
 8006242:	f000 b8b3 	b.w	80063ac <__retarget_lock_acquire_recursive>
 8006246:	bf00      	nop
 8006248:	200002b4 	.word	0x200002b4

0800624c <__sfp_lock_release>:
 800624c:	4801      	ldr	r0, [pc, #4]	; (8006254 <__sfp_lock_release+0x8>)
 800624e:	f000 b8ae 	b.w	80063ae <__retarget_lock_release_recursive>
 8006252:	bf00      	nop
 8006254:	200002b4 	.word	0x200002b4

08006258 <__sinit_lock_acquire>:
 8006258:	4801      	ldr	r0, [pc, #4]	; (8006260 <__sinit_lock_acquire+0x8>)
 800625a:	f000 b8a7 	b.w	80063ac <__retarget_lock_acquire_recursive>
 800625e:	bf00      	nop
 8006260:	200002af 	.word	0x200002af

08006264 <__sinit_lock_release>:
 8006264:	4801      	ldr	r0, [pc, #4]	; (800626c <__sinit_lock_release+0x8>)
 8006266:	f000 b8a2 	b.w	80063ae <__retarget_lock_release_recursive>
 800626a:	bf00      	nop
 800626c:	200002af 	.word	0x200002af

08006270 <__sinit>:
 8006270:	b510      	push	{r4, lr}
 8006272:	4604      	mov	r4, r0
 8006274:	f7ff fff0 	bl	8006258 <__sinit_lock_acquire>
 8006278:	69a3      	ldr	r3, [r4, #24]
 800627a:	b11b      	cbz	r3, 8006284 <__sinit+0x14>
 800627c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006280:	f7ff bff0 	b.w	8006264 <__sinit_lock_release>
 8006284:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006288:	6523      	str	r3, [r4, #80]	; 0x50
 800628a:	4b13      	ldr	r3, [pc, #76]	; (80062d8 <__sinit+0x68>)
 800628c:	4a13      	ldr	r2, [pc, #76]	; (80062dc <__sinit+0x6c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	62a2      	str	r2, [r4, #40]	; 0x28
 8006292:	42a3      	cmp	r3, r4
 8006294:	bf04      	itt	eq
 8006296:	2301      	moveq	r3, #1
 8006298:	61a3      	streq	r3, [r4, #24]
 800629a:	4620      	mov	r0, r4
 800629c:	f000 f820 	bl	80062e0 <__sfp>
 80062a0:	6060      	str	r0, [r4, #4]
 80062a2:	4620      	mov	r0, r4
 80062a4:	f000 f81c 	bl	80062e0 <__sfp>
 80062a8:	60a0      	str	r0, [r4, #8]
 80062aa:	4620      	mov	r0, r4
 80062ac:	f000 f818 	bl	80062e0 <__sfp>
 80062b0:	2200      	movs	r2, #0
 80062b2:	60e0      	str	r0, [r4, #12]
 80062b4:	2104      	movs	r1, #4
 80062b6:	6860      	ldr	r0, [r4, #4]
 80062b8:	f7ff ff82 	bl	80061c0 <std>
 80062bc:	68a0      	ldr	r0, [r4, #8]
 80062be:	2201      	movs	r2, #1
 80062c0:	2109      	movs	r1, #9
 80062c2:	f7ff ff7d 	bl	80061c0 <std>
 80062c6:	68e0      	ldr	r0, [r4, #12]
 80062c8:	2202      	movs	r2, #2
 80062ca:	2112      	movs	r1, #18
 80062cc:	f7ff ff78 	bl	80061c0 <std>
 80062d0:	2301      	movs	r3, #1
 80062d2:	61a3      	str	r3, [r4, #24]
 80062d4:	e7d2      	b.n	800627c <__sinit+0xc>
 80062d6:	bf00      	nop
 80062d8:	08008c8c 	.word	0x08008c8c
 80062dc:	08006209 	.word	0x08006209

080062e0 <__sfp>:
 80062e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062e2:	4607      	mov	r7, r0
 80062e4:	f7ff ffac 	bl	8006240 <__sfp_lock_acquire>
 80062e8:	4b1e      	ldr	r3, [pc, #120]	; (8006364 <__sfp+0x84>)
 80062ea:	681e      	ldr	r6, [r3, #0]
 80062ec:	69b3      	ldr	r3, [r6, #24]
 80062ee:	b913      	cbnz	r3, 80062f6 <__sfp+0x16>
 80062f0:	4630      	mov	r0, r6
 80062f2:	f7ff ffbd 	bl	8006270 <__sinit>
 80062f6:	3648      	adds	r6, #72	; 0x48
 80062f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80062fc:	3b01      	subs	r3, #1
 80062fe:	d503      	bpl.n	8006308 <__sfp+0x28>
 8006300:	6833      	ldr	r3, [r6, #0]
 8006302:	b30b      	cbz	r3, 8006348 <__sfp+0x68>
 8006304:	6836      	ldr	r6, [r6, #0]
 8006306:	e7f7      	b.n	80062f8 <__sfp+0x18>
 8006308:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800630c:	b9d5      	cbnz	r5, 8006344 <__sfp+0x64>
 800630e:	4b16      	ldr	r3, [pc, #88]	; (8006368 <__sfp+0x88>)
 8006310:	60e3      	str	r3, [r4, #12]
 8006312:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006316:	6665      	str	r5, [r4, #100]	; 0x64
 8006318:	f000 f847 	bl	80063aa <__retarget_lock_init_recursive>
 800631c:	f7ff ff96 	bl	800624c <__sfp_lock_release>
 8006320:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006324:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006328:	6025      	str	r5, [r4, #0]
 800632a:	61a5      	str	r5, [r4, #24]
 800632c:	2208      	movs	r2, #8
 800632e:	4629      	mov	r1, r5
 8006330:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006334:	f7fd fad0 	bl	80038d8 <memset>
 8006338:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800633c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006340:	4620      	mov	r0, r4
 8006342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006344:	3468      	adds	r4, #104	; 0x68
 8006346:	e7d9      	b.n	80062fc <__sfp+0x1c>
 8006348:	2104      	movs	r1, #4
 800634a:	4638      	mov	r0, r7
 800634c:	f7ff ff62 	bl	8006214 <__sfmoreglue>
 8006350:	4604      	mov	r4, r0
 8006352:	6030      	str	r0, [r6, #0]
 8006354:	2800      	cmp	r0, #0
 8006356:	d1d5      	bne.n	8006304 <__sfp+0x24>
 8006358:	f7ff ff78 	bl	800624c <__sfp_lock_release>
 800635c:	230c      	movs	r3, #12
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	e7ee      	b.n	8006340 <__sfp+0x60>
 8006362:	bf00      	nop
 8006364:	08008c8c 	.word	0x08008c8c
 8006368:	ffff0001 	.word	0xffff0001

0800636c <_fwalk_reent>:
 800636c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006370:	4606      	mov	r6, r0
 8006372:	4688      	mov	r8, r1
 8006374:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006378:	2700      	movs	r7, #0
 800637a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800637e:	f1b9 0901 	subs.w	r9, r9, #1
 8006382:	d505      	bpl.n	8006390 <_fwalk_reent+0x24>
 8006384:	6824      	ldr	r4, [r4, #0]
 8006386:	2c00      	cmp	r4, #0
 8006388:	d1f7      	bne.n	800637a <_fwalk_reent+0xe>
 800638a:	4638      	mov	r0, r7
 800638c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006390:	89ab      	ldrh	r3, [r5, #12]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d907      	bls.n	80063a6 <_fwalk_reent+0x3a>
 8006396:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800639a:	3301      	adds	r3, #1
 800639c:	d003      	beq.n	80063a6 <_fwalk_reent+0x3a>
 800639e:	4629      	mov	r1, r5
 80063a0:	4630      	mov	r0, r6
 80063a2:	47c0      	blx	r8
 80063a4:	4307      	orrs	r7, r0
 80063a6:	3568      	adds	r5, #104	; 0x68
 80063a8:	e7e9      	b.n	800637e <_fwalk_reent+0x12>

080063aa <__retarget_lock_init_recursive>:
 80063aa:	4770      	bx	lr

080063ac <__retarget_lock_acquire_recursive>:
 80063ac:	4770      	bx	lr

080063ae <__retarget_lock_release_recursive>:
 80063ae:	4770      	bx	lr

080063b0 <__swhatbuf_r>:
 80063b0:	b570      	push	{r4, r5, r6, lr}
 80063b2:	460e      	mov	r6, r1
 80063b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b8:	2900      	cmp	r1, #0
 80063ba:	b096      	sub	sp, #88	; 0x58
 80063bc:	4614      	mov	r4, r2
 80063be:	461d      	mov	r5, r3
 80063c0:	da07      	bge.n	80063d2 <__swhatbuf_r+0x22>
 80063c2:	2300      	movs	r3, #0
 80063c4:	602b      	str	r3, [r5, #0]
 80063c6:	89b3      	ldrh	r3, [r6, #12]
 80063c8:	061a      	lsls	r2, r3, #24
 80063ca:	d410      	bmi.n	80063ee <__swhatbuf_r+0x3e>
 80063cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063d0:	e00e      	b.n	80063f0 <__swhatbuf_r+0x40>
 80063d2:	466a      	mov	r2, sp
 80063d4:	f000 f8fa 	bl	80065cc <_fstat_r>
 80063d8:	2800      	cmp	r0, #0
 80063da:	dbf2      	blt.n	80063c2 <__swhatbuf_r+0x12>
 80063dc:	9a01      	ldr	r2, [sp, #4]
 80063de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063e6:	425a      	negs	r2, r3
 80063e8:	415a      	adcs	r2, r3
 80063ea:	602a      	str	r2, [r5, #0]
 80063ec:	e7ee      	b.n	80063cc <__swhatbuf_r+0x1c>
 80063ee:	2340      	movs	r3, #64	; 0x40
 80063f0:	2000      	movs	r0, #0
 80063f2:	6023      	str	r3, [r4, #0]
 80063f4:	b016      	add	sp, #88	; 0x58
 80063f6:	bd70      	pop	{r4, r5, r6, pc}

080063f8 <__smakebuf_r>:
 80063f8:	898b      	ldrh	r3, [r1, #12]
 80063fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063fc:	079d      	lsls	r5, r3, #30
 80063fe:	4606      	mov	r6, r0
 8006400:	460c      	mov	r4, r1
 8006402:	d507      	bpl.n	8006414 <__smakebuf_r+0x1c>
 8006404:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006408:	6023      	str	r3, [r4, #0]
 800640a:	6123      	str	r3, [r4, #16]
 800640c:	2301      	movs	r3, #1
 800640e:	6163      	str	r3, [r4, #20]
 8006410:	b002      	add	sp, #8
 8006412:	bd70      	pop	{r4, r5, r6, pc}
 8006414:	ab01      	add	r3, sp, #4
 8006416:	466a      	mov	r2, sp
 8006418:	f7ff ffca 	bl	80063b0 <__swhatbuf_r>
 800641c:	9900      	ldr	r1, [sp, #0]
 800641e:	4605      	mov	r5, r0
 8006420:	4630      	mov	r0, r6
 8006422:	f7ff f92f 	bl	8005684 <_malloc_r>
 8006426:	b948      	cbnz	r0, 800643c <__smakebuf_r+0x44>
 8006428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800642c:	059a      	lsls	r2, r3, #22
 800642e:	d4ef      	bmi.n	8006410 <__smakebuf_r+0x18>
 8006430:	f023 0303 	bic.w	r3, r3, #3
 8006434:	f043 0302 	orr.w	r3, r3, #2
 8006438:	81a3      	strh	r3, [r4, #12]
 800643a:	e7e3      	b.n	8006404 <__smakebuf_r+0xc>
 800643c:	4b0d      	ldr	r3, [pc, #52]	; (8006474 <__smakebuf_r+0x7c>)
 800643e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006440:	89a3      	ldrh	r3, [r4, #12]
 8006442:	6020      	str	r0, [r4, #0]
 8006444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006448:	81a3      	strh	r3, [r4, #12]
 800644a:	9b00      	ldr	r3, [sp, #0]
 800644c:	6163      	str	r3, [r4, #20]
 800644e:	9b01      	ldr	r3, [sp, #4]
 8006450:	6120      	str	r0, [r4, #16]
 8006452:	b15b      	cbz	r3, 800646c <__smakebuf_r+0x74>
 8006454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006458:	4630      	mov	r0, r6
 800645a:	f000 f8c9 	bl	80065f0 <_isatty_r>
 800645e:	b128      	cbz	r0, 800646c <__smakebuf_r+0x74>
 8006460:	89a3      	ldrh	r3, [r4, #12]
 8006462:	f023 0303 	bic.w	r3, r3, #3
 8006466:	f043 0301 	orr.w	r3, r3, #1
 800646a:	81a3      	strh	r3, [r4, #12]
 800646c:	89a0      	ldrh	r0, [r4, #12]
 800646e:	4305      	orrs	r5, r0
 8006470:	81a5      	strh	r5, [r4, #12]
 8006472:	e7cd      	b.n	8006410 <__smakebuf_r+0x18>
 8006474:	08006209 	.word	0x08006209

08006478 <_raise_r>:
 8006478:	291f      	cmp	r1, #31
 800647a:	b538      	push	{r3, r4, r5, lr}
 800647c:	4604      	mov	r4, r0
 800647e:	460d      	mov	r5, r1
 8006480:	d904      	bls.n	800648c <_raise_r+0x14>
 8006482:	2316      	movs	r3, #22
 8006484:	6003      	str	r3, [r0, #0]
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800648e:	b112      	cbz	r2, 8006496 <_raise_r+0x1e>
 8006490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006494:	b94b      	cbnz	r3, 80064aa <_raise_r+0x32>
 8006496:	4620      	mov	r0, r4
 8006498:	f000 f830 	bl	80064fc <_getpid_r>
 800649c:	462a      	mov	r2, r5
 800649e:	4601      	mov	r1, r0
 80064a0:	4620      	mov	r0, r4
 80064a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064a6:	f000 b817 	b.w	80064d8 <_kill_r>
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d00a      	beq.n	80064c4 <_raise_r+0x4c>
 80064ae:	1c59      	adds	r1, r3, #1
 80064b0:	d103      	bne.n	80064ba <_raise_r+0x42>
 80064b2:	2316      	movs	r3, #22
 80064b4:	6003      	str	r3, [r0, #0]
 80064b6:	2001      	movs	r0, #1
 80064b8:	e7e7      	b.n	800648a <_raise_r+0x12>
 80064ba:	2400      	movs	r4, #0
 80064bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80064c0:	4628      	mov	r0, r5
 80064c2:	4798      	blx	r3
 80064c4:	2000      	movs	r0, #0
 80064c6:	e7e0      	b.n	800648a <_raise_r+0x12>

080064c8 <raise>:
 80064c8:	4b02      	ldr	r3, [pc, #8]	; (80064d4 <raise+0xc>)
 80064ca:	4601      	mov	r1, r0
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	f7ff bfd3 	b.w	8006478 <_raise_r>
 80064d2:	bf00      	nop
 80064d4:	2000004c 	.word	0x2000004c

080064d8 <_kill_r>:
 80064d8:	b538      	push	{r3, r4, r5, lr}
 80064da:	4d07      	ldr	r5, [pc, #28]	; (80064f8 <_kill_r+0x20>)
 80064dc:	2300      	movs	r3, #0
 80064de:	4604      	mov	r4, r0
 80064e0:	4608      	mov	r0, r1
 80064e2:	4611      	mov	r1, r2
 80064e4:	602b      	str	r3, [r5, #0]
 80064e6:	f7fb fcbf 	bl	8001e68 <_kill>
 80064ea:	1c43      	adds	r3, r0, #1
 80064ec:	d102      	bne.n	80064f4 <_kill_r+0x1c>
 80064ee:	682b      	ldr	r3, [r5, #0]
 80064f0:	b103      	cbz	r3, 80064f4 <_kill_r+0x1c>
 80064f2:	6023      	str	r3, [r4, #0]
 80064f4:	bd38      	pop	{r3, r4, r5, pc}
 80064f6:	bf00      	nop
 80064f8:	200002a8 	.word	0x200002a8

080064fc <_getpid_r>:
 80064fc:	f7fb bcac 	b.w	8001e58 <_getpid>

08006500 <__sread>:
 8006500:	b510      	push	{r4, lr}
 8006502:	460c      	mov	r4, r1
 8006504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006508:	f000 f894 	bl	8006634 <_read_r>
 800650c:	2800      	cmp	r0, #0
 800650e:	bfab      	itete	ge
 8006510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006512:	89a3      	ldrhlt	r3, [r4, #12]
 8006514:	181b      	addge	r3, r3, r0
 8006516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800651a:	bfac      	ite	ge
 800651c:	6563      	strge	r3, [r4, #84]	; 0x54
 800651e:	81a3      	strhlt	r3, [r4, #12]
 8006520:	bd10      	pop	{r4, pc}

08006522 <__swrite>:
 8006522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006526:	461f      	mov	r7, r3
 8006528:	898b      	ldrh	r3, [r1, #12]
 800652a:	05db      	lsls	r3, r3, #23
 800652c:	4605      	mov	r5, r0
 800652e:	460c      	mov	r4, r1
 8006530:	4616      	mov	r6, r2
 8006532:	d505      	bpl.n	8006540 <__swrite+0x1e>
 8006534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006538:	2302      	movs	r3, #2
 800653a:	2200      	movs	r2, #0
 800653c:	f000 f868 	bl	8006610 <_lseek_r>
 8006540:	89a3      	ldrh	r3, [r4, #12]
 8006542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800654a:	81a3      	strh	r3, [r4, #12]
 800654c:	4632      	mov	r2, r6
 800654e:	463b      	mov	r3, r7
 8006550:	4628      	mov	r0, r5
 8006552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006556:	f000 b817 	b.w	8006588 <_write_r>

0800655a <__sseek>:
 800655a:	b510      	push	{r4, lr}
 800655c:	460c      	mov	r4, r1
 800655e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006562:	f000 f855 	bl	8006610 <_lseek_r>
 8006566:	1c43      	adds	r3, r0, #1
 8006568:	89a3      	ldrh	r3, [r4, #12]
 800656a:	bf15      	itete	ne
 800656c:	6560      	strne	r0, [r4, #84]	; 0x54
 800656e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006576:	81a3      	strheq	r3, [r4, #12]
 8006578:	bf18      	it	ne
 800657a:	81a3      	strhne	r3, [r4, #12]
 800657c:	bd10      	pop	{r4, pc}

0800657e <__sclose>:
 800657e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006582:	f000 b813 	b.w	80065ac <_close_r>
	...

08006588 <_write_r>:
 8006588:	b538      	push	{r3, r4, r5, lr}
 800658a:	4d07      	ldr	r5, [pc, #28]	; (80065a8 <_write_r+0x20>)
 800658c:	4604      	mov	r4, r0
 800658e:	4608      	mov	r0, r1
 8006590:	4611      	mov	r1, r2
 8006592:	2200      	movs	r2, #0
 8006594:	602a      	str	r2, [r5, #0]
 8006596:	461a      	mov	r2, r3
 8006598:	f7fb fc9d 	bl	8001ed6 <_write>
 800659c:	1c43      	adds	r3, r0, #1
 800659e:	d102      	bne.n	80065a6 <_write_r+0x1e>
 80065a0:	682b      	ldr	r3, [r5, #0]
 80065a2:	b103      	cbz	r3, 80065a6 <_write_r+0x1e>
 80065a4:	6023      	str	r3, [r4, #0]
 80065a6:	bd38      	pop	{r3, r4, r5, pc}
 80065a8:	200002a8 	.word	0x200002a8

080065ac <_close_r>:
 80065ac:	b538      	push	{r3, r4, r5, lr}
 80065ae:	4d06      	ldr	r5, [pc, #24]	; (80065c8 <_close_r+0x1c>)
 80065b0:	2300      	movs	r3, #0
 80065b2:	4604      	mov	r4, r0
 80065b4:	4608      	mov	r0, r1
 80065b6:	602b      	str	r3, [r5, #0]
 80065b8:	f7fb fca9 	bl	8001f0e <_close>
 80065bc:	1c43      	adds	r3, r0, #1
 80065be:	d102      	bne.n	80065c6 <_close_r+0x1a>
 80065c0:	682b      	ldr	r3, [r5, #0]
 80065c2:	b103      	cbz	r3, 80065c6 <_close_r+0x1a>
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	bd38      	pop	{r3, r4, r5, pc}
 80065c8:	200002a8 	.word	0x200002a8

080065cc <_fstat_r>:
 80065cc:	b538      	push	{r3, r4, r5, lr}
 80065ce:	4d07      	ldr	r5, [pc, #28]	; (80065ec <_fstat_r+0x20>)
 80065d0:	2300      	movs	r3, #0
 80065d2:	4604      	mov	r4, r0
 80065d4:	4608      	mov	r0, r1
 80065d6:	4611      	mov	r1, r2
 80065d8:	602b      	str	r3, [r5, #0]
 80065da:	f7fb fca4 	bl	8001f26 <_fstat>
 80065de:	1c43      	adds	r3, r0, #1
 80065e0:	d102      	bne.n	80065e8 <_fstat_r+0x1c>
 80065e2:	682b      	ldr	r3, [r5, #0]
 80065e4:	b103      	cbz	r3, 80065e8 <_fstat_r+0x1c>
 80065e6:	6023      	str	r3, [r4, #0]
 80065e8:	bd38      	pop	{r3, r4, r5, pc}
 80065ea:	bf00      	nop
 80065ec:	200002a8 	.word	0x200002a8

080065f0 <_isatty_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	4d06      	ldr	r5, [pc, #24]	; (800660c <_isatty_r+0x1c>)
 80065f4:	2300      	movs	r3, #0
 80065f6:	4604      	mov	r4, r0
 80065f8:	4608      	mov	r0, r1
 80065fa:	602b      	str	r3, [r5, #0]
 80065fc:	f7fb fca3 	bl	8001f46 <_isatty>
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	d102      	bne.n	800660a <_isatty_r+0x1a>
 8006604:	682b      	ldr	r3, [r5, #0]
 8006606:	b103      	cbz	r3, 800660a <_isatty_r+0x1a>
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	bd38      	pop	{r3, r4, r5, pc}
 800660c:	200002a8 	.word	0x200002a8

08006610 <_lseek_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4d07      	ldr	r5, [pc, #28]	; (8006630 <_lseek_r+0x20>)
 8006614:	4604      	mov	r4, r0
 8006616:	4608      	mov	r0, r1
 8006618:	4611      	mov	r1, r2
 800661a:	2200      	movs	r2, #0
 800661c:	602a      	str	r2, [r5, #0]
 800661e:	461a      	mov	r2, r3
 8006620:	f7fb fc9c 	bl	8001f5c <_lseek>
 8006624:	1c43      	adds	r3, r0, #1
 8006626:	d102      	bne.n	800662e <_lseek_r+0x1e>
 8006628:	682b      	ldr	r3, [r5, #0]
 800662a:	b103      	cbz	r3, 800662e <_lseek_r+0x1e>
 800662c:	6023      	str	r3, [r4, #0]
 800662e:	bd38      	pop	{r3, r4, r5, pc}
 8006630:	200002a8 	.word	0x200002a8

08006634 <_read_r>:
 8006634:	b538      	push	{r3, r4, r5, lr}
 8006636:	4d07      	ldr	r5, [pc, #28]	; (8006654 <_read_r+0x20>)
 8006638:	4604      	mov	r4, r0
 800663a:	4608      	mov	r0, r1
 800663c:	4611      	mov	r1, r2
 800663e:	2200      	movs	r2, #0
 8006640:	602a      	str	r2, [r5, #0]
 8006642:	461a      	mov	r2, r3
 8006644:	f7fb fc2a 	bl	8001e9c <_read>
 8006648:	1c43      	adds	r3, r0, #1
 800664a:	d102      	bne.n	8006652 <_read_r+0x1e>
 800664c:	682b      	ldr	r3, [r5, #0]
 800664e:	b103      	cbz	r3, 8006652 <_read_r+0x1e>
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	bd38      	pop	{r3, r4, r5, pc}
 8006654:	200002a8 	.word	0x200002a8

08006658 <cbrt>:
 8006658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800665c:	ec51 0b10 	vmov	r0, r1, d0
 8006660:	4a5b      	ldr	r2, [pc, #364]	; (80067d0 <cbrt+0x178>)
 8006662:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006666:	4293      	cmp	r3, r2
 8006668:	ed2d 8b02 	vpush	{d8}
 800666c:	ee10 2a10 	vmov	r2, s0
 8006670:	468a      	mov	sl, r1
 8006672:	d908      	bls.n	8006686 <cbrt+0x2e>
 8006674:	460b      	mov	r3, r1
 8006676:	f7f9 fe09 	bl	800028c <__adddf3>
 800667a:	ecbd 8b02 	vpop	{d8}
 800667e:	ec41 0b10 	vmov	d0, r0, r1
 8006682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006686:	431a      	orrs	r2, r3
 8006688:	d0f7      	beq.n	800667a <cbrt+0x22>
 800668a:	4a52      	ldr	r2, [pc, #328]	; (80067d4 <cbrt+0x17c>)
 800668c:	ea0a 0202 	and.w	r2, sl, r2
 8006690:	4619      	mov	r1, r3
 8006692:	4604      	mov	r4, r0
 8006694:	461d      	mov	r5, r3
 8006696:	2a00      	cmp	r2, #0
 8006698:	d17b      	bne.n	8006792 <cbrt+0x13a>
 800669a:	4b4f      	ldr	r3, [pc, #316]	; (80067d8 <cbrt+0x180>)
 800669c:	2200      	movs	r2, #0
 800669e:	f7f9 ffab 	bl	80005f8 <__aeabi_dmul>
 80066a2:	2203      	movs	r2, #3
 80066a4:	fbb1 f3f2 	udiv	r3, r1, r2
 80066a8:	f103 5725 	add.w	r7, r3, #692060160	; 0x29400000
 80066ac:	f507 177d 	add.w	r7, r7, #4145152	; 0x3f4000
 80066b0:	f507 5762 	add.w	r7, r7, #14464	; 0x3880
 80066b4:	4606      	mov	r6, r0
 80066b6:	3713      	adds	r7, #19
 80066b8:	4632      	mov	r2, r6
 80066ba:	463b      	mov	r3, r7
 80066bc:	4630      	mov	r0, r6
 80066be:	4639      	mov	r1, r7
 80066c0:	f7f9 ff9a 	bl	80005f8 <__aeabi_dmul>
 80066c4:	4622      	mov	r2, r4
 80066c6:	462b      	mov	r3, r5
 80066c8:	f7fa f8c0 	bl	800084c <__aeabi_ddiv>
 80066cc:	4632      	mov	r2, r6
 80066ce:	463b      	mov	r3, r7
 80066d0:	f7f9 ff92 	bl	80005f8 <__aeabi_dmul>
 80066d4:	a334      	add	r3, pc, #208	; (adr r3, 80067a8 <cbrt+0x150>)
 80066d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066da:	f7f9 fdd7 	bl	800028c <__adddf3>
 80066de:	a334      	add	r3, pc, #208	; (adr r3, 80067b0 <cbrt+0x158>)
 80066e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e4:	4680      	mov	r8, r0
 80066e6:	4689      	mov	r9, r1
 80066e8:	f7f9 fdd0 	bl	800028c <__adddf3>
 80066ec:	4642      	mov	r2, r8
 80066ee:	464b      	mov	r3, r9
 80066f0:	ec41 0b18 	vmov	d8, r0, r1
 80066f4:	a130      	add	r1, pc, #192	; (adr r1, 80067b8 <cbrt+0x160>)
 80066f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066fa:	f7fa f8a7 	bl	800084c <__aeabi_ddiv>
 80066fe:	4602      	mov	r2, r0
 8006700:	460b      	mov	r3, r1
 8006702:	ec51 0b18 	vmov	r0, r1, d8
 8006706:	f7f9 fdc1 	bl	800028c <__adddf3>
 800670a:	4602      	mov	r2, r0
 800670c:	460b      	mov	r3, r1
 800670e:	a12c      	add	r1, pc, #176	; (adr r1, 80067c0 <cbrt+0x168>)
 8006710:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006714:	f7fa f89a 	bl	800084c <__aeabi_ddiv>
 8006718:	a32b      	add	r3, pc, #172	; (adr r3, 80067c8 <cbrt+0x170>)
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	f7f9 fdb5 	bl	800028c <__adddf3>
 8006722:	4632      	mov	r2, r6
 8006724:	463b      	mov	r3, r7
 8006726:	f7f9 ff67 	bl	80005f8 <__aeabi_dmul>
 800672a:	2600      	movs	r6, #0
 800672c:	1c4f      	adds	r7, r1, #1
 800672e:	4632      	mov	r2, r6
 8006730:	463b      	mov	r3, r7
 8006732:	4630      	mov	r0, r6
 8006734:	4639      	mov	r1, r7
 8006736:	f7f9 ff5f 	bl	80005f8 <__aeabi_dmul>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	4620      	mov	r0, r4
 8006740:	4629      	mov	r1, r5
 8006742:	f7fa f883 	bl	800084c <__aeabi_ddiv>
 8006746:	4632      	mov	r2, r6
 8006748:	463b      	mov	r3, r7
 800674a:	4680      	mov	r8, r0
 800674c:	4689      	mov	r9, r1
 800674e:	f7f9 fd9b 	bl	8000288 <__aeabi_dsub>
 8006752:	4632      	mov	r2, r6
 8006754:	460d      	mov	r5, r1
 8006756:	4604      	mov	r4, r0
 8006758:	463b      	mov	r3, r7
 800675a:	4630      	mov	r0, r6
 800675c:	4639      	mov	r1, r7
 800675e:	f7f9 fd95 	bl	800028c <__adddf3>
 8006762:	4642      	mov	r2, r8
 8006764:	464b      	mov	r3, r9
 8006766:	f7f9 fd91 	bl	800028c <__adddf3>
 800676a:	4602      	mov	r2, r0
 800676c:	460b      	mov	r3, r1
 800676e:	4620      	mov	r0, r4
 8006770:	4629      	mov	r1, r5
 8006772:	f7fa f86b 	bl	800084c <__aeabi_ddiv>
 8006776:	4632      	mov	r2, r6
 8006778:	463b      	mov	r3, r7
 800677a:	f7f9 ff3d 	bl	80005f8 <__aeabi_dmul>
 800677e:	463b      	mov	r3, r7
 8006780:	4632      	mov	r2, r6
 8006782:	f7f9 fd83 	bl	800028c <__adddf3>
 8006786:	f00a 4300 	and.w	r3, sl, #2147483648	; 0x80000000
 800678a:	ea43 0501 	orr.w	r5, r3, r1
 800678e:	4629      	mov	r1, r5
 8006790:	e773      	b.n	800667a <cbrt+0x22>
 8006792:	2203      	movs	r2, #3
 8006794:	fbb3 f3f2 	udiv	r3, r3, r2
 8006798:	f103 572c 	add.w	r7, r3, #721420288	; 0x2b000000
 800679c:	f5a7 07c1 	sub.w	r7, r7, #6324224	; 0x608000
 80067a0:	2600      	movs	r6, #0
 80067a2:	f2a7 776d 	subw	r7, r7, #1901	; 0x76d
 80067a6:	e787      	b.n	80066b8 <cbrt+0x60>
 80067a8:	f15f15f1 	.word	0xf15f15f1
 80067ac:	3fe15f15 	.word	0x3fe15f15
 80067b0:	0ea0ea0f 	.word	0x0ea0ea0f
 80067b4:	3ff6a0ea 	.word	0x3ff6a0ea
 80067b8:	2532c834 	.word	0x2532c834
 80067bc:	bfe691de 	.word	0xbfe691de
 80067c0:	6db6db6e 	.word	0x6db6db6e
 80067c4:	3ff9b6db 	.word	0x3ff9b6db
 80067c8:	b6db6db7 	.word	0xb6db6db7
 80067cc:	3fd6db6d 	.word	0x3fd6db6d
 80067d0:	7fefffff 	.word	0x7fefffff
 80067d4:	7ff00000 	.word	0x7ff00000
 80067d8:	43500000 	.word	0x43500000
 80067dc:	00000000 	.word	0x00000000

080067e0 <cos>:
 80067e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80067e2:	ec53 2b10 	vmov	r2, r3, d0
 80067e6:	4824      	ldr	r0, [pc, #144]	; (8006878 <cos+0x98>)
 80067e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80067ec:	4281      	cmp	r1, r0
 80067ee:	dc06      	bgt.n	80067fe <cos+0x1e>
 80067f0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8006870 <cos+0x90>
 80067f4:	f001 f990 	bl	8007b18 <__kernel_cos>
 80067f8:	ec51 0b10 	vmov	r0, r1, d0
 80067fc:	e007      	b.n	800680e <cos+0x2e>
 80067fe:	481f      	ldr	r0, [pc, #124]	; (800687c <cos+0x9c>)
 8006800:	4281      	cmp	r1, r0
 8006802:	dd09      	ble.n	8006818 <cos+0x38>
 8006804:	ee10 0a10 	vmov	r0, s0
 8006808:	4619      	mov	r1, r3
 800680a:	f7f9 fd3d 	bl	8000288 <__aeabi_dsub>
 800680e:	ec41 0b10 	vmov	d0, r0, r1
 8006812:	b005      	add	sp, #20
 8006814:	f85d fb04 	ldr.w	pc, [sp], #4
 8006818:	4668      	mov	r0, sp
 800681a:	f000 febd 	bl	8007598 <__ieee754_rem_pio2>
 800681e:	f000 0003 	and.w	r0, r0, #3
 8006822:	2801      	cmp	r0, #1
 8006824:	d007      	beq.n	8006836 <cos+0x56>
 8006826:	2802      	cmp	r0, #2
 8006828:	d012      	beq.n	8006850 <cos+0x70>
 800682a:	b9c0      	cbnz	r0, 800685e <cos+0x7e>
 800682c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006830:	ed9d 0b00 	vldr	d0, [sp]
 8006834:	e7de      	b.n	80067f4 <cos+0x14>
 8006836:	ed9d 1b02 	vldr	d1, [sp, #8]
 800683a:	ed9d 0b00 	vldr	d0, [sp]
 800683e:	f001 fd73 	bl	8008328 <__kernel_sin>
 8006842:	ec53 2b10 	vmov	r2, r3, d0
 8006846:	ee10 0a10 	vmov	r0, s0
 800684a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800684e:	e7de      	b.n	800680e <cos+0x2e>
 8006850:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006854:	ed9d 0b00 	vldr	d0, [sp]
 8006858:	f001 f95e 	bl	8007b18 <__kernel_cos>
 800685c:	e7f1      	b.n	8006842 <cos+0x62>
 800685e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006862:	ed9d 0b00 	vldr	d0, [sp]
 8006866:	2001      	movs	r0, #1
 8006868:	f001 fd5e 	bl	8008328 <__kernel_sin>
 800686c:	e7c4      	b.n	80067f8 <cos+0x18>
 800686e:	bf00      	nop
	...
 8006878:	3fe921fb 	.word	0x3fe921fb
 800687c:	7fefffff 	.word	0x7fefffff

08006880 <sin>:
 8006880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006882:	ec53 2b10 	vmov	r2, r3, d0
 8006886:	4826      	ldr	r0, [pc, #152]	; (8006920 <sin+0xa0>)
 8006888:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800688c:	4281      	cmp	r1, r0
 800688e:	dc07      	bgt.n	80068a0 <sin+0x20>
 8006890:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006918 <sin+0x98>
 8006894:	2000      	movs	r0, #0
 8006896:	f001 fd47 	bl	8008328 <__kernel_sin>
 800689a:	ec51 0b10 	vmov	r0, r1, d0
 800689e:	e007      	b.n	80068b0 <sin+0x30>
 80068a0:	4820      	ldr	r0, [pc, #128]	; (8006924 <sin+0xa4>)
 80068a2:	4281      	cmp	r1, r0
 80068a4:	dd09      	ble.n	80068ba <sin+0x3a>
 80068a6:	ee10 0a10 	vmov	r0, s0
 80068aa:	4619      	mov	r1, r3
 80068ac:	f7f9 fcec 	bl	8000288 <__aeabi_dsub>
 80068b0:	ec41 0b10 	vmov	d0, r0, r1
 80068b4:	b005      	add	sp, #20
 80068b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80068ba:	4668      	mov	r0, sp
 80068bc:	f000 fe6c 	bl	8007598 <__ieee754_rem_pio2>
 80068c0:	f000 0003 	and.w	r0, r0, #3
 80068c4:	2801      	cmp	r0, #1
 80068c6:	d008      	beq.n	80068da <sin+0x5a>
 80068c8:	2802      	cmp	r0, #2
 80068ca:	d00d      	beq.n	80068e8 <sin+0x68>
 80068cc:	b9d0      	cbnz	r0, 8006904 <sin+0x84>
 80068ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80068d2:	ed9d 0b00 	vldr	d0, [sp]
 80068d6:	2001      	movs	r0, #1
 80068d8:	e7dd      	b.n	8006896 <sin+0x16>
 80068da:	ed9d 1b02 	vldr	d1, [sp, #8]
 80068de:	ed9d 0b00 	vldr	d0, [sp]
 80068e2:	f001 f919 	bl	8007b18 <__kernel_cos>
 80068e6:	e7d8      	b.n	800689a <sin+0x1a>
 80068e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80068ec:	ed9d 0b00 	vldr	d0, [sp]
 80068f0:	2001      	movs	r0, #1
 80068f2:	f001 fd19 	bl	8008328 <__kernel_sin>
 80068f6:	ec53 2b10 	vmov	r2, r3, d0
 80068fa:	ee10 0a10 	vmov	r0, s0
 80068fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006902:	e7d5      	b.n	80068b0 <sin+0x30>
 8006904:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006908:	ed9d 0b00 	vldr	d0, [sp]
 800690c:	f001 f904 	bl	8007b18 <__kernel_cos>
 8006910:	e7f1      	b.n	80068f6 <sin+0x76>
 8006912:	bf00      	nop
 8006914:	f3af 8000 	nop.w
	...
 8006920:	3fe921fb 	.word	0x3fe921fb
 8006924:	7fefffff 	.word	0x7fefffff

08006928 <tan>:
 8006928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800692a:	ec53 2b10 	vmov	r2, r3, d0
 800692e:	4814      	ldr	r0, [pc, #80]	; (8006980 <tan+0x58>)
 8006930:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006934:	4281      	cmp	r1, r0
 8006936:	dc05      	bgt.n	8006944 <tan+0x1c>
 8006938:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8006978 <tan+0x50>
 800693c:	2001      	movs	r0, #1
 800693e:	f001 fdb3 	bl	80084a8 <__kernel_tan>
 8006942:	e009      	b.n	8006958 <tan+0x30>
 8006944:	480f      	ldr	r0, [pc, #60]	; (8006984 <tan+0x5c>)
 8006946:	4281      	cmp	r1, r0
 8006948:	dd09      	ble.n	800695e <tan+0x36>
 800694a:	ee10 0a10 	vmov	r0, s0
 800694e:	4619      	mov	r1, r3
 8006950:	f7f9 fc9a 	bl	8000288 <__aeabi_dsub>
 8006954:	ec41 0b10 	vmov	d0, r0, r1
 8006958:	b005      	add	sp, #20
 800695a:	f85d fb04 	ldr.w	pc, [sp], #4
 800695e:	4668      	mov	r0, sp
 8006960:	f000 fe1a 	bl	8007598 <__ieee754_rem_pio2>
 8006964:	0040      	lsls	r0, r0, #1
 8006966:	f000 0002 	and.w	r0, r0, #2
 800696a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800696e:	ed9d 0b00 	vldr	d0, [sp]
 8006972:	f1c0 0001 	rsb	r0, r0, #1
 8006976:	e7e2      	b.n	800693e <tan+0x16>
	...
 8006980:	3fe921fb 	.word	0x3fe921fb
 8006984:	7fefffff 	.word	0x7fefffff

08006988 <pow>:
 8006988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800698c:	ec59 8b10 	vmov	r8, r9, d0
 8006990:	ec57 6b11 	vmov	r6, r7, d1
 8006994:	f000 f8dc 	bl	8006b50 <__ieee754_pow>
 8006998:	4b4e      	ldr	r3, [pc, #312]	; (8006ad4 <pow+0x14c>)
 800699a:	f993 3000 	ldrsb.w	r3, [r3]
 800699e:	3301      	adds	r3, #1
 80069a0:	ec55 4b10 	vmov	r4, r5, d0
 80069a4:	d015      	beq.n	80069d2 <pow+0x4a>
 80069a6:	4632      	mov	r2, r6
 80069a8:	463b      	mov	r3, r7
 80069aa:	4630      	mov	r0, r6
 80069ac:	4639      	mov	r1, r7
 80069ae:	f7fa f8bd 	bl	8000b2c <__aeabi_dcmpun>
 80069b2:	b970      	cbnz	r0, 80069d2 <pow+0x4a>
 80069b4:	4642      	mov	r2, r8
 80069b6:	464b      	mov	r3, r9
 80069b8:	4640      	mov	r0, r8
 80069ba:	4649      	mov	r1, r9
 80069bc:	f7fa f8b6 	bl	8000b2c <__aeabi_dcmpun>
 80069c0:	2200      	movs	r2, #0
 80069c2:	2300      	movs	r3, #0
 80069c4:	b148      	cbz	r0, 80069da <pow+0x52>
 80069c6:	4630      	mov	r0, r6
 80069c8:	4639      	mov	r1, r7
 80069ca:	f7fa f87d 	bl	8000ac8 <__aeabi_dcmpeq>
 80069ce:	2800      	cmp	r0, #0
 80069d0:	d17d      	bne.n	8006ace <pow+0x146>
 80069d2:	ec45 4b10 	vmov	d0, r4, r5
 80069d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069da:	4640      	mov	r0, r8
 80069dc:	4649      	mov	r1, r9
 80069de:	f7fa f873 	bl	8000ac8 <__aeabi_dcmpeq>
 80069e2:	b1e0      	cbz	r0, 8006a1e <pow+0x96>
 80069e4:	2200      	movs	r2, #0
 80069e6:	2300      	movs	r3, #0
 80069e8:	4630      	mov	r0, r6
 80069ea:	4639      	mov	r1, r7
 80069ec:	f7fa f86c 	bl	8000ac8 <__aeabi_dcmpeq>
 80069f0:	2800      	cmp	r0, #0
 80069f2:	d16c      	bne.n	8006ace <pow+0x146>
 80069f4:	ec47 6b10 	vmov	d0, r6, r7
 80069f8:	f001 ff33 	bl	8008862 <finite>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d0e8      	beq.n	80069d2 <pow+0x4a>
 8006a00:	2200      	movs	r2, #0
 8006a02:	2300      	movs	r3, #0
 8006a04:	4630      	mov	r0, r6
 8006a06:	4639      	mov	r1, r7
 8006a08:	f7fa f868 	bl	8000adc <__aeabi_dcmplt>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	d0e0      	beq.n	80069d2 <pow+0x4a>
 8006a10:	f7fc ff1e 	bl	8003850 <__errno>
 8006a14:	2321      	movs	r3, #33	; 0x21
 8006a16:	6003      	str	r3, [r0, #0]
 8006a18:	2400      	movs	r4, #0
 8006a1a:	4d2f      	ldr	r5, [pc, #188]	; (8006ad8 <pow+0x150>)
 8006a1c:	e7d9      	b.n	80069d2 <pow+0x4a>
 8006a1e:	ec45 4b10 	vmov	d0, r4, r5
 8006a22:	f001 ff1e 	bl	8008862 <finite>
 8006a26:	bbb8      	cbnz	r0, 8006a98 <pow+0x110>
 8006a28:	ec49 8b10 	vmov	d0, r8, r9
 8006a2c:	f001 ff19 	bl	8008862 <finite>
 8006a30:	b390      	cbz	r0, 8006a98 <pow+0x110>
 8006a32:	ec47 6b10 	vmov	d0, r6, r7
 8006a36:	f001 ff14 	bl	8008862 <finite>
 8006a3a:	b368      	cbz	r0, 8006a98 <pow+0x110>
 8006a3c:	4622      	mov	r2, r4
 8006a3e:	462b      	mov	r3, r5
 8006a40:	4620      	mov	r0, r4
 8006a42:	4629      	mov	r1, r5
 8006a44:	f7fa f872 	bl	8000b2c <__aeabi_dcmpun>
 8006a48:	b160      	cbz	r0, 8006a64 <pow+0xdc>
 8006a4a:	f7fc ff01 	bl	8003850 <__errno>
 8006a4e:	2321      	movs	r3, #33	; 0x21
 8006a50:	6003      	str	r3, [r0, #0]
 8006a52:	2200      	movs	r2, #0
 8006a54:	2300      	movs	r3, #0
 8006a56:	4610      	mov	r0, r2
 8006a58:	4619      	mov	r1, r3
 8006a5a:	f7f9 fef7 	bl	800084c <__aeabi_ddiv>
 8006a5e:	4604      	mov	r4, r0
 8006a60:	460d      	mov	r5, r1
 8006a62:	e7b6      	b.n	80069d2 <pow+0x4a>
 8006a64:	f7fc fef4 	bl	8003850 <__errno>
 8006a68:	2322      	movs	r3, #34	; 0x22
 8006a6a:	6003      	str	r3, [r0, #0]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2300      	movs	r3, #0
 8006a70:	4640      	mov	r0, r8
 8006a72:	4649      	mov	r1, r9
 8006a74:	f7fa f832 	bl	8000adc <__aeabi_dcmplt>
 8006a78:	2400      	movs	r4, #0
 8006a7a:	b158      	cbz	r0, 8006a94 <pow+0x10c>
 8006a7c:	ec47 6b10 	vmov	d0, r6, r7
 8006a80:	f001 ff7a 	bl	8008978 <rint>
 8006a84:	4632      	mov	r2, r6
 8006a86:	ec51 0b10 	vmov	r0, r1, d0
 8006a8a:	463b      	mov	r3, r7
 8006a8c:	f7fa f81c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a90:	2800      	cmp	r0, #0
 8006a92:	d0c2      	beq.n	8006a1a <pow+0x92>
 8006a94:	4d11      	ldr	r5, [pc, #68]	; (8006adc <pow+0x154>)
 8006a96:	e79c      	b.n	80069d2 <pow+0x4a>
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	f7fa f812 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d094      	beq.n	80069d2 <pow+0x4a>
 8006aa8:	ec49 8b10 	vmov	d0, r8, r9
 8006aac:	f001 fed9 	bl	8008862 <finite>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	d08e      	beq.n	80069d2 <pow+0x4a>
 8006ab4:	ec47 6b10 	vmov	d0, r6, r7
 8006ab8:	f001 fed3 	bl	8008862 <finite>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d088      	beq.n	80069d2 <pow+0x4a>
 8006ac0:	f7fc fec6 	bl	8003850 <__errno>
 8006ac4:	2322      	movs	r3, #34	; 0x22
 8006ac6:	6003      	str	r3, [r0, #0]
 8006ac8:	2400      	movs	r4, #0
 8006aca:	2500      	movs	r5, #0
 8006acc:	e781      	b.n	80069d2 <pow+0x4a>
 8006ace:	4d04      	ldr	r5, [pc, #16]	; (8006ae0 <pow+0x158>)
 8006ad0:	2400      	movs	r4, #0
 8006ad2:	e77e      	b.n	80069d2 <pow+0x4a>
 8006ad4:	20000220 	.word	0x20000220
 8006ad8:	fff00000 	.word	0xfff00000
 8006adc:	7ff00000 	.word	0x7ff00000
 8006ae0:	3ff00000 	.word	0x3ff00000

08006ae4 <sqrt>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	ed2d 8b02 	vpush	{d8}
 8006aea:	ec55 4b10 	vmov	r4, r5, d0
 8006aee:	f000 ff5d 	bl	80079ac <__ieee754_sqrt>
 8006af2:	4b15      	ldr	r3, [pc, #84]	; (8006b48 <sqrt+0x64>)
 8006af4:	eeb0 8a40 	vmov.f32	s16, s0
 8006af8:	eef0 8a60 	vmov.f32	s17, s1
 8006afc:	f993 3000 	ldrsb.w	r3, [r3]
 8006b00:	3301      	adds	r3, #1
 8006b02:	d019      	beq.n	8006b38 <sqrt+0x54>
 8006b04:	4622      	mov	r2, r4
 8006b06:	462b      	mov	r3, r5
 8006b08:	4620      	mov	r0, r4
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	f7fa f80e 	bl	8000b2c <__aeabi_dcmpun>
 8006b10:	b990      	cbnz	r0, 8006b38 <sqrt+0x54>
 8006b12:	2200      	movs	r2, #0
 8006b14:	2300      	movs	r3, #0
 8006b16:	4620      	mov	r0, r4
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7f9 ffdf 	bl	8000adc <__aeabi_dcmplt>
 8006b1e:	b158      	cbz	r0, 8006b38 <sqrt+0x54>
 8006b20:	f7fc fe96 	bl	8003850 <__errno>
 8006b24:	2321      	movs	r3, #33	; 0x21
 8006b26:	6003      	str	r3, [r0, #0]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	4619      	mov	r1, r3
 8006b30:	f7f9 fe8c 	bl	800084c <__aeabi_ddiv>
 8006b34:	ec41 0b18 	vmov	d8, r0, r1
 8006b38:	eeb0 0a48 	vmov.f32	s0, s16
 8006b3c:	eef0 0a68 	vmov.f32	s1, s17
 8006b40:	ecbd 8b02 	vpop	{d8}
 8006b44:	bd38      	pop	{r3, r4, r5, pc}
 8006b46:	bf00      	nop
 8006b48:	20000220 	.word	0x20000220
 8006b4c:	00000000 	.word	0x00000000

08006b50 <__ieee754_pow>:
 8006b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b54:	ed2d 8b06 	vpush	{d8-d10}
 8006b58:	b08d      	sub	sp, #52	; 0x34
 8006b5a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8006b5e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8006b62:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8006b66:	ea56 0100 	orrs.w	r1, r6, r0
 8006b6a:	ec53 2b10 	vmov	r2, r3, d0
 8006b6e:	f000 84d1 	beq.w	8007514 <__ieee754_pow+0x9c4>
 8006b72:	497f      	ldr	r1, [pc, #508]	; (8006d70 <__ieee754_pow+0x220>)
 8006b74:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8006b78:	428c      	cmp	r4, r1
 8006b7a:	ee10 8a10 	vmov	r8, s0
 8006b7e:	4699      	mov	r9, r3
 8006b80:	dc09      	bgt.n	8006b96 <__ieee754_pow+0x46>
 8006b82:	d103      	bne.n	8006b8c <__ieee754_pow+0x3c>
 8006b84:	b97a      	cbnz	r2, 8006ba6 <__ieee754_pow+0x56>
 8006b86:	42a6      	cmp	r6, r4
 8006b88:	dd02      	ble.n	8006b90 <__ieee754_pow+0x40>
 8006b8a:	e00c      	b.n	8006ba6 <__ieee754_pow+0x56>
 8006b8c:	428e      	cmp	r6, r1
 8006b8e:	dc02      	bgt.n	8006b96 <__ieee754_pow+0x46>
 8006b90:	428e      	cmp	r6, r1
 8006b92:	d110      	bne.n	8006bb6 <__ieee754_pow+0x66>
 8006b94:	b178      	cbz	r0, 8006bb6 <__ieee754_pow+0x66>
 8006b96:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006b9a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006b9e:	ea54 0308 	orrs.w	r3, r4, r8
 8006ba2:	f000 84b7 	beq.w	8007514 <__ieee754_pow+0x9c4>
 8006ba6:	4873      	ldr	r0, [pc, #460]	; (8006d74 <__ieee754_pow+0x224>)
 8006ba8:	b00d      	add	sp, #52	; 0x34
 8006baa:	ecbd 8b06 	vpop	{d8-d10}
 8006bae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb2:	f7fe bdc1 	b.w	8005738 <nan>
 8006bb6:	f1b9 0f00 	cmp.w	r9, #0
 8006bba:	da36      	bge.n	8006c2a <__ieee754_pow+0xda>
 8006bbc:	496e      	ldr	r1, [pc, #440]	; (8006d78 <__ieee754_pow+0x228>)
 8006bbe:	428e      	cmp	r6, r1
 8006bc0:	dc51      	bgt.n	8006c66 <__ieee754_pow+0x116>
 8006bc2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8006bc6:	428e      	cmp	r6, r1
 8006bc8:	f340 84af 	ble.w	800752a <__ieee754_pow+0x9da>
 8006bcc:	1531      	asrs	r1, r6, #20
 8006bce:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006bd2:	2914      	cmp	r1, #20
 8006bd4:	dd0f      	ble.n	8006bf6 <__ieee754_pow+0xa6>
 8006bd6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8006bda:	fa20 fc01 	lsr.w	ip, r0, r1
 8006bde:	fa0c f101 	lsl.w	r1, ip, r1
 8006be2:	4281      	cmp	r1, r0
 8006be4:	f040 84a1 	bne.w	800752a <__ieee754_pow+0x9da>
 8006be8:	f00c 0c01 	and.w	ip, ip, #1
 8006bec:	f1cc 0102 	rsb	r1, ip, #2
 8006bf0:	9100      	str	r1, [sp, #0]
 8006bf2:	b180      	cbz	r0, 8006c16 <__ieee754_pow+0xc6>
 8006bf4:	e059      	b.n	8006caa <__ieee754_pow+0x15a>
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d155      	bne.n	8006ca6 <__ieee754_pow+0x156>
 8006bfa:	f1c1 0114 	rsb	r1, r1, #20
 8006bfe:	fa46 fc01 	asr.w	ip, r6, r1
 8006c02:	fa0c f101 	lsl.w	r1, ip, r1
 8006c06:	42b1      	cmp	r1, r6
 8006c08:	f040 848c 	bne.w	8007524 <__ieee754_pow+0x9d4>
 8006c0c:	f00c 0c01 	and.w	ip, ip, #1
 8006c10:	f1cc 0102 	rsb	r1, ip, #2
 8006c14:	9100      	str	r1, [sp, #0]
 8006c16:	4959      	ldr	r1, [pc, #356]	; (8006d7c <__ieee754_pow+0x22c>)
 8006c18:	428e      	cmp	r6, r1
 8006c1a:	d12d      	bne.n	8006c78 <__ieee754_pow+0x128>
 8006c1c:	2f00      	cmp	r7, #0
 8006c1e:	da79      	bge.n	8006d14 <__ieee754_pow+0x1c4>
 8006c20:	4956      	ldr	r1, [pc, #344]	; (8006d7c <__ieee754_pow+0x22c>)
 8006c22:	2000      	movs	r0, #0
 8006c24:	f7f9 fe12 	bl	800084c <__aeabi_ddiv>
 8006c28:	e016      	b.n	8006c58 <__ieee754_pow+0x108>
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	9100      	str	r1, [sp, #0]
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d13b      	bne.n	8006caa <__ieee754_pow+0x15a>
 8006c32:	494f      	ldr	r1, [pc, #316]	; (8006d70 <__ieee754_pow+0x220>)
 8006c34:	428e      	cmp	r6, r1
 8006c36:	d1ee      	bne.n	8006c16 <__ieee754_pow+0xc6>
 8006c38:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006c3c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006c40:	ea53 0308 	orrs.w	r3, r3, r8
 8006c44:	f000 8466 	beq.w	8007514 <__ieee754_pow+0x9c4>
 8006c48:	4b4d      	ldr	r3, [pc, #308]	; (8006d80 <__ieee754_pow+0x230>)
 8006c4a:	429c      	cmp	r4, r3
 8006c4c:	dd0d      	ble.n	8006c6a <__ieee754_pow+0x11a>
 8006c4e:	2f00      	cmp	r7, #0
 8006c50:	f280 8464 	bge.w	800751c <__ieee754_pow+0x9cc>
 8006c54:	2000      	movs	r0, #0
 8006c56:	2100      	movs	r1, #0
 8006c58:	ec41 0b10 	vmov	d0, r0, r1
 8006c5c:	b00d      	add	sp, #52	; 0x34
 8006c5e:	ecbd 8b06 	vpop	{d8-d10}
 8006c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c66:	2102      	movs	r1, #2
 8006c68:	e7e0      	b.n	8006c2c <__ieee754_pow+0xdc>
 8006c6a:	2f00      	cmp	r7, #0
 8006c6c:	daf2      	bge.n	8006c54 <__ieee754_pow+0x104>
 8006c6e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8006c72:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006c76:	e7ef      	b.n	8006c58 <__ieee754_pow+0x108>
 8006c78:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8006c7c:	d104      	bne.n	8006c88 <__ieee754_pow+0x138>
 8006c7e:	4610      	mov	r0, r2
 8006c80:	4619      	mov	r1, r3
 8006c82:	f7f9 fcb9 	bl	80005f8 <__aeabi_dmul>
 8006c86:	e7e7      	b.n	8006c58 <__ieee754_pow+0x108>
 8006c88:	493e      	ldr	r1, [pc, #248]	; (8006d84 <__ieee754_pow+0x234>)
 8006c8a:	428f      	cmp	r7, r1
 8006c8c:	d10d      	bne.n	8006caa <__ieee754_pow+0x15a>
 8006c8e:	f1b9 0f00 	cmp.w	r9, #0
 8006c92:	db0a      	blt.n	8006caa <__ieee754_pow+0x15a>
 8006c94:	ec43 2b10 	vmov	d0, r2, r3
 8006c98:	b00d      	add	sp, #52	; 0x34
 8006c9a:	ecbd 8b06 	vpop	{d8-d10}
 8006c9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca2:	f000 be83 	b.w	80079ac <__ieee754_sqrt>
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	9100      	str	r1, [sp, #0]
 8006caa:	ec43 2b10 	vmov	d0, r2, r3
 8006cae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cb2:	f001 fdcd 	bl	8008850 <fabs>
 8006cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cba:	ec51 0b10 	vmov	r0, r1, d0
 8006cbe:	f1b8 0f00 	cmp.w	r8, #0
 8006cc2:	d12a      	bne.n	8006d1a <__ieee754_pow+0x1ca>
 8006cc4:	b12c      	cbz	r4, 8006cd2 <__ieee754_pow+0x182>
 8006cc6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8006d7c <__ieee754_pow+0x22c>
 8006cca:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8006cce:	45e6      	cmp	lr, ip
 8006cd0:	d123      	bne.n	8006d1a <__ieee754_pow+0x1ca>
 8006cd2:	2f00      	cmp	r7, #0
 8006cd4:	da05      	bge.n	8006ce2 <__ieee754_pow+0x192>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	2000      	movs	r0, #0
 8006cdc:	4927      	ldr	r1, [pc, #156]	; (8006d7c <__ieee754_pow+0x22c>)
 8006cde:	f7f9 fdb5 	bl	800084c <__aeabi_ddiv>
 8006ce2:	f1b9 0f00 	cmp.w	r9, #0
 8006ce6:	dab7      	bge.n	8006c58 <__ieee754_pow+0x108>
 8006ce8:	9b00      	ldr	r3, [sp, #0]
 8006cea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006cee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006cf2:	4323      	orrs	r3, r4
 8006cf4:	d108      	bne.n	8006d08 <__ieee754_pow+0x1b8>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	4610      	mov	r0, r2
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	f7f9 fac3 	bl	8000288 <__aeabi_dsub>
 8006d02:	4602      	mov	r2, r0
 8006d04:	460b      	mov	r3, r1
 8006d06:	e78d      	b.n	8006c24 <__ieee754_pow+0xd4>
 8006d08:	9b00      	ldr	r3, [sp, #0]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d1a4      	bne.n	8006c58 <__ieee754_pow+0x108>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d14:	4610      	mov	r0, r2
 8006d16:	4619      	mov	r1, r3
 8006d18:	e79e      	b.n	8006c58 <__ieee754_pow+0x108>
 8006d1a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8006d1e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8006d22:	950a      	str	r5, [sp, #40]	; 0x28
 8006d24:	9d00      	ldr	r5, [sp, #0]
 8006d26:	46ac      	mov	ip, r5
 8006d28:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006d2a:	ea5c 0505 	orrs.w	r5, ip, r5
 8006d2e:	d0e4      	beq.n	8006cfa <__ieee754_pow+0x1aa>
 8006d30:	4b15      	ldr	r3, [pc, #84]	; (8006d88 <__ieee754_pow+0x238>)
 8006d32:	429e      	cmp	r6, r3
 8006d34:	f340 80fc 	ble.w	8006f30 <__ieee754_pow+0x3e0>
 8006d38:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006d3c:	429e      	cmp	r6, r3
 8006d3e:	4b10      	ldr	r3, [pc, #64]	; (8006d80 <__ieee754_pow+0x230>)
 8006d40:	dd07      	ble.n	8006d52 <__ieee754_pow+0x202>
 8006d42:	429c      	cmp	r4, r3
 8006d44:	dc0a      	bgt.n	8006d5c <__ieee754_pow+0x20c>
 8006d46:	2f00      	cmp	r7, #0
 8006d48:	da84      	bge.n	8006c54 <__ieee754_pow+0x104>
 8006d4a:	a307      	add	r3, pc, #28	; (adr r3, 8006d68 <__ieee754_pow+0x218>)
 8006d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d50:	e795      	b.n	8006c7e <__ieee754_pow+0x12e>
 8006d52:	429c      	cmp	r4, r3
 8006d54:	dbf7      	blt.n	8006d46 <__ieee754_pow+0x1f6>
 8006d56:	4b09      	ldr	r3, [pc, #36]	; (8006d7c <__ieee754_pow+0x22c>)
 8006d58:	429c      	cmp	r4, r3
 8006d5a:	dd17      	ble.n	8006d8c <__ieee754_pow+0x23c>
 8006d5c:	2f00      	cmp	r7, #0
 8006d5e:	dcf4      	bgt.n	8006d4a <__ieee754_pow+0x1fa>
 8006d60:	e778      	b.n	8006c54 <__ieee754_pow+0x104>
 8006d62:	bf00      	nop
 8006d64:	f3af 8000 	nop.w
 8006d68:	8800759c 	.word	0x8800759c
 8006d6c:	7e37e43c 	.word	0x7e37e43c
 8006d70:	7ff00000 	.word	0x7ff00000
 8006d74:	08008f57 	.word	0x08008f57
 8006d78:	433fffff 	.word	0x433fffff
 8006d7c:	3ff00000 	.word	0x3ff00000
 8006d80:	3fefffff 	.word	0x3fefffff
 8006d84:	3fe00000 	.word	0x3fe00000
 8006d88:	41e00000 	.word	0x41e00000
 8006d8c:	4b64      	ldr	r3, [pc, #400]	; (8006f20 <__ieee754_pow+0x3d0>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f7f9 fa7a 	bl	8000288 <__aeabi_dsub>
 8006d94:	a356      	add	r3, pc, #344	; (adr r3, 8006ef0 <__ieee754_pow+0x3a0>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	460d      	mov	r5, r1
 8006d9e:	f7f9 fc2b 	bl	80005f8 <__aeabi_dmul>
 8006da2:	a355      	add	r3, pc, #340	; (adr r3, 8006ef8 <__ieee754_pow+0x3a8>)
 8006da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da8:	4606      	mov	r6, r0
 8006daa:	460f      	mov	r7, r1
 8006dac:	4620      	mov	r0, r4
 8006dae:	4629      	mov	r1, r5
 8006db0:	f7f9 fc22 	bl	80005f8 <__aeabi_dmul>
 8006db4:	4b5b      	ldr	r3, [pc, #364]	; (8006f24 <__ieee754_pow+0x3d4>)
 8006db6:	4682      	mov	sl, r0
 8006db8:	468b      	mov	fp, r1
 8006dba:	2200      	movs	r2, #0
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	4629      	mov	r1, r5
 8006dc0:	f7f9 fc1a 	bl	80005f8 <__aeabi_dmul>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	a14d      	add	r1, pc, #308	; (adr r1, 8006f00 <__ieee754_pow+0x3b0>)
 8006dca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dce:	f7f9 fa5b 	bl	8000288 <__aeabi_dsub>
 8006dd2:	4622      	mov	r2, r4
 8006dd4:	462b      	mov	r3, r5
 8006dd6:	f7f9 fc0f 	bl	80005f8 <__aeabi_dmul>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	2000      	movs	r0, #0
 8006de0:	4951      	ldr	r1, [pc, #324]	; (8006f28 <__ieee754_pow+0x3d8>)
 8006de2:	f7f9 fa51 	bl	8000288 <__aeabi_dsub>
 8006de6:	4622      	mov	r2, r4
 8006de8:	4680      	mov	r8, r0
 8006dea:	4689      	mov	r9, r1
 8006dec:	462b      	mov	r3, r5
 8006dee:	4620      	mov	r0, r4
 8006df0:	4629      	mov	r1, r5
 8006df2:	f7f9 fc01 	bl	80005f8 <__aeabi_dmul>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4640      	mov	r0, r8
 8006dfc:	4649      	mov	r1, r9
 8006dfe:	f7f9 fbfb 	bl	80005f8 <__aeabi_dmul>
 8006e02:	a341      	add	r3, pc, #260	; (adr r3, 8006f08 <__ieee754_pow+0x3b8>)
 8006e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e08:	f7f9 fbf6 	bl	80005f8 <__aeabi_dmul>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4650      	mov	r0, sl
 8006e12:	4659      	mov	r1, fp
 8006e14:	f7f9 fa38 	bl	8000288 <__aeabi_dsub>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4680      	mov	r8, r0
 8006e1e:	4689      	mov	r9, r1
 8006e20:	4630      	mov	r0, r6
 8006e22:	4639      	mov	r1, r7
 8006e24:	f7f9 fa32 	bl	800028c <__adddf3>
 8006e28:	2400      	movs	r4, #0
 8006e2a:	4632      	mov	r2, r6
 8006e2c:	463b      	mov	r3, r7
 8006e2e:	4620      	mov	r0, r4
 8006e30:	460d      	mov	r5, r1
 8006e32:	f7f9 fa29 	bl	8000288 <__aeabi_dsub>
 8006e36:	4602      	mov	r2, r0
 8006e38:	460b      	mov	r3, r1
 8006e3a:	4640      	mov	r0, r8
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	f7f9 fa23 	bl	8000288 <__aeabi_dsub>
 8006e42:	9b00      	ldr	r3, [sp, #0]
 8006e44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e46:	3b01      	subs	r3, #1
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	4682      	mov	sl, r0
 8006e4c:	468b      	mov	fp, r1
 8006e4e:	f040 81f1 	bne.w	8007234 <__ieee754_pow+0x6e4>
 8006e52:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8006f10 <__ieee754_pow+0x3c0>
 8006e56:	eeb0 8a47 	vmov.f32	s16, s14
 8006e5a:	eef0 8a67 	vmov.f32	s17, s15
 8006e5e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e62:	2600      	movs	r6, #0
 8006e64:	4632      	mov	r2, r6
 8006e66:	463b      	mov	r3, r7
 8006e68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e6c:	f7f9 fa0c 	bl	8000288 <__aeabi_dsub>
 8006e70:	4622      	mov	r2, r4
 8006e72:	462b      	mov	r3, r5
 8006e74:	f7f9 fbc0 	bl	80005f8 <__aeabi_dmul>
 8006e78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e7c:	4680      	mov	r8, r0
 8006e7e:	4689      	mov	r9, r1
 8006e80:	4650      	mov	r0, sl
 8006e82:	4659      	mov	r1, fp
 8006e84:	f7f9 fbb8 	bl	80005f8 <__aeabi_dmul>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	4640      	mov	r0, r8
 8006e8e:	4649      	mov	r1, r9
 8006e90:	f7f9 f9fc 	bl	800028c <__adddf3>
 8006e94:	4632      	mov	r2, r6
 8006e96:	463b      	mov	r3, r7
 8006e98:	4680      	mov	r8, r0
 8006e9a:	4689      	mov	r9, r1
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	f7f9 fbaa 	bl	80005f8 <__aeabi_dmul>
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	4604      	mov	r4, r0
 8006ea8:	460d      	mov	r5, r1
 8006eaa:	4602      	mov	r2, r0
 8006eac:	4649      	mov	r1, r9
 8006eae:	4640      	mov	r0, r8
 8006eb0:	f7f9 f9ec 	bl	800028c <__adddf3>
 8006eb4:	4b1d      	ldr	r3, [pc, #116]	; (8006f2c <__ieee754_pow+0x3dc>)
 8006eb6:	4299      	cmp	r1, r3
 8006eb8:	ec45 4b19 	vmov	d9, r4, r5
 8006ebc:	4606      	mov	r6, r0
 8006ebe:	460f      	mov	r7, r1
 8006ec0:	468b      	mov	fp, r1
 8006ec2:	f340 82fe 	ble.w	80074c2 <__ieee754_pow+0x972>
 8006ec6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006eca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006ece:	4303      	orrs	r3, r0
 8006ed0:	f000 81f0 	beq.w	80072b4 <__ieee754_pow+0x764>
 8006ed4:	a310      	add	r3, pc, #64	; (adr r3, 8006f18 <__ieee754_pow+0x3c8>)
 8006ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eda:	ec51 0b18 	vmov	r0, r1, d8
 8006ede:	f7f9 fb8b 	bl	80005f8 <__aeabi_dmul>
 8006ee2:	a30d      	add	r3, pc, #52	; (adr r3, 8006f18 <__ieee754_pow+0x3c8>)
 8006ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee8:	e6cb      	b.n	8006c82 <__ieee754_pow+0x132>
 8006eea:	bf00      	nop
 8006eec:	f3af 8000 	nop.w
 8006ef0:	60000000 	.word	0x60000000
 8006ef4:	3ff71547 	.word	0x3ff71547
 8006ef8:	f85ddf44 	.word	0xf85ddf44
 8006efc:	3e54ae0b 	.word	0x3e54ae0b
 8006f00:	55555555 	.word	0x55555555
 8006f04:	3fd55555 	.word	0x3fd55555
 8006f08:	652b82fe 	.word	0x652b82fe
 8006f0c:	3ff71547 	.word	0x3ff71547
 8006f10:	00000000 	.word	0x00000000
 8006f14:	bff00000 	.word	0xbff00000
 8006f18:	8800759c 	.word	0x8800759c
 8006f1c:	7e37e43c 	.word	0x7e37e43c
 8006f20:	3ff00000 	.word	0x3ff00000
 8006f24:	3fd00000 	.word	0x3fd00000
 8006f28:	3fe00000 	.word	0x3fe00000
 8006f2c:	408fffff 	.word	0x408fffff
 8006f30:	4bd7      	ldr	r3, [pc, #860]	; (8007290 <__ieee754_pow+0x740>)
 8006f32:	ea03 0309 	and.w	r3, r3, r9
 8006f36:	2200      	movs	r2, #0
 8006f38:	b92b      	cbnz	r3, 8006f46 <__ieee754_pow+0x3f6>
 8006f3a:	4bd6      	ldr	r3, [pc, #856]	; (8007294 <__ieee754_pow+0x744>)
 8006f3c:	f7f9 fb5c 	bl	80005f8 <__aeabi_dmul>
 8006f40:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006f44:	460c      	mov	r4, r1
 8006f46:	1523      	asrs	r3, r4, #20
 8006f48:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006f4c:	4413      	add	r3, r2
 8006f4e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f50:	4bd1      	ldr	r3, [pc, #836]	; (8007298 <__ieee754_pow+0x748>)
 8006f52:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006f56:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006f5a:	429c      	cmp	r4, r3
 8006f5c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006f60:	dd08      	ble.n	8006f74 <__ieee754_pow+0x424>
 8006f62:	4bce      	ldr	r3, [pc, #824]	; (800729c <__ieee754_pow+0x74c>)
 8006f64:	429c      	cmp	r4, r3
 8006f66:	f340 8163 	ble.w	8007230 <__ieee754_pow+0x6e0>
 8006f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f70:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006f74:	2400      	movs	r4, #0
 8006f76:	00e3      	lsls	r3, r4, #3
 8006f78:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f7a:	4bc9      	ldr	r3, [pc, #804]	; (80072a0 <__ieee754_pow+0x750>)
 8006f7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f80:	ed93 7b00 	vldr	d7, [r3]
 8006f84:	4629      	mov	r1, r5
 8006f86:	ec53 2b17 	vmov	r2, r3, d7
 8006f8a:	eeb0 8a47 	vmov.f32	s16, s14
 8006f8e:	eef0 8a67 	vmov.f32	s17, s15
 8006f92:	4682      	mov	sl, r0
 8006f94:	f7f9 f978 	bl	8000288 <__aeabi_dsub>
 8006f98:	4652      	mov	r2, sl
 8006f9a:	4606      	mov	r6, r0
 8006f9c:	460f      	mov	r7, r1
 8006f9e:	462b      	mov	r3, r5
 8006fa0:	ec51 0b18 	vmov	r0, r1, d8
 8006fa4:	f7f9 f972 	bl	800028c <__adddf3>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	2000      	movs	r0, #0
 8006fae:	49bd      	ldr	r1, [pc, #756]	; (80072a4 <__ieee754_pow+0x754>)
 8006fb0:	f7f9 fc4c 	bl	800084c <__aeabi_ddiv>
 8006fb4:	ec41 0b19 	vmov	d9, r0, r1
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	4639      	mov	r1, r7
 8006fc0:	f7f9 fb1a 	bl	80005f8 <__aeabi_dmul>
 8006fc4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fcc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	9304      	str	r3, [sp, #16]
 8006fd4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006fd8:	46ab      	mov	fp, r5
 8006fda:	106d      	asrs	r5, r5, #1
 8006fdc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006fe0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006fe4:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006fe8:	2200      	movs	r2, #0
 8006fea:	4640      	mov	r0, r8
 8006fec:	4649      	mov	r1, r9
 8006fee:	4614      	mov	r4, r2
 8006ff0:	461d      	mov	r5, r3
 8006ff2:	f7f9 fb01 	bl	80005f8 <__aeabi_dmul>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	4639      	mov	r1, r7
 8006ffe:	f7f9 f943 	bl	8000288 <__aeabi_dsub>
 8007002:	ec53 2b18 	vmov	r2, r3, d8
 8007006:	4606      	mov	r6, r0
 8007008:	460f      	mov	r7, r1
 800700a:	4620      	mov	r0, r4
 800700c:	4629      	mov	r1, r5
 800700e:	f7f9 f93b 	bl	8000288 <__aeabi_dsub>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	4650      	mov	r0, sl
 8007018:	4659      	mov	r1, fp
 800701a:	f7f9 f935 	bl	8000288 <__aeabi_dsub>
 800701e:	4642      	mov	r2, r8
 8007020:	464b      	mov	r3, r9
 8007022:	f7f9 fae9 	bl	80005f8 <__aeabi_dmul>
 8007026:	4602      	mov	r2, r0
 8007028:	460b      	mov	r3, r1
 800702a:	4630      	mov	r0, r6
 800702c:	4639      	mov	r1, r7
 800702e:	f7f9 f92b 	bl	8000288 <__aeabi_dsub>
 8007032:	ec53 2b19 	vmov	r2, r3, d9
 8007036:	f7f9 fadf 	bl	80005f8 <__aeabi_dmul>
 800703a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800703e:	ec41 0b18 	vmov	d8, r0, r1
 8007042:	4610      	mov	r0, r2
 8007044:	4619      	mov	r1, r3
 8007046:	f7f9 fad7 	bl	80005f8 <__aeabi_dmul>
 800704a:	a37d      	add	r3, pc, #500	; (adr r3, 8007240 <__ieee754_pow+0x6f0>)
 800704c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007050:	4604      	mov	r4, r0
 8007052:	460d      	mov	r5, r1
 8007054:	f7f9 fad0 	bl	80005f8 <__aeabi_dmul>
 8007058:	a37b      	add	r3, pc, #492	; (adr r3, 8007248 <__ieee754_pow+0x6f8>)
 800705a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705e:	f7f9 f915 	bl	800028c <__adddf3>
 8007062:	4622      	mov	r2, r4
 8007064:	462b      	mov	r3, r5
 8007066:	f7f9 fac7 	bl	80005f8 <__aeabi_dmul>
 800706a:	a379      	add	r3, pc, #484	; (adr r3, 8007250 <__ieee754_pow+0x700>)
 800706c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007070:	f7f9 f90c 	bl	800028c <__adddf3>
 8007074:	4622      	mov	r2, r4
 8007076:	462b      	mov	r3, r5
 8007078:	f7f9 fabe 	bl	80005f8 <__aeabi_dmul>
 800707c:	a376      	add	r3, pc, #472	; (adr r3, 8007258 <__ieee754_pow+0x708>)
 800707e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007082:	f7f9 f903 	bl	800028c <__adddf3>
 8007086:	4622      	mov	r2, r4
 8007088:	462b      	mov	r3, r5
 800708a:	f7f9 fab5 	bl	80005f8 <__aeabi_dmul>
 800708e:	a374      	add	r3, pc, #464	; (adr r3, 8007260 <__ieee754_pow+0x710>)
 8007090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007094:	f7f9 f8fa 	bl	800028c <__adddf3>
 8007098:	4622      	mov	r2, r4
 800709a:	462b      	mov	r3, r5
 800709c:	f7f9 faac 	bl	80005f8 <__aeabi_dmul>
 80070a0:	a371      	add	r3, pc, #452	; (adr r3, 8007268 <__ieee754_pow+0x718>)
 80070a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a6:	f7f9 f8f1 	bl	800028c <__adddf3>
 80070aa:	4622      	mov	r2, r4
 80070ac:	4606      	mov	r6, r0
 80070ae:	460f      	mov	r7, r1
 80070b0:	462b      	mov	r3, r5
 80070b2:	4620      	mov	r0, r4
 80070b4:	4629      	mov	r1, r5
 80070b6:	f7f9 fa9f 	bl	80005f8 <__aeabi_dmul>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	4630      	mov	r0, r6
 80070c0:	4639      	mov	r1, r7
 80070c2:	f7f9 fa99 	bl	80005f8 <__aeabi_dmul>
 80070c6:	4642      	mov	r2, r8
 80070c8:	4604      	mov	r4, r0
 80070ca:	460d      	mov	r5, r1
 80070cc:	464b      	mov	r3, r9
 80070ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070d2:	f7f9 f8db 	bl	800028c <__adddf3>
 80070d6:	ec53 2b18 	vmov	r2, r3, d8
 80070da:	f7f9 fa8d 	bl	80005f8 <__aeabi_dmul>
 80070de:	4622      	mov	r2, r4
 80070e0:	462b      	mov	r3, r5
 80070e2:	f7f9 f8d3 	bl	800028c <__adddf3>
 80070e6:	4642      	mov	r2, r8
 80070e8:	4682      	mov	sl, r0
 80070ea:	468b      	mov	fp, r1
 80070ec:	464b      	mov	r3, r9
 80070ee:	4640      	mov	r0, r8
 80070f0:	4649      	mov	r1, r9
 80070f2:	f7f9 fa81 	bl	80005f8 <__aeabi_dmul>
 80070f6:	4b6c      	ldr	r3, [pc, #432]	; (80072a8 <__ieee754_pow+0x758>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	4606      	mov	r6, r0
 80070fc:	460f      	mov	r7, r1
 80070fe:	f7f9 f8c5 	bl	800028c <__adddf3>
 8007102:	4652      	mov	r2, sl
 8007104:	465b      	mov	r3, fp
 8007106:	f7f9 f8c1 	bl	800028c <__adddf3>
 800710a:	9c04      	ldr	r4, [sp, #16]
 800710c:	460d      	mov	r5, r1
 800710e:	4622      	mov	r2, r4
 8007110:	460b      	mov	r3, r1
 8007112:	4640      	mov	r0, r8
 8007114:	4649      	mov	r1, r9
 8007116:	f7f9 fa6f 	bl	80005f8 <__aeabi_dmul>
 800711a:	4b63      	ldr	r3, [pc, #396]	; (80072a8 <__ieee754_pow+0x758>)
 800711c:	4680      	mov	r8, r0
 800711e:	4689      	mov	r9, r1
 8007120:	2200      	movs	r2, #0
 8007122:	4620      	mov	r0, r4
 8007124:	4629      	mov	r1, r5
 8007126:	f7f9 f8af 	bl	8000288 <__aeabi_dsub>
 800712a:	4632      	mov	r2, r6
 800712c:	463b      	mov	r3, r7
 800712e:	f7f9 f8ab 	bl	8000288 <__aeabi_dsub>
 8007132:	4602      	mov	r2, r0
 8007134:	460b      	mov	r3, r1
 8007136:	4650      	mov	r0, sl
 8007138:	4659      	mov	r1, fp
 800713a:	f7f9 f8a5 	bl	8000288 <__aeabi_dsub>
 800713e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007142:	f7f9 fa59 	bl	80005f8 <__aeabi_dmul>
 8007146:	4622      	mov	r2, r4
 8007148:	4606      	mov	r6, r0
 800714a:	460f      	mov	r7, r1
 800714c:	462b      	mov	r3, r5
 800714e:	ec51 0b18 	vmov	r0, r1, d8
 8007152:	f7f9 fa51 	bl	80005f8 <__aeabi_dmul>
 8007156:	4602      	mov	r2, r0
 8007158:	460b      	mov	r3, r1
 800715a:	4630      	mov	r0, r6
 800715c:	4639      	mov	r1, r7
 800715e:	f7f9 f895 	bl	800028c <__adddf3>
 8007162:	4606      	mov	r6, r0
 8007164:	460f      	mov	r7, r1
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	4640      	mov	r0, r8
 800716c:	4649      	mov	r1, r9
 800716e:	f7f9 f88d 	bl	800028c <__adddf3>
 8007172:	9c04      	ldr	r4, [sp, #16]
 8007174:	a33e      	add	r3, pc, #248	; (adr r3, 8007270 <__ieee754_pow+0x720>)
 8007176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717a:	4620      	mov	r0, r4
 800717c:	460d      	mov	r5, r1
 800717e:	f7f9 fa3b 	bl	80005f8 <__aeabi_dmul>
 8007182:	4642      	mov	r2, r8
 8007184:	ec41 0b18 	vmov	d8, r0, r1
 8007188:	464b      	mov	r3, r9
 800718a:	4620      	mov	r0, r4
 800718c:	4629      	mov	r1, r5
 800718e:	f7f9 f87b 	bl	8000288 <__aeabi_dsub>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	4630      	mov	r0, r6
 8007198:	4639      	mov	r1, r7
 800719a:	f7f9 f875 	bl	8000288 <__aeabi_dsub>
 800719e:	a336      	add	r3, pc, #216	; (adr r3, 8007278 <__ieee754_pow+0x728>)
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f7f9 fa28 	bl	80005f8 <__aeabi_dmul>
 80071a8:	a335      	add	r3, pc, #212	; (adr r3, 8007280 <__ieee754_pow+0x730>)
 80071aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ae:	4606      	mov	r6, r0
 80071b0:	460f      	mov	r7, r1
 80071b2:	4620      	mov	r0, r4
 80071b4:	4629      	mov	r1, r5
 80071b6:	f7f9 fa1f 	bl	80005f8 <__aeabi_dmul>
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	4630      	mov	r0, r6
 80071c0:	4639      	mov	r1, r7
 80071c2:	f7f9 f863 	bl	800028c <__adddf3>
 80071c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071c8:	4b38      	ldr	r3, [pc, #224]	; (80072ac <__ieee754_pow+0x75c>)
 80071ca:	4413      	add	r3, r2
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f7f9 f85c 	bl	800028c <__adddf3>
 80071d4:	4682      	mov	sl, r0
 80071d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071d8:	468b      	mov	fp, r1
 80071da:	f7f9 f9a3 	bl	8000524 <__aeabi_i2d>
 80071de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071e0:	4b33      	ldr	r3, [pc, #204]	; (80072b0 <__ieee754_pow+0x760>)
 80071e2:	4413      	add	r3, r2
 80071e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80071e8:	4606      	mov	r6, r0
 80071ea:	460f      	mov	r7, r1
 80071ec:	4652      	mov	r2, sl
 80071ee:	465b      	mov	r3, fp
 80071f0:	ec51 0b18 	vmov	r0, r1, d8
 80071f4:	f7f9 f84a 	bl	800028c <__adddf3>
 80071f8:	4642      	mov	r2, r8
 80071fa:	464b      	mov	r3, r9
 80071fc:	f7f9 f846 	bl	800028c <__adddf3>
 8007200:	4632      	mov	r2, r6
 8007202:	463b      	mov	r3, r7
 8007204:	f7f9 f842 	bl	800028c <__adddf3>
 8007208:	9c04      	ldr	r4, [sp, #16]
 800720a:	4632      	mov	r2, r6
 800720c:	463b      	mov	r3, r7
 800720e:	4620      	mov	r0, r4
 8007210:	460d      	mov	r5, r1
 8007212:	f7f9 f839 	bl	8000288 <__aeabi_dsub>
 8007216:	4642      	mov	r2, r8
 8007218:	464b      	mov	r3, r9
 800721a:	f7f9 f835 	bl	8000288 <__aeabi_dsub>
 800721e:	ec53 2b18 	vmov	r2, r3, d8
 8007222:	f7f9 f831 	bl	8000288 <__aeabi_dsub>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	4650      	mov	r0, sl
 800722c:	4659      	mov	r1, fp
 800722e:	e606      	b.n	8006e3e <__ieee754_pow+0x2ee>
 8007230:	2401      	movs	r4, #1
 8007232:	e6a0      	b.n	8006f76 <__ieee754_pow+0x426>
 8007234:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007288 <__ieee754_pow+0x738>
 8007238:	e60d      	b.n	8006e56 <__ieee754_pow+0x306>
 800723a:	bf00      	nop
 800723c:	f3af 8000 	nop.w
 8007240:	4a454eef 	.word	0x4a454eef
 8007244:	3fca7e28 	.word	0x3fca7e28
 8007248:	93c9db65 	.word	0x93c9db65
 800724c:	3fcd864a 	.word	0x3fcd864a
 8007250:	a91d4101 	.word	0xa91d4101
 8007254:	3fd17460 	.word	0x3fd17460
 8007258:	518f264d 	.word	0x518f264d
 800725c:	3fd55555 	.word	0x3fd55555
 8007260:	db6fabff 	.word	0xdb6fabff
 8007264:	3fdb6db6 	.word	0x3fdb6db6
 8007268:	33333303 	.word	0x33333303
 800726c:	3fe33333 	.word	0x3fe33333
 8007270:	e0000000 	.word	0xe0000000
 8007274:	3feec709 	.word	0x3feec709
 8007278:	dc3a03fd 	.word	0xdc3a03fd
 800727c:	3feec709 	.word	0x3feec709
 8007280:	145b01f5 	.word	0x145b01f5
 8007284:	be3e2fe0 	.word	0xbe3e2fe0
 8007288:	00000000 	.word	0x00000000
 800728c:	3ff00000 	.word	0x3ff00000
 8007290:	7ff00000 	.word	0x7ff00000
 8007294:	43400000 	.word	0x43400000
 8007298:	0003988e 	.word	0x0003988e
 800729c:	000bb679 	.word	0x000bb679
 80072a0:	080090f0 	.word	0x080090f0
 80072a4:	3ff00000 	.word	0x3ff00000
 80072a8:	40080000 	.word	0x40080000
 80072ac:	08009110 	.word	0x08009110
 80072b0:	08009100 	.word	0x08009100
 80072b4:	a3b5      	add	r3, pc, #724	; (adr r3, 800758c <__ieee754_pow+0xa3c>)
 80072b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ba:	4640      	mov	r0, r8
 80072bc:	4649      	mov	r1, r9
 80072be:	f7f8 ffe5 	bl	800028c <__adddf3>
 80072c2:	4622      	mov	r2, r4
 80072c4:	ec41 0b1a 	vmov	d10, r0, r1
 80072c8:	462b      	mov	r3, r5
 80072ca:	4630      	mov	r0, r6
 80072cc:	4639      	mov	r1, r7
 80072ce:	f7f8 ffdb 	bl	8000288 <__aeabi_dsub>
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	ec51 0b1a 	vmov	r0, r1, d10
 80072da:	f7f9 fc1d 	bl	8000b18 <__aeabi_dcmpgt>
 80072de:	2800      	cmp	r0, #0
 80072e0:	f47f adf8 	bne.w	8006ed4 <__ieee754_pow+0x384>
 80072e4:	4aa4      	ldr	r2, [pc, #656]	; (8007578 <__ieee754_pow+0xa28>)
 80072e6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80072ea:	4293      	cmp	r3, r2
 80072ec:	f340 810b 	ble.w	8007506 <__ieee754_pow+0x9b6>
 80072f0:	151b      	asrs	r3, r3, #20
 80072f2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80072f6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80072fa:	fa4a f303 	asr.w	r3, sl, r3
 80072fe:	445b      	add	r3, fp
 8007300:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007304:	4e9d      	ldr	r6, [pc, #628]	; (800757c <__ieee754_pow+0xa2c>)
 8007306:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800730a:	4116      	asrs	r6, r2
 800730c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007310:	2000      	movs	r0, #0
 8007312:	ea23 0106 	bic.w	r1, r3, r6
 8007316:	f1c2 0214 	rsb	r2, r2, #20
 800731a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800731e:	fa4a fa02 	asr.w	sl, sl, r2
 8007322:	f1bb 0f00 	cmp.w	fp, #0
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	4620      	mov	r0, r4
 800732c:	4629      	mov	r1, r5
 800732e:	bfb8      	it	lt
 8007330:	f1ca 0a00 	rsblt	sl, sl, #0
 8007334:	f7f8 ffa8 	bl	8000288 <__aeabi_dsub>
 8007338:	ec41 0b19 	vmov	d9, r0, r1
 800733c:	4642      	mov	r2, r8
 800733e:	464b      	mov	r3, r9
 8007340:	ec51 0b19 	vmov	r0, r1, d9
 8007344:	f7f8 ffa2 	bl	800028c <__adddf3>
 8007348:	2400      	movs	r4, #0
 800734a:	a379      	add	r3, pc, #484	; (adr r3, 8007530 <__ieee754_pow+0x9e0>)
 800734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007350:	4620      	mov	r0, r4
 8007352:	460d      	mov	r5, r1
 8007354:	f7f9 f950 	bl	80005f8 <__aeabi_dmul>
 8007358:	ec53 2b19 	vmov	r2, r3, d9
 800735c:	4606      	mov	r6, r0
 800735e:	460f      	mov	r7, r1
 8007360:	4620      	mov	r0, r4
 8007362:	4629      	mov	r1, r5
 8007364:	f7f8 ff90 	bl	8000288 <__aeabi_dsub>
 8007368:	4602      	mov	r2, r0
 800736a:	460b      	mov	r3, r1
 800736c:	4640      	mov	r0, r8
 800736e:	4649      	mov	r1, r9
 8007370:	f7f8 ff8a 	bl	8000288 <__aeabi_dsub>
 8007374:	a370      	add	r3, pc, #448	; (adr r3, 8007538 <__ieee754_pow+0x9e8>)
 8007376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737a:	f7f9 f93d 	bl	80005f8 <__aeabi_dmul>
 800737e:	a370      	add	r3, pc, #448	; (adr r3, 8007540 <__ieee754_pow+0x9f0>)
 8007380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007384:	4680      	mov	r8, r0
 8007386:	4689      	mov	r9, r1
 8007388:	4620      	mov	r0, r4
 800738a:	4629      	mov	r1, r5
 800738c:	f7f9 f934 	bl	80005f8 <__aeabi_dmul>
 8007390:	4602      	mov	r2, r0
 8007392:	460b      	mov	r3, r1
 8007394:	4640      	mov	r0, r8
 8007396:	4649      	mov	r1, r9
 8007398:	f7f8 ff78 	bl	800028c <__adddf3>
 800739c:	4604      	mov	r4, r0
 800739e:	460d      	mov	r5, r1
 80073a0:	4602      	mov	r2, r0
 80073a2:	460b      	mov	r3, r1
 80073a4:	4630      	mov	r0, r6
 80073a6:	4639      	mov	r1, r7
 80073a8:	f7f8 ff70 	bl	800028c <__adddf3>
 80073ac:	4632      	mov	r2, r6
 80073ae:	463b      	mov	r3, r7
 80073b0:	4680      	mov	r8, r0
 80073b2:	4689      	mov	r9, r1
 80073b4:	f7f8 ff68 	bl	8000288 <__aeabi_dsub>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4620      	mov	r0, r4
 80073be:	4629      	mov	r1, r5
 80073c0:	f7f8 ff62 	bl	8000288 <__aeabi_dsub>
 80073c4:	4642      	mov	r2, r8
 80073c6:	4606      	mov	r6, r0
 80073c8:	460f      	mov	r7, r1
 80073ca:	464b      	mov	r3, r9
 80073cc:	4640      	mov	r0, r8
 80073ce:	4649      	mov	r1, r9
 80073d0:	f7f9 f912 	bl	80005f8 <__aeabi_dmul>
 80073d4:	a35c      	add	r3, pc, #368	; (adr r3, 8007548 <__ieee754_pow+0x9f8>)
 80073d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073da:	4604      	mov	r4, r0
 80073dc:	460d      	mov	r5, r1
 80073de:	f7f9 f90b 	bl	80005f8 <__aeabi_dmul>
 80073e2:	a35b      	add	r3, pc, #364	; (adr r3, 8007550 <__ieee754_pow+0xa00>)
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	f7f8 ff4e 	bl	8000288 <__aeabi_dsub>
 80073ec:	4622      	mov	r2, r4
 80073ee:	462b      	mov	r3, r5
 80073f0:	f7f9 f902 	bl	80005f8 <__aeabi_dmul>
 80073f4:	a358      	add	r3, pc, #352	; (adr r3, 8007558 <__ieee754_pow+0xa08>)
 80073f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fa:	f7f8 ff47 	bl	800028c <__adddf3>
 80073fe:	4622      	mov	r2, r4
 8007400:	462b      	mov	r3, r5
 8007402:	f7f9 f8f9 	bl	80005f8 <__aeabi_dmul>
 8007406:	a356      	add	r3, pc, #344	; (adr r3, 8007560 <__ieee754_pow+0xa10>)
 8007408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740c:	f7f8 ff3c 	bl	8000288 <__aeabi_dsub>
 8007410:	4622      	mov	r2, r4
 8007412:	462b      	mov	r3, r5
 8007414:	f7f9 f8f0 	bl	80005f8 <__aeabi_dmul>
 8007418:	a353      	add	r3, pc, #332	; (adr r3, 8007568 <__ieee754_pow+0xa18>)
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	f7f8 ff35 	bl	800028c <__adddf3>
 8007422:	4622      	mov	r2, r4
 8007424:	462b      	mov	r3, r5
 8007426:	f7f9 f8e7 	bl	80005f8 <__aeabi_dmul>
 800742a:	4602      	mov	r2, r0
 800742c:	460b      	mov	r3, r1
 800742e:	4640      	mov	r0, r8
 8007430:	4649      	mov	r1, r9
 8007432:	f7f8 ff29 	bl	8000288 <__aeabi_dsub>
 8007436:	4604      	mov	r4, r0
 8007438:	460d      	mov	r5, r1
 800743a:	4602      	mov	r2, r0
 800743c:	460b      	mov	r3, r1
 800743e:	4640      	mov	r0, r8
 8007440:	4649      	mov	r1, r9
 8007442:	f7f9 f8d9 	bl	80005f8 <__aeabi_dmul>
 8007446:	2200      	movs	r2, #0
 8007448:	ec41 0b19 	vmov	d9, r0, r1
 800744c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007450:	4620      	mov	r0, r4
 8007452:	4629      	mov	r1, r5
 8007454:	f7f8 ff18 	bl	8000288 <__aeabi_dsub>
 8007458:	4602      	mov	r2, r0
 800745a:	460b      	mov	r3, r1
 800745c:	ec51 0b19 	vmov	r0, r1, d9
 8007460:	f7f9 f9f4 	bl	800084c <__aeabi_ddiv>
 8007464:	4632      	mov	r2, r6
 8007466:	4604      	mov	r4, r0
 8007468:	460d      	mov	r5, r1
 800746a:	463b      	mov	r3, r7
 800746c:	4640      	mov	r0, r8
 800746e:	4649      	mov	r1, r9
 8007470:	f7f9 f8c2 	bl	80005f8 <__aeabi_dmul>
 8007474:	4632      	mov	r2, r6
 8007476:	463b      	mov	r3, r7
 8007478:	f7f8 ff08 	bl	800028c <__adddf3>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	4620      	mov	r0, r4
 8007482:	4629      	mov	r1, r5
 8007484:	f7f8 ff00 	bl	8000288 <__aeabi_dsub>
 8007488:	4642      	mov	r2, r8
 800748a:	464b      	mov	r3, r9
 800748c:	f7f8 fefc 	bl	8000288 <__aeabi_dsub>
 8007490:	460b      	mov	r3, r1
 8007492:	4602      	mov	r2, r0
 8007494:	493a      	ldr	r1, [pc, #232]	; (8007580 <__ieee754_pow+0xa30>)
 8007496:	2000      	movs	r0, #0
 8007498:	f7f8 fef6 	bl	8000288 <__aeabi_dsub>
 800749c:	e9cd 0100 	strd	r0, r1, [sp]
 80074a0:	9b01      	ldr	r3, [sp, #4]
 80074a2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80074a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074aa:	da2f      	bge.n	800750c <__ieee754_pow+0x9bc>
 80074ac:	4650      	mov	r0, sl
 80074ae:	ed9d 0b00 	vldr	d0, [sp]
 80074b2:	f001 faed 	bl	8008a90 <scalbn>
 80074b6:	ec51 0b10 	vmov	r0, r1, d0
 80074ba:	ec53 2b18 	vmov	r2, r3, d8
 80074be:	f7ff bbe0 	b.w	8006c82 <__ieee754_pow+0x132>
 80074c2:	4b30      	ldr	r3, [pc, #192]	; (8007584 <__ieee754_pow+0xa34>)
 80074c4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80074c8:	429e      	cmp	r6, r3
 80074ca:	f77f af0b 	ble.w	80072e4 <__ieee754_pow+0x794>
 80074ce:	4b2e      	ldr	r3, [pc, #184]	; (8007588 <__ieee754_pow+0xa38>)
 80074d0:	440b      	add	r3, r1
 80074d2:	4303      	orrs	r3, r0
 80074d4:	d00b      	beq.n	80074ee <__ieee754_pow+0x99e>
 80074d6:	a326      	add	r3, pc, #152	; (adr r3, 8007570 <__ieee754_pow+0xa20>)
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	ec51 0b18 	vmov	r0, r1, d8
 80074e0:	f7f9 f88a 	bl	80005f8 <__aeabi_dmul>
 80074e4:	a322      	add	r3, pc, #136	; (adr r3, 8007570 <__ieee754_pow+0xa20>)
 80074e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ea:	f7ff bbca 	b.w	8006c82 <__ieee754_pow+0x132>
 80074ee:	4622      	mov	r2, r4
 80074f0:	462b      	mov	r3, r5
 80074f2:	f7f8 fec9 	bl	8000288 <__aeabi_dsub>
 80074f6:	4642      	mov	r2, r8
 80074f8:	464b      	mov	r3, r9
 80074fa:	f7f9 fb03 	bl	8000b04 <__aeabi_dcmpge>
 80074fe:	2800      	cmp	r0, #0
 8007500:	f43f aef0 	beq.w	80072e4 <__ieee754_pow+0x794>
 8007504:	e7e7      	b.n	80074d6 <__ieee754_pow+0x986>
 8007506:	f04f 0a00 	mov.w	sl, #0
 800750a:	e717      	b.n	800733c <__ieee754_pow+0x7ec>
 800750c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007510:	4619      	mov	r1, r3
 8007512:	e7d2      	b.n	80074ba <__ieee754_pow+0x96a>
 8007514:	491a      	ldr	r1, [pc, #104]	; (8007580 <__ieee754_pow+0xa30>)
 8007516:	2000      	movs	r0, #0
 8007518:	f7ff bb9e 	b.w	8006c58 <__ieee754_pow+0x108>
 800751c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007520:	f7ff bb9a 	b.w	8006c58 <__ieee754_pow+0x108>
 8007524:	9000      	str	r0, [sp, #0]
 8007526:	f7ff bb76 	b.w	8006c16 <__ieee754_pow+0xc6>
 800752a:	2100      	movs	r1, #0
 800752c:	f7ff bb60 	b.w	8006bf0 <__ieee754_pow+0xa0>
 8007530:	00000000 	.word	0x00000000
 8007534:	3fe62e43 	.word	0x3fe62e43
 8007538:	fefa39ef 	.word	0xfefa39ef
 800753c:	3fe62e42 	.word	0x3fe62e42
 8007540:	0ca86c39 	.word	0x0ca86c39
 8007544:	be205c61 	.word	0xbe205c61
 8007548:	72bea4d0 	.word	0x72bea4d0
 800754c:	3e663769 	.word	0x3e663769
 8007550:	c5d26bf1 	.word	0xc5d26bf1
 8007554:	3ebbbd41 	.word	0x3ebbbd41
 8007558:	af25de2c 	.word	0xaf25de2c
 800755c:	3f11566a 	.word	0x3f11566a
 8007560:	16bebd93 	.word	0x16bebd93
 8007564:	3f66c16c 	.word	0x3f66c16c
 8007568:	5555553e 	.word	0x5555553e
 800756c:	3fc55555 	.word	0x3fc55555
 8007570:	c2f8f359 	.word	0xc2f8f359
 8007574:	01a56e1f 	.word	0x01a56e1f
 8007578:	3fe00000 	.word	0x3fe00000
 800757c:	000fffff 	.word	0x000fffff
 8007580:	3ff00000 	.word	0x3ff00000
 8007584:	4090cbff 	.word	0x4090cbff
 8007588:	3f6f3400 	.word	0x3f6f3400
 800758c:	652b82fe 	.word	0x652b82fe
 8007590:	3c971547 	.word	0x3c971547
 8007594:	00000000 	.word	0x00000000

08007598 <__ieee754_rem_pio2>:
 8007598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800759c:	ed2d 8b02 	vpush	{d8}
 80075a0:	ec55 4b10 	vmov	r4, r5, d0
 80075a4:	4bca      	ldr	r3, [pc, #808]	; (80078d0 <__ieee754_rem_pio2+0x338>)
 80075a6:	b08b      	sub	sp, #44	; 0x2c
 80075a8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80075ac:	4598      	cmp	r8, r3
 80075ae:	4682      	mov	sl, r0
 80075b0:	9502      	str	r5, [sp, #8]
 80075b2:	dc08      	bgt.n	80075c6 <__ieee754_rem_pio2+0x2e>
 80075b4:	2200      	movs	r2, #0
 80075b6:	2300      	movs	r3, #0
 80075b8:	ed80 0b00 	vstr	d0, [r0]
 80075bc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80075c0:	f04f 0b00 	mov.w	fp, #0
 80075c4:	e028      	b.n	8007618 <__ieee754_rem_pio2+0x80>
 80075c6:	4bc3      	ldr	r3, [pc, #780]	; (80078d4 <__ieee754_rem_pio2+0x33c>)
 80075c8:	4598      	cmp	r8, r3
 80075ca:	dc78      	bgt.n	80076be <__ieee754_rem_pio2+0x126>
 80075cc:	9b02      	ldr	r3, [sp, #8]
 80075ce:	4ec2      	ldr	r6, [pc, #776]	; (80078d8 <__ieee754_rem_pio2+0x340>)
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	ee10 0a10 	vmov	r0, s0
 80075d6:	a3b0      	add	r3, pc, #704	; (adr r3, 8007898 <__ieee754_rem_pio2+0x300>)
 80075d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075dc:	4629      	mov	r1, r5
 80075de:	dd39      	ble.n	8007654 <__ieee754_rem_pio2+0xbc>
 80075e0:	f7f8 fe52 	bl	8000288 <__aeabi_dsub>
 80075e4:	45b0      	cmp	r8, r6
 80075e6:	4604      	mov	r4, r0
 80075e8:	460d      	mov	r5, r1
 80075ea:	d01b      	beq.n	8007624 <__ieee754_rem_pio2+0x8c>
 80075ec:	a3ac      	add	r3, pc, #688	; (adr r3, 80078a0 <__ieee754_rem_pio2+0x308>)
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f7f8 fe49 	bl	8000288 <__aeabi_dsub>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	e9ca 2300 	strd	r2, r3, [sl]
 80075fe:	4620      	mov	r0, r4
 8007600:	4629      	mov	r1, r5
 8007602:	f7f8 fe41 	bl	8000288 <__aeabi_dsub>
 8007606:	a3a6      	add	r3, pc, #664	; (adr r3, 80078a0 <__ieee754_rem_pio2+0x308>)
 8007608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760c:	f7f8 fe3c 	bl	8000288 <__aeabi_dsub>
 8007610:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007614:	f04f 0b01 	mov.w	fp, #1
 8007618:	4658      	mov	r0, fp
 800761a:	b00b      	add	sp, #44	; 0x2c
 800761c:	ecbd 8b02 	vpop	{d8}
 8007620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007624:	a3a0      	add	r3, pc, #640	; (adr r3, 80078a8 <__ieee754_rem_pio2+0x310>)
 8007626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762a:	f7f8 fe2d 	bl	8000288 <__aeabi_dsub>
 800762e:	a3a0      	add	r3, pc, #640	; (adr r3, 80078b0 <__ieee754_rem_pio2+0x318>)
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	4604      	mov	r4, r0
 8007636:	460d      	mov	r5, r1
 8007638:	f7f8 fe26 	bl	8000288 <__aeabi_dsub>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	e9ca 2300 	strd	r2, r3, [sl]
 8007644:	4620      	mov	r0, r4
 8007646:	4629      	mov	r1, r5
 8007648:	f7f8 fe1e 	bl	8000288 <__aeabi_dsub>
 800764c:	a398      	add	r3, pc, #608	; (adr r3, 80078b0 <__ieee754_rem_pio2+0x318>)
 800764e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007652:	e7db      	b.n	800760c <__ieee754_rem_pio2+0x74>
 8007654:	f7f8 fe1a 	bl	800028c <__adddf3>
 8007658:	45b0      	cmp	r8, r6
 800765a:	4604      	mov	r4, r0
 800765c:	460d      	mov	r5, r1
 800765e:	d016      	beq.n	800768e <__ieee754_rem_pio2+0xf6>
 8007660:	a38f      	add	r3, pc, #572	; (adr r3, 80078a0 <__ieee754_rem_pio2+0x308>)
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	f7f8 fe11 	bl	800028c <__adddf3>
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	e9ca 2300 	strd	r2, r3, [sl]
 8007672:	4620      	mov	r0, r4
 8007674:	4629      	mov	r1, r5
 8007676:	f7f8 fe07 	bl	8000288 <__aeabi_dsub>
 800767a:	a389      	add	r3, pc, #548	; (adr r3, 80078a0 <__ieee754_rem_pio2+0x308>)
 800767c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007680:	f7f8 fe04 	bl	800028c <__adddf3>
 8007684:	f04f 3bff 	mov.w	fp, #4294967295
 8007688:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800768c:	e7c4      	b.n	8007618 <__ieee754_rem_pio2+0x80>
 800768e:	a386      	add	r3, pc, #536	; (adr r3, 80078a8 <__ieee754_rem_pio2+0x310>)
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	f7f8 fdfa 	bl	800028c <__adddf3>
 8007698:	a385      	add	r3, pc, #532	; (adr r3, 80078b0 <__ieee754_rem_pio2+0x318>)
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	4604      	mov	r4, r0
 80076a0:	460d      	mov	r5, r1
 80076a2:	f7f8 fdf3 	bl	800028c <__adddf3>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	e9ca 2300 	strd	r2, r3, [sl]
 80076ae:	4620      	mov	r0, r4
 80076b0:	4629      	mov	r1, r5
 80076b2:	f7f8 fde9 	bl	8000288 <__aeabi_dsub>
 80076b6:	a37e      	add	r3, pc, #504	; (adr r3, 80078b0 <__ieee754_rem_pio2+0x318>)
 80076b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076bc:	e7e0      	b.n	8007680 <__ieee754_rem_pio2+0xe8>
 80076be:	4b87      	ldr	r3, [pc, #540]	; (80078dc <__ieee754_rem_pio2+0x344>)
 80076c0:	4598      	cmp	r8, r3
 80076c2:	f300 80d9 	bgt.w	8007878 <__ieee754_rem_pio2+0x2e0>
 80076c6:	f001 f8c3 	bl	8008850 <fabs>
 80076ca:	ec55 4b10 	vmov	r4, r5, d0
 80076ce:	ee10 0a10 	vmov	r0, s0
 80076d2:	a379      	add	r3, pc, #484	; (adr r3, 80078b8 <__ieee754_rem_pio2+0x320>)
 80076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d8:	4629      	mov	r1, r5
 80076da:	f7f8 ff8d 	bl	80005f8 <__aeabi_dmul>
 80076de:	4b80      	ldr	r3, [pc, #512]	; (80078e0 <__ieee754_rem_pio2+0x348>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	f7f8 fdd3 	bl	800028c <__adddf3>
 80076e6:	f7f9 fa37 	bl	8000b58 <__aeabi_d2iz>
 80076ea:	4683      	mov	fp, r0
 80076ec:	f7f8 ff1a 	bl	8000524 <__aeabi_i2d>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	ec43 2b18 	vmov	d8, r2, r3
 80076f8:	a367      	add	r3, pc, #412	; (adr r3, 8007898 <__ieee754_rem_pio2+0x300>)
 80076fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fe:	f7f8 ff7b 	bl	80005f8 <__aeabi_dmul>
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	4620      	mov	r0, r4
 8007708:	4629      	mov	r1, r5
 800770a:	f7f8 fdbd 	bl	8000288 <__aeabi_dsub>
 800770e:	a364      	add	r3, pc, #400	; (adr r3, 80078a0 <__ieee754_rem_pio2+0x308>)
 8007710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007714:	4606      	mov	r6, r0
 8007716:	460f      	mov	r7, r1
 8007718:	ec51 0b18 	vmov	r0, r1, d8
 800771c:	f7f8 ff6c 	bl	80005f8 <__aeabi_dmul>
 8007720:	f1bb 0f1f 	cmp.w	fp, #31
 8007724:	4604      	mov	r4, r0
 8007726:	460d      	mov	r5, r1
 8007728:	dc0d      	bgt.n	8007746 <__ieee754_rem_pio2+0x1ae>
 800772a:	4b6e      	ldr	r3, [pc, #440]	; (80078e4 <__ieee754_rem_pio2+0x34c>)
 800772c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007734:	4543      	cmp	r3, r8
 8007736:	d006      	beq.n	8007746 <__ieee754_rem_pio2+0x1ae>
 8007738:	4622      	mov	r2, r4
 800773a:	462b      	mov	r3, r5
 800773c:	4630      	mov	r0, r6
 800773e:	4639      	mov	r1, r7
 8007740:	f7f8 fda2 	bl	8000288 <__aeabi_dsub>
 8007744:	e00f      	b.n	8007766 <__ieee754_rem_pio2+0x1ce>
 8007746:	462b      	mov	r3, r5
 8007748:	4622      	mov	r2, r4
 800774a:	4630      	mov	r0, r6
 800774c:	4639      	mov	r1, r7
 800774e:	f7f8 fd9b 	bl	8000288 <__aeabi_dsub>
 8007752:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007756:	9303      	str	r3, [sp, #12]
 8007758:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800775c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007760:	f1b8 0f10 	cmp.w	r8, #16
 8007764:	dc02      	bgt.n	800776c <__ieee754_rem_pio2+0x1d4>
 8007766:	e9ca 0100 	strd	r0, r1, [sl]
 800776a:	e039      	b.n	80077e0 <__ieee754_rem_pio2+0x248>
 800776c:	a34e      	add	r3, pc, #312	; (adr r3, 80078a8 <__ieee754_rem_pio2+0x310>)
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	ec51 0b18 	vmov	r0, r1, d8
 8007776:	f7f8 ff3f 	bl	80005f8 <__aeabi_dmul>
 800777a:	4604      	mov	r4, r0
 800777c:	460d      	mov	r5, r1
 800777e:	4602      	mov	r2, r0
 8007780:	460b      	mov	r3, r1
 8007782:	4630      	mov	r0, r6
 8007784:	4639      	mov	r1, r7
 8007786:	f7f8 fd7f 	bl	8000288 <__aeabi_dsub>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	4680      	mov	r8, r0
 8007790:	4689      	mov	r9, r1
 8007792:	4630      	mov	r0, r6
 8007794:	4639      	mov	r1, r7
 8007796:	f7f8 fd77 	bl	8000288 <__aeabi_dsub>
 800779a:	4622      	mov	r2, r4
 800779c:	462b      	mov	r3, r5
 800779e:	f7f8 fd73 	bl	8000288 <__aeabi_dsub>
 80077a2:	a343      	add	r3, pc, #268	; (adr r3, 80078b0 <__ieee754_rem_pio2+0x318>)
 80077a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a8:	4604      	mov	r4, r0
 80077aa:	460d      	mov	r5, r1
 80077ac:	ec51 0b18 	vmov	r0, r1, d8
 80077b0:	f7f8 ff22 	bl	80005f8 <__aeabi_dmul>
 80077b4:	4622      	mov	r2, r4
 80077b6:	462b      	mov	r3, r5
 80077b8:	f7f8 fd66 	bl	8000288 <__aeabi_dsub>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	4604      	mov	r4, r0
 80077c2:	460d      	mov	r5, r1
 80077c4:	4640      	mov	r0, r8
 80077c6:	4649      	mov	r1, r9
 80077c8:	f7f8 fd5e 	bl	8000288 <__aeabi_dsub>
 80077cc:	9a03      	ldr	r2, [sp, #12]
 80077ce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	2b31      	cmp	r3, #49	; 0x31
 80077d6:	dc24      	bgt.n	8007822 <__ieee754_rem_pio2+0x28a>
 80077d8:	e9ca 0100 	strd	r0, r1, [sl]
 80077dc:	4646      	mov	r6, r8
 80077de:	464f      	mov	r7, r9
 80077e0:	e9da 8900 	ldrd	r8, r9, [sl]
 80077e4:	4630      	mov	r0, r6
 80077e6:	4642      	mov	r2, r8
 80077e8:	464b      	mov	r3, r9
 80077ea:	4639      	mov	r1, r7
 80077ec:	f7f8 fd4c 	bl	8000288 <__aeabi_dsub>
 80077f0:	462b      	mov	r3, r5
 80077f2:	4622      	mov	r2, r4
 80077f4:	f7f8 fd48 	bl	8000288 <__aeabi_dsub>
 80077f8:	9b02      	ldr	r3, [sp, #8]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007800:	f6bf af0a 	bge.w	8007618 <__ieee754_rem_pio2+0x80>
 8007804:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007808:	f8ca 3004 	str.w	r3, [sl, #4]
 800780c:	f8ca 8000 	str.w	r8, [sl]
 8007810:	f8ca 0008 	str.w	r0, [sl, #8]
 8007814:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007818:	f8ca 300c 	str.w	r3, [sl, #12]
 800781c:	f1cb 0b00 	rsb	fp, fp, #0
 8007820:	e6fa      	b.n	8007618 <__ieee754_rem_pio2+0x80>
 8007822:	a327      	add	r3, pc, #156	; (adr r3, 80078c0 <__ieee754_rem_pio2+0x328>)
 8007824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007828:	ec51 0b18 	vmov	r0, r1, d8
 800782c:	f7f8 fee4 	bl	80005f8 <__aeabi_dmul>
 8007830:	4604      	mov	r4, r0
 8007832:	460d      	mov	r5, r1
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	4640      	mov	r0, r8
 800783a:	4649      	mov	r1, r9
 800783c:	f7f8 fd24 	bl	8000288 <__aeabi_dsub>
 8007840:	4602      	mov	r2, r0
 8007842:	460b      	mov	r3, r1
 8007844:	4606      	mov	r6, r0
 8007846:	460f      	mov	r7, r1
 8007848:	4640      	mov	r0, r8
 800784a:	4649      	mov	r1, r9
 800784c:	f7f8 fd1c 	bl	8000288 <__aeabi_dsub>
 8007850:	4622      	mov	r2, r4
 8007852:	462b      	mov	r3, r5
 8007854:	f7f8 fd18 	bl	8000288 <__aeabi_dsub>
 8007858:	a31b      	add	r3, pc, #108	; (adr r3, 80078c8 <__ieee754_rem_pio2+0x330>)
 800785a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785e:	4604      	mov	r4, r0
 8007860:	460d      	mov	r5, r1
 8007862:	ec51 0b18 	vmov	r0, r1, d8
 8007866:	f7f8 fec7 	bl	80005f8 <__aeabi_dmul>
 800786a:	4622      	mov	r2, r4
 800786c:	462b      	mov	r3, r5
 800786e:	f7f8 fd0b 	bl	8000288 <__aeabi_dsub>
 8007872:	4604      	mov	r4, r0
 8007874:	460d      	mov	r5, r1
 8007876:	e75f      	b.n	8007738 <__ieee754_rem_pio2+0x1a0>
 8007878:	4b1b      	ldr	r3, [pc, #108]	; (80078e8 <__ieee754_rem_pio2+0x350>)
 800787a:	4598      	cmp	r8, r3
 800787c:	dd36      	ble.n	80078ec <__ieee754_rem_pio2+0x354>
 800787e:	ee10 2a10 	vmov	r2, s0
 8007882:	462b      	mov	r3, r5
 8007884:	4620      	mov	r0, r4
 8007886:	4629      	mov	r1, r5
 8007888:	f7f8 fcfe 	bl	8000288 <__aeabi_dsub>
 800788c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007890:	e9ca 0100 	strd	r0, r1, [sl]
 8007894:	e694      	b.n	80075c0 <__ieee754_rem_pio2+0x28>
 8007896:	bf00      	nop
 8007898:	54400000 	.word	0x54400000
 800789c:	3ff921fb 	.word	0x3ff921fb
 80078a0:	1a626331 	.word	0x1a626331
 80078a4:	3dd0b461 	.word	0x3dd0b461
 80078a8:	1a600000 	.word	0x1a600000
 80078ac:	3dd0b461 	.word	0x3dd0b461
 80078b0:	2e037073 	.word	0x2e037073
 80078b4:	3ba3198a 	.word	0x3ba3198a
 80078b8:	6dc9c883 	.word	0x6dc9c883
 80078bc:	3fe45f30 	.word	0x3fe45f30
 80078c0:	2e000000 	.word	0x2e000000
 80078c4:	3ba3198a 	.word	0x3ba3198a
 80078c8:	252049c1 	.word	0x252049c1
 80078cc:	397b839a 	.word	0x397b839a
 80078d0:	3fe921fb 	.word	0x3fe921fb
 80078d4:	4002d97b 	.word	0x4002d97b
 80078d8:	3ff921fb 	.word	0x3ff921fb
 80078dc:	413921fb 	.word	0x413921fb
 80078e0:	3fe00000 	.word	0x3fe00000
 80078e4:	08009120 	.word	0x08009120
 80078e8:	7fefffff 	.word	0x7fefffff
 80078ec:	ea4f 5428 	mov.w	r4, r8, asr #20
 80078f0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80078f4:	ee10 0a10 	vmov	r0, s0
 80078f8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80078fc:	ee10 6a10 	vmov	r6, s0
 8007900:	460f      	mov	r7, r1
 8007902:	f7f9 f929 	bl	8000b58 <__aeabi_d2iz>
 8007906:	f7f8 fe0d 	bl	8000524 <__aeabi_i2d>
 800790a:	4602      	mov	r2, r0
 800790c:	460b      	mov	r3, r1
 800790e:	4630      	mov	r0, r6
 8007910:	4639      	mov	r1, r7
 8007912:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007916:	f7f8 fcb7 	bl	8000288 <__aeabi_dsub>
 800791a:	4b22      	ldr	r3, [pc, #136]	; (80079a4 <__ieee754_rem_pio2+0x40c>)
 800791c:	2200      	movs	r2, #0
 800791e:	f7f8 fe6b 	bl	80005f8 <__aeabi_dmul>
 8007922:	460f      	mov	r7, r1
 8007924:	4606      	mov	r6, r0
 8007926:	f7f9 f917 	bl	8000b58 <__aeabi_d2iz>
 800792a:	f7f8 fdfb 	bl	8000524 <__aeabi_i2d>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	4630      	mov	r0, r6
 8007934:	4639      	mov	r1, r7
 8007936:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800793a:	f7f8 fca5 	bl	8000288 <__aeabi_dsub>
 800793e:	4b19      	ldr	r3, [pc, #100]	; (80079a4 <__ieee754_rem_pio2+0x40c>)
 8007940:	2200      	movs	r2, #0
 8007942:	f7f8 fe59 	bl	80005f8 <__aeabi_dmul>
 8007946:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800794a:	ad04      	add	r5, sp, #16
 800794c:	f04f 0803 	mov.w	r8, #3
 8007950:	46a9      	mov	r9, r5
 8007952:	2600      	movs	r6, #0
 8007954:	2700      	movs	r7, #0
 8007956:	4632      	mov	r2, r6
 8007958:	463b      	mov	r3, r7
 800795a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800795e:	46c3      	mov	fp, r8
 8007960:	3d08      	subs	r5, #8
 8007962:	f108 38ff 	add.w	r8, r8, #4294967295
 8007966:	f7f9 f8af 	bl	8000ac8 <__aeabi_dcmpeq>
 800796a:	2800      	cmp	r0, #0
 800796c:	d1f3      	bne.n	8007956 <__ieee754_rem_pio2+0x3be>
 800796e:	4b0e      	ldr	r3, [pc, #56]	; (80079a8 <__ieee754_rem_pio2+0x410>)
 8007970:	9301      	str	r3, [sp, #4]
 8007972:	2302      	movs	r3, #2
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	4622      	mov	r2, r4
 8007978:	465b      	mov	r3, fp
 800797a:	4651      	mov	r1, sl
 800797c:	4648      	mov	r0, r9
 800797e:	f000 f993 	bl	8007ca8 <__kernel_rem_pio2>
 8007982:	9b02      	ldr	r3, [sp, #8]
 8007984:	2b00      	cmp	r3, #0
 8007986:	4683      	mov	fp, r0
 8007988:	f6bf ae46 	bge.w	8007618 <__ieee754_rem_pio2+0x80>
 800798c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007990:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007994:	f8ca 3004 	str.w	r3, [sl, #4]
 8007998:	f8da 300c 	ldr.w	r3, [sl, #12]
 800799c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80079a0:	e73a      	b.n	8007818 <__ieee754_rem_pio2+0x280>
 80079a2:	bf00      	nop
 80079a4:	41700000 	.word	0x41700000
 80079a8:	080091a0 	.word	0x080091a0

080079ac <__ieee754_sqrt>:
 80079ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b0:	ec55 4b10 	vmov	r4, r5, d0
 80079b4:	4e56      	ldr	r6, [pc, #344]	; (8007b10 <__ieee754_sqrt+0x164>)
 80079b6:	43ae      	bics	r6, r5
 80079b8:	ee10 0a10 	vmov	r0, s0
 80079bc:	ee10 3a10 	vmov	r3, s0
 80079c0:	4629      	mov	r1, r5
 80079c2:	462a      	mov	r2, r5
 80079c4:	d110      	bne.n	80079e8 <__ieee754_sqrt+0x3c>
 80079c6:	ee10 2a10 	vmov	r2, s0
 80079ca:	462b      	mov	r3, r5
 80079cc:	f7f8 fe14 	bl	80005f8 <__aeabi_dmul>
 80079d0:	4602      	mov	r2, r0
 80079d2:	460b      	mov	r3, r1
 80079d4:	4620      	mov	r0, r4
 80079d6:	4629      	mov	r1, r5
 80079d8:	f7f8 fc58 	bl	800028c <__adddf3>
 80079dc:	4604      	mov	r4, r0
 80079de:	460d      	mov	r5, r1
 80079e0:	ec45 4b10 	vmov	d0, r4, r5
 80079e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e8:	2d00      	cmp	r5, #0
 80079ea:	dc10      	bgt.n	8007a0e <__ieee754_sqrt+0x62>
 80079ec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80079f0:	4330      	orrs	r0, r6
 80079f2:	d0f5      	beq.n	80079e0 <__ieee754_sqrt+0x34>
 80079f4:	b15d      	cbz	r5, 8007a0e <__ieee754_sqrt+0x62>
 80079f6:	ee10 2a10 	vmov	r2, s0
 80079fa:	462b      	mov	r3, r5
 80079fc:	ee10 0a10 	vmov	r0, s0
 8007a00:	f7f8 fc42 	bl	8000288 <__aeabi_dsub>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	f7f8 ff20 	bl	800084c <__aeabi_ddiv>
 8007a0c:	e7e6      	b.n	80079dc <__ieee754_sqrt+0x30>
 8007a0e:	1509      	asrs	r1, r1, #20
 8007a10:	d076      	beq.n	8007b00 <__ieee754_sqrt+0x154>
 8007a12:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007a16:	07ce      	lsls	r6, r1, #31
 8007a18:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8007a1c:	bf5e      	ittt	pl
 8007a1e:	0fda      	lsrpl	r2, r3, #31
 8007a20:	005b      	lslpl	r3, r3, #1
 8007a22:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8007a26:	0fda      	lsrs	r2, r3, #31
 8007a28:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8007a2c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8007a30:	2000      	movs	r0, #0
 8007a32:	106d      	asrs	r5, r5, #1
 8007a34:	005b      	lsls	r3, r3, #1
 8007a36:	f04f 0e16 	mov.w	lr, #22
 8007a3a:	4684      	mov	ip, r0
 8007a3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a40:	eb0c 0401 	add.w	r4, ip, r1
 8007a44:	4294      	cmp	r4, r2
 8007a46:	bfde      	ittt	le
 8007a48:	1b12      	suble	r2, r2, r4
 8007a4a:	eb04 0c01 	addle.w	ip, r4, r1
 8007a4e:	1840      	addle	r0, r0, r1
 8007a50:	0052      	lsls	r2, r2, #1
 8007a52:	f1be 0e01 	subs.w	lr, lr, #1
 8007a56:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8007a5a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007a5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007a62:	d1ed      	bne.n	8007a40 <__ieee754_sqrt+0x94>
 8007a64:	4671      	mov	r1, lr
 8007a66:	2720      	movs	r7, #32
 8007a68:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8007a6c:	4562      	cmp	r2, ip
 8007a6e:	eb04 060e 	add.w	r6, r4, lr
 8007a72:	dc02      	bgt.n	8007a7a <__ieee754_sqrt+0xce>
 8007a74:	d113      	bne.n	8007a9e <__ieee754_sqrt+0xf2>
 8007a76:	429e      	cmp	r6, r3
 8007a78:	d811      	bhi.n	8007a9e <__ieee754_sqrt+0xf2>
 8007a7a:	2e00      	cmp	r6, #0
 8007a7c:	eb06 0e04 	add.w	lr, r6, r4
 8007a80:	da43      	bge.n	8007b0a <__ieee754_sqrt+0x15e>
 8007a82:	f1be 0f00 	cmp.w	lr, #0
 8007a86:	db40      	blt.n	8007b0a <__ieee754_sqrt+0x15e>
 8007a88:	f10c 0801 	add.w	r8, ip, #1
 8007a8c:	eba2 020c 	sub.w	r2, r2, ip
 8007a90:	429e      	cmp	r6, r3
 8007a92:	bf88      	it	hi
 8007a94:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007a98:	1b9b      	subs	r3, r3, r6
 8007a9a:	4421      	add	r1, r4
 8007a9c:	46c4      	mov	ip, r8
 8007a9e:	0052      	lsls	r2, r2, #1
 8007aa0:	3f01      	subs	r7, #1
 8007aa2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8007aa6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007aaa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007aae:	d1dd      	bne.n	8007a6c <__ieee754_sqrt+0xc0>
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	d006      	beq.n	8007ac2 <__ieee754_sqrt+0x116>
 8007ab4:	1c4c      	adds	r4, r1, #1
 8007ab6:	bf13      	iteet	ne
 8007ab8:	3101      	addne	r1, #1
 8007aba:	3001      	addeq	r0, #1
 8007abc:	4639      	moveq	r1, r7
 8007abe:	f021 0101 	bicne.w	r1, r1, #1
 8007ac2:	1043      	asrs	r3, r0, #1
 8007ac4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007ac8:	0849      	lsrs	r1, r1, #1
 8007aca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007ace:	07c2      	lsls	r2, r0, #31
 8007ad0:	bf48      	it	mi
 8007ad2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8007ad6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8007ada:	460c      	mov	r4, r1
 8007adc:	463d      	mov	r5, r7
 8007ade:	e77f      	b.n	80079e0 <__ieee754_sqrt+0x34>
 8007ae0:	0ada      	lsrs	r2, r3, #11
 8007ae2:	3815      	subs	r0, #21
 8007ae4:	055b      	lsls	r3, r3, #21
 8007ae6:	2a00      	cmp	r2, #0
 8007ae8:	d0fa      	beq.n	8007ae0 <__ieee754_sqrt+0x134>
 8007aea:	02d7      	lsls	r7, r2, #11
 8007aec:	d50a      	bpl.n	8007b04 <__ieee754_sqrt+0x158>
 8007aee:	f1c1 0420 	rsb	r4, r1, #32
 8007af2:	fa23 f404 	lsr.w	r4, r3, r4
 8007af6:	1e4d      	subs	r5, r1, #1
 8007af8:	408b      	lsls	r3, r1
 8007afa:	4322      	orrs	r2, r4
 8007afc:	1b41      	subs	r1, r0, r5
 8007afe:	e788      	b.n	8007a12 <__ieee754_sqrt+0x66>
 8007b00:	4608      	mov	r0, r1
 8007b02:	e7f0      	b.n	8007ae6 <__ieee754_sqrt+0x13a>
 8007b04:	0052      	lsls	r2, r2, #1
 8007b06:	3101      	adds	r1, #1
 8007b08:	e7ef      	b.n	8007aea <__ieee754_sqrt+0x13e>
 8007b0a:	46e0      	mov	r8, ip
 8007b0c:	e7be      	b.n	8007a8c <__ieee754_sqrt+0xe0>
 8007b0e:	bf00      	nop
 8007b10:	7ff00000 	.word	0x7ff00000
 8007b14:	00000000 	.word	0x00000000

08007b18 <__kernel_cos>:
 8007b18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	ec57 6b10 	vmov	r6, r7, d0
 8007b20:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007b24:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007b28:	ed8d 1b00 	vstr	d1, [sp]
 8007b2c:	da07      	bge.n	8007b3e <__kernel_cos+0x26>
 8007b2e:	ee10 0a10 	vmov	r0, s0
 8007b32:	4639      	mov	r1, r7
 8007b34:	f7f9 f810 	bl	8000b58 <__aeabi_d2iz>
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	f000 8088 	beq.w	8007c4e <__kernel_cos+0x136>
 8007b3e:	4632      	mov	r2, r6
 8007b40:	463b      	mov	r3, r7
 8007b42:	4630      	mov	r0, r6
 8007b44:	4639      	mov	r1, r7
 8007b46:	f7f8 fd57 	bl	80005f8 <__aeabi_dmul>
 8007b4a:	4b51      	ldr	r3, [pc, #324]	; (8007c90 <__kernel_cos+0x178>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	4604      	mov	r4, r0
 8007b50:	460d      	mov	r5, r1
 8007b52:	f7f8 fd51 	bl	80005f8 <__aeabi_dmul>
 8007b56:	a340      	add	r3, pc, #256	; (adr r3, 8007c58 <__kernel_cos+0x140>)
 8007b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b5c:	4682      	mov	sl, r0
 8007b5e:	468b      	mov	fp, r1
 8007b60:	4620      	mov	r0, r4
 8007b62:	4629      	mov	r1, r5
 8007b64:	f7f8 fd48 	bl	80005f8 <__aeabi_dmul>
 8007b68:	a33d      	add	r3, pc, #244	; (adr r3, 8007c60 <__kernel_cos+0x148>)
 8007b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6e:	f7f8 fb8d 	bl	800028c <__adddf3>
 8007b72:	4622      	mov	r2, r4
 8007b74:	462b      	mov	r3, r5
 8007b76:	f7f8 fd3f 	bl	80005f8 <__aeabi_dmul>
 8007b7a:	a33b      	add	r3, pc, #236	; (adr r3, 8007c68 <__kernel_cos+0x150>)
 8007b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b80:	f7f8 fb82 	bl	8000288 <__aeabi_dsub>
 8007b84:	4622      	mov	r2, r4
 8007b86:	462b      	mov	r3, r5
 8007b88:	f7f8 fd36 	bl	80005f8 <__aeabi_dmul>
 8007b8c:	a338      	add	r3, pc, #224	; (adr r3, 8007c70 <__kernel_cos+0x158>)
 8007b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b92:	f7f8 fb7b 	bl	800028c <__adddf3>
 8007b96:	4622      	mov	r2, r4
 8007b98:	462b      	mov	r3, r5
 8007b9a:	f7f8 fd2d 	bl	80005f8 <__aeabi_dmul>
 8007b9e:	a336      	add	r3, pc, #216	; (adr r3, 8007c78 <__kernel_cos+0x160>)
 8007ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba4:	f7f8 fb70 	bl	8000288 <__aeabi_dsub>
 8007ba8:	4622      	mov	r2, r4
 8007baa:	462b      	mov	r3, r5
 8007bac:	f7f8 fd24 	bl	80005f8 <__aeabi_dmul>
 8007bb0:	a333      	add	r3, pc, #204	; (adr r3, 8007c80 <__kernel_cos+0x168>)
 8007bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb6:	f7f8 fb69 	bl	800028c <__adddf3>
 8007bba:	4622      	mov	r2, r4
 8007bbc:	462b      	mov	r3, r5
 8007bbe:	f7f8 fd1b 	bl	80005f8 <__aeabi_dmul>
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	462b      	mov	r3, r5
 8007bc6:	f7f8 fd17 	bl	80005f8 <__aeabi_dmul>
 8007bca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bce:	4604      	mov	r4, r0
 8007bd0:	460d      	mov	r5, r1
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	4639      	mov	r1, r7
 8007bd6:	f7f8 fd0f 	bl	80005f8 <__aeabi_dmul>
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4602      	mov	r2, r0
 8007bde:	4629      	mov	r1, r5
 8007be0:	4620      	mov	r0, r4
 8007be2:	f7f8 fb51 	bl	8000288 <__aeabi_dsub>
 8007be6:	4b2b      	ldr	r3, [pc, #172]	; (8007c94 <__kernel_cos+0x17c>)
 8007be8:	4598      	cmp	r8, r3
 8007bea:	4606      	mov	r6, r0
 8007bec:	460f      	mov	r7, r1
 8007bee:	dc10      	bgt.n	8007c12 <__kernel_cos+0xfa>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	4650      	mov	r0, sl
 8007bf6:	4659      	mov	r1, fp
 8007bf8:	f7f8 fb46 	bl	8000288 <__aeabi_dsub>
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4926      	ldr	r1, [pc, #152]	; (8007c98 <__kernel_cos+0x180>)
 8007c00:	4602      	mov	r2, r0
 8007c02:	2000      	movs	r0, #0
 8007c04:	f7f8 fb40 	bl	8000288 <__aeabi_dsub>
 8007c08:	ec41 0b10 	vmov	d0, r0, r1
 8007c0c:	b003      	add	sp, #12
 8007c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c12:	4b22      	ldr	r3, [pc, #136]	; (8007c9c <__kernel_cos+0x184>)
 8007c14:	4920      	ldr	r1, [pc, #128]	; (8007c98 <__kernel_cos+0x180>)
 8007c16:	4598      	cmp	r8, r3
 8007c18:	bfcc      	ite	gt
 8007c1a:	4d21      	ldrgt	r5, [pc, #132]	; (8007ca0 <__kernel_cos+0x188>)
 8007c1c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007c20:	2400      	movs	r4, #0
 8007c22:	4622      	mov	r2, r4
 8007c24:	462b      	mov	r3, r5
 8007c26:	2000      	movs	r0, #0
 8007c28:	f7f8 fb2e 	bl	8000288 <__aeabi_dsub>
 8007c2c:	4622      	mov	r2, r4
 8007c2e:	4680      	mov	r8, r0
 8007c30:	4689      	mov	r9, r1
 8007c32:	462b      	mov	r3, r5
 8007c34:	4650      	mov	r0, sl
 8007c36:	4659      	mov	r1, fp
 8007c38:	f7f8 fb26 	bl	8000288 <__aeabi_dsub>
 8007c3c:	4632      	mov	r2, r6
 8007c3e:	463b      	mov	r3, r7
 8007c40:	f7f8 fb22 	bl	8000288 <__aeabi_dsub>
 8007c44:	4602      	mov	r2, r0
 8007c46:	460b      	mov	r3, r1
 8007c48:	4640      	mov	r0, r8
 8007c4a:	4649      	mov	r1, r9
 8007c4c:	e7da      	b.n	8007c04 <__kernel_cos+0xec>
 8007c4e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007c88 <__kernel_cos+0x170>
 8007c52:	e7db      	b.n	8007c0c <__kernel_cos+0xf4>
 8007c54:	f3af 8000 	nop.w
 8007c58:	be8838d4 	.word	0xbe8838d4
 8007c5c:	bda8fae9 	.word	0xbda8fae9
 8007c60:	bdb4b1c4 	.word	0xbdb4b1c4
 8007c64:	3e21ee9e 	.word	0x3e21ee9e
 8007c68:	809c52ad 	.word	0x809c52ad
 8007c6c:	3e927e4f 	.word	0x3e927e4f
 8007c70:	19cb1590 	.word	0x19cb1590
 8007c74:	3efa01a0 	.word	0x3efa01a0
 8007c78:	16c15177 	.word	0x16c15177
 8007c7c:	3f56c16c 	.word	0x3f56c16c
 8007c80:	5555554c 	.word	0x5555554c
 8007c84:	3fa55555 	.word	0x3fa55555
 8007c88:	00000000 	.word	0x00000000
 8007c8c:	3ff00000 	.word	0x3ff00000
 8007c90:	3fe00000 	.word	0x3fe00000
 8007c94:	3fd33332 	.word	0x3fd33332
 8007c98:	3ff00000 	.word	0x3ff00000
 8007c9c:	3fe90000 	.word	0x3fe90000
 8007ca0:	3fd20000 	.word	0x3fd20000
 8007ca4:	00000000 	.word	0x00000000

08007ca8 <__kernel_rem_pio2>:
 8007ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cac:	ed2d 8b02 	vpush	{d8}
 8007cb0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007cb4:	f112 0f14 	cmn.w	r2, #20
 8007cb8:	9308      	str	r3, [sp, #32]
 8007cba:	9101      	str	r1, [sp, #4]
 8007cbc:	4bc6      	ldr	r3, [pc, #792]	; (8007fd8 <__kernel_rem_pio2+0x330>)
 8007cbe:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007cc0:	9009      	str	r0, [sp, #36]	; 0x24
 8007cc2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007cc6:	9304      	str	r3, [sp, #16]
 8007cc8:	9b08      	ldr	r3, [sp, #32]
 8007cca:	f103 33ff 	add.w	r3, r3, #4294967295
 8007cce:	bfa8      	it	ge
 8007cd0:	1ed4      	subge	r4, r2, #3
 8007cd2:	9306      	str	r3, [sp, #24]
 8007cd4:	bfb2      	itee	lt
 8007cd6:	2400      	movlt	r4, #0
 8007cd8:	2318      	movge	r3, #24
 8007cda:	fb94 f4f3 	sdivge	r4, r4, r3
 8007cde:	f06f 0317 	mvn.w	r3, #23
 8007ce2:	fb04 3303 	mla	r3, r4, r3, r3
 8007ce6:	eb03 0a02 	add.w	sl, r3, r2
 8007cea:	9b04      	ldr	r3, [sp, #16]
 8007cec:	9a06      	ldr	r2, [sp, #24]
 8007cee:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007fc8 <__kernel_rem_pio2+0x320>
 8007cf2:	eb03 0802 	add.w	r8, r3, r2
 8007cf6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007cf8:	1aa7      	subs	r7, r4, r2
 8007cfa:	ae20      	add	r6, sp, #128	; 0x80
 8007cfc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007d00:	2500      	movs	r5, #0
 8007d02:	4545      	cmp	r5, r8
 8007d04:	dd18      	ble.n	8007d38 <__kernel_rem_pio2+0x90>
 8007d06:	9b08      	ldr	r3, [sp, #32]
 8007d08:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8007d0c:	aa20      	add	r2, sp, #128	; 0x80
 8007d0e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007fc8 <__kernel_rem_pio2+0x320>
 8007d12:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007d16:	f1c3 0301 	rsb	r3, r3, #1
 8007d1a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8007d1e:	9307      	str	r3, [sp, #28]
 8007d20:	9b07      	ldr	r3, [sp, #28]
 8007d22:	9a04      	ldr	r2, [sp, #16]
 8007d24:	4443      	add	r3, r8
 8007d26:	429a      	cmp	r2, r3
 8007d28:	db2f      	blt.n	8007d8a <__kernel_rem_pio2+0xe2>
 8007d2a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d2e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007d32:	462f      	mov	r7, r5
 8007d34:	2600      	movs	r6, #0
 8007d36:	e01b      	b.n	8007d70 <__kernel_rem_pio2+0xc8>
 8007d38:	42ef      	cmn	r7, r5
 8007d3a:	d407      	bmi.n	8007d4c <__kernel_rem_pio2+0xa4>
 8007d3c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007d40:	f7f8 fbf0 	bl	8000524 <__aeabi_i2d>
 8007d44:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007d48:	3501      	adds	r5, #1
 8007d4a:	e7da      	b.n	8007d02 <__kernel_rem_pio2+0x5a>
 8007d4c:	ec51 0b18 	vmov	r0, r1, d8
 8007d50:	e7f8      	b.n	8007d44 <__kernel_rem_pio2+0x9c>
 8007d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d56:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007d5a:	f7f8 fc4d 	bl	80005f8 <__aeabi_dmul>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d66:	f7f8 fa91 	bl	800028c <__adddf3>
 8007d6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d6e:	3601      	adds	r6, #1
 8007d70:	9b06      	ldr	r3, [sp, #24]
 8007d72:	429e      	cmp	r6, r3
 8007d74:	f1a7 0708 	sub.w	r7, r7, #8
 8007d78:	ddeb      	ble.n	8007d52 <__kernel_rem_pio2+0xaa>
 8007d7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d7e:	3508      	adds	r5, #8
 8007d80:	ecab 7b02 	vstmia	fp!, {d7}
 8007d84:	f108 0801 	add.w	r8, r8, #1
 8007d88:	e7ca      	b.n	8007d20 <__kernel_rem_pio2+0x78>
 8007d8a:	9b04      	ldr	r3, [sp, #16]
 8007d8c:	aa0c      	add	r2, sp, #48	; 0x30
 8007d8e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d92:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d94:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007d96:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007d9a:	9c04      	ldr	r4, [sp, #16]
 8007d9c:	930a      	str	r3, [sp, #40]	; 0x28
 8007d9e:	ab98      	add	r3, sp, #608	; 0x260
 8007da0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007da4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007da8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8007dac:	f8cd b008 	str.w	fp, [sp, #8]
 8007db0:	4625      	mov	r5, r4
 8007db2:	2d00      	cmp	r5, #0
 8007db4:	dc78      	bgt.n	8007ea8 <__kernel_rem_pio2+0x200>
 8007db6:	ec47 6b10 	vmov	d0, r6, r7
 8007dba:	4650      	mov	r0, sl
 8007dbc:	f000 fe68 	bl	8008a90 <scalbn>
 8007dc0:	ec57 6b10 	vmov	r6, r7, d0
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007dca:	ee10 0a10 	vmov	r0, s0
 8007dce:	4639      	mov	r1, r7
 8007dd0:	f7f8 fc12 	bl	80005f8 <__aeabi_dmul>
 8007dd4:	ec41 0b10 	vmov	d0, r0, r1
 8007dd8:	f000 fd4e 	bl	8008878 <floor>
 8007ddc:	4b7f      	ldr	r3, [pc, #508]	; (8007fdc <__kernel_rem_pio2+0x334>)
 8007dde:	ec51 0b10 	vmov	r0, r1, d0
 8007de2:	2200      	movs	r2, #0
 8007de4:	f7f8 fc08 	bl	80005f8 <__aeabi_dmul>
 8007de8:	4602      	mov	r2, r0
 8007dea:	460b      	mov	r3, r1
 8007dec:	4630      	mov	r0, r6
 8007dee:	4639      	mov	r1, r7
 8007df0:	f7f8 fa4a 	bl	8000288 <__aeabi_dsub>
 8007df4:	460f      	mov	r7, r1
 8007df6:	4606      	mov	r6, r0
 8007df8:	f7f8 feae 	bl	8000b58 <__aeabi_d2iz>
 8007dfc:	9007      	str	r0, [sp, #28]
 8007dfe:	f7f8 fb91 	bl	8000524 <__aeabi_i2d>
 8007e02:	4602      	mov	r2, r0
 8007e04:	460b      	mov	r3, r1
 8007e06:	4630      	mov	r0, r6
 8007e08:	4639      	mov	r1, r7
 8007e0a:	f7f8 fa3d 	bl	8000288 <__aeabi_dsub>
 8007e0e:	f1ba 0f00 	cmp.w	sl, #0
 8007e12:	4606      	mov	r6, r0
 8007e14:	460f      	mov	r7, r1
 8007e16:	dd70      	ble.n	8007efa <__kernel_rem_pio2+0x252>
 8007e18:	1e62      	subs	r2, r4, #1
 8007e1a:	ab0c      	add	r3, sp, #48	; 0x30
 8007e1c:	9d07      	ldr	r5, [sp, #28]
 8007e1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007e22:	f1ca 0118 	rsb	r1, sl, #24
 8007e26:	fa40 f301 	asr.w	r3, r0, r1
 8007e2a:	441d      	add	r5, r3
 8007e2c:	408b      	lsls	r3, r1
 8007e2e:	1ac0      	subs	r0, r0, r3
 8007e30:	ab0c      	add	r3, sp, #48	; 0x30
 8007e32:	9507      	str	r5, [sp, #28]
 8007e34:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007e38:	f1ca 0317 	rsb	r3, sl, #23
 8007e3c:	fa40 f303 	asr.w	r3, r0, r3
 8007e40:	9302      	str	r3, [sp, #8]
 8007e42:	9b02      	ldr	r3, [sp, #8]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	dd66      	ble.n	8007f16 <__kernel_rem_pio2+0x26e>
 8007e48:	9b07      	ldr	r3, [sp, #28]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	9307      	str	r3, [sp, #28]
 8007e50:	4615      	mov	r5, r2
 8007e52:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007e56:	4294      	cmp	r4, r2
 8007e58:	f300 8099 	bgt.w	8007f8e <__kernel_rem_pio2+0x2e6>
 8007e5c:	f1ba 0f00 	cmp.w	sl, #0
 8007e60:	dd07      	ble.n	8007e72 <__kernel_rem_pio2+0x1ca>
 8007e62:	f1ba 0f01 	cmp.w	sl, #1
 8007e66:	f000 80a5 	beq.w	8007fb4 <__kernel_rem_pio2+0x30c>
 8007e6a:	f1ba 0f02 	cmp.w	sl, #2
 8007e6e:	f000 80c1 	beq.w	8007ff4 <__kernel_rem_pio2+0x34c>
 8007e72:	9b02      	ldr	r3, [sp, #8]
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d14e      	bne.n	8007f16 <__kernel_rem_pio2+0x26e>
 8007e78:	4632      	mov	r2, r6
 8007e7a:	463b      	mov	r3, r7
 8007e7c:	4958      	ldr	r1, [pc, #352]	; (8007fe0 <__kernel_rem_pio2+0x338>)
 8007e7e:	2000      	movs	r0, #0
 8007e80:	f7f8 fa02 	bl	8000288 <__aeabi_dsub>
 8007e84:	4606      	mov	r6, r0
 8007e86:	460f      	mov	r7, r1
 8007e88:	2d00      	cmp	r5, #0
 8007e8a:	d044      	beq.n	8007f16 <__kernel_rem_pio2+0x26e>
 8007e8c:	4650      	mov	r0, sl
 8007e8e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007fd0 <__kernel_rem_pio2+0x328>
 8007e92:	f000 fdfd 	bl	8008a90 <scalbn>
 8007e96:	4630      	mov	r0, r6
 8007e98:	4639      	mov	r1, r7
 8007e9a:	ec53 2b10 	vmov	r2, r3, d0
 8007e9e:	f7f8 f9f3 	bl	8000288 <__aeabi_dsub>
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	460f      	mov	r7, r1
 8007ea6:	e036      	b.n	8007f16 <__kernel_rem_pio2+0x26e>
 8007ea8:	4b4e      	ldr	r3, [pc, #312]	; (8007fe4 <__kernel_rem_pio2+0x33c>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	4630      	mov	r0, r6
 8007eae:	4639      	mov	r1, r7
 8007eb0:	f7f8 fba2 	bl	80005f8 <__aeabi_dmul>
 8007eb4:	f7f8 fe50 	bl	8000b58 <__aeabi_d2iz>
 8007eb8:	f7f8 fb34 	bl	8000524 <__aeabi_i2d>
 8007ebc:	4b4a      	ldr	r3, [pc, #296]	; (8007fe8 <__kernel_rem_pio2+0x340>)
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	4680      	mov	r8, r0
 8007ec2:	4689      	mov	r9, r1
 8007ec4:	f7f8 fb98 	bl	80005f8 <__aeabi_dmul>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	460b      	mov	r3, r1
 8007ecc:	4630      	mov	r0, r6
 8007ece:	4639      	mov	r1, r7
 8007ed0:	f7f8 f9da 	bl	8000288 <__aeabi_dsub>
 8007ed4:	f7f8 fe40 	bl	8000b58 <__aeabi_d2iz>
 8007ed8:	9b02      	ldr	r3, [sp, #8]
 8007eda:	f843 0b04 	str.w	r0, [r3], #4
 8007ede:	3d01      	subs	r5, #1
 8007ee0:	9302      	str	r3, [sp, #8]
 8007ee2:	ab70      	add	r3, sp, #448	; 0x1c0
 8007ee4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eec:	4640      	mov	r0, r8
 8007eee:	4649      	mov	r1, r9
 8007ef0:	f7f8 f9cc 	bl	800028c <__adddf3>
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	460f      	mov	r7, r1
 8007ef8:	e75b      	b.n	8007db2 <__kernel_rem_pio2+0x10a>
 8007efa:	d105      	bne.n	8007f08 <__kernel_rem_pio2+0x260>
 8007efc:	1e63      	subs	r3, r4, #1
 8007efe:	aa0c      	add	r2, sp, #48	; 0x30
 8007f00:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007f04:	15c3      	asrs	r3, r0, #23
 8007f06:	e79b      	b.n	8007e40 <__kernel_rem_pio2+0x198>
 8007f08:	4b38      	ldr	r3, [pc, #224]	; (8007fec <__kernel_rem_pio2+0x344>)
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f7f8 fdfa 	bl	8000b04 <__aeabi_dcmpge>
 8007f10:	2800      	cmp	r0, #0
 8007f12:	d139      	bne.n	8007f88 <__kernel_rem_pio2+0x2e0>
 8007f14:	9002      	str	r0, [sp, #8]
 8007f16:	2200      	movs	r2, #0
 8007f18:	2300      	movs	r3, #0
 8007f1a:	4630      	mov	r0, r6
 8007f1c:	4639      	mov	r1, r7
 8007f1e:	f7f8 fdd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f22:	2800      	cmp	r0, #0
 8007f24:	f000 80b4 	beq.w	8008090 <__kernel_rem_pio2+0x3e8>
 8007f28:	f104 3bff 	add.w	fp, r4, #4294967295
 8007f2c:	465b      	mov	r3, fp
 8007f2e:	2200      	movs	r2, #0
 8007f30:	9904      	ldr	r1, [sp, #16]
 8007f32:	428b      	cmp	r3, r1
 8007f34:	da65      	bge.n	8008002 <__kernel_rem_pio2+0x35a>
 8007f36:	2a00      	cmp	r2, #0
 8007f38:	d07b      	beq.n	8008032 <__kernel_rem_pio2+0x38a>
 8007f3a:	ab0c      	add	r3, sp, #48	; 0x30
 8007f3c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007f40:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 80a0 	beq.w	800808a <__kernel_rem_pio2+0x3e2>
 8007f4a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007fd0 <__kernel_rem_pio2+0x328>
 8007f4e:	4650      	mov	r0, sl
 8007f50:	f000 fd9e 	bl	8008a90 <scalbn>
 8007f54:	4f23      	ldr	r7, [pc, #140]	; (8007fe4 <__kernel_rem_pio2+0x33c>)
 8007f56:	ec55 4b10 	vmov	r4, r5, d0
 8007f5a:	46d8      	mov	r8, fp
 8007f5c:	2600      	movs	r6, #0
 8007f5e:	f1b8 0f00 	cmp.w	r8, #0
 8007f62:	f280 80cf 	bge.w	8008104 <__kernel_rem_pio2+0x45c>
 8007f66:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007fc8 <__kernel_rem_pio2+0x320>
 8007f6a:	465f      	mov	r7, fp
 8007f6c:	f04f 0800 	mov.w	r8, #0
 8007f70:	2f00      	cmp	r7, #0
 8007f72:	f2c0 80fd 	blt.w	8008170 <__kernel_rem_pio2+0x4c8>
 8007f76:	ab70      	add	r3, sp, #448	; 0x1c0
 8007f78:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007ff0 <__kernel_rem_pio2+0x348>
 8007f7c:	ec55 4b18 	vmov	r4, r5, d8
 8007f80:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007f84:	2600      	movs	r6, #0
 8007f86:	e0e5      	b.n	8008154 <__kernel_rem_pio2+0x4ac>
 8007f88:	2302      	movs	r3, #2
 8007f8a:	9302      	str	r3, [sp, #8]
 8007f8c:	e75c      	b.n	8007e48 <__kernel_rem_pio2+0x1a0>
 8007f8e:	f8db 3000 	ldr.w	r3, [fp]
 8007f92:	b955      	cbnz	r5, 8007faa <__kernel_rem_pio2+0x302>
 8007f94:	b123      	cbz	r3, 8007fa0 <__kernel_rem_pio2+0x2f8>
 8007f96:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007f9a:	f8cb 3000 	str.w	r3, [fp]
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	3201      	adds	r2, #1
 8007fa2:	f10b 0b04 	add.w	fp, fp, #4
 8007fa6:	461d      	mov	r5, r3
 8007fa8:	e755      	b.n	8007e56 <__kernel_rem_pio2+0x1ae>
 8007faa:	1acb      	subs	r3, r1, r3
 8007fac:	f8cb 3000 	str.w	r3, [fp]
 8007fb0:	462b      	mov	r3, r5
 8007fb2:	e7f5      	b.n	8007fa0 <__kernel_rem_pio2+0x2f8>
 8007fb4:	1e62      	subs	r2, r4, #1
 8007fb6:	ab0c      	add	r3, sp, #48	; 0x30
 8007fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fbc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007fc0:	a90c      	add	r1, sp, #48	; 0x30
 8007fc2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007fc6:	e754      	b.n	8007e72 <__kernel_rem_pio2+0x1ca>
	...
 8007fd4:	3ff00000 	.word	0x3ff00000
 8007fd8:	080092e8 	.word	0x080092e8
 8007fdc:	40200000 	.word	0x40200000
 8007fe0:	3ff00000 	.word	0x3ff00000
 8007fe4:	3e700000 	.word	0x3e700000
 8007fe8:	41700000 	.word	0x41700000
 8007fec:	3fe00000 	.word	0x3fe00000
 8007ff0:	080092a8 	.word	0x080092a8
 8007ff4:	1e62      	subs	r2, r4, #1
 8007ff6:	ab0c      	add	r3, sp, #48	; 0x30
 8007ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ffc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008000:	e7de      	b.n	8007fc0 <__kernel_rem_pio2+0x318>
 8008002:	a90c      	add	r1, sp, #48	; 0x30
 8008004:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008008:	3b01      	subs	r3, #1
 800800a:	430a      	orrs	r2, r1
 800800c:	e790      	b.n	8007f30 <__kernel_rem_pio2+0x288>
 800800e:	3301      	adds	r3, #1
 8008010:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008014:	2900      	cmp	r1, #0
 8008016:	d0fa      	beq.n	800800e <__kernel_rem_pio2+0x366>
 8008018:	9a08      	ldr	r2, [sp, #32]
 800801a:	18e3      	adds	r3, r4, r3
 800801c:	18a6      	adds	r6, r4, r2
 800801e:	aa20      	add	r2, sp, #128	; 0x80
 8008020:	1c65      	adds	r5, r4, #1
 8008022:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008026:	9302      	str	r3, [sp, #8]
 8008028:	9b02      	ldr	r3, [sp, #8]
 800802a:	42ab      	cmp	r3, r5
 800802c:	da04      	bge.n	8008038 <__kernel_rem_pio2+0x390>
 800802e:	461c      	mov	r4, r3
 8008030:	e6b5      	b.n	8007d9e <__kernel_rem_pio2+0xf6>
 8008032:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008034:	2301      	movs	r3, #1
 8008036:	e7eb      	b.n	8008010 <__kernel_rem_pio2+0x368>
 8008038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800803a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800803e:	f7f8 fa71 	bl	8000524 <__aeabi_i2d>
 8008042:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008048:	46b3      	mov	fp, r6
 800804a:	461c      	mov	r4, r3
 800804c:	2700      	movs	r7, #0
 800804e:	f04f 0800 	mov.w	r8, #0
 8008052:	f04f 0900 	mov.w	r9, #0
 8008056:	9b06      	ldr	r3, [sp, #24]
 8008058:	429f      	cmp	r7, r3
 800805a:	dd06      	ble.n	800806a <__kernel_rem_pio2+0x3c2>
 800805c:	ab70      	add	r3, sp, #448	; 0x1c0
 800805e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008062:	e9c3 8900 	strd	r8, r9, [r3]
 8008066:	3501      	adds	r5, #1
 8008068:	e7de      	b.n	8008028 <__kernel_rem_pio2+0x380>
 800806a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800806e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008072:	f7f8 fac1 	bl	80005f8 <__aeabi_dmul>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4640      	mov	r0, r8
 800807c:	4649      	mov	r1, r9
 800807e:	f7f8 f905 	bl	800028c <__adddf3>
 8008082:	3701      	adds	r7, #1
 8008084:	4680      	mov	r8, r0
 8008086:	4689      	mov	r9, r1
 8008088:	e7e5      	b.n	8008056 <__kernel_rem_pio2+0x3ae>
 800808a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800808e:	e754      	b.n	8007f3a <__kernel_rem_pio2+0x292>
 8008090:	ec47 6b10 	vmov	d0, r6, r7
 8008094:	f1ca 0000 	rsb	r0, sl, #0
 8008098:	f000 fcfa 	bl	8008a90 <scalbn>
 800809c:	ec57 6b10 	vmov	r6, r7, d0
 80080a0:	4b9f      	ldr	r3, [pc, #636]	; (8008320 <__kernel_rem_pio2+0x678>)
 80080a2:	ee10 0a10 	vmov	r0, s0
 80080a6:	2200      	movs	r2, #0
 80080a8:	4639      	mov	r1, r7
 80080aa:	f7f8 fd2b 	bl	8000b04 <__aeabi_dcmpge>
 80080ae:	b300      	cbz	r0, 80080f2 <__kernel_rem_pio2+0x44a>
 80080b0:	4b9c      	ldr	r3, [pc, #624]	; (8008324 <__kernel_rem_pio2+0x67c>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	4630      	mov	r0, r6
 80080b6:	4639      	mov	r1, r7
 80080b8:	f7f8 fa9e 	bl	80005f8 <__aeabi_dmul>
 80080bc:	f7f8 fd4c 	bl	8000b58 <__aeabi_d2iz>
 80080c0:	4605      	mov	r5, r0
 80080c2:	f7f8 fa2f 	bl	8000524 <__aeabi_i2d>
 80080c6:	4b96      	ldr	r3, [pc, #600]	; (8008320 <__kernel_rem_pio2+0x678>)
 80080c8:	2200      	movs	r2, #0
 80080ca:	f7f8 fa95 	bl	80005f8 <__aeabi_dmul>
 80080ce:	460b      	mov	r3, r1
 80080d0:	4602      	mov	r2, r0
 80080d2:	4639      	mov	r1, r7
 80080d4:	4630      	mov	r0, r6
 80080d6:	f7f8 f8d7 	bl	8000288 <__aeabi_dsub>
 80080da:	f7f8 fd3d 	bl	8000b58 <__aeabi_d2iz>
 80080de:	f104 0b01 	add.w	fp, r4, #1
 80080e2:	ab0c      	add	r3, sp, #48	; 0x30
 80080e4:	f10a 0a18 	add.w	sl, sl, #24
 80080e8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80080ec:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80080f0:	e72b      	b.n	8007f4a <__kernel_rem_pio2+0x2a2>
 80080f2:	4630      	mov	r0, r6
 80080f4:	4639      	mov	r1, r7
 80080f6:	f7f8 fd2f 	bl	8000b58 <__aeabi_d2iz>
 80080fa:	ab0c      	add	r3, sp, #48	; 0x30
 80080fc:	46a3      	mov	fp, r4
 80080fe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008102:	e722      	b.n	8007f4a <__kernel_rem_pio2+0x2a2>
 8008104:	ab70      	add	r3, sp, #448	; 0x1c0
 8008106:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800810a:	ab0c      	add	r3, sp, #48	; 0x30
 800810c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008110:	f7f8 fa08 	bl	8000524 <__aeabi_i2d>
 8008114:	4622      	mov	r2, r4
 8008116:	462b      	mov	r3, r5
 8008118:	f7f8 fa6e 	bl	80005f8 <__aeabi_dmul>
 800811c:	4632      	mov	r2, r6
 800811e:	e9c9 0100 	strd	r0, r1, [r9]
 8008122:	463b      	mov	r3, r7
 8008124:	4620      	mov	r0, r4
 8008126:	4629      	mov	r1, r5
 8008128:	f7f8 fa66 	bl	80005f8 <__aeabi_dmul>
 800812c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008130:	4604      	mov	r4, r0
 8008132:	460d      	mov	r5, r1
 8008134:	e713      	b.n	8007f5e <__kernel_rem_pio2+0x2b6>
 8008136:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800813a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800813e:	f7f8 fa5b 	bl	80005f8 <__aeabi_dmul>
 8008142:	4602      	mov	r2, r0
 8008144:	460b      	mov	r3, r1
 8008146:	4620      	mov	r0, r4
 8008148:	4629      	mov	r1, r5
 800814a:	f7f8 f89f 	bl	800028c <__adddf3>
 800814e:	3601      	adds	r6, #1
 8008150:	4604      	mov	r4, r0
 8008152:	460d      	mov	r5, r1
 8008154:	9b04      	ldr	r3, [sp, #16]
 8008156:	429e      	cmp	r6, r3
 8008158:	dc01      	bgt.n	800815e <__kernel_rem_pio2+0x4b6>
 800815a:	45b0      	cmp	r8, r6
 800815c:	daeb      	bge.n	8008136 <__kernel_rem_pio2+0x48e>
 800815e:	ab48      	add	r3, sp, #288	; 0x120
 8008160:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008164:	e9c3 4500 	strd	r4, r5, [r3]
 8008168:	3f01      	subs	r7, #1
 800816a:	f108 0801 	add.w	r8, r8, #1
 800816e:	e6ff      	b.n	8007f70 <__kernel_rem_pio2+0x2c8>
 8008170:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008172:	2b02      	cmp	r3, #2
 8008174:	dc0b      	bgt.n	800818e <__kernel_rem_pio2+0x4e6>
 8008176:	2b00      	cmp	r3, #0
 8008178:	dc6e      	bgt.n	8008258 <__kernel_rem_pio2+0x5b0>
 800817a:	d045      	beq.n	8008208 <__kernel_rem_pio2+0x560>
 800817c:	9b07      	ldr	r3, [sp, #28]
 800817e:	f003 0007 	and.w	r0, r3, #7
 8008182:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008186:	ecbd 8b02 	vpop	{d8}
 800818a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008190:	2b03      	cmp	r3, #3
 8008192:	d1f3      	bne.n	800817c <__kernel_rem_pio2+0x4d4>
 8008194:	ab48      	add	r3, sp, #288	; 0x120
 8008196:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800819a:	46d0      	mov	r8, sl
 800819c:	46d9      	mov	r9, fp
 800819e:	f1b9 0f00 	cmp.w	r9, #0
 80081a2:	f1a8 0808 	sub.w	r8, r8, #8
 80081a6:	dc64      	bgt.n	8008272 <__kernel_rem_pio2+0x5ca>
 80081a8:	465c      	mov	r4, fp
 80081aa:	2c01      	cmp	r4, #1
 80081ac:	f1aa 0a08 	sub.w	sl, sl, #8
 80081b0:	dc7e      	bgt.n	80082b0 <__kernel_rem_pio2+0x608>
 80081b2:	2000      	movs	r0, #0
 80081b4:	2100      	movs	r1, #0
 80081b6:	f1bb 0f01 	cmp.w	fp, #1
 80081ba:	f300 8097 	bgt.w	80082ec <__kernel_rem_pio2+0x644>
 80081be:	9b02      	ldr	r3, [sp, #8]
 80081c0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80081c4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f040 8099 	bne.w	8008300 <__kernel_rem_pio2+0x658>
 80081ce:	9b01      	ldr	r3, [sp, #4]
 80081d0:	e9c3 5600 	strd	r5, r6, [r3]
 80081d4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80081d8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80081dc:	e7ce      	b.n	800817c <__kernel_rem_pio2+0x4d4>
 80081de:	ab48      	add	r3, sp, #288	; 0x120
 80081e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80081e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e8:	f7f8 f850 	bl	800028c <__adddf3>
 80081ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80081f0:	f1bb 0f00 	cmp.w	fp, #0
 80081f4:	daf3      	bge.n	80081de <__kernel_rem_pio2+0x536>
 80081f6:	9b02      	ldr	r3, [sp, #8]
 80081f8:	b113      	cbz	r3, 8008200 <__kernel_rem_pio2+0x558>
 80081fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081fe:	4619      	mov	r1, r3
 8008200:	9b01      	ldr	r3, [sp, #4]
 8008202:	e9c3 0100 	strd	r0, r1, [r3]
 8008206:	e7b9      	b.n	800817c <__kernel_rem_pio2+0x4d4>
 8008208:	2000      	movs	r0, #0
 800820a:	2100      	movs	r1, #0
 800820c:	e7f0      	b.n	80081f0 <__kernel_rem_pio2+0x548>
 800820e:	ab48      	add	r3, sp, #288	; 0x120
 8008210:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008218:	f7f8 f838 	bl	800028c <__adddf3>
 800821c:	3c01      	subs	r4, #1
 800821e:	2c00      	cmp	r4, #0
 8008220:	daf5      	bge.n	800820e <__kernel_rem_pio2+0x566>
 8008222:	9b02      	ldr	r3, [sp, #8]
 8008224:	b1e3      	cbz	r3, 8008260 <__kernel_rem_pio2+0x5b8>
 8008226:	4602      	mov	r2, r0
 8008228:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800822c:	9c01      	ldr	r4, [sp, #4]
 800822e:	e9c4 2300 	strd	r2, r3, [r4]
 8008232:	4602      	mov	r2, r0
 8008234:	460b      	mov	r3, r1
 8008236:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800823a:	f7f8 f825 	bl	8000288 <__aeabi_dsub>
 800823e:	ad4a      	add	r5, sp, #296	; 0x128
 8008240:	2401      	movs	r4, #1
 8008242:	45a3      	cmp	fp, r4
 8008244:	da0f      	bge.n	8008266 <__kernel_rem_pio2+0x5be>
 8008246:	9b02      	ldr	r3, [sp, #8]
 8008248:	b113      	cbz	r3, 8008250 <__kernel_rem_pio2+0x5a8>
 800824a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800824e:	4619      	mov	r1, r3
 8008250:	9b01      	ldr	r3, [sp, #4]
 8008252:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008256:	e791      	b.n	800817c <__kernel_rem_pio2+0x4d4>
 8008258:	465c      	mov	r4, fp
 800825a:	2000      	movs	r0, #0
 800825c:	2100      	movs	r1, #0
 800825e:	e7de      	b.n	800821e <__kernel_rem_pio2+0x576>
 8008260:	4602      	mov	r2, r0
 8008262:	460b      	mov	r3, r1
 8008264:	e7e2      	b.n	800822c <__kernel_rem_pio2+0x584>
 8008266:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800826a:	f7f8 f80f 	bl	800028c <__adddf3>
 800826e:	3401      	adds	r4, #1
 8008270:	e7e7      	b.n	8008242 <__kernel_rem_pio2+0x59a>
 8008272:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008276:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800827a:	4620      	mov	r0, r4
 800827c:	4632      	mov	r2, r6
 800827e:	463b      	mov	r3, r7
 8008280:	4629      	mov	r1, r5
 8008282:	f7f8 f803 	bl	800028c <__adddf3>
 8008286:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800828a:	4602      	mov	r2, r0
 800828c:	460b      	mov	r3, r1
 800828e:	4620      	mov	r0, r4
 8008290:	4629      	mov	r1, r5
 8008292:	f7f7 fff9 	bl	8000288 <__aeabi_dsub>
 8008296:	4632      	mov	r2, r6
 8008298:	463b      	mov	r3, r7
 800829a:	f7f7 fff7 	bl	800028c <__adddf3>
 800829e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082a2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80082a6:	ed88 7b00 	vstr	d7, [r8]
 80082aa:	f109 39ff 	add.w	r9, r9, #4294967295
 80082ae:	e776      	b.n	800819e <__kernel_rem_pio2+0x4f6>
 80082b0:	e9da 8900 	ldrd	r8, r9, [sl]
 80082b4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80082b8:	4640      	mov	r0, r8
 80082ba:	4632      	mov	r2, r6
 80082bc:	463b      	mov	r3, r7
 80082be:	4649      	mov	r1, r9
 80082c0:	f7f7 ffe4 	bl	800028c <__adddf3>
 80082c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4640      	mov	r0, r8
 80082ce:	4649      	mov	r1, r9
 80082d0:	f7f7 ffda 	bl	8000288 <__aeabi_dsub>
 80082d4:	4632      	mov	r2, r6
 80082d6:	463b      	mov	r3, r7
 80082d8:	f7f7 ffd8 	bl	800028c <__adddf3>
 80082dc:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80082e4:	ed8a 7b00 	vstr	d7, [sl]
 80082e8:	3c01      	subs	r4, #1
 80082ea:	e75e      	b.n	80081aa <__kernel_rem_pio2+0x502>
 80082ec:	ab48      	add	r3, sp, #288	; 0x120
 80082ee:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	f7f7 ffc9 	bl	800028c <__adddf3>
 80082fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80082fe:	e75a      	b.n	80081b6 <__kernel_rem_pio2+0x50e>
 8008300:	9b01      	ldr	r3, [sp, #4]
 8008302:	9a01      	ldr	r2, [sp, #4]
 8008304:	601d      	str	r5, [r3, #0]
 8008306:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800830a:	605c      	str	r4, [r3, #4]
 800830c:	609f      	str	r7, [r3, #8]
 800830e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008312:	60d3      	str	r3, [r2, #12]
 8008314:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008318:	6110      	str	r0, [r2, #16]
 800831a:	6153      	str	r3, [r2, #20]
 800831c:	e72e      	b.n	800817c <__kernel_rem_pio2+0x4d4>
 800831e:	bf00      	nop
 8008320:	41700000 	.word	0x41700000
 8008324:	3e700000 	.word	0x3e700000

08008328 <__kernel_sin>:
 8008328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800832c:	ed2d 8b04 	vpush	{d8-d9}
 8008330:	eeb0 8a41 	vmov.f32	s16, s2
 8008334:	eef0 8a61 	vmov.f32	s17, s3
 8008338:	ec55 4b10 	vmov	r4, r5, d0
 800833c:	b083      	sub	sp, #12
 800833e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008342:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008346:	9001      	str	r0, [sp, #4]
 8008348:	da06      	bge.n	8008358 <__kernel_sin+0x30>
 800834a:	ee10 0a10 	vmov	r0, s0
 800834e:	4629      	mov	r1, r5
 8008350:	f7f8 fc02 	bl	8000b58 <__aeabi_d2iz>
 8008354:	2800      	cmp	r0, #0
 8008356:	d051      	beq.n	80083fc <__kernel_sin+0xd4>
 8008358:	4622      	mov	r2, r4
 800835a:	462b      	mov	r3, r5
 800835c:	4620      	mov	r0, r4
 800835e:	4629      	mov	r1, r5
 8008360:	f7f8 f94a 	bl	80005f8 <__aeabi_dmul>
 8008364:	4682      	mov	sl, r0
 8008366:	468b      	mov	fp, r1
 8008368:	4602      	mov	r2, r0
 800836a:	460b      	mov	r3, r1
 800836c:	4620      	mov	r0, r4
 800836e:	4629      	mov	r1, r5
 8008370:	f7f8 f942 	bl	80005f8 <__aeabi_dmul>
 8008374:	a341      	add	r3, pc, #260	; (adr r3, 800847c <__kernel_sin+0x154>)
 8008376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837a:	4680      	mov	r8, r0
 800837c:	4689      	mov	r9, r1
 800837e:	4650      	mov	r0, sl
 8008380:	4659      	mov	r1, fp
 8008382:	f7f8 f939 	bl	80005f8 <__aeabi_dmul>
 8008386:	a33f      	add	r3, pc, #252	; (adr r3, 8008484 <__kernel_sin+0x15c>)
 8008388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838c:	f7f7 ff7c 	bl	8000288 <__aeabi_dsub>
 8008390:	4652      	mov	r2, sl
 8008392:	465b      	mov	r3, fp
 8008394:	f7f8 f930 	bl	80005f8 <__aeabi_dmul>
 8008398:	a33c      	add	r3, pc, #240	; (adr r3, 800848c <__kernel_sin+0x164>)
 800839a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839e:	f7f7 ff75 	bl	800028c <__adddf3>
 80083a2:	4652      	mov	r2, sl
 80083a4:	465b      	mov	r3, fp
 80083a6:	f7f8 f927 	bl	80005f8 <__aeabi_dmul>
 80083aa:	a33a      	add	r3, pc, #232	; (adr r3, 8008494 <__kernel_sin+0x16c>)
 80083ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b0:	f7f7 ff6a 	bl	8000288 <__aeabi_dsub>
 80083b4:	4652      	mov	r2, sl
 80083b6:	465b      	mov	r3, fp
 80083b8:	f7f8 f91e 	bl	80005f8 <__aeabi_dmul>
 80083bc:	a337      	add	r3, pc, #220	; (adr r3, 800849c <__kernel_sin+0x174>)
 80083be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c2:	f7f7 ff63 	bl	800028c <__adddf3>
 80083c6:	9b01      	ldr	r3, [sp, #4]
 80083c8:	4606      	mov	r6, r0
 80083ca:	460f      	mov	r7, r1
 80083cc:	b9eb      	cbnz	r3, 800840a <__kernel_sin+0xe2>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	4650      	mov	r0, sl
 80083d4:	4659      	mov	r1, fp
 80083d6:	f7f8 f90f 	bl	80005f8 <__aeabi_dmul>
 80083da:	a325      	add	r3, pc, #148	; (adr r3, 8008470 <__kernel_sin+0x148>)
 80083dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e0:	f7f7 ff52 	bl	8000288 <__aeabi_dsub>
 80083e4:	4642      	mov	r2, r8
 80083e6:	464b      	mov	r3, r9
 80083e8:	f7f8 f906 	bl	80005f8 <__aeabi_dmul>
 80083ec:	4602      	mov	r2, r0
 80083ee:	460b      	mov	r3, r1
 80083f0:	4620      	mov	r0, r4
 80083f2:	4629      	mov	r1, r5
 80083f4:	f7f7 ff4a 	bl	800028c <__adddf3>
 80083f8:	4604      	mov	r4, r0
 80083fa:	460d      	mov	r5, r1
 80083fc:	ec45 4b10 	vmov	d0, r4, r5
 8008400:	b003      	add	sp, #12
 8008402:	ecbd 8b04 	vpop	{d8-d9}
 8008406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800840a:	4b1b      	ldr	r3, [pc, #108]	; (8008478 <__kernel_sin+0x150>)
 800840c:	ec51 0b18 	vmov	r0, r1, d8
 8008410:	2200      	movs	r2, #0
 8008412:	f7f8 f8f1 	bl	80005f8 <__aeabi_dmul>
 8008416:	4632      	mov	r2, r6
 8008418:	ec41 0b19 	vmov	d9, r0, r1
 800841c:	463b      	mov	r3, r7
 800841e:	4640      	mov	r0, r8
 8008420:	4649      	mov	r1, r9
 8008422:	f7f8 f8e9 	bl	80005f8 <__aeabi_dmul>
 8008426:	4602      	mov	r2, r0
 8008428:	460b      	mov	r3, r1
 800842a:	ec51 0b19 	vmov	r0, r1, d9
 800842e:	f7f7 ff2b 	bl	8000288 <__aeabi_dsub>
 8008432:	4652      	mov	r2, sl
 8008434:	465b      	mov	r3, fp
 8008436:	f7f8 f8df 	bl	80005f8 <__aeabi_dmul>
 800843a:	ec53 2b18 	vmov	r2, r3, d8
 800843e:	f7f7 ff23 	bl	8000288 <__aeabi_dsub>
 8008442:	a30b      	add	r3, pc, #44	; (adr r3, 8008470 <__kernel_sin+0x148>)
 8008444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008448:	4606      	mov	r6, r0
 800844a:	460f      	mov	r7, r1
 800844c:	4640      	mov	r0, r8
 800844e:	4649      	mov	r1, r9
 8008450:	f7f8 f8d2 	bl	80005f8 <__aeabi_dmul>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	4630      	mov	r0, r6
 800845a:	4639      	mov	r1, r7
 800845c:	f7f7 ff16 	bl	800028c <__adddf3>
 8008460:	4602      	mov	r2, r0
 8008462:	460b      	mov	r3, r1
 8008464:	4620      	mov	r0, r4
 8008466:	4629      	mov	r1, r5
 8008468:	f7f7 ff0e 	bl	8000288 <__aeabi_dsub>
 800846c:	e7c4      	b.n	80083f8 <__kernel_sin+0xd0>
 800846e:	bf00      	nop
 8008470:	55555549 	.word	0x55555549
 8008474:	3fc55555 	.word	0x3fc55555
 8008478:	3fe00000 	.word	0x3fe00000
 800847c:	5acfd57c 	.word	0x5acfd57c
 8008480:	3de5d93a 	.word	0x3de5d93a
 8008484:	8a2b9ceb 	.word	0x8a2b9ceb
 8008488:	3e5ae5e6 	.word	0x3e5ae5e6
 800848c:	57b1fe7d 	.word	0x57b1fe7d
 8008490:	3ec71de3 	.word	0x3ec71de3
 8008494:	19c161d5 	.word	0x19c161d5
 8008498:	3f2a01a0 	.word	0x3f2a01a0
 800849c:	1110f8a6 	.word	0x1110f8a6
 80084a0:	3f811111 	.word	0x3f811111
 80084a4:	00000000 	.word	0x00000000

080084a8 <__kernel_tan>:
 80084a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ac:	ed2d 8b04 	vpush	{d8-d9}
 80084b0:	ec5b ab10 	vmov	sl, fp, d0
 80084b4:	4be2      	ldr	r3, [pc, #904]	; (8008840 <__kernel_tan+0x398>)
 80084b6:	b085      	sub	sp, #20
 80084b8:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80084bc:	429f      	cmp	r7, r3
 80084be:	ed8d 1b00 	vstr	d1, [sp]
 80084c2:	4606      	mov	r6, r0
 80084c4:	f8cd b00c 	str.w	fp, [sp, #12]
 80084c8:	dc24      	bgt.n	8008514 <__kernel_tan+0x6c>
 80084ca:	ee10 0a10 	vmov	r0, s0
 80084ce:	4659      	mov	r1, fp
 80084d0:	f7f8 fb42 	bl	8000b58 <__aeabi_d2iz>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d148      	bne.n	800856a <__kernel_tan+0xc2>
 80084d8:	1c73      	adds	r3, r6, #1
 80084da:	4652      	mov	r2, sl
 80084dc:	4313      	orrs	r3, r2
 80084de:	433b      	orrs	r3, r7
 80084e0:	d112      	bne.n	8008508 <__kernel_tan+0x60>
 80084e2:	ec4b ab10 	vmov	d0, sl, fp
 80084e6:	f000 f9b3 	bl	8008850 <fabs>
 80084ea:	49d6      	ldr	r1, [pc, #856]	; (8008844 <__kernel_tan+0x39c>)
 80084ec:	ec53 2b10 	vmov	r2, r3, d0
 80084f0:	2000      	movs	r0, #0
 80084f2:	f7f8 f9ab 	bl	800084c <__aeabi_ddiv>
 80084f6:	4682      	mov	sl, r0
 80084f8:	468b      	mov	fp, r1
 80084fa:	ec4b ab10 	vmov	d0, sl, fp
 80084fe:	b005      	add	sp, #20
 8008500:	ecbd 8b04 	vpop	{d8-d9}
 8008504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008508:	2e01      	cmp	r6, #1
 800850a:	d0f6      	beq.n	80084fa <__kernel_tan+0x52>
 800850c:	49ce      	ldr	r1, [pc, #824]	; (8008848 <__kernel_tan+0x3a0>)
 800850e:	465b      	mov	r3, fp
 8008510:	2000      	movs	r0, #0
 8008512:	e7ee      	b.n	80084f2 <__kernel_tan+0x4a>
 8008514:	4bcd      	ldr	r3, [pc, #820]	; (800884c <__kernel_tan+0x3a4>)
 8008516:	429f      	cmp	r7, r3
 8008518:	dd27      	ble.n	800856a <__kernel_tan+0xc2>
 800851a:	9b03      	ldr	r3, [sp, #12]
 800851c:	2b00      	cmp	r3, #0
 800851e:	da0a      	bge.n	8008536 <__kernel_tan+0x8e>
 8008520:	e9dd 2100 	ldrd	r2, r1, [sp]
 8008524:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008528:	469b      	mov	fp, r3
 800852a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800852e:	e9cd 2300 	strd	r2, r3, [sp]
 8008532:	ee10 aa10 	vmov	sl, s0
 8008536:	4652      	mov	r2, sl
 8008538:	465b      	mov	r3, fp
 800853a:	a1a1      	add	r1, pc, #644	; (adr r1, 80087c0 <__kernel_tan+0x318>)
 800853c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008540:	f7f7 fea2 	bl	8000288 <__aeabi_dsub>
 8008544:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008548:	4604      	mov	r4, r0
 800854a:	460d      	mov	r5, r1
 800854c:	a19e      	add	r1, pc, #632	; (adr r1, 80087c8 <__kernel_tan+0x320>)
 800854e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008552:	f7f7 fe99 	bl	8000288 <__aeabi_dsub>
 8008556:	4622      	mov	r2, r4
 8008558:	462b      	mov	r3, r5
 800855a:	f7f7 fe97 	bl	800028c <__adddf3>
 800855e:	ed9f 7b9c 	vldr	d7, [pc, #624]	; 80087d0 <__kernel_tan+0x328>
 8008562:	ed8d 7b00 	vstr	d7, [sp]
 8008566:	4682      	mov	sl, r0
 8008568:	468b      	mov	fp, r1
 800856a:	4652      	mov	r2, sl
 800856c:	465b      	mov	r3, fp
 800856e:	4650      	mov	r0, sl
 8008570:	4659      	mov	r1, fp
 8008572:	f7f8 f841 	bl	80005f8 <__aeabi_dmul>
 8008576:	4602      	mov	r2, r0
 8008578:	460b      	mov	r3, r1
 800857a:	4680      	mov	r8, r0
 800857c:	4689      	mov	r9, r1
 800857e:	f7f8 f83b 	bl	80005f8 <__aeabi_dmul>
 8008582:	4642      	mov	r2, r8
 8008584:	4604      	mov	r4, r0
 8008586:	460d      	mov	r5, r1
 8008588:	464b      	mov	r3, r9
 800858a:	4650      	mov	r0, sl
 800858c:	4659      	mov	r1, fp
 800858e:	f7f8 f833 	bl	80005f8 <__aeabi_dmul>
 8008592:	a391      	add	r3, pc, #580	; (adr r3, 80087d8 <__kernel_tan+0x330>)
 8008594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008598:	ec41 0b18 	vmov	d8, r0, r1
 800859c:	4620      	mov	r0, r4
 800859e:	4629      	mov	r1, r5
 80085a0:	f7f8 f82a 	bl	80005f8 <__aeabi_dmul>
 80085a4:	a38e      	add	r3, pc, #568	; (adr r3, 80087e0 <__kernel_tan+0x338>)
 80085a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085aa:	f7f7 fe6f 	bl	800028c <__adddf3>
 80085ae:	4622      	mov	r2, r4
 80085b0:	462b      	mov	r3, r5
 80085b2:	f7f8 f821 	bl	80005f8 <__aeabi_dmul>
 80085b6:	a38c      	add	r3, pc, #560	; (adr r3, 80087e8 <__kernel_tan+0x340>)
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f7f7 fe66 	bl	800028c <__adddf3>
 80085c0:	4622      	mov	r2, r4
 80085c2:	462b      	mov	r3, r5
 80085c4:	f7f8 f818 	bl	80005f8 <__aeabi_dmul>
 80085c8:	a389      	add	r3, pc, #548	; (adr r3, 80087f0 <__kernel_tan+0x348>)
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	f7f7 fe5d 	bl	800028c <__adddf3>
 80085d2:	4622      	mov	r2, r4
 80085d4:	462b      	mov	r3, r5
 80085d6:	f7f8 f80f 	bl	80005f8 <__aeabi_dmul>
 80085da:	a387      	add	r3, pc, #540	; (adr r3, 80087f8 <__kernel_tan+0x350>)
 80085dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e0:	f7f7 fe54 	bl	800028c <__adddf3>
 80085e4:	4622      	mov	r2, r4
 80085e6:	462b      	mov	r3, r5
 80085e8:	f7f8 f806 	bl	80005f8 <__aeabi_dmul>
 80085ec:	a384      	add	r3, pc, #528	; (adr r3, 8008800 <__kernel_tan+0x358>)
 80085ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f2:	f7f7 fe4b 	bl	800028c <__adddf3>
 80085f6:	4642      	mov	r2, r8
 80085f8:	464b      	mov	r3, r9
 80085fa:	f7f7 fffd 	bl	80005f8 <__aeabi_dmul>
 80085fe:	a382      	add	r3, pc, #520	; (adr r3, 8008808 <__kernel_tan+0x360>)
 8008600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008604:	ec41 0b19 	vmov	d9, r0, r1
 8008608:	4620      	mov	r0, r4
 800860a:	4629      	mov	r1, r5
 800860c:	f7f7 fff4 	bl	80005f8 <__aeabi_dmul>
 8008610:	a37f      	add	r3, pc, #508	; (adr r3, 8008810 <__kernel_tan+0x368>)
 8008612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008616:	f7f7 fe39 	bl	800028c <__adddf3>
 800861a:	4622      	mov	r2, r4
 800861c:	462b      	mov	r3, r5
 800861e:	f7f7 ffeb 	bl	80005f8 <__aeabi_dmul>
 8008622:	a37d      	add	r3, pc, #500	; (adr r3, 8008818 <__kernel_tan+0x370>)
 8008624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008628:	f7f7 fe30 	bl	800028c <__adddf3>
 800862c:	4622      	mov	r2, r4
 800862e:	462b      	mov	r3, r5
 8008630:	f7f7 ffe2 	bl	80005f8 <__aeabi_dmul>
 8008634:	a37a      	add	r3, pc, #488	; (adr r3, 8008820 <__kernel_tan+0x378>)
 8008636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863a:	f7f7 fe27 	bl	800028c <__adddf3>
 800863e:	4622      	mov	r2, r4
 8008640:	462b      	mov	r3, r5
 8008642:	f7f7 ffd9 	bl	80005f8 <__aeabi_dmul>
 8008646:	a378      	add	r3, pc, #480	; (adr r3, 8008828 <__kernel_tan+0x380>)
 8008648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864c:	f7f7 fe1e 	bl	800028c <__adddf3>
 8008650:	4622      	mov	r2, r4
 8008652:	462b      	mov	r3, r5
 8008654:	f7f7 ffd0 	bl	80005f8 <__aeabi_dmul>
 8008658:	a375      	add	r3, pc, #468	; (adr r3, 8008830 <__kernel_tan+0x388>)
 800865a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865e:	f7f7 fe15 	bl	800028c <__adddf3>
 8008662:	4602      	mov	r2, r0
 8008664:	460b      	mov	r3, r1
 8008666:	ec51 0b19 	vmov	r0, r1, d9
 800866a:	f7f7 fe0f 	bl	800028c <__adddf3>
 800866e:	ec53 2b18 	vmov	r2, r3, d8
 8008672:	f7f7 ffc1 	bl	80005f8 <__aeabi_dmul>
 8008676:	e9dd 2300 	ldrd	r2, r3, [sp]
 800867a:	f7f7 fe07 	bl	800028c <__adddf3>
 800867e:	4642      	mov	r2, r8
 8008680:	464b      	mov	r3, r9
 8008682:	f7f7 ffb9 	bl	80005f8 <__aeabi_dmul>
 8008686:	e9dd 2300 	ldrd	r2, r3, [sp]
 800868a:	f7f7 fdff 	bl	800028c <__adddf3>
 800868e:	a36a      	add	r3, pc, #424	; (adr r3, 8008838 <__kernel_tan+0x390>)
 8008690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008694:	4604      	mov	r4, r0
 8008696:	460d      	mov	r5, r1
 8008698:	ec51 0b18 	vmov	r0, r1, d8
 800869c:	f7f7 ffac 	bl	80005f8 <__aeabi_dmul>
 80086a0:	4622      	mov	r2, r4
 80086a2:	462b      	mov	r3, r5
 80086a4:	f7f7 fdf2 	bl	800028c <__adddf3>
 80086a8:	460b      	mov	r3, r1
 80086aa:	ec41 0b18 	vmov	d8, r0, r1
 80086ae:	4602      	mov	r2, r0
 80086b0:	4659      	mov	r1, fp
 80086b2:	4650      	mov	r0, sl
 80086b4:	f7f7 fdea 	bl	800028c <__adddf3>
 80086b8:	4b64      	ldr	r3, [pc, #400]	; (800884c <__kernel_tan+0x3a4>)
 80086ba:	429f      	cmp	r7, r3
 80086bc:	4604      	mov	r4, r0
 80086be:	460d      	mov	r5, r1
 80086c0:	dd3e      	ble.n	8008740 <__kernel_tan+0x298>
 80086c2:	4630      	mov	r0, r6
 80086c4:	f7f7 ff2e 	bl	8000524 <__aeabi_i2d>
 80086c8:	4622      	mov	r2, r4
 80086ca:	4680      	mov	r8, r0
 80086cc:	4689      	mov	r9, r1
 80086ce:	462b      	mov	r3, r5
 80086d0:	4620      	mov	r0, r4
 80086d2:	4629      	mov	r1, r5
 80086d4:	f7f7 ff90 	bl	80005f8 <__aeabi_dmul>
 80086d8:	4642      	mov	r2, r8
 80086da:	4606      	mov	r6, r0
 80086dc:	460f      	mov	r7, r1
 80086de:	464b      	mov	r3, r9
 80086e0:	4620      	mov	r0, r4
 80086e2:	4629      	mov	r1, r5
 80086e4:	f7f7 fdd2 	bl	800028c <__adddf3>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4630      	mov	r0, r6
 80086ee:	4639      	mov	r1, r7
 80086f0:	f7f8 f8ac 	bl	800084c <__aeabi_ddiv>
 80086f4:	ec53 2b18 	vmov	r2, r3, d8
 80086f8:	f7f7 fdc6 	bl	8000288 <__aeabi_dsub>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4650      	mov	r0, sl
 8008702:	4659      	mov	r1, fp
 8008704:	f7f7 fdc0 	bl	8000288 <__aeabi_dsub>
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	f7f7 fdbe 	bl	800028c <__adddf3>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4640      	mov	r0, r8
 8008716:	4649      	mov	r1, r9
 8008718:	f7f7 fdb6 	bl	8000288 <__aeabi_dsub>
 800871c:	9b03      	ldr	r3, [sp, #12]
 800871e:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8008722:	f00a 0a02 	and.w	sl, sl, #2
 8008726:	4604      	mov	r4, r0
 8008728:	f1ca 0001 	rsb	r0, sl, #1
 800872c:	460d      	mov	r5, r1
 800872e:	f7f7 fef9 	bl	8000524 <__aeabi_i2d>
 8008732:	4602      	mov	r2, r0
 8008734:	460b      	mov	r3, r1
 8008736:	4620      	mov	r0, r4
 8008738:	4629      	mov	r1, r5
 800873a:	f7f7 ff5d 	bl	80005f8 <__aeabi_dmul>
 800873e:	e6da      	b.n	80084f6 <__kernel_tan+0x4e>
 8008740:	2e01      	cmp	r6, #1
 8008742:	d038      	beq.n	80087b6 <__kernel_tan+0x30e>
 8008744:	460f      	mov	r7, r1
 8008746:	4689      	mov	r9, r1
 8008748:	4602      	mov	r2, r0
 800874a:	460b      	mov	r3, r1
 800874c:	2000      	movs	r0, #0
 800874e:	493e      	ldr	r1, [pc, #248]	; (8008848 <__kernel_tan+0x3a0>)
 8008750:	f7f8 f87c 	bl	800084c <__aeabi_ddiv>
 8008754:	2600      	movs	r6, #0
 8008756:	e9cd 0100 	strd	r0, r1, [sp]
 800875a:	4652      	mov	r2, sl
 800875c:	465b      	mov	r3, fp
 800875e:	4630      	mov	r0, r6
 8008760:	4639      	mov	r1, r7
 8008762:	f7f7 fd91 	bl	8000288 <__aeabi_dsub>
 8008766:	e9dd 4500 	ldrd	r4, r5, [sp]
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	ec51 0b18 	vmov	r0, r1, d8
 8008772:	f7f7 fd89 	bl	8000288 <__aeabi_dsub>
 8008776:	4632      	mov	r2, r6
 8008778:	462b      	mov	r3, r5
 800877a:	f7f7 ff3d 	bl	80005f8 <__aeabi_dmul>
 800877e:	46b0      	mov	r8, r6
 8008780:	460f      	mov	r7, r1
 8008782:	4606      	mov	r6, r0
 8008784:	4642      	mov	r2, r8
 8008786:	462b      	mov	r3, r5
 8008788:	4640      	mov	r0, r8
 800878a:	4649      	mov	r1, r9
 800878c:	f7f7 ff34 	bl	80005f8 <__aeabi_dmul>
 8008790:	4b2c      	ldr	r3, [pc, #176]	; (8008844 <__kernel_tan+0x39c>)
 8008792:	2200      	movs	r2, #0
 8008794:	f7f7 fd7a 	bl	800028c <__adddf3>
 8008798:	4602      	mov	r2, r0
 800879a:	460b      	mov	r3, r1
 800879c:	4630      	mov	r0, r6
 800879e:	4639      	mov	r1, r7
 80087a0:	f7f7 fd74 	bl	800028c <__adddf3>
 80087a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087a8:	f7f7 ff26 	bl	80005f8 <__aeabi_dmul>
 80087ac:	4642      	mov	r2, r8
 80087ae:	462b      	mov	r3, r5
 80087b0:	f7f7 fd6c 	bl	800028c <__adddf3>
 80087b4:	e69f      	b.n	80084f6 <__kernel_tan+0x4e>
 80087b6:	4682      	mov	sl, r0
 80087b8:	468b      	mov	fp, r1
 80087ba:	e69e      	b.n	80084fa <__kernel_tan+0x52>
 80087bc:	f3af 8000 	nop.w
 80087c0:	54442d18 	.word	0x54442d18
 80087c4:	3fe921fb 	.word	0x3fe921fb
 80087c8:	33145c07 	.word	0x33145c07
 80087cc:	3c81a626 	.word	0x3c81a626
	...
 80087d8:	74bf7ad4 	.word	0x74bf7ad4
 80087dc:	3efb2a70 	.word	0x3efb2a70
 80087e0:	32f0a7e9 	.word	0x32f0a7e9
 80087e4:	3f12b80f 	.word	0x3f12b80f
 80087e8:	1a8d1068 	.word	0x1a8d1068
 80087ec:	3f3026f7 	.word	0x3f3026f7
 80087f0:	fee08315 	.word	0xfee08315
 80087f4:	3f57dbc8 	.word	0x3f57dbc8
 80087f8:	e96e8493 	.word	0xe96e8493
 80087fc:	3f8226e3 	.word	0x3f8226e3
 8008800:	1bb341fe 	.word	0x1bb341fe
 8008804:	3faba1ba 	.word	0x3faba1ba
 8008808:	db605373 	.word	0xdb605373
 800880c:	bef375cb 	.word	0xbef375cb
 8008810:	a03792a6 	.word	0xa03792a6
 8008814:	3f147e88 	.word	0x3f147e88
 8008818:	f2f26501 	.word	0xf2f26501
 800881c:	3f4344d8 	.word	0x3f4344d8
 8008820:	c9560328 	.word	0xc9560328
 8008824:	3f6d6d22 	.word	0x3f6d6d22
 8008828:	8406d637 	.word	0x8406d637
 800882c:	3f9664f4 	.word	0x3f9664f4
 8008830:	1110fe7a 	.word	0x1110fe7a
 8008834:	3fc11111 	.word	0x3fc11111
 8008838:	55555563 	.word	0x55555563
 800883c:	3fd55555 	.word	0x3fd55555
 8008840:	3e2fffff 	.word	0x3e2fffff
 8008844:	3ff00000 	.word	0x3ff00000
 8008848:	bff00000 	.word	0xbff00000
 800884c:	3fe59427 	.word	0x3fe59427

08008850 <fabs>:
 8008850:	ec51 0b10 	vmov	r0, r1, d0
 8008854:	ee10 2a10 	vmov	r2, s0
 8008858:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800885c:	ec43 2b10 	vmov	d0, r2, r3
 8008860:	4770      	bx	lr

08008862 <finite>:
 8008862:	b082      	sub	sp, #8
 8008864:	ed8d 0b00 	vstr	d0, [sp]
 8008868:	9801      	ldr	r0, [sp, #4]
 800886a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800886e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008872:	0fc0      	lsrs	r0, r0, #31
 8008874:	b002      	add	sp, #8
 8008876:	4770      	bx	lr

08008878 <floor>:
 8008878:	ec51 0b10 	vmov	r0, r1, d0
 800887c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008880:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008884:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008888:	2e13      	cmp	r6, #19
 800888a:	ee10 5a10 	vmov	r5, s0
 800888e:	ee10 8a10 	vmov	r8, s0
 8008892:	460c      	mov	r4, r1
 8008894:	dc32      	bgt.n	80088fc <floor+0x84>
 8008896:	2e00      	cmp	r6, #0
 8008898:	da14      	bge.n	80088c4 <floor+0x4c>
 800889a:	a333      	add	r3, pc, #204	; (adr r3, 8008968 <floor+0xf0>)
 800889c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a0:	f7f7 fcf4 	bl	800028c <__adddf3>
 80088a4:	2200      	movs	r2, #0
 80088a6:	2300      	movs	r3, #0
 80088a8:	f7f8 f936 	bl	8000b18 <__aeabi_dcmpgt>
 80088ac:	b138      	cbz	r0, 80088be <floor+0x46>
 80088ae:	2c00      	cmp	r4, #0
 80088b0:	da57      	bge.n	8008962 <floor+0xea>
 80088b2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80088b6:	431d      	orrs	r5, r3
 80088b8:	d001      	beq.n	80088be <floor+0x46>
 80088ba:	4c2d      	ldr	r4, [pc, #180]	; (8008970 <floor+0xf8>)
 80088bc:	2500      	movs	r5, #0
 80088be:	4621      	mov	r1, r4
 80088c0:	4628      	mov	r0, r5
 80088c2:	e025      	b.n	8008910 <floor+0x98>
 80088c4:	4f2b      	ldr	r7, [pc, #172]	; (8008974 <floor+0xfc>)
 80088c6:	4137      	asrs	r7, r6
 80088c8:	ea01 0307 	and.w	r3, r1, r7
 80088cc:	4303      	orrs	r3, r0
 80088ce:	d01f      	beq.n	8008910 <floor+0x98>
 80088d0:	a325      	add	r3, pc, #148	; (adr r3, 8008968 <floor+0xf0>)
 80088d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d6:	f7f7 fcd9 	bl	800028c <__adddf3>
 80088da:	2200      	movs	r2, #0
 80088dc:	2300      	movs	r3, #0
 80088de:	f7f8 f91b 	bl	8000b18 <__aeabi_dcmpgt>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d0eb      	beq.n	80088be <floor+0x46>
 80088e6:	2c00      	cmp	r4, #0
 80088e8:	bfbe      	ittt	lt
 80088ea:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80088ee:	fa43 f606 	asrlt.w	r6, r3, r6
 80088f2:	19a4      	addlt	r4, r4, r6
 80088f4:	ea24 0407 	bic.w	r4, r4, r7
 80088f8:	2500      	movs	r5, #0
 80088fa:	e7e0      	b.n	80088be <floor+0x46>
 80088fc:	2e33      	cmp	r6, #51	; 0x33
 80088fe:	dd0b      	ble.n	8008918 <floor+0xa0>
 8008900:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008904:	d104      	bne.n	8008910 <floor+0x98>
 8008906:	ee10 2a10 	vmov	r2, s0
 800890a:	460b      	mov	r3, r1
 800890c:	f7f7 fcbe 	bl	800028c <__adddf3>
 8008910:	ec41 0b10 	vmov	d0, r0, r1
 8008914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008918:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800891c:	f04f 33ff 	mov.w	r3, #4294967295
 8008920:	fa23 f707 	lsr.w	r7, r3, r7
 8008924:	4207      	tst	r7, r0
 8008926:	d0f3      	beq.n	8008910 <floor+0x98>
 8008928:	a30f      	add	r3, pc, #60	; (adr r3, 8008968 <floor+0xf0>)
 800892a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892e:	f7f7 fcad 	bl	800028c <__adddf3>
 8008932:	2200      	movs	r2, #0
 8008934:	2300      	movs	r3, #0
 8008936:	f7f8 f8ef 	bl	8000b18 <__aeabi_dcmpgt>
 800893a:	2800      	cmp	r0, #0
 800893c:	d0bf      	beq.n	80088be <floor+0x46>
 800893e:	2c00      	cmp	r4, #0
 8008940:	da02      	bge.n	8008948 <floor+0xd0>
 8008942:	2e14      	cmp	r6, #20
 8008944:	d103      	bne.n	800894e <floor+0xd6>
 8008946:	3401      	adds	r4, #1
 8008948:	ea25 0507 	bic.w	r5, r5, r7
 800894c:	e7b7      	b.n	80088be <floor+0x46>
 800894e:	2301      	movs	r3, #1
 8008950:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008954:	fa03 f606 	lsl.w	r6, r3, r6
 8008958:	4435      	add	r5, r6
 800895a:	4545      	cmp	r5, r8
 800895c:	bf38      	it	cc
 800895e:	18e4      	addcc	r4, r4, r3
 8008960:	e7f2      	b.n	8008948 <floor+0xd0>
 8008962:	2500      	movs	r5, #0
 8008964:	462c      	mov	r4, r5
 8008966:	e7aa      	b.n	80088be <floor+0x46>
 8008968:	8800759c 	.word	0x8800759c
 800896c:	7e37e43c 	.word	0x7e37e43c
 8008970:	bff00000 	.word	0xbff00000
 8008974:	000fffff 	.word	0x000fffff

08008978 <rint>:
 8008978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800897a:	ec51 0b10 	vmov	r0, r1, d0
 800897e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008982:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8008986:	2e13      	cmp	r6, #19
 8008988:	ee10 4a10 	vmov	r4, s0
 800898c:	460b      	mov	r3, r1
 800898e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8008992:	dc58      	bgt.n	8008a46 <rint+0xce>
 8008994:	2e00      	cmp	r6, #0
 8008996:	da2b      	bge.n	80089f0 <rint+0x78>
 8008998:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800899c:	4302      	orrs	r2, r0
 800899e:	d023      	beq.n	80089e8 <rint+0x70>
 80089a0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80089a4:	4302      	orrs	r2, r0
 80089a6:	4254      	negs	r4, r2
 80089a8:	4314      	orrs	r4, r2
 80089aa:	0c4b      	lsrs	r3, r1, #17
 80089ac:	0b24      	lsrs	r4, r4, #12
 80089ae:	045b      	lsls	r3, r3, #17
 80089b0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80089b4:	ea44 0103 	orr.w	r1, r4, r3
 80089b8:	4b32      	ldr	r3, [pc, #200]	; (8008a84 <rint+0x10c>)
 80089ba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80089be:	e9d3 6700 	ldrd	r6, r7, [r3]
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	4630      	mov	r0, r6
 80089c8:	4639      	mov	r1, r7
 80089ca:	f7f7 fc5f 	bl	800028c <__adddf3>
 80089ce:	e9cd 0100 	strd	r0, r1, [sp]
 80089d2:	463b      	mov	r3, r7
 80089d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089d8:	4632      	mov	r2, r6
 80089da:	f7f7 fc55 	bl	8000288 <__aeabi_dsub>
 80089de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80089e2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80089e6:	4639      	mov	r1, r7
 80089e8:	ec41 0b10 	vmov	d0, r0, r1
 80089ec:	b003      	add	sp, #12
 80089ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089f0:	4a25      	ldr	r2, [pc, #148]	; (8008a88 <rint+0x110>)
 80089f2:	4132      	asrs	r2, r6
 80089f4:	ea01 0702 	and.w	r7, r1, r2
 80089f8:	4307      	orrs	r7, r0
 80089fa:	d0f5      	beq.n	80089e8 <rint+0x70>
 80089fc:	0851      	lsrs	r1, r2, #1
 80089fe:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8008a02:	4314      	orrs	r4, r2
 8008a04:	d00c      	beq.n	8008a20 <rint+0xa8>
 8008a06:	ea23 0201 	bic.w	r2, r3, r1
 8008a0a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008a0e:	2e13      	cmp	r6, #19
 8008a10:	fa43 f606 	asr.w	r6, r3, r6
 8008a14:	bf0c      	ite	eq
 8008a16:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8008a1a:	2400      	movne	r4, #0
 8008a1c:	ea42 0306 	orr.w	r3, r2, r6
 8008a20:	4918      	ldr	r1, [pc, #96]	; (8008a84 <rint+0x10c>)
 8008a22:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8008a26:	4622      	mov	r2, r4
 8008a28:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	4629      	mov	r1, r5
 8008a30:	f7f7 fc2c 	bl	800028c <__adddf3>
 8008a34:	e9cd 0100 	strd	r0, r1, [sp]
 8008a38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a3c:	4622      	mov	r2, r4
 8008a3e:	462b      	mov	r3, r5
 8008a40:	f7f7 fc22 	bl	8000288 <__aeabi_dsub>
 8008a44:	e7d0      	b.n	80089e8 <rint+0x70>
 8008a46:	2e33      	cmp	r6, #51	; 0x33
 8008a48:	dd07      	ble.n	8008a5a <rint+0xe2>
 8008a4a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008a4e:	d1cb      	bne.n	80089e8 <rint+0x70>
 8008a50:	ee10 2a10 	vmov	r2, s0
 8008a54:	f7f7 fc1a 	bl	800028c <__adddf3>
 8008a58:	e7c6      	b.n	80089e8 <rint+0x70>
 8008a5a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8008a5e:	f04f 36ff 	mov.w	r6, #4294967295
 8008a62:	40d6      	lsrs	r6, r2
 8008a64:	4230      	tst	r0, r6
 8008a66:	d0bf      	beq.n	80089e8 <rint+0x70>
 8008a68:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8008a6c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8008a70:	bf1f      	itttt	ne
 8008a72:	ea24 0101 	bicne.w	r1, r4, r1
 8008a76:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8008a7a:	fa44 f202 	asrne.w	r2, r4, r2
 8008a7e:	ea41 0402 	orrne.w	r4, r1, r2
 8008a82:	e7cd      	b.n	8008a20 <rint+0xa8>
 8008a84:	080092f8 	.word	0x080092f8
 8008a88:	000fffff 	.word	0x000fffff
 8008a8c:	00000000 	.word	0x00000000

08008a90 <scalbn>:
 8008a90:	b570      	push	{r4, r5, r6, lr}
 8008a92:	ec55 4b10 	vmov	r4, r5, d0
 8008a96:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	462b      	mov	r3, r5
 8008a9e:	b99a      	cbnz	r2, 8008ac8 <scalbn+0x38>
 8008aa0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008aa4:	4323      	orrs	r3, r4
 8008aa6:	d036      	beq.n	8008b16 <scalbn+0x86>
 8008aa8:	4b39      	ldr	r3, [pc, #228]	; (8008b90 <scalbn+0x100>)
 8008aaa:	4629      	mov	r1, r5
 8008aac:	ee10 0a10 	vmov	r0, s0
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f7f7 fda1 	bl	80005f8 <__aeabi_dmul>
 8008ab6:	4b37      	ldr	r3, [pc, #220]	; (8008b94 <scalbn+0x104>)
 8008ab8:	429e      	cmp	r6, r3
 8008aba:	4604      	mov	r4, r0
 8008abc:	460d      	mov	r5, r1
 8008abe:	da10      	bge.n	8008ae2 <scalbn+0x52>
 8008ac0:	a32b      	add	r3, pc, #172	; (adr r3, 8008b70 <scalbn+0xe0>)
 8008ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac6:	e03a      	b.n	8008b3e <scalbn+0xae>
 8008ac8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008acc:	428a      	cmp	r2, r1
 8008ace:	d10c      	bne.n	8008aea <scalbn+0x5a>
 8008ad0:	ee10 2a10 	vmov	r2, s0
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	f7f7 fbd8 	bl	800028c <__adddf3>
 8008adc:	4604      	mov	r4, r0
 8008ade:	460d      	mov	r5, r1
 8008ae0:	e019      	b.n	8008b16 <scalbn+0x86>
 8008ae2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	3a36      	subs	r2, #54	; 0x36
 8008aea:	4432      	add	r2, r6
 8008aec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008af0:	428a      	cmp	r2, r1
 8008af2:	dd08      	ble.n	8008b06 <scalbn+0x76>
 8008af4:	2d00      	cmp	r5, #0
 8008af6:	a120      	add	r1, pc, #128	; (adr r1, 8008b78 <scalbn+0xe8>)
 8008af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008afc:	da1c      	bge.n	8008b38 <scalbn+0xa8>
 8008afe:	a120      	add	r1, pc, #128	; (adr r1, 8008b80 <scalbn+0xf0>)
 8008b00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b04:	e018      	b.n	8008b38 <scalbn+0xa8>
 8008b06:	2a00      	cmp	r2, #0
 8008b08:	dd08      	ble.n	8008b1c <scalbn+0x8c>
 8008b0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b12:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008b16:	ec45 4b10 	vmov	d0, r4, r5
 8008b1a:	bd70      	pop	{r4, r5, r6, pc}
 8008b1c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008b20:	da19      	bge.n	8008b56 <scalbn+0xc6>
 8008b22:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008b26:	429e      	cmp	r6, r3
 8008b28:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008b2c:	dd0a      	ble.n	8008b44 <scalbn+0xb4>
 8008b2e:	a112      	add	r1, pc, #72	; (adr r1, 8008b78 <scalbn+0xe8>)
 8008b30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d1e2      	bne.n	8008afe <scalbn+0x6e>
 8008b38:	a30f      	add	r3, pc, #60	; (adr r3, 8008b78 <scalbn+0xe8>)
 8008b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3e:	f7f7 fd5b 	bl	80005f8 <__aeabi_dmul>
 8008b42:	e7cb      	b.n	8008adc <scalbn+0x4c>
 8008b44:	a10a      	add	r1, pc, #40	; (adr r1, 8008b70 <scalbn+0xe0>)
 8008b46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d0b8      	beq.n	8008ac0 <scalbn+0x30>
 8008b4e:	a10e      	add	r1, pc, #56	; (adr r1, 8008b88 <scalbn+0xf8>)
 8008b50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b54:	e7b4      	b.n	8008ac0 <scalbn+0x30>
 8008b56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b5a:	3236      	adds	r2, #54	; 0x36
 8008b5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b60:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008b64:	4620      	mov	r0, r4
 8008b66:	4b0c      	ldr	r3, [pc, #48]	; (8008b98 <scalbn+0x108>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	e7e8      	b.n	8008b3e <scalbn+0xae>
 8008b6c:	f3af 8000 	nop.w
 8008b70:	c2f8f359 	.word	0xc2f8f359
 8008b74:	01a56e1f 	.word	0x01a56e1f
 8008b78:	8800759c 	.word	0x8800759c
 8008b7c:	7e37e43c 	.word	0x7e37e43c
 8008b80:	8800759c 	.word	0x8800759c
 8008b84:	fe37e43c 	.word	0xfe37e43c
 8008b88:	c2f8f359 	.word	0xc2f8f359
 8008b8c:	81a56e1f 	.word	0x81a56e1f
 8008b90:	43500000 	.word	0x43500000
 8008b94:	ffff3cb0 	.word	0xffff3cb0
 8008b98:	3c900000 	.word	0x3c900000

08008b9c <_init>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	bf00      	nop
 8008ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ba2:	bc08      	pop	{r3}
 8008ba4:	469e      	mov	lr, r3
 8008ba6:	4770      	bx	lr

08008ba8 <_fini>:
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	bf00      	nop
 8008bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bae:	bc08      	pop	{r3}
 8008bb0:	469e      	mov	lr, r3
 8008bb2:	4770      	bx	lr
