/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:16 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_MOCA_L2_H__
#define BCHP_MOCA_L2_H__

/***************************************************************************
 *MOCA_L2 - Registers for the MoCA block's L2 interrupt controller
 ***************************************************************************/
#define BCHP_MOCA_L2_CPU_STATUS                  0x213ffc40 /* [RO][32] CPU interrupt Status Register */
#define BCHP_MOCA_L2_CPU_SET                     0x213ffc44 /* [WO][32] CPU interrupt Set Register */
#define BCHP_MOCA_L2_CPU_CLEAR                   0x213ffc48 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_MOCA_L2_CPU_MASK_STATUS             0x213ffc4c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_MOCA_L2_CPU_MASK_SET                0x213ffc50 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR              0x213ffc54 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_MOCA_L2_PCI_STATUS                  0x213ffc58 /* [RO][32] PCI interrupt Status Register */
#define BCHP_MOCA_L2_PCI_SET                     0x213ffc5c /* [WO][32] PCI interrupt Set Register */
#define BCHP_MOCA_L2_PCI_CLEAR                   0x213ffc60 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_MOCA_L2_PCI_MASK_STATUS             0x213ffc64 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_MOCA_L2_PCI_MASK_SET                0x213ffc68 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR              0x213ffc6c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_STATUS :: reserved0 [31:23] */
#define BCHP_MOCA_L2_CPU_STATUS_reserved0_MASK                     0xff800000
#define BCHP_MOCA_L2_CPU_STATUS_reserved0_SHIFT                    23

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE15_INTR_MASK        0x00400000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE15_INTR_SHIFT       22
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE15_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE14_INTR_MASK        0x00200000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE14_INTR_SHIFT       21
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE14_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE13_INTR_MASK        0x00100000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE13_INTR_SHIFT       20
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE13_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE12_INTR_MASK        0x00080000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE12_INTR_SHIFT       19
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE12_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE11_INTR_MASK        0x00040000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE11_INTR_SHIFT       18
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE11_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE10_INTR_MASK        0x00020000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE10_INTR_SHIFT       17
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE10_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE9_INTR_MASK         0x00010000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE9_INTR_SHIFT        16
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE9_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE8_INTR_MASK         0x00008000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE8_INTR_SHIFT        15
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE8_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE7_INTR_MASK         0x00004000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE7_INTR_SHIFT        14
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE7_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE6_INTR_MASK         0x00002000
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE6_INTR_SHIFT        13
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE6_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_STATUS_GR_BRIDGE_ERR_INTR_MASK            0x00001000
#define BCHP_MOCA_L2_CPU_STATUS_GR_BRIDGE_ERR_INTR_SHIFT           12
#define BCHP_MOCA_L2_CPU_STATUS_GR_BRIDGE_ERR_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_STATUS_M2M_DONE_INTR_MASK                 0x00000800
#define BCHP_MOCA_L2_CPU_STATUS_M2M_DONE_INTR_SHIFT                11
#define BCHP_MOCA_L2_CPU_STATUS_M2M_DONE_INTR_DEFAULT              0x00000000

/* MOCA_L2 :: CPU_STATUS :: WATCHDOG_CPU_HIGH_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_CPU_HIGH_INTR_MASK        0x00000400
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_CPU_HIGH_INTR_SHIFT       10
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_CPU_HIGH_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_STATUS_END_HANDOFF_INTR_MASK              0x00000200
#define BCHP_MOCA_L2_CPU_STATUS_END_HANDOFF_INTR_SHIFT             9
#define BCHP_MOCA_L2_CPU_STATUS_END_HANDOFF_INTR_DEFAULT           0x00000000

/* MOCA_L2 :: CPU_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_STATUS_START_HANDOFF_INTR_MASK            0x00000100
#define BCHP_MOCA_L2_CPU_STATUS_START_HANDOFF_INTR_SHIFT           8
#define BCHP_MOCA_L2_CPU_STATUS_START_HANDOFF_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_STATUS :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_STATUS_PM_MOCA_EXCEPTION_INTR_MASK        0x00000080
#define BCHP_MOCA_L2_CPU_STATUS_PM_MOCA_EXCEPTION_INTR_SHIFT       7
#define BCHP_MOCA_L2_CPU_STATUS_PM_MOCA_EXCEPTION_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: CPU_STATUS :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_CPU_LOW_INTR_MASK         0x00000040
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_CPU_LOW_INTR_SHIFT        6
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_CPU_LOW_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE5_INTR_MASK         0x00000020
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE5_INTR_SHIFT        5
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE5_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE4_INTR_MASK         0x00000010
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE4_INTR_SHIFT        4
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE4_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE3_INTR_MASK         0x00000008
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE3_INTR_SHIFT        3
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE3_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE2_INTR_MASK         0x00000004
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE2_INTR_SHIFT        2
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE2_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE1_INTR_MASK         0x00000002
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE1_INTR_SHIFT        1
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE1_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE0_INTR_MASK         0x00000001
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE0_INTR_SHIFT        0
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE0_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_SET :: reserved0 [31:23] */
#define BCHP_MOCA_L2_CPU_SET_reserved0_MASK                        0xff800000
#define BCHP_MOCA_L2_CPU_SET_reserved0_SHIFT                       23

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE15_INTR_MASK           0x00400000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE15_INTR_SHIFT          22
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE15_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE14_INTR_MASK           0x00200000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE14_INTR_SHIFT          21
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE14_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE13_INTR_MASK           0x00100000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE13_INTR_SHIFT          20
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE13_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE12_INTR_MASK           0x00080000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE12_INTR_SHIFT          19
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE12_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE11_INTR_MASK           0x00040000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE11_INTR_SHIFT          18
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE11_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE10_INTR_MASK           0x00020000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE10_INTR_SHIFT          17
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE10_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE9_INTR_MASK            0x00010000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE9_INTR_SHIFT           16
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE9_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE8_INTR_MASK            0x00008000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE8_INTR_SHIFT           15
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE8_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE7_INTR_MASK            0x00004000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE7_INTR_SHIFT           14
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE7_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE6_INTR_MASK            0x00002000
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE6_INTR_SHIFT           13
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE6_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_SET_GR_BRIDGE_ERR_INTR_MASK               0x00001000
#define BCHP_MOCA_L2_CPU_SET_GR_BRIDGE_ERR_INTR_SHIFT              12
#define BCHP_MOCA_L2_CPU_SET_GR_BRIDGE_ERR_INTR_DEFAULT            0x00000000

/* MOCA_L2 :: CPU_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_SET_M2M_DONE_INTR_MASK                    0x00000800
#define BCHP_MOCA_L2_CPU_SET_M2M_DONE_INTR_SHIFT                   11
#define BCHP_MOCA_L2_CPU_SET_M2M_DONE_INTR_DEFAULT                 0x00000000

/* MOCA_L2 :: CPU_SET :: WATCHDOG_CPU_HIGH_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_CPU_HIGH_INTR_MASK           0x00000400
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_CPU_HIGH_INTR_SHIFT          10
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_CPU_HIGH_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_SET_END_HANDOFF_INTR_MASK                 0x00000200
#define BCHP_MOCA_L2_CPU_SET_END_HANDOFF_INTR_SHIFT                9
#define BCHP_MOCA_L2_CPU_SET_END_HANDOFF_INTR_DEFAULT              0x00000000

/* MOCA_L2 :: CPU_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_SET_START_HANDOFF_INTR_MASK               0x00000100
#define BCHP_MOCA_L2_CPU_SET_START_HANDOFF_INTR_SHIFT              8
#define BCHP_MOCA_L2_CPU_SET_START_HANDOFF_INTR_DEFAULT            0x00000000

/* MOCA_L2 :: CPU_SET :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_SET_PM_MOCA_EXCEPTION_INTR_MASK           0x00000080
#define BCHP_MOCA_L2_CPU_SET_PM_MOCA_EXCEPTION_INTR_SHIFT          7
#define BCHP_MOCA_L2_CPU_SET_PM_MOCA_EXCEPTION_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: CPU_SET :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_CPU_LOW_INTR_MASK            0x00000040
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_CPU_LOW_INTR_SHIFT           6
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_CPU_LOW_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE5_INTR_MASK            0x00000020
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE5_INTR_SHIFT           5
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE5_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE4_INTR_MASK            0x00000010
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE4_INTR_SHIFT           4
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE4_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE3_INTR_MASK            0x00000008
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE3_INTR_SHIFT           3
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE3_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE2_INTR_MASK            0x00000004
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE2_INTR_SHIFT           2
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE2_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE1_INTR_MASK            0x00000002
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE1_INTR_SHIFT           1
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE1_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE0_INTR_MASK            0x00000001
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE0_INTR_SHIFT           0
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE0_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_CLEAR :: reserved0 [31:23] */
#define BCHP_MOCA_L2_CPU_CLEAR_reserved0_MASK                      0xff800000
#define BCHP_MOCA_L2_CPU_CLEAR_reserved0_SHIFT                     23

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE15_INTR_MASK         0x00400000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE15_INTR_SHIFT        22
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE15_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE14_INTR_MASK         0x00200000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE14_INTR_SHIFT        21
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE14_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE13_INTR_MASK         0x00100000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE13_INTR_SHIFT        20
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE13_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE12_INTR_MASK         0x00080000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE12_INTR_SHIFT        19
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE12_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE11_INTR_MASK         0x00040000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE11_INTR_SHIFT        18
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE11_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE10_INTR_MASK         0x00020000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE10_INTR_SHIFT        17
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE10_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE9_INTR_MASK          0x00010000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE9_INTR_SHIFT         16
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE9_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE8_INTR_MASK          0x00008000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE8_INTR_SHIFT         15
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE8_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE7_INTR_MASK          0x00004000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT         14
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE7_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE6_INTR_MASK          0x00002000
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT         13
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE6_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_CLEAR_GR_BRIDGE_ERR_INTR_MASK             0x00001000
#define BCHP_MOCA_L2_CPU_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT            12
#define BCHP_MOCA_L2_CPU_CLEAR_GR_BRIDGE_ERR_INTR_DEFAULT          0x00000000

/* MOCA_L2 :: CPU_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_CLEAR_M2M_DONE_INTR_MASK                  0x00000800
#define BCHP_MOCA_L2_CPU_CLEAR_M2M_DONE_INTR_SHIFT                 11
#define BCHP_MOCA_L2_CPU_CLEAR_M2M_DONE_INTR_DEFAULT               0x00000000

/* MOCA_L2 :: CPU_CLEAR :: WATCHDOG_CPU_HIGH_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_CPU_HIGH_INTR_MASK         0x00000400
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_CPU_HIGH_INTR_SHIFT        10
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_CPU_HIGH_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_CLEAR_END_HANDOFF_INTR_MASK               0x00000200
#define BCHP_MOCA_L2_CPU_CLEAR_END_HANDOFF_INTR_SHIFT              9
#define BCHP_MOCA_L2_CPU_CLEAR_END_HANDOFF_INTR_DEFAULT            0x00000000

/* MOCA_L2 :: CPU_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_CLEAR_START_HANDOFF_INTR_MASK             0x00000100
#define BCHP_MOCA_L2_CPU_CLEAR_START_HANDOFF_INTR_SHIFT            8
#define BCHP_MOCA_L2_CPU_CLEAR_START_HANDOFF_INTR_DEFAULT          0x00000000

/* MOCA_L2 :: CPU_CLEAR :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_CLEAR_PM_MOCA_EXCEPTION_INTR_MASK         0x00000080
#define BCHP_MOCA_L2_CPU_CLEAR_PM_MOCA_EXCEPTION_INTR_SHIFT        7
#define BCHP_MOCA_L2_CPU_CLEAR_PM_MOCA_EXCEPTION_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: CPU_CLEAR :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_CPU_LOW_INTR_MASK          0x00000040
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_CPU_LOW_INTR_SHIFT         6
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_CPU_LOW_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE5_INTR_MASK          0x00000020
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT         5
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE5_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE4_INTR_MASK          0x00000010
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT         4
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE4_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE3_INTR_MASK          0x00000008
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT         3
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE3_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE2_INTR_MASK          0x00000004
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT         2
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE2_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE1_INTR_MASK          0x00000002
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT         1
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE1_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE0_INTR_MASK          0x00000001
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT         0
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE0_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_reserved0_MASK                0xff800000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_reserved0_SHIFT               23

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE15_INTR_MASK   0x00400000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE15_INTR_SHIFT  22
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE15_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE14_INTR_MASK   0x00200000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE14_INTR_SHIFT  21
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE14_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE13_INTR_MASK   0x00100000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE13_INTR_SHIFT  20
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE13_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE12_INTR_MASK   0x00080000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE12_INTR_SHIFT  19
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE12_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE11_INTR_MASK   0x00040000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE11_INTR_SHIFT  18
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE11_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE10_INTR_MASK   0x00020000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE10_INTR_SHIFT  17
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE10_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE9_INTR_MASK    0x00010000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE9_INTR_SHIFT   16
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE9_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE8_INTR_MASK    0x00008000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE8_INTR_SHIFT   15
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE8_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE7_INTR_MASK    0x00004000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE7_INTR_SHIFT   14
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE7_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE6_INTR_MASK    0x00002000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE6_INTR_SHIFT   13
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE6_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GR_BRIDGE_ERR_INTR_MASK       0x00001000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GR_BRIDGE_ERR_INTR_SHIFT      12
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GR_BRIDGE_ERR_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_M2M_DONE_INTR_MASK            0x00000800
#define BCHP_MOCA_L2_CPU_MASK_STATUS_M2M_DONE_INTR_SHIFT           11
#define BCHP_MOCA_L2_CPU_MASK_STATUS_M2M_DONE_INTR_DEFAULT         0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_INTR_MASK            0x00000400
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_INTR_SHIFT           10
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_INTR_DEFAULT         0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_END_HANDOFF_INTR_MASK         0x00000200
#define BCHP_MOCA_L2_CPU_MASK_STATUS_END_HANDOFF_INTR_SHIFT        9
#define BCHP_MOCA_L2_CPU_MASK_STATUS_END_HANDOFF_INTR_DEFAULT      0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_START_HANDOFF_INTR_MASK       0x00000100
#define BCHP_MOCA_L2_CPU_MASK_STATUS_START_HANDOFF_INTR_SHIFT      8
#define BCHP_MOCA_L2_CPU_MASK_STATUS_START_HANDOFF_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_PM_MOCA_EXCEPTION_INTR_MASK   0x00000080
#define BCHP_MOCA_L2_CPU_MASK_STATUS_PM_MOCA_EXCEPTION_INTR_SHIFT  7
#define BCHP_MOCA_L2_CPU_MASK_STATUS_PM_MOCA_EXCEPTION_INTR_DEFAULT 0x00000000

/* MOCA_L2 :: CPU_MASK_STATUS :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_CPU_LOW_INTR_MASK    0x00000040
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_CPU_LOW_INTR_SHIFT   6
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_CPU_LOW_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE5_INTR_MASK    0x00000020
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE5_INTR_SHIFT   5
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE5_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE4_INTR_MASK    0x00000010
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE4_INTR_SHIFT   4
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE4_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE3_INTR_MASK    0x00000008
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE3_INTR_SHIFT   3
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE3_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE2_INTR_MASK    0x00000004
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE2_INTR_SHIFT   2
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE2_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE1_INTR_MASK    0x00000002
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE1_INTR_SHIFT   1
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE1_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE0_INTR_MASK    0x00000001
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE0_INTR_SHIFT   0
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_MASK_SET :: reserved0 [31:23] */
#define BCHP_MOCA_L2_CPU_MASK_SET_reserved0_MASK                   0xff800000
#define BCHP_MOCA_L2_CPU_MASK_SET_reserved0_SHIFT                  23

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE15_INTR_MASK      0x00400000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE15_INTR_SHIFT     22
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE15_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE14_INTR_MASK      0x00200000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE14_INTR_SHIFT     21
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE14_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE13_INTR_MASK      0x00100000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE13_INTR_SHIFT     20
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE13_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE12_INTR_MASK      0x00080000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE12_INTR_SHIFT     19
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE12_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE11_INTR_MASK      0x00040000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE11_INTR_SHIFT     18
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE11_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE10_INTR_MASK      0x00020000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE10_INTR_SHIFT     17
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE10_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE9_INTR_MASK       0x00010000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE9_INTR_SHIFT      16
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE9_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE8_INTR_MASK       0x00008000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE8_INTR_SHIFT      15
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE8_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE7_INTR_MASK       0x00004000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE7_INTR_SHIFT      14
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE7_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE6_INTR_MASK       0x00002000
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE6_INTR_SHIFT      13
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE6_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GR_BRIDGE_ERR_INTR_MASK          0x00001000
#define BCHP_MOCA_L2_CPU_MASK_SET_GR_BRIDGE_ERR_INTR_SHIFT         12
#define BCHP_MOCA_L2_CPU_MASK_SET_GR_BRIDGE_ERR_INTR_DEFAULT       0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_MASK_SET_M2M_DONE_INTR_MASK               0x00000800
#define BCHP_MOCA_L2_CPU_MASK_SET_M2M_DONE_INTR_SHIFT              11
#define BCHP_MOCA_L2_CPU_MASK_SET_M2M_DONE_INTR_DEFAULT            0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_INTR_MASK               0x00000400
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_INTR_SHIFT              10
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_INTR_DEFAULT            0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_MASK_SET_END_HANDOFF_INTR_MASK            0x00000200
#define BCHP_MOCA_L2_CPU_MASK_SET_END_HANDOFF_INTR_SHIFT           9
#define BCHP_MOCA_L2_CPU_MASK_SET_END_HANDOFF_INTR_DEFAULT         0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_MASK_SET_START_HANDOFF_INTR_MASK          0x00000100
#define BCHP_MOCA_L2_CPU_MASK_SET_START_HANDOFF_INTR_SHIFT         8
#define BCHP_MOCA_L2_CPU_MASK_SET_START_HANDOFF_INTR_DEFAULT       0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_MASK_SET_PM_MOCA_EXCEPTION_INTR_MASK      0x00000080
#define BCHP_MOCA_L2_CPU_MASK_SET_PM_MOCA_EXCEPTION_INTR_SHIFT     7
#define BCHP_MOCA_L2_CPU_MASK_SET_PM_MOCA_EXCEPTION_INTR_DEFAULT   0x00000000

/* MOCA_L2 :: CPU_MASK_SET :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_CPU_LOW_INTR_MASK       0x00000040
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_CPU_LOW_INTR_SHIFT      6
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_CPU_LOW_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE5_INTR_MASK       0x00000020
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE5_INTR_SHIFT      5
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE5_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE4_INTR_MASK       0x00000010
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE4_INTR_SHIFT      4
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE4_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE3_INTR_MASK       0x00000008
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE3_INTR_SHIFT      3
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE3_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE2_INTR_MASK       0x00000004
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE2_INTR_SHIFT      2
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE2_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE1_INTR_MASK       0x00000002
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE1_INTR_SHIFT      1
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE1_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE0_INTR_MASK       0x00000001
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE0_INTR_SHIFT      0
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE0_INTR_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_reserved0_MASK                 0xff800000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_reserved0_SHIFT                23

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE15_INTR_MASK    0x00400000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE15_INTR_SHIFT   22
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE15_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE14_INTR_MASK    0x00200000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE14_INTR_SHIFT   21
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE14_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE13_INTR_MASK    0x00100000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE13_INTR_SHIFT   20
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE13_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE12_INTR_MASK    0x00080000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE12_INTR_SHIFT   19
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE12_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE11_INTR_MASK    0x00040000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE11_INTR_SHIFT   18
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE11_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE10_INTR_MASK    0x00020000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE10_INTR_SHIFT   17
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE10_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE9_INTR_MASK     0x00010000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE9_INTR_SHIFT    16
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE9_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE8_INTR_MASK     0x00008000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE8_INTR_SHIFT    15
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE8_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE7_INTR_MASK     0x00004000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT    14
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE7_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE6_INTR_MASK     0x00002000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT    13
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE6_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_INTR_MASK        0x00001000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT       12
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_INTR_DEFAULT     0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_M2M_DONE_INTR_MASK             0x00000800
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_M2M_DONE_INTR_SHIFT            11
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_M2M_DONE_INTR_DEFAULT          0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_INTR_MASK             0x00000400
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_INTR_SHIFT            10
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_INTR_DEFAULT          0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_END_HANDOFF_INTR_MASK          0x00000200
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_END_HANDOFF_INTR_SHIFT         9
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_END_HANDOFF_INTR_DEFAULT       0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_START_HANDOFF_INTR_MASK        0x00000100
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_START_HANDOFF_INTR_SHIFT       8
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_START_HANDOFF_INTR_DEFAULT     0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_PM_MOCA_EXCEPTION_INTR_MASK    0x00000080
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_PM_MOCA_EXCEPTION_INTR_SHIFT   7
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_PM_MOCA_EXCEPTION_INTR_DEFAULT 0x00000000

/* MOCA_L2 :: CPU_MASK_CLEAR :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_CPU_LOW_INTR_MASK     0x00000040
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_CPU_LOW_INTR_SHIFT    6
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_CPU_LOW_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE5_INTR_MASK     0x00000020
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT    5
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE5_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE4_INTR_MASK     0x00000010
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT    4
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE4_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE3_INTR_MASK     0x00000008
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT    3
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE3_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE2_INTR_MASK     0x00000004
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT    2
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE2_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE1_INTR_MASK     0x00000002
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT    1
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE1_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE0_INTR_MASK     0x00000001
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT    0
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE0_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_STATUS :: reserved0 [31:23] */
#define BCHP_MOCA_L2_PCI_STATUS_reserved0_MASK                     0xff800000
#define BCHP_MOCA_L2_PCI_STATUS_reserved0_SHIFT                    23

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE15_INTR_MASK        0x00400000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE15_INTR_SHIFT       22
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE15_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE14_INTR_MASK        0x00200000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE14_INTR_SHIFT       21
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE14_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE13_INTR_MASK        0x00100000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE13_INTR_SHIFT       20
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE13_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE12_INTR_MASK        0x00080000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE12_INTR_SHIFT       19
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE12_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE11_INTR_MASK        0x00040000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE11_INTR_SHIFT       18
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE11_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE10_INTR_MASK        0x00020000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE10_INTR_SHIFT       17
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE10_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE9_INTR_MASK         0x00010000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE9_INTR_SHIFT        16
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE9_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE8_INTR_MASK         0x00008000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE8_INTR_SHIFT        15
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE8_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE7_INTR_MASK         0x00004000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE7_INTR_SHIFT        14
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE7_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE6_INTR_MASK         0x00002000
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE6_INTR_SHIFT        13
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE6_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_STATUS_GR_BRIDGE_ERR_INTR_MASK            0x00001000
#define BCHP_MOCA_L2_PCI_STATUS_GR_BRIDGE_ERR_INTR_SHIFT           12
#define BCHP_MOCA_L2_PCI_STATUS_GR_BRIDGE_ERR_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_STATUS_M2M_DONE_INTR_MASK                 0x00000800
#define BCHP_MOCA_L2_PCI_STATUS_M2M_DONE_INTR_SHIFT                11
#define BCHP_MOCA_L2_PCI_STATUS_M2M_DONE_INTR_DEFAULT              0x00000000

/* MOCA_L2 :: PCI_STATUS :: WATCHDOG_CPU_HIGH_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_CPU_HIGH_INTR_MASK        0x00000400
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_CPU_HIGH_INTR_SHIFT       10
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_CPU_HIGH_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_STATUS_END_HANDOFF_INTR_MASK              0x00000200
#define BCHP_MOCA_L2_PCI_STATUS_END_HANDOFF_INTR_SHIFT             9
#define BCHP_MOCA_L2_PCI_STATUS_END_HANDOFF_INTR_DEFAULT           0x00000000

/* MOCA_L2 :: PCI_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_STATUS_START_HANDOFF_INTR_MASK            0x00000100
#define BCHP_MOCA_L2_PCI_STATUS_START_HANDOFF_INTR_SHIFT           8
#define BCHP_MOCA_L2_PCI_STATUS_START_HANDOFF_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_STATUS :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_STATUS_PM_MOCA_EXCEPTION_INTR_MASK        0x00000080
#define BCHP_MOCA_L2_PCI_STATUS_PM_MOCA_EXCEPTION_INTR_SHIFT       7
#define BCHP_MOCA_L2_PCI_STATUS_PM_MOCA_EXCEPTION_INTR_DEFAULT     0x00000000

/* MOCA_L2 :: PCI_STATUS :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_CPU_LOW_INTR_MASK         0x00000040
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_CPU_LOW_INTR_SHIFT        6
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_CPU_LOW_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE5_INTR_MASK         0x00000020
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE5_INTR_SHIFT        5
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE5_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE4_INTR_MASK         0x00000010
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE4_INTR_SHIFT        4
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE4_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE3_INTR_MASK         0x00000008
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE3_INTR_SHIFT        3
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE3_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE2_INTR_MASK         0x00000004
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE2_INTR_SHIFT        2
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE2_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE1_INTR_MASK         0x00000002
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE1_INTR_SHIFT        1
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE1_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE0_INTR_MASK         0x00000001
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE0_INTR_SHIFT        0
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE0_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_SET :: reserved0 [31:23] */
#define BCHP_MOCA_L2_PCI_SET_reserved0_MASK                        0xff800000
#define BCHP_MOCA_L2_PCI_SET_reserved0_SHIFT                       23

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE15_INTR_MASK           0x00400000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE15_INTR_SHIFT          22
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE15_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE14_INTR_MASK           0x00200000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE14_INTR_SHIFT          21
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE14_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE13_INTR_MASK           0x00100000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE13_INTR_SHIFT          20
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE13_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE12_INTR_MASK           0x00080000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE12_INTR_SHIFT          19
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE12_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE11_INTR_MASK           0x00040000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE11_INTR_SHIFT          18
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE11_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE10_INTR_MASK           0x00020000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE10_INTR_SHIFT          17
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE10_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE9_INTR_MASK            0x00010000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE9_INTR_SHIFT           16
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE9_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE8_INTR_MASK            0x00008000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE8_INTR_SHIFT           15
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE8_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE7_INTR_MASK            0x00004000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE7_INTR_SHIFT           14
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE7_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE6_INTR_MASK            0x00002000
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE6_INTR_SHIFT           13
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE6_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_SET_GR_BRIDGE_ERR_INTR_MASK               0x00001000
#define BCHP_MOCA_L2_PCI_SET_GR_BRIDGE_ERR_INTR_SHIFT              12
#define BCHP_MOCA_L2_PCI_SET_GR_BRIDGE_ERR_INTR_DEFAULT            0x00000000

/* MOCA_L2 :: PCI_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_SET_M2M_DONE_INTR_MASK                    0x00000800
#define BCHP_MOCA_L2_PCI_SET_M2M_DONE_INTR_SHIFT                   11
#define BCHP_MOCA_L2_PCI_SET_M2M_DONE_INTR_DEFAULT                 0x00000000

/* MOCA_L2 :: PCI_SET :: WATCHDOG_CPU_HIGH_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_CPU_HIGH_INTR_MASK           0x00000400
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_CPU_HIGH_INTR_SHIFT          10
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_CPU_HIGH_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_SET_END_HANDOFF_INTR_MASK                 0x00000200
#define BCHP_MOCA_L2_PCI_SET_END_HANDOFF_INTR_SHIFT                9
#define BCHP_MOCA_L2_PCI_SET_END_HANDOFF_INTR_DEFAULT              0x00000000

/* MOCA_L2 :: PCI_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_SET_START_HANDOFF_INTR_MASK               0x00000100
#define BCHP_MOCA_L2_PCI_SET_START_HANDOFF_INTR_SHIFT              8
#define BCHP_MOCA_L2_PCI_SET_START_HANDOFF_INTR_DEFAULT            0x00000000

/* MOCA_L2 :: PCI_SET :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_SET_PM_MOCA_EXCEPTION_INTR_MASK           0x00000080
#define BCHP_MOCA_L2_PCI_SET_PM_MOCA_EXCEPTION_INTR_SHIFT          7
#define BCHP_MOCA_L2_PCI_SET_PM_MOCA_EXCEPTION_INTR_DEFAULT        0x00000000

/* MOCA_L2 :: PCI_SET :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_CPU_LOW_INTR_MASK            0x00000040
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_CPU_LOW_INTR_SHIFT           6
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_CPU_LOW_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE5_INTR_MASK            0x00000020
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE5_INTR_SHIFT           5
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE5_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE4_INTR_MASK            0x00000010
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE4_INTR_SHIFT           4
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE4_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE3_INTR_MASK            0x00000008
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE3_INTR_SHIFT           3
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE3_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE2_INTR_MASK            0x00000004
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE2_INTR_SHIFT           2
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE2_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE1_INTR_MASK            0x00000002
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE1_INTR_SHIFT           1
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE1_INTR_DEFAULT         0x00000000

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE0_INTR_MASK            0x00000001
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE0_INTR_SHIFT           0
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE0_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_CLEAR :: reserved0 [31:23] */
#define BCHP_MOCA_L2_PCI_CLEAR_reserved0_MASK                      0xff800000
#define BCHP_MOCA_L2_PCI_CLEAR_reserved0_SHIFT                     23

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE15_INTR_MASK         0x00400000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE15_INTR_SHIFT        22
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE15_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE14_INTR_MASK         0x00200000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE14_INTR_SHIFT        21
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE14_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE13_INTR_MASK         0x00100000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE13_INTR_SHIFT        20
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE13_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE12_INTR_MASK         0x00080000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE12_INTR_SHIFT        19
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE12_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE11_INTR_MASK         0x00040000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE11_INTR_SHIFT        18
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE11_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE10_INTR_MASK         0x00020000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE10_INTR_SHIFT        17
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE10_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE9_INTR_MASK          0x00010000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE9_INTR_SHIFT         16
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE9_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE8_INTR_MASK          0x00008000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE8_INTR_SHIFT         15
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE8_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE7_INTR_MASK          0x00004000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT         14
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE7_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE6_INTR_MASK          0x00002000
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT         13
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE6_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_CLEAR_GR_BRIDGE_ERR_INTR_MASK             0x00001000
#define BCHP_MOCA_L2_PCI_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT            12
#define BCHP_MOCA_L2_PCI_CLEAR_GR_BRIDGE_ERR_INTR_DEFAULT          0x00000000

/* MOCA_L2 :: PCI_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_CLEAR_M2M_DONE_INTR_MASK                  0x00000800
#define BCHP_MOCA_L2_PCI_CLEAR_M2M_DONE_INTR_SHIFT                 11
#define BCHP_MOCA_L2_PCI_CLEAR_M2M_DONE_INTR_DEFAULT               0x00000000

/* MOCA_L2 :: PCI_CLEAR :: WATCHDOG_CPU_HIGH_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_CPU_HIGH_INTR_MASK         0x00000400
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_CPU_HIGH_INTR_SHIFT        10
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_CPU_HIGH_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_CLEAR_END_HANDOFF_INTR_MASK               0x00000200
#define BCHP_MOCA_L2_PCI_CLEAR_END_HANDOFF_INTR_SHIFT              9
#define BCHP_MOCA_L2_PCI_CLEAR_END_HANDOFF_INTR_DEFAULT            0x00000000

/* MOCA_L2 :: PCI_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_CLEAR_START_HANDOFF_INTR_MASK             0x00000100
#define BCHP_MOCA_L2_PCI_CLEAR_START_HANDOFF_INTR_SHIFT            8
#define BCHP_MOCA_L2_PCI_CLEAR_START_HANDOFF_INTR_DEFAULT          0x00000000

/* MOCA_L2 :: PCI_CLEAR :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_CLEAR_PM_MOCA_EXCEPTION_INTR_MASK         0x00000080
#define BCHP_MOCA_L2_PCI_CLEAR_PM_MOCA_EXCEPTION_INTR_SHIFT        7
#define BCHP_MOCA_L2_PCI_CLEAR_PM_MOCA_EXCEPTION_INTR_DEFAULT      0x00000000

/* MOCA_L2 :: PCI_CLEAR :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_CPU_LOW_INTR_MASK          0x00000040
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_CPU_LOW_INTR_SHIFT         6
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_CPU_LOW_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE5_INTR_MASK          0x00000020
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT         5
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE5_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE4_INTR_MASK          0x00000010
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT         4
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE4_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE3_INTR_MASK          0x00000008
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT         3
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE3_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE2_INTR_MASK          0x00000004
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT         2
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE2_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE1_INTR_MASK          0x00000002
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT         1
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE1_INTR_DEFAULT       0x00000000

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE0_INTR_MASK          0x00000001
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT         0
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE0_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_reserved0_MASK                0xff800000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_reserved0_SHIFT               23

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE15_INTR_MASK   0x00400000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE15_INTR_SHIFT  22
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE15_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE14_INTR_MASK   0x00200000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE14_INTR_SHIFT  21
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE14_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE13_INTR_MASK   0x00100000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE13_INTR_SHIFT  20
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE13_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE12_INTR_MASK   0x00080000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE12_INTR_SHIFT  19
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE12_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE11_INTR_MASK   0x00040000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE11_INTR_SHIFT  18
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE11_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE10_INTR_MASK   0x00020000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE10_INTR_SHIFT  17
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE10_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE9_INTR_MASK    0x00010000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE9_INTR_SHIFT   16
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE9_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE8_INTR_MASK    0x00008000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE8_INTR_SHIFT   15
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE8_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE7_INTR_MASK    0x00004000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE7_INTR_SHIFT   14
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE7_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE6_INTR_MASK    0x00002000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE6_INTR_SHIFT   13
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE6_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GR_BRIDGE_ERR_INTR_MASK       0x00001000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GR_BRIDGE_ERR_INTR_SHIFT      12
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GR_BRIDGE_ERR_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_M2M_DONE_INTR_MASK            0x00000800
#define BCHP_MOCA_L2_PCI_MASK_STATUS_M2M_DONE_INTR_SHIFT           11
#define BCHP_MOCA_L2_PCI_MASK_STATUS_M2M_DONE_INTR_DEFAULT         0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_INTR_MASK            0x00000400
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_INTR_SHIFT           10
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_INTR_DEFAULT         0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_END_HANDOFF_INTR_MASK         0x00000200
#define BCHP_MOCA_L2_PCI_MASK_STATUS_END_HANDOFF_INTR_SHIFT        9
#define BCHP_MOCA_L2_PCI_MASK_STATUS_END_HANDOFF_INTR_DEFAULT      0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_START_HANDOFF_INTR_MASK       0x00000100
#define BCHP_MOCA_L2_PCI_MASK_STATUS_START_HANDOFF_INTR_SHIFT      8
#define BCHP_MOCA_L2_PCI_MASK_STATUS_START_HANDOFF_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_PM_MOCA_EXCEPTION_INTR_MASK   0x00000080
#define BCHP_MOCA_L2_PCI_MASK_STATUS_PM_MOCA_EXCEPTION_INTR_SHIFT  7
#define BCHP_MOCA_L2_PCI_MASK_STATUS_PM_MOCA_EXCEPTION_INTR_DEFAULT 0x00000000

/* MOCA_L2 :: PCI_MASK_STATUS :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_CPU_LOW_INTR_MASK    0x00000040
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_CPU_LOW_INTR_SHIFT   6
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_CPU_LOW_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE5_INTR_MASK    0x00000020
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE5_INTR_SHIFT   5
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE5_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE4_INTR_MASK    0x00000010
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE4_INTR_SHIFT   4
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE4_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE3_INTR_MASK    0x00000008
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE3_INTR_SHIFT   3
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE3_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE2_INTR_MASK    0x00000004
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE2_INTR_SHIFT   2
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE2_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE1_INTR_MASK    0x00000002
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE1_INTR_SHIFT   1
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE1_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE0_INTR_MASK    0x00000001
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE0_INTR_SHIFT   0
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_MASK_SET :: reserved0 [31:23] */
#define BCHP_MOCA_L2_PCI_MASK_SET_reserved0_MASK                   0xff800000
#define BCHP_MOCA_L2_PCI_MASK_SET_reserved0_SHIFT                  23

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE15_INTR_MASK      0x00400000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE15_INTR_SHIFT     22
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE15_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE14_INTR_MASK      0x00200000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE14_INTR_SHIFT     21
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE14_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE13_INTR_MASK      0x00100000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE13_INTR_SHIFT     20
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE13_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE12_INTR_MASK      0x00080000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE12_INTR_SHIFT     19
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE12_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE11_INTR_MASK      0x00040000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE11_INTR_SHIFT     18
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE11_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE10_INTR_MASK      0x00020000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE10_INTR_SHIFT     17
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE10_INTR_DEFAULT   0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE9_INTR_MASK       0x00010000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE9_INTR_SHIFT      16
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE9_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE8_INTR_MASK       0x00008000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE8_INTR_SHIFT      15
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE8_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE7_INTR_MASK       0x00004000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE7_INTR_SHIFT      14
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE7_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE6_INTR_MASK       0x00002000
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE6_INTR_SHIFT      13
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE6_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GR_BRIDGE_ERR_INTR_MASK          0x00001000
#define BCHP_MOCA_L2_PCI_MASK_SET_GR_BRIDGE_ERR_INTR_SHIFT         12
#define BCHP_MOCA_L2_PCI_MASK_SET_GR_BRIDGE_ERR_INTR_DEFAULT       0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_MASK_SET_M2M_DONE_INTR_MASK               0x00000800
#define BCHP_MOCA_L2_PCI_MASK_SET_M2M_DONE_INTR_SHIFT              11
#define BCHP_MOCA_L2_PCI_MASK_SET_M2M_DONE_INTR_DEFAULT            0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_INTR_MASK               0x00000400
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_INTR_SHIFT              10
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_INTR_DEFAULT            0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_MASK_SET_END_HANDOFF_INTR_MASK            0x00000200
#define BCHP_MOCA_L2_PCI_MASK_SET_END_HANDOFF_INTR_SHIFT           9
#define BCHP_MOCA_L2_PCI_MASK_SET_END_HANDOFF_INTR_DEFAULT         0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_MASK_SET_START_HANDOFF_INTR_MASK          0x00000100
#define BCHP_MOCA_L2_PCI_MASK_SET_START_HANDOFF_INTR_SHIFT         8
#define BCHP_MOCA_L2_PCI_MASK_SET_START_HANDOFF_INTR_DEFAULT       0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_MASK_SET_PM_MOCA_EXCEPTION_INTR_MASK      0x00000080
#define BCHP_MOCA_L2_PCI_MASK_SET_PM_MOCA_EXCEPTION_INTR_SHIFT     7
#define BCHP_MOCA_L2_PCI_MASK_SET_PM_MOCA_EXCEPTION_INTR_DEFAULT   0x00000000

/* MOCA_L2 :: PCI_MASK_SET :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_CPU_LOW_INTR_MASK       0x00000040
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_CPU_LOW_INTR_SHIFT      6
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_CPU_LOW_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE5_INTR_MASK       0x00000020
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE5_INTR_SHIFT      5
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE5_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE4_INTR_MASK       0x00000010
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE4_INTR_SHIFT      4
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE4_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE3_INTR_MASK       0x00000008
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE3_INTR_SHIFT      3
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE3_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE2_INTR_MASK       0x00000004
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE2_INTR_SHIFT      2
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE2_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE1_INTR_MASK       0x00000002
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE1_INTR_SHIFT      1
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE1_INTR_DEFAULT    0x00000001

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE0_INTR_MASK       0x00000001
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE0_INTR_SHIFT      0
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE0_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_reserved0_MASK                 0xff800000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_reserved0_SHIFT                23

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE15_INTR [22:22] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE15_INTR_MASK    0x00400000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE15_INTR_SHIFT   22
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE15_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE14_INTR [21:21] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE14_INTR_MASK    0x00200000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE14_INTR_SHIFT   21
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE14_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE13_INTR [20:20] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE13_INTR_MASK    0x00100000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE13_INTR_SHIFT   20
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE13_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE12_INTR [19:19] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE12_INTR_MASK    0x00080000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE12_INTR_SHIFT   19
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE12_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE11_INTR [18:18] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE11_INTR_MASK    0x00040000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE11_INTR_SHIFT   18
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE11_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE10_INTR [17:17] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE10_INTR_MASK    0x00020000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE10_INTR_SHIFT   17
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE10_INTR_DEFAULT 0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE9_INTR [16:16] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE9_INTR_MASK     0x00010000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE9_INTR_SHIFT    16
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE9_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE8_INTR [15:15] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE8_INTR_MASK     0x00008000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE8_INTR_SHIFT    15
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE8_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE7_INTR [14:14] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE7_INTR_MASK     0x00004000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT    14
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE7_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE6_INTR [13:13] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE6_INTR_MASK     0x00002000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT    13
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE6_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_INTR_MASK        0x00001000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT       12
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_INTR_DEFAULT     0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_M2M_DONE_INTR_MASK             0x00000800
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_M2M_DONE_INTR_SHIFT            11
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_M2M_DONE_INTR_DEFAULT          0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_INTR_MASK             0x00000400
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_INTR_SHIFT            10
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_INTR_DEFAULT          0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_END_HANDOFF_INTR_MASK          0x00000200
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_END_HANDOFF_INTR_SHIFT         9
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_END_HANDOFF_INTR_DEFAULT       0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_START_HANDOFF_INTR_MASK        0x00000100
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_START_HANDOFF_INTR_SHIFT       8
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_START_HANDOFF_INTR_DEFAULT     0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: PM_MOCA_EXCEPTION_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_PM_MOCA_EXCEPTION_INTR_MASK    0x00000080
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_PM_MOCA_EXCEPTION_INTR_SHIFT   7
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_PM_MOCA_EXCEPTION_INTR_DEFAULT 0x00000000

/* MOCA_L2 :: PCI_MASK_CLEAR :: WATCHDOG_CPU_LOW_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_CPU_LOW_INTR_MASK     0x00000040
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_CPU_LOW_INTR_SHIFT    6
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_CPU_LOW_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE5_INTR_MASK     0x00000020
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT    5
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE5_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE4_INTR_MASK     0x00000010
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT    4
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE4_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE3_INTR_MASK     0x00000008
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT    3
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE3_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE2_INTR_MASK     0x00000004
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT    2
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE2_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE1_INTR_MASK     0x00000002
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT    1
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE1_INTR_DEFAULT  0x00000001

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE0_INTR_MASK     0x00000001
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT    0
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE0_INTR_DEFAULT  0x00000001

#endif /* #ifndef BCHP_MOCA_L2_H__ */

/* End of File */
