Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Oct 20 09:59:00 2019
| Host         : jdesk running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_methodology -file decoder_controller_methodology_drc_routed.rpt -pb decoder_controller_methodology_drc_routed.pb -rpx decoder_controller_methodology_drc_routed.rpx
| Design       : decoder_controller
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 7          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch alu_op_reg[0] cannot be properly analyzed as its control pin alu_op_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch alu_op_reg[1] cannot be properly analyzed as its control pin alu_op_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch mem_read_reg cannot be properly analyzed as its control pin mem_read_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mem_write_reg cannot be properly analyzed as its control pin mem_write_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch reg_write_reg cannot be properly analyzed as its control pin reg_write_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch src1_sel_reg cannot be properly analyzed as its control pin src1_sel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch src2_sel_reg cannot be properly analyzed as its control pin src2_sel_reg/G is not reached by a timing clock
Related violations: <none>


