

================================================================
== Vivado HLS Report for 'conv2d_3x3_4chan_rev'
================================================================
* Date:           Tue Dec  3 11:19:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  3077|  3078|  3072|  3072| loop rewind(delay=1 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  3077|  3077|         9|          3|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      9|       -|       -|
|Expression       |        -|      -|       0|     620|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      17|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     307|
|Register         |        0|      -|    2095|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      9|    2095|    1040|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+-------+---+----+
    |        Instance        |       Module      | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+-------------------+---------+-------+---+----+
    |CNN_mux_42_48_1_1_U152  |CNN_mux_42_48_1_1  |        0|      0|  0|  17|
    +------------------------+-------------------+---------+-------+---+----+
    |Total                   |                   |        0|      0|  0|  17|
    +------------------------+-------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |CNN_mul_mul_18s_2g8j_U153  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U154  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U155  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U156  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U157  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U158  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U159  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U160  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U161  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_806_p2                       |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_883_p2     |     +    |      0|  0|  17|           1|          10|
    |k_fu_695_p2                       |     +    |      0|  0|  12|           1|           3|
    |p_Val2_10_8_i_fu_987_p2           |     +    |      0|  0|   8|          48|          48|
    |p_Val2_13_8_i_fu_1021_p2          |     +    |      0|  0|  57|          50|          50|
    |tmp1_fu_877_p2                    |     +    |      0|  0|  55|          48|          48|
    |tmp2_fu_903_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp3_fu_983_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp4_fu_949_p2                    |     +    |      0|  0|  55|          48|          48|
    |tmp5_fu_961_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp6_fu_955_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp_59_fu_745_p2                  |     +    |      0|  0|  17|           9|          10|
    |tmp_60_fu_763_p2                  |     +    |      0|  0|  18|          10|          11|
    |tmp_61_fu_775_p2                  |     +    |      0|  0|  18|          10|          11|
    |tmp_65_fu_1079_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_fu_909_p2                     |     +    |      0|  0|   8|          48|          48|
    |tmp_s_fu_733_p2                   |     +    |      0|  0|  17|           8|          10|
    |x_4_8_i_fu_1106_p2                |     +    |      0|  0|  39|          32|           1|
    |y_4_8_i_fu_1095_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_64_fu_1073_p2                 |     -    |      0|  0|   8|           8|           8|
    |ap_condition_472                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_488                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_817_p2        |   icmp   |      0|  0|  13|          10|           2|
    |tmp_77_8_i_fu_1100_p2             |   icmp   |      0|  0|  18|          32|           4|
    |tmp_i_fu_811_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |i_i_mid2_fu_701_p3                |  select  |      0|  0|   9|           1|           1|
    |k_i_mid2_fu_709_p3                |  select  |      0|  0|   3|           1|           3|
    |p_8_i_fu_1118_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_x_1_8_i_fu_1111_p3              |  select  |      0|  0|  32|           1|          32|
    |x_i_mid2_fu_967_p3                |  select  |      0|  0|  32|           1|           1|
    |y_i_mid2_fu_975_p3                |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 620|         625|         570|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          5|    1|          5|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_491_p6                    |  13|          3|    9|         27|
    |ap_phi_mux_indvar_flatten_phi_fu_519_p6         |  13|          3|   10|         30|
    |ap_phi_mux_k_i_phi_fu_505_p6                    |  13|          3|    3|          9|
    |ap_phi_mux_tmp_i1_phi_fu_476_p6                 |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_bias_0_V_load_phi_reg_671  |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter2_bias_1_V_load_phi_reg_659  |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter2_bias_2_V_load_phi_reg_647  |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter2_bias_3_V_load_phi_reg_635  |  13|          3|   48|        144|
    |bias_0_V_blk_n                                  |   9|          2|    1|          2|
    |bias_1_V_blk_n                                  |   9|          2|    1|          2|
    |bias_2_V_blk_n                                  |   9|          2|    1|          2|
    |bias_3_V_blk_n                                  |   9|          2|    1|          2|
    |i_i_reg_487                                     |   9|          2|    9|         18|
    |in_image_0_V_address0                           |  17|          4|   10|         40|
    |in_image_0_V_address1                           |  13|          3|   10|         30|
    |in_image_1_V_address0                           |  13|          3|   10|         30|
    |in_image_1_V_address1                           |  13|          3|   10|         30|
    |indvar_flatten_reg_515                          |   9|          2|   10|         20|
    |k_i_reg_501                                     |   9|          2|    3|          6|
    |rewind_ap_ready_reg                             |   9|          2|    1|          2|
    |tmp_i1_reg_472                                  |   9|          2|    1|          2|
    |x_i_reg_621                                     |   9|          2|   32|         64|
    |y_i_reg_607                                     |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 307|         70|  351|        970|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   4|   0|    4|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_bias_0_V_load_phi_reg_671  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_bias_1_V_load_phi_reg_659  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_bias_2_V_load_phi_reg_647  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_bias_3_V_load_phi_reg_635  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_0_V_load_phi_reg_671  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_1_V_load_phi_reg_659  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_2_V_load_phi_reg_647  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_3_V_load_phi_reg_635  |  48|   0|   48|          0|
    |arrayNo_cast_i_reg_1586                         |  31|   0|   31|          0|
    |bias_0_V_load_phi_reg_671                       |  48|   0|   48|          0|
    |bias_0_V_load_rewin_reg_592                     |  48|   0|   48|          0|
    |bias_1_V_load_phi_reg_659                       |  48|   0|   48|          0|
    |bias_1_V_load_rewin_reg_577                     |  48|   0|   48|          0|
    |bias_2_V_load_phi_reg_647                       |  48|   0|   48|          0|
    |bias_2_V_load_rewin_reg_562                     |  48|   0|   48|          0|
    |bias_3_V_load_phi_reg_635                       |  48|   0|   48|          0|
    |bias_3_V_load_rewin_reg_547                     |  48|   0|   48|          0|
    |do_init_reg_530                                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1410                       |   1|   0|    1|          0|
    |exitcond_flatten_reg_1410_pp0_iter1_reg         |   1|   0|    1|          0|
    |i_i_mid2_reg_1182                               |   9|   0|    9|          0|
    |i_i_reg_487                                     |   9|   0|    9|          0|
    |i_reg_1400                                      |   9|   0|    9|          0|
    |in_image_1_V_load_2_reg_1320                    |  25|   0|   25|          0|
    |in_image_1_V_load_3_reg_1395                    |  25|   0|   25|          0|
    |indvar_flatten_next_reg_1509                    |  10|   0|   10|          0|
    |indvar_flatten_reg_515                          |  10|   0|   10|          0|
    |k_i_mid2_reg_1188                               |   3|   0|    3|          0|
    |k_i_reg_501                                     |   3|   0|    3|          0|
    |kernel_0_V_load_reg_1280                        |  18|   0|   18|          0|
    |kernel_1_V_load_reg_1285                        |  18|   0|   18|          0|
    |kernel_2_V_load_reg_1355                        |  18|   0|   18|          0|
    |kernel_3_V_load_reg_1360                        |  18|   0|   18|          0|
    |kernel_4_V_load_reg_1365                        |  18|   0|   18|          0|
    |kernel_5_V_load_reg_1370                        |  18|   0|   18|          0|
    |kernel_6_V_load_reg_1310                        |  18|   0|   18|          0|
    |kernel_7_V_load_reg_1385                        |  18|   0|   18|          0|
    |kernel_8_V_load_reg_1390                        |  18|   0|   18|          0|
    |p_Val2_9_1_i_reg_1419                           |  41|   0|   41|          0|
    |p_Val2_9_2_i_reg_1459                           |  41|   0|   41|          0|
    |p_Val2_9_3_i_reg_1464                           |  41|   0|   41|          0|
    |p_Val2_9_4_i_reg_1514                           |  41|   0|   41|          0|
    |p_Val2_9_5_i_reg_1519                           |  41|   0|   41|          0|
    |p_Val2_9_6_i_reg_1444                           |  41|   0|   41|          0|
    |p_Val2_9_7_i_reg_1489                           |  41|   0|   41|          0|
    |p_Val2_9_8_i_reg_1524                           |  41|   0|   41|          0|
    |p_Val2_9_i_reg_1414                             |  41|   0|   41|          0|
    |reg_683                                         |  25|   0|   25|          0|
    |reg_687                                         |  25|   0|   25|          0|
    |reg_691                                         |  25|   0|   25|          0|
    |rewind_ap_ready_reg                             |   1|   0|    1|          0|
    |tmp1_reg_1504                                   |  41|   0|   48|          7|
    |tmp4_reg_1554                                   |  41|   0|   48|          7|
    |tmp5_reg_1559                                   |  41|   0|   48|          7|
    |tmp_16_reg_1250                                 |   2|   0|    2|          0|
    |tmp_50_i_reg_1195                               |   3|   0|   64|         61|
    |tmp_51_i_cast1_reg_1255                         |   9|   0|   11|          2|
    |tmp_51_i_reg_1205                               |   9|   0|   64|         55|
    |tmp_65_reg_1590                                 |   8|   0|    8|          0|
    |tmp_70_cast_reg_1220                            |  10|   0|   64|         54|
    |tmp_76_8_i_reg_1575                             |  48|   0|   48|          0|
    |tmp_i1_reg_472                                  |   1|   0|    1|          0|
    |tmp_i_reg_1405                                  |   1|   0|    1|          0|
    |tmp_reg_1529                                    |  41|   0|   48|          7|
    |x_i_mid2_reg_1564                               |  32|   0|   32|          0|
    |x_i_reg_621                                     |  32|   0|   32|          0|
    |y_i_mid2_reg_1570                               |  32|   0|   32|          0|
    |y_i_reg_607                                     |  32|   0|   32|          0|
    |k_i_mid2_reg_1188                               |  64|  32|    3|          0|
    |tmp_16_reg_1250                                 |  64|  32|    2|          0|
    |tmp_i1_reg_472                                  |  64|  32|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2095|  96| 2109|        200|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|bias_0_V_dout           |  in |   48|   ap_fifo  |       bias_0_V       |    pointer   |
|bias_0_V_empty_n        |  in |    1|   ap_fifo  |       bias_0_V       |    pointer   |
|bias_0_V_read           | out |    1|   ap_fifo  |       bias_0_V       |    pointer   |
|bias_1_V_dout           |  in |   48|   ap_fifo  |       bias_1_V       |    pointer   |
|bias_1_V_empty_n        |  in |    1|   ap_fifo  |       bias_1_V       |    pointer   |
|bias_1_V_read           | out |    1|   ap_fifo  |       bias_1_V       |    pointer   |
|bias_2_V_dout           |  in |   48|   ap_fifo  |       bias_2_V       |    pointer   |
|bias_2_V_empty_n        |  in |    1|   ap_fifo  |       bias_2_V       |    pointer   |
|bias_2_V_read           | out |    1|   ap_fifo  |       bias_2_V       |    pointer   |
|bias_3_V_dout           |  in |   48|   ap_fifo  |       bias_3_V       |    pointer   |
|bias_3_V_empty_n        |  in |    1|   ap_fifo  |       bias_3_V       |    pointer   |
|bias_3_V_read           | out |    1|   ap_fifo  |       bias_3_V       |    pointer   |
|in_image_0_V_address0   | out |   10|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_ce0        | out |    1|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_q0         |  in |   25|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_address1   | out |   10|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_ce1        | out |    1|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_q1         |  in |   25|  ap_memory |     in_image_0_V     |     array    |
|in_image_1_V_address0   | out |   10|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_ce0        | out |    1|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_q0         |  in |   25|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_address1   | out |   10|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_ce1        | out |    1|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_q1         |  in |   25|  ap_memory |     in_image_1_V     |     array    |
|kernel_0_V_address0     | out |    2|  ap_memory |      kernel_0_V      |     array    |
|kernel_0_V_ce0          | out |    1|  ap_memory |      kernel_0_V      |     array    |
|kernel_0_V_q0           |  in |   18|  ap_memory |      kernel_0_V      |     array    |
|kernel_1_V_address0     | out |    2|  ap_memory |      kernel_1_V      |     array    |
|kernel_1_V_ce0          | out |    1|  ap_memory |      kernel_1_V      |     array    |
|kernel_1_V_q0           |  in |   18|  ap_memory |      kernel_1_V      |     array    |
|kernel_2_V_address0     | out |    2|  ap_memory |      kernel_2_V      |     array    |
|kernel_2_V_ce0          | out |    1|  ap_memory |      kernel_2_V      |     array    |
|kernel_2_V_q0           |  in |   18|  ap_memory |      kernel_2_V      |     array    |
|kernel_3_V_address0     | out |    2|  ap_memory |      kernel_3_V      |     array    |
|kernel_3_V_ce0          | out |    1|  ap_memory |      kernel_3_V      |     array    |
|kernel_3_V_q0           |  in |   18|  ap_memory |      kernel_3_V      |     array    |
|kernel_4_V_address0     | out |    2|  ap_memory |      kernel_4_V      |     array    |
|kernel_4_V_ce0          | out |    1|  ap_memory |      kernel_4_V      |     array    |
|kernel_4_V_q0           |  in |   18|  ap_memory |      kernel_4_V      |     array    |
|kernel_5_V_address0     | out |    2|  ap_memory |      kernel_5_V      |     array    |
|kernel_5_V_ce0          | out |    1|  ap_memory |      kernel_5_V      |     array    |
|kernel_5_V_q0           |  in |   18|  ap_memory |      kernel_5_V      |     array    |
|kernel_6_V_address0     | out |    2|  ap_memory |      kernel_6_V      |     array    |
|kernel_6_V_ce0          | out |    1|  ap_memory |      kernel_6_V      |     array    |
|kernel_6_V_q0           |  in |   18|  ap_memory |      kernel_6_V      |     array    |
|kernel_7_V_address0     | out |    2|  ap_memory |      kernel_7_V      |     array    |
|kernel_7_V_ce0          | out |    1|  ap_memory |      kernel_7_V      |     array    |
|kernel_7_V_q0           |  in |   18|  ap_memory |      kernel_7_V      |     array    |
|kernel_8_V_address0     | out |    2|  ap_memory |      kernel_8_V      |     array    |
|kernel_8_V_ce0          | out |    1|  ap_memory |      kernel_8_V      |     array    |
|kernel_8_V_q0           |  in |   18|  ap_memory |      kernel_8_V      |     array    |
|out_image_0_V_address0  | out |    7|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_ce0       | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_we0       | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_d0        | out |   48|  ap_memory |     out_image_0_V    |     array    |
|out_image_1_V_address0  | out |    7|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_ce0       | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_we0       | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_d0        | out |   48|  ap_memory |     out_image_1_V    |     array    |
|out_image_2_V_address0  | out |    7|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_ce0       | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_we0       | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_d0        | out |   48|  ap_memory |     out_image_2_V    |     array    |
|out_image_3_V_address0  | out |    7|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_ce0       | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_we0       | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_d0        | out |   48|  ap_memory |     out_image_3_V    |     array    |
|out_image_4_V_address0  | out |    7|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_ce0       | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_we0       | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_d0        | out |   48|  ap_memory |     out_image_4_V    |     array    |
|out_image_5_V_address0  | out |    7|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_ce0       | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_we0       | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_d0        | out |   48|  ap_memory |     out_image_5_V    |     array    |
|out_image_6_V_address0  | out |    7|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_ce0       | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_we0       | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_d0        | out |   48|  ap_memory |     out_image_6_V    |     array    |
+------------------------+-----+-----+------------+----------------------+--------------+

