Classic Timing Analyzer report for ddl_ctrlr
Fri May 30 18:45:40 2014
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk0'
  7. Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk1'
  8. Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk2'
  9. Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk4'
 10. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 11. Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk0'
 12. Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk1'
 13. Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk2'
 14. Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk4'
 15. Clock Hold: 'altera_internal_jtag~TCKUTAP'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Minimum tco
 21. Minimum tpd
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------+----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Type                                                   ; Slack    ; Required Time                     ; Actual Time                      ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock                              ; To Clock                                ; Failed Paths ;
+--------------------------------------------------------+----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Worst-case tsu                                         ; 0.589 ns ; 3.000 ns                          ; 2.411 ns                         ; SA[7]                                                                                                                                      ; TTC_COMMUNICATION:inst13|IDLE_DECODER                                                                                                      ; --                                      ; CLK40DES1                               ; 0            ;
; Worst-case tco                                         ; N/A      ; None                              ; 18.956 ns                        ; ddlctrlr:inst|ZERO_SUPP_ON_6                                                                                                               ; fbD[3]                                                                                                                                     ; CLK40DES1                               ; --                                      ; 0            ;
; Worst-case tpd                                         ; N/A      ; None                              ; 10.324 ns                        ; fiBENn                                                                                                                                     ; fbTENn                                                                                                                                     ; --                                      ; --                                      ; 0            ;
; Worst-case th                                          ; N/A      ; None                              ; 5.190 ns                         ; fbD[12]                                                                                                                                    ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0 ; --                                      ; CLK40DES1                               ; 0            ;
; Worst-case Minimum tco                                 ; N/A      ; None                              ; 3.136 ns                         ; PLL:inst2|altpll:altpll_component|_clk0                                                                                                    ; foCLK                                                                                                                                      ; CLK40DES1                               ; --                                      ; 0            ;
; Worst-case Minimum tpd                                 ; N/A      ; None                              ; 2.393 ns                         ; altera_internal_jtag~TDO                                                                                                                   ; altera_reserved_tdo                                                                                                                        ; --                                      ; --                                      ; 0            ;
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk4' ; 0.741 ns ; 160.00 MHz ( period = 6.250 ns )  ; 209.73 MHz ( period = 4.768 ns ) ; L0_DELAY:inst68|COUNTER[1]                                                                                                                 ; L0_DELAY:inst68|L0_OUT                                                                                                                     ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0            ;
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk0' ; 3.875 ns ; 40.00 MHz ( period = 25.000 ns )  ; N/A                              ; L0_DELAY:inst68|L0_OUT                                                                                                                     ; TTC_COMMUNICATION:inst13|ERROR_BIT_0                                                                                                       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk1' ; 4.314 ns ; 20.00 MHz ( period = 50.000 ns )  ; N/A                              ; L0_DELAY:inst68|L0_OUT                                                                                                                     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'            ; 5.310 ns ; 50.00 MHz ( period = 20.000 ns )  ; 106.61 MHz ( period = 9.380 ns ) ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_internal_jtag~TCKUTAP            ; altera_internal_jtag~TCKUTAP            ; 0            ;
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk2' ; 9.526 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; ddlctrlr:inst|LOCAL_DATA_READ                                                                                                              ; ddlctrlr:inst|START_COLUMN_DATA_READ                                                                                                       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk2'  ; 0.090 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]                         ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk0'  ; 0.311 ns ; 40.00 MHz ( period = 25.000 ns )  ; N/A                              ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]                         ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk1'  ; 0.457 ns ; 20.00 MHz ( period = 50.000 ns )  ; N/A                              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]                                                                                                    ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]                                                                                                    ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk4'  ; 0.457 ns ; 160.00 MHz ( period = 6.250 ns )  ; N/A                              ; inst11_OTERM183                                                                                                                            ; inst11_OTERM183                                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0            ;
; Clock Hold: 'altera_internal_jtag~TCKUTAP'             ; 0.457 ns ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                        ; altera_internal_jtag~TCKUTAP            ; altera_internal_jtag~TCKUTAP            ; 0            ;
; Total number of failed paths                           ;          ;                                   ;                                  ;                                                                                                                                            ;                                                                                                                                            ;                                         ;                                         ; 0            ;
+--------------------------------------------------------+----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; tsu Requirement                                                                                      ; 3 ns               ;      ;    ;             ;
; fmax Requirement                                                                                     ; 50 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; On                 ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; On                 ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                           ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; PLL:inst2|altpll:altpll_component|_clk0 ;                    ; PLL output ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK40DES1 ; 1                     ; 1                   ; -0.943 ns ;              ;
; PLL:inst2|altpll:altpll_component|_clk1 ;                    ; PLL output ; 20.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK40DES1 ; 1                     ; 2                   ; -0.943 ns ;              ;
; PLL:inst2|altpll:altpll_component|_clk2 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK40DES1 ; 1                     ; 4                   ; -0.943 ns ;              ;
; PLL:inst2|altpll:altpll_component|_clk4 ;                    ; PLL output ; 160.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK40DES1 ; 4                     ; 1                   ; -0.943 ns ;              ;
; CLK40DES1                               ;                    ; User Pin   ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP            ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                        ; To                                                                                         ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.875 ns                                ; None                                                ; L0_DELAY:inst68|L0_OUT                      ; TTC_COMMUNICATION:inst13|ERROR_BIT_0                                                       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.987 ns                  ; 2.112 ns                ;
; 3.875 ns                                ; None                                                ; L0_DELAY:inst68|L0_OUT                      ; TTC_COMMUNICATION:inst13|L0_FLAG                                                           ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.987 ns                  ; 2.112 ns                ;
; 5.012 ns                                ; None                                                ; L0_DELAY:inst68|L0_OUT                      ; inst16                                                                                     ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 6.005 ns                  ; 0.993 ns                ;
; 5.983 ns                                ; 76.72 MHz ( period = 13.034 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 6.659 ns                ;
; 6.030 ns                                ; 77.28 MHz ( period = 12.940 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.645 ns                 ; 6.615 ns                ;
; 6.265 ns                                ; 80.19 MHz ( period = 12.470 ns )                    ; ddlctrlr:inst|SET_L1A_LATENCY_STATE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.267 ns                 ; 6.002 ns                ;
; 6.268 ns                                ; 80.23 MHz ( period = 12.464 ns )                    ; ddlctrlr:inst|SET_L1A_LATENCY_STATE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.267 ns                 ; 5.999 ns                ;
; 6.311 ns                                ; 80.79 MHz ( period = 12.378 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 6.331 ns                ;
; 6.346 ns                                ; 81.25 MHz ( period = 12.308 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|CHECK_EOBTR                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 6.296 ns                ;
; 6.393 ns                                ; 81.87 MHz ( period = 12.214 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|CHECK_EOBTR                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.645 ns                 ; 6.252 ns                ;
; 6.518 ns                                ; 83.58 MHz ( period = 11.964 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 6.124 ns                ;
; 6.533 ns                                ; 83.79 MHz ( period = 11.934 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.267 ns                 ; 5.734 ns                ;
; 6.536 ns                                ; 83.84 MHz ( period = 11.928 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.267 ns                 ; 5.731 ns                ;
; 6.563 ns                                ; 84.22 MHz ( period = 11.874 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|IDLE_RCB                                                                     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.637 ns                 ; 6.074 ns                ;
; 6.610 ns                                ; 84.89 MHz ( period = 11.780 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|IDLE_RCB                                                                     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.640 ns                 ; 6.030 ns                ;
; 6.674 ns                                ; 85.82 MHz ( period = 11.652 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|CHECK_EOBTR                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 5.968 ns                ;
; 6.754 ns                                ; 87.02 MHz ( period = 11.492 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_6                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 5.471 ns                ;
; 6.756 ns                                ; 87.05 MHz ( period = 11.488 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_6                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 5.469 ns                ;
; 6.768 ns                                ; 87.23 MHz ( period = 11.464 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|START_BLOCK_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.875 ns                ;
; 6.815 ns                                ; 87.95 MHz ( period = 11.370 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|START_BLOCK_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.646 ns                 ; 5.831 ns                ;
; 6.832 ns                                ; 88.21 MHz ( period = 11.336 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|START_BLOCK_WRITE                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.668 ns                 ; 5.836 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[1]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[0]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[2]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[3]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[4]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[5]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[6]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[7]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[8]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[9]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]                                                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.856 ns                                ; 88.59 MHz ( period = 11.288 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; ddlctrlr:inst|SEGMENT_WORD_CNT[10]                                                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.410 ns                ;
; 6.879 ns                                ; 88.95 MHz ( period = 11.242 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|START_BLOCK_WRITE                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.671 ns                 ; 5.792 ns                ;
; 6.881 ns                                ; 88.98 MHz ( period = 11.238 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|CHECK_EOBTR                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 5.761 ns                ;
; 6.891 ns                                ; 89.14 MHz ( period = 11.218 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|IDLE_RCB                                                                     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.637 ns                 ; 5.746 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[1]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[0]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[2]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[3]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[4]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[5]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[6]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[7]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[8]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[9]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]                                                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.901 ns                                ; 89.30 MHz ( period = 11.198 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; ddlctrlr:inst|SEGMENT_WORD_CNT[10]                                                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 5.346 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[1]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[0]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[2]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[3]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[4]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[5]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[6]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[7]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[8]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[9]                                                          ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]                                                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.958 ns                                ; 90.22 MHz ( period = 11.084 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; ddlctrlr:inst|SEGMENT_WORD_CNT[10]                                                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.266 ns                 ; 5.308 ns                ;
; 6.978 ns                                ; 90.55 MHz ( period = 11.044 ns )                    ; ddlctrlr:inst|RCB_STATUS_STATE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.255 ns                 ; 5.277 ns                ;
; 6.981 ns                                ; 90.60 MHz ( period = 11.038 ns )                    ; ddlctrlr:inst|RCB_STATUS_STATE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.255 ns                 ; 5.274 ns                ;
; 6.983 ns                                ; 90.63 MHz ( period = 11.034 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|READ_STATUS                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.625 ns                 ; 5.642 ns                ;
; 6.994 ns                                ; 90.81 MHz ( period = 11.012 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|START_READ_DATA                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.649 ns                ;
; 7.013 ns                                ; 91.12 MHz ( period = 10.974 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.224 ns                 ; 5.211 ns                ;
; 7.016 ns                                ; 91.17 MHz ( period = 10.968 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.224 ns                 ; 5.208 ns                ;
; 7.016 ns                                ; 91.17 MHz ( period = 10.968 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|START_STAUS_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.627 ns                ;
; 7.026 ns                                ; 91.34 MHz ( period = 10.948 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[1]                ; ddlctrlr:inst|END_BLOCK_WRITE                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.668 ns                 ; 5.642 ns                ;
; 7.030 ns                                ; 91.41 MHz ( period = 10.940 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|READ_STATUS                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.628 ns                 ; 5.598 ns                ;
; 7.036 ns                                ; 91.51 MHz ( period = 10.928 ns )                    ; ddlctrlr:inst|CHECK_L2A                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 5.214 ns                ;
; 7.039 ns                                ; 91.56 MHz ( period = 10.922 ns )                    ; ddlctrlr:inst|CHECK_L2A                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 5.211 ns                ;
; 7.041 ns                                ; 91.59 MHz ( period = 10.918 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|START_READ_DATA                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.646 ns                 ; 5.605 ns                ;
; 7.058 ns                                ; 91.88 MHz ( period = 10.884 ns )                    ; ddlctrlr:inst|DEC_CTRL_CMD                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 5.192 ns                ;
; 7.061 ns                                ; 91.93 MHz ( period = 10.878 ns )                    ; ddlctrlr:inst|DEC_CTRL_CMD                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 5.189 ns                ;
; 7.063 ns                                ; 91.96 MHz ( period = 10.874 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|START_STAUS_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.646 ns                 ; 5.583 ns                ;
; 7.073 ns                                ; 92.13 MHz ( period = 10.854 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[3]                ; ddlctrlr:inst|END_BLOCK_WRITE                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.671 ns                 ; 5.598 ns                ;
; 7.096 ns                                ; 92.52 MHz ( period = 10.808 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|START_BLOCK_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.547 ns                ;
; 7.098 ns                                ; 92.56 MHz ( period = 10.804 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[0] ; TTC_COMMUNICATION:inst13|L2_WAITING                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 5.124 ns                ;
; 7.098 ns                                ; 92.56 MHz ( period = 10.804 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|IDLE_RCB                                                                     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.637 ns                 ; 5.539 ns                ;
; 7.114 ns                                ; 92.83 MHz ( period = 10.772 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[0] ; TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_1                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 5.108 ns                ;
; 7.123 ns                                ; 92.99 MHz ( period = 10.754 ns )                    ; ddlctrlr:inst|START_READ_DATA               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 5.126 ns                ;
; 7.126 ns                                ; 93.04 MHz ( period = 10.748 ns )                    ; ddlctrlr:inst|START_READ_DATA               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 5.123 ns                ;
; 7.152 ns                                ; 93.49 MHz ( period = 10.696 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[7]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.645 ns                 ; 5.493 ns                ;
; 7.160 ns                                ; 93.63 MHz ( period = 10.680 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|START_BLOCK_WRITE                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.668 ns                 ; 5.508 ns                ;
; 7.194 ns                                ; 94.23 MHz ( period = 10.612 ns )                    ; ddlctrlr:inst|CHECK_DAQ_FLAG                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 5.055 ns                ;
; 7.195 ns                                ; 94.25 MHz ( period = 10.610 ns )                    ; ddlctrlr:inst|CHECK_DAQ_FLAG                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 5.054 ns                ;
; 7.203 ns                                ; 94.39 MHz ( period = 10.594 ns )                    ; ddlctrlr:inst|RCB_STATUS_ERR                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.255 ns                 ; 5.052 ns                ;
; 7.206 ns                                ; 94.45 MHz ( period = 10.588 ns )                    ; ddlctrlr:inst|RCB_STATUS_ERR                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.255 ns                 ; 5.049 ns                ;
; 7.247 ns                                ; 95.18 MHz ( period = 10.506 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.240 ns                 ; 4.993 ns                ;
; 7.250 ns                                ; 95.24 MHz ( period = 10.500 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.262 ns                 ; 5.012 ns                ;
; 7.251 ns                                ; 95.26 MHz ( period = 10.498 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 5.005 ns                ;
; 7.253 ns                                ; 95.29 MHz ( period = 10.494 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 5.003 ns                ;
; 7.258 ns                                ; 95.38 MHz ( period = 10.484 ns )                    ; ddlctrlr:inst|SET_L1A_LATENCY_STATE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.268 ns                 ; 5.010 ns                ;
; 7.265 ns                                ; 95.51 MHz ( period = 10.470 ns )                    ; ddlctrlr:inst|SET_L1A_LATENCY_STATE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.268 ns                 ; 5.003 ns                ;
; 7.265 ns                                ; 95.51 MHz ( period = 10.470 ns )                    ; ddlctrlr:inst|END_BLOCK_WRITE               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.224 ns                 ; 4.959 ns                ;
; 7.268 ns                                ; 95.57 MHz ( period = 10.464 ns )                    ; ddlctrlr:inst|END_BLOCK_WRITE               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.224 ns                 ; 4.956 ns                ;
; 7.276 ns                                ; 95.71 MHz ( period = 10.448 ns )                    ; ddlctrlr:inst|READ_fbTEN                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.973 ns                ;
; 7.277 ns                                ; 95.73 MHz ( period = 10.446 ns )                    ; ddlctrlr:inst|READ_fbTEN                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.972 ns                ;
; 7.292 ns                                ; 96.01 MHz ( period = 10.416 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_4                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.933 ns                ;
; 7.294 ns                                ; 96.04 MHz ( period = 10.412 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_4                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.931 ns                ;
; 7.296 ns                                ; 96.08 MHz ( period = 10.408 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.237 ns                 ; 4.941 ns                ;
; 7.298 ns                                ; 96.12 MHz ( period = 10.404 ns )                    ; ddlctrlr:inst|SEND_EOB                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.237 ns                 ; 4.939 ns                ;
; 7.303 ns                                ; 96.21 MHz ( period = 10.394 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|START_BLOCK_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.340 ns                ;
; 7.311 ns                                ; 96.36 MHz ( period = 10.378 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|READ_STATUS                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.625 ns                 ; 5.314 ns                ;
; 7.319 ns                                ; 96.51 MHz ( period = 10.362 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.262 ns                 ; 4.943 ns                ;
; 7.322 ns                                ; 96.56 MHz ( period = 10.356 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|START_READ_DATA                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.321 ns                ;
; 7.344 ns                                ; 96.97 MHz ( period = 10.312 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|START_STAUS_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.299 ns                ;
; 7.353 ns                                ; 97.14 MHz ( period = 10.294 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.903 ns                ;
; 7.354 ns                                ; 97.16 MHz ( period = 10.292 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[0]                ; ddlctrlr:inst|END_BLOCK_WRITE                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.668 ns                 ; 5.314 ns                ;
; 7.355 ns                                ; 97.18 MHz ( period = 10.290 ns )                    ; ddlctrlr:inst|SEND_LOCAL_STATUS             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.901 ns                ;
; 7.358 ns                                ; 97.24 MHz ( period = 10.284 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_8                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.877 ns                ;
; 7.360 ns                                ; 97.28 MHz ( period = 10.280 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_8                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.875 ns                ;
; 7.366 ns                                ; 97.39 MHz ( period = 10.268 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_5                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.881 ns                ;
; 7.367 ns                                ; 97.41 MHz ( period = 10.266 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|START_BLOCK_WRITE                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.668 ns                 ; 5.301 ns                ;
; 7.373 ns                                ; 97.52 MHz ( period = 10.254 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_5                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.874 ns                ;
; 7.392 ns                                ; 97.89 MHz ( period = 10.216 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[1] ; TTC_COMMUNICATION:inst13|L2_WAITING                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 4.830 ns                ;
; 7.395 ns                                ; 97.94 MHz ( period = 10.210 ns )                    ; ddlctrlr:inst|START_BLOCK_WRITE             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.830 ns                ;
; 7.398 ns                                ; 98.00 MHz ( period = 10.204 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.849 ns                ;
; 7.399 ns                                ; 98.02 MHz ( period = 10.202 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.848 ns                ;
; 7.402 ns                                ; 98.08 MHz ( period = 10.196 ns )                    ; ddlctrlr:inst|START_BLOCK_WRITE             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.823 ns                ;
; 7.408 ns                                ; 98.19 MHz ( period = 10.184 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[1] ; TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_1                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 4.814 ns                ;
; 7.411 ns                                ; 98.25 MHz ( period = 10.178 ns )                    ; ddlctrlr:inst|ENA_LOCAL_DEC_CTRL_CMD        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.268 ns                 ; 4.857 ns                ;
; 7.412 ns                                ; 98.27 MHz ( period = 10.176 ns )                    ; ddlctrlr:inst|ENA_LOCAL_DEC_CTRL_CMD        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.268 ns                 ; 4.856 ns                ;
; 7.415 ns                                ; 98.33 MHz ( period = 10.170 ns )                    ; ddlctrlr:inst|CHECK_END_LOCAL_DATA_READ     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.834 ns                ;
; 7.416 ns                                ; 98.35 MHz ( period = 10.168 ns )                    ; ddlctrlr:inst|CHECK_END_LOCAL_DATA_READ     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.833 ns                ;
; 7.419 ns                                ; 98.41 MHz ( period = 10.162 ns )                    ; ddlctrlr:inst|RCB_STATUS_STATE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.837 ns                ;
; 7.426 ns                                ; 98.54 MHz ( period = 10.148 ns )                    ; ddlctrlr:inst|RCB_STATUS_STATE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.830 ns                ;
; 7.426 ns                                ; 98.54 MHz ( period = 10.148 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.799 ns                ;
; 7.428 ns                                ; 98.58 MHz ( period = 10.144 ns )                    ; ddlctrlr:inst|READ_fbTEN                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.240 ns                 ; 4.812 ns                ;
; 7.433 ns                                ; 98.68 MHz ( period = 10.134 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.792 ns                ;
; 7.439 ns                                ; 98.79 MHz ( period = 10.122 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_5                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.796 ns                ;
; 7.441 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_5                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.794 ns                ;
; 7.450 ns                                ; 99.01 MHz ( period = 10.100 ns )                    ; ddlctrlr:inst|END_DEC_CTRL_CMD              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.268 ns                 ; 4.818 ns                ;
; 7.456 ns                                ; 99.13 MHz ( period = 10.088 ns )                    ; ddlctrlr:inst|READ_fbTEN                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.248 ns                 ; 4.792 ns                ;
; 7.456 ns                                ; 99.13 MHz ( period = 10.088 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_11               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.230 ns                 ; 4.774 ns                ;
; 7.457 ns                                ; 99.15 MHz ( period = 10.086 ns )                    ; ddlctrlr:inst|END_DEC_CTRL_CMD              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.268 ns                 ; 4.811 ns                ;
; 7.458 ns                                ; 99.17 MHz ( period = 10.084 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_11               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.230 ns                 ; 4.772 ns                ;
; 7.459 ns                                ; 99.19 MHz ( period = 10.082 ns )                    ; ddlctrlr:inst|READ_fbTEN                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.248 ns                 ; 4.789 ns                ;
; 7.462 ns                                ; 99.25 MHz ( period = 10.076 ns )                    ; ddlctrlr:inst|START_BLOCK_READ              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.787 ns                ;
; 7.465 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; ddlctrlr:inst|START_BLOCK_READ              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.784 ns                ;
; 7.467 ns                                ; 99.34 MHz ( period = 10.066 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.780 ns                ;
; 7.468 ns                                ; 99.36 MHz ( period = 10.064 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.779 ns                ;
; 7.476 ns                                ; 99.52 MHz ( period = 10.048 ns )                    ; ddlctrlr:inst|START_STAUS_READ              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.773 ns                ;
; 7.479 ns                                ; 99.58 MHz ( period = 10.042 ns )                    ; ddlctrlr:inst|START_STAUS_READ              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.770 ns                ;
; 7.486 ns                                ; 99.72 MHz ( period = 10.028 ns )                    ; ddlctrlr:inst|SEND_SEGMENT_MARKER           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.248 ns                 ; 4.762 ns                ;
; 7.489 ns                                ; 99.78 MHz ( period = 10.022 ns )                    ; ddlctrlr:inst|SEND_SEGMENT_MARKER           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.248 ns                 ; 4.759 ns                ;
; 7.492 ns                                ; 99.84 MHz ( period = 10.016 ns )                    ; ddlctrlr:inst|START_BLOCK_READ_2            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 4.758 ns                ;
; 7.496 ns                                ; 99.92 MHz ( period = 10.008 ns )                    ; ddlctrlr:inst|END_BLOCK_WRITE               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.240 ns                 ; 4.744 ns                ;
; 7.499 ns                                ; 99.98 MHz ( period = 10.002 ns )                    ; ddlctrlr:inst|START_BLOCK_READ_2            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 4.751 ns                ;
; 7.518 ns                                ; 100.36 MHz ( period = 9.964 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|READ_STATUS                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.625 ns                 ; 5.107 ns                ;
; 7.521 ns                                ; 100.42 MHz ( period = 9.958 ns )                    ; ddlctrlr:inst|SEND_RCB_STATUS               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.283 ns                 ; 4.762 ns                ;
; 7.529 ns                                ; 100.58 MHz ( period = 9.942 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|START_READ_DATA                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.114 ns                ;
; 7.535 ns                                ; 100.70 MHz ( period = 9.930 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.240 ns                 ; 4.705 ns                ;
; 7.548 ns                                ; 100.97 MHz ( period = 9.904 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[1] ; TTC_COMMUNICATION:inst13|L1_WAITING                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 4.674 ns                ;
; 7.551 ns                                ; 101.03 MHz ( period = 9.898 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|START_STAUS_READ                                                             ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.643 ns                 ; 5.092 ns                ;
; 7.559 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.213 ns                 ; 4.654 ns                ;
; 7.561 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[2]                ; ddlctrlr:inst|END_BLOCK_WRITE                                                              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.668 ns                 ; 5.107 ns                ;
; 7.562 ns                                ; 101.26 MHz ( period = 9.876 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.673 ns                ;
; 7.563 ns                                ; 101.28 MHz ( period = 9.874 ns )                    ; ddlctrlr:inst|ENA_LOCAL_DEC_CTRL_CMD        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.259 ns                 ; 4.696 ns                ;
; 7.566 ns                                ; 101.34 MHz ( period = 9.868 ns )                    ; ddlctrlr:inst|DEC_CTRL_CMD                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.251 ns                 ; 4.685 ns                ;
; 7.567 ns                                ; 101.36 MHz ( period = 9.866 ns )                    ; ddlctrlr:inst|DEC_CTRL_CMD                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.251 ns                 ; 4.684 ns                ;
; 7.568 ns                                ; 101.38 MHz ( period = 9.864 ns )                    ; ddlctrlr:inst|CHECK_ERROR_FLAG              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.681 ns                ;
; 7.571 ns                                ; 101.44 MHz ( period = 9.858 ns )                    ; ddlctrlr:inst|CHECK_ERROR_FLAG              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.678 ns                ;
; 7.575 ns                                ; 101.52 MHz ( period = 9.850 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_10               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.660 ns                ;
; 7.576 ns                                ; 101.54 MHz ( period = 9.848 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[5]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.645 ns                 ; 5.069 ns                ;
; 7.577 ns                                ; 101.56 MHz ( period = 9.846 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_10               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.658 ns                ;
; 7.581 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; ddlctrlr:inst|START_READ_DATA_2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.251 ns                 ; 4.670 ns                ;
; 7.588 ns                                ; 101.79 MHz ( period = 9.824 ns )                    ; ddlctrlr:inst|START_READ_DATA_2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.251 ns                 ; 4.663 ns                ;
; 7.608 ns                                ; 102.21 MHz ( period = 9.784 ns )                    ; ddlctrlr:inst|SET_L1A_LATENCY_STATE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.648 ns                ;
; 7.610 ns                                ; 102.25 MHz ( period = 9.780 ns )                    ; ddlctrlr:inst|SET_L1A_LATENCY_STATE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.646 ns                ;
; 7.614 ns                                ; 102.33 MHz ( period = 9.772 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[0] ; TTC_COMMUNICATION:inst13|L1_WAITING                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 4.608 ns                ;
; 7.614 ns                                ; 102.33 MHz ( period = 9.772 ns )                    ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[0] ; TTC_COMMUNICATION:inst13|L1_MISSING                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.222 ns                 ; 4.608 ns                ;
; 7.631 ns                                ; 102.69 MHz ( period = 9.738 ns )                    ; ddlctrlr:inst|BUSY_RESET_STATE2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.235 ns                 ; 4.604 ns                ;
; 7.651 ns                                ; 103.11 MHz ( period = 9.698 ns )                    ; ddlctrlr:inst|CHECK_L2_DISABLE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 4.599 ns                ;
; 7.651 ns                                ; 103.11 MHz ( period = 9.698 ns )                    ; ddlctrlr:inst|CHECK_DAQ_FLAG                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.240 ns                 ; 4.589 ns                ;
; 7.654 ns                                ; 103.18 MHz ( period = 9.692 ns )                    ; ddlctrlr:inst|CHECK_L2_DISABLE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 4.596 ns                ;
; 7.656 ns                                ; 103.22 MHz ( period = 9.688 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_3                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.236 ns                 ; 4.580 ns                ;
; 7.657 ns                                ; 103.24 MHz ( period = 9.686 ns )                    ; ddlctrlr:inst|RCB_STATUS_ERR                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.599 ns                ;
; 7.658 ns                                ; 103.26 MHz ( period = 9.684 ns )                    ; ddlctrlr:inst|RCB_STATUS_ERR                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.598 ns                ;
; 7.659 ns                                ; 103.28 MHz ( period = 9.682 ns )                    ; ddlctrlr:inst|ZERO_SUPP_ON_3                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.236 ns                 ; 4.577 ns                ;
; 7.666 ns                                ; 103.43 MHz ( period = 9.668 ns )                    ; ddlctrlr:inst|SET_L0_DELAY_STATE            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.271 ns                 ; 4.605 ns                ;
; 7.670 ns                                ; 103.52 MHz ( period = 9.660 ns )                    ; ddlctrlr:inst|FE_REG[27]                    ; ddlctrlr:inst|IDLE_RCB                                                                     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.640 ns                 ; 4.970 ns                ;
; 7.675 ns                                ; 103.63 MHz ( period = 9.650 ns )                    ; ddlctrlr:inst|CHECK_ERROR_FLAG              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 4.575 ns                ;
; 7.682 ns                                ; 103.78 MHz ( period = 9.636 ns )                    ; ddlctrlr:inst|CHECK_ERROR_FLAG              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.250 ns                 ; 4.568 ns                ;
; 7.683 ns                                ; 103.80 MHz ( period = 9.634 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.542 ns                ;
; 7.684 ns                                ; 103.82 MHz ( period = 9.632 ns )                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.225 ns                 ; 4.541 ns                ;
; 7.686 ns                                ; 103.86 MHz ( period = 9.628 ns )                    ; ddlctrlr:inst|WAIT_FOR_CLEAR_BUSY           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.237 ns                 ; 4.551 ns                ;
; 7.689 ns                                ; 103.93 MHz ( period = 9.622 ns )                    ; ddlctrlr:inst|RCB_STATUS_STATE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.567 ns                ;
; 7.690 ns                                ; 103.95 MHz ( period = 9.620 ns )                    ; ddlctrlr:inst|RCB_STATUS_STATE              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.256 ns                 ; 4.566 ns                ;
; 7.693 ns                                ; 104.01 MHz ( period = 9.614 ns )                    ; ddlctrlr:inst|WAIT_FOR_CLEAR_BUSY           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.237 ns                 ; 4.544 ns                ;
; 7.694 ns                                ; 104.04 MHz ( period = 9.612 ns )                    ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.247 ns                 ; 4.553 ns                ;
; 7.695 ns                                ; 104.06 MHz ( period = 9.610 ns )                    ; ddlctrlr:inst|SEND_SEGMENT_MARKER           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.554 ns                ;
; 7.697 ns                                ; 104.10 MHz ( period = 9.606 ns )                    ; ddlctrlr:inst|START_BLOCK_READ              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.265 ns                 ; 4.568 ns                ;
; 7.701 ns                                ; 104.19 MHz ( period = 9.598 ns )                    ; ddlctrlr:inst|START_SEGMENT_SEL             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.240 ns                 ; 4.539 ns                ;
; 7.701 ns                                ; 104.19 MHz ( period = 9.598 ns )                    ; ddlctrlr:inst|CMD_DEC_REG[4]                ; ddlctrlr:inst|START_CTRL_CMD                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.642 ns                 ; 4.941 ns                ;
; 7.702 ns                                ; 104.21 MHz ( period = 9.596 ns )                    ; ddlctrlr:inst|SEND_SEGMENT_MARKER           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.249 ns                 ; 4.547 ns                ;
; 7.718 ns                                ; 104.56 MHz ( period = 9.564 ns )                    ; ddlctrlr:inst|DEC_CTRL_CMD                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.242 ns                 ; 4.524 ns                ;
; 7.747 ns                                ; 105.20 MHz ( period = 9.506 ns )                    ; ddlctrlr:inst|ENA_LOCAL_DATA_READ           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.251 ns                 ; 4.504 ns                ;
; 7.748 ns                                ; 105.22 MHz ( period = 9.504 ns )                    ; TTC_COMMUNICATION:inst13|L2a_SEND_2         ; ddlctrlr:inst|CHECK_L2A                                                                    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.239 ns                 ; 4.491 ns                ;
; 7.749 ns                                ; 105.24 MHz ( period = 9.502 ns )                    ; TTC_COMMUNICATION:inst13|L2a_SEND_2         ; ddlctrlr:inst|CHECK_EOBTR                                                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 12.239 ns                 ; 4.490 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                             ;                                                                                            ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                ;
+-----------+-----------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                    ; To                                      ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.314 ns  ; None                                          ; L0_DELAY:inst68|L0_OUT                  ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 6.250 ns                    ; 6.000 ns                  ; 1.686 ns                ;
; 4.315 ns  ; None                                          ; L0_DELAY:inst68|L0_OUT                  ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 6.250 ns                    ; 6.000 ns                  ; 1.685 ns                ;
; 4.691 ns  ; None                                          ; L0_DELAY:inst68|L0_OUT                  ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 6.250 ns                    ; 6.000 ns                  ; 1.309 ns                ;
; 21.637 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[4]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 3.107 ns                ;
; 21.700 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[3]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 3.044 ns                ;
; 21.914 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[4]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.830 ns                ;
; 21.941 ns ; 163.45 MHz ( period = 6.118 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.809 ns                ;
; 21.977 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[3]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.767 ns                ;
; 21.982 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[7]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.762 ns                ;
; 21.983 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[5]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.761 ns                ;
; 21.987 ns ; 165.95 MHz ( period = 6.026 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.763 ns                ;
; 21.995 ns ; 166.39 MHz ( period = 6.010 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.755 ns                ;
; 22.095 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[7]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.649 ns                ;
; 22.108 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[5]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.636 ns                ;
; 22.141 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[0]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.603 ns                ;
; 22.218 ns ; 179.73 MHz ( period = 5.564 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.532 ns                ;
; 22.264 ns ; 182.75 MHz ( period = 5.472 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.486 ns                ;
; 22.269 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[1]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.475 ns                ;
; 22.272 ns ; 183.28 MHz ( period = 5.456 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.478 ns                ;
; 22.275 ns ; 183.49 MHz ( period = 5.450 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.475 ns                ;
; 22.314 ns ; 186.15 MHz ( period = 5.372 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.436 ns                ;
; 22.337 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[6]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.407 ns                ;
; 22.418 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[0]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.326 ns                ;
; 22.449 ns ; 196.00 MHz ( period = 5.102 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.301 ns                ;
; 22.498 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[6]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.246 ns                ;
; 22.546 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[1]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.198 ns                ;
; 22.552 ns ; 204.25 MHz ( period = 4.896 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.198 ns                ;
; 22.591 ns ; 207.56 MHz ( period = 4.818 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.159 ns                ;
; 22.668 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[2]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 2.076 ns                ;
; 22.726 ns ; 219.88 MHz ( period = 4.548 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 2.024 ns                ;
; 22.787 ns ; 225.94 MHz ( period = 4.426 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 1.963 ns                ;
; 22.945 ns ; None                                          ; ddlctrlr:inst|L0_DELAY_VALUE[2]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.744 ns                 ; 1.799 ns                ;
; 22.997 ns ; 249.63 MHz ( period = 4.006 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 1.753 ns                ;
; 23.064 ns ; 258.26 MHz ( period = 3.872 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 1.686 ns                ;
; 23.274 ns ; 289.69 MHz ( period = 3.452 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.750 ns                 ; 1.476 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.309 ns ; 295.68 MHz ( period = 3.382 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.754 ns                 ; 1.445 ns                ;
; 23.647 ns ; None                                          ; ddlctrlr:inst|DDL_SOFT_BUSY_RESET       ; inst67                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 1.102 ns                ;
; 43.743 ns ; None                                          ; inst85                                  ; inst65                                  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.730 ns                 ; 5.987 ns                ;
; 44.303 ns ; None                                          ; inst93                                  ; inst65                                  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.748 ns                 ; 5.445 ns                ;
; 44.711 ns ; 189.07 MHz ( period = 5.289 ns )              ; inst67                                  ; inst65                                  ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.731 ns                 ; 5.020 ns                ;
; 46.440 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[1]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.196 ns                 ; 2.756 ns                ;
; 46.454 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[3]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.192 ns                 ; 2.738 ns                ;
; 46.839 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[5]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.199 ns                 ; 2.360 ns                ;
; 46.839 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[7]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.199 ns                 ; 2.360 ns                ;
; 46.865 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[9]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.739 ns                 ; 2.874 ns                ;
; 47.181 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[4]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.204 ns                 ; 2.023 ns                ;
; 47.553 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[0]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.208 ns                 ; 1.655 ns                ;
; 47.644 ns ; 424.45 MHz ( period = 2.356 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 2.108 ns                ;
; 47.644 ns ; 424.45 MHz ( period = 2.356 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 2.108 ns                ;
; 47.712 ns ; 437.06 MHz ( period = 2.288 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 2.040 ns                ;
; 47.712 ns ; 437.06 MHz ( period = 2.288 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 2.040 ns                ;
; 47.726 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[8]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.725 ns                 ; 1.999 ns                ;
; 47.789 ns ; 452.28 MHz ( period = 2.211 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.963 ns                ;
; 47.822 ns ; 459.14 MHz ( period = 2.178 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.930 ns                ;
; 47.822 ns ; 459.14 MHz ( period = 2.178 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.930 ns                ;
; 47.825 ns ; 459.77 MHz ( period = 2.175 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.927 ns                ;
; 47.825 ns ; 459.77 MHz ( period = 2.175 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.927 ns                ;
; 47.857 ns ; 466.64 MHz ( period = 2.143 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.895 ns                ;
; 47.922 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[6]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.208 ns                 ; 1.286 ns                ;
; 47.922 ns ; None                                          ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[2]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.208 ns                 ; 1.286 ns                ;
; 47.967 ns ; 491.88 MHz ( period = 2.033 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.785 ns                ;
; 47.970 ns ; 492.61 MHz ( period = 2.030 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.782 ns                ;
; 48.000 ns ; 500.00 MHz ( period = 2.000 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.752 ns                ;
; 48.025 ns ; 506.33 MHz ( period = 1.975 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.727 ns                ;
; 48.025 ns ; 506.33 MHz ( period = 1.975 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.727 ns                ;
; 48.068 ns ; 517.60 MHz ( period = 1.932 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.684 ns                ;
; 48.170 ns ; 546.45 MHz ( period = 1.830 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.582 ns                ;
; 48.178 ns ; 548.85 MHz ( period = 1.822 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.574 ns                ;
; 48.181 ns ; 549.75 MHz ( period = 1.819 ns )              ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.571 ns                ;
; 48.190 ns ; 552.49 MHz ( period = 1.810 ns )              ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.562 ns                ;
; 48.190 ns ; 552.49 MHz ( period = 1.810 ns )              ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.562 ns                ;
; 48.243 ns ; 569.15 MHz ( period = 1.757 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.509 ns                ;
; 48.244 ns ; 569.48 MHz ( period = 1.756 ns )              ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.508 ns                ;
; 48.311 ns ; 592.07 MHz ( period = 1.689 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.441 ns                ;
; 48.312 ns ; 592.42 MHz ( period = 1.688 ns )              ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.440 ns                ;
; 48.335 ns ; 600.60 MHz ( period = 1.665 ns )              ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.417 ns                ;
; 48.381 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.371 ns                ;
; 48.421 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.331 ns                ;
; 48.422 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.330 ns                ;
; 48.424 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.328 ns                ;
; 48.425 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.327 ns                ;
; 48.507 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.245 ns                ;
; 48.546 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.206 ns                ;
; 48.554 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.198 ns                ;
; 48.601 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.151 ns                ;
; 48.604 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.148 ns                ;
; 48.624 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.128 ns                ;
; 48.625 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.127 ns                ;
; 48.648 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.104 ns                ;
; 48.651 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.101 ns                ;
; 48.651 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.101 ns                ;
; 48.695 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.057 ns                ;
; 48.698 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.054 ns                ;
; 48.698 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.054 ns                ;
; 48.698 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.054 ns                ;
; 48.742 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.010 ns                ;
; 48.745 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.007 ns                ;
; 48.745 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.007 ns                ;
; 48.745 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.007 ns                ;
; 48.745 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 1.007 ns                ;
; 48.789 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.963 ns                ;
; 48.790 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.962 ns                ;
; 48.792 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.960 ns                ;
; 48.792 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.960 ns                ;
; 48.792 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.960 ns                ;
; 48.792 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.960 ns                ;
; 48.792 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.960 ns                ;
; 48.827 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.925 ns                ;
; 48.839 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.913 ns                ;
; 48.839 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.913 ns                ;
; 48.839 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.913 ns                ;
; 48.839 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.913 ns                ;
; 48.839 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.913 ns                ;
; 48.839 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.913 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 48.935 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.817 ns                ;
; 49.222 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 50.000 ns                   ; 49.752 ns                 ; 0.530 ns                ;
+-----------+-----------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                                                                                                                          ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.526 ns                                ; None                                                ; ddlctrlr:inst|LOCAL_DATA_READ          ; ddlctrlr:inst|START_COLUMN_DATA_READ                                                                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.243 ns                 ; 2.717 ns                ;
; 9.792 ns                                ; None                                                ; ddlctrlr:inst|LOCAL_DATA_READ          ; ddlctrlr:inst|TRANSFER_FIFO_DATA                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.257 ns                 ; 2.465 ns                ;
; 10.107 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DEC_CMD            ; ddlctrlr:inst|START_COLUMN_DATA_READ                                                                                                        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.252 ns                 ; 2.145 ns                ;
; 10.333 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DEC_CMD            ; ddlctrlr:inst|TRANSFER_FIFO_DATA                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.266 ns                 ; 1.933 ns                ;
; 10.414 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DATA_READ          ; ddlctrlr:inst|LOC_ZERO_SUPP_ON_1                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.247 ns                 ; 1.833 ns                ;
; 10.420 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DATA_READ          ; ddlctrlr:inst|IDLE_LOCAL                                                                                                                    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.247 ns                 ; 1.827 ns                ;
; 10.578 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DEC_CMD            ; ddlctrlr:inst|LOC_ZERO_SUPP_ON_1                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 1.678 ns                ;
; 10.584 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DEC_CMD            ; ddlctrlr:inst|IDLE_LOCAL                                                                                                                    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 1.672 ns                ;
; 10.614 ns                               ; None                                                ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE    ; ddlctrlr:inst|TRANSFER_FIFO_DATA                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.266 ns                 ; 1.652 ns                ;
; 10.704 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DATA_READ          ; ddlctrlr:inst|LOC_SEGMENT_SEL                                                                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.247 ns                 ; 1.543 ns                ;
; 10.936 ns                               ; None                                                ; ddlctrlr:inst|READ_STATUS              ; ddlctrlr:inst|READ_CONF_2                                                                                                                   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.264 ns                 ; 1.328 ns                ;
; 10.942 ns                               ; None                                                ; ddlctrlr:inst|READ_STATUS              ; ddlctrlr:inst|END_LOCAL                                                                                                                     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.264 ns                 ; 1.322 ns                ;
; 11.063 ns                               ; None                                                ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE    ; ddlctrlr:inst|LOC_SEGMENT_SEL                                                                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 1.193 ns                ;
; 11.519 ns                               ; None                                                ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE    ; ddlctrlr:inst|IDLE_LOCAL                                                                                                                    ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 0.737 ns                ;
; 11.526 ns                               ; None                                                ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE    ; ddlctrlr:inst|LOC_ZERO_SUPP_ON_1                                                                                                            ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 0.730 ns                ;
; 11.534 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DEC_CMD            ; ddlctrlr:inst|LOC_SEGMENT_SEL                                                                                                               ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 0.722 ns                ;
; 11.540 ns                               ; None                                                ; ddlctrlr:inst|LOCAL_DEC_CMD            ; ddlctrlr:inst|START_LOCAL_DEC_CMD                                                                                                           ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 12.256 ns                 ; 0.716 ns                ;
; 11.711 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 4.298 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg3   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg2   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg1   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg9  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg8  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg7  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg6  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg5  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg4  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg0   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.743 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_we_reg        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 4.149 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg9 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg8 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg7 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg6 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg5 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg4 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg3 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg2 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg1 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg0 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.812 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_we_reg       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 4.089 ns                ;
; 11.954 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[9]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.027 ns                ;
; 11.954 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[8]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.027 ns                ;
; 11.954 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[7]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.027 ns                ;
; 11.954 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[6]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.027 ns                ;
; 11.956 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[5]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.025 ns                ;
; 11.956 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[4]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.025 ns                ;
; 11.956 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[3]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.025 ns                ;
; 11.956 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[2]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.025 ns                ;
; 11.956 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[1]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.025 ns                ;
; 11.956 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[0]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 4.025 ns                ;
; 12.035 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.972 ns                ;
; 12.064 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[9]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.943 ns                ;
; 12.107 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.902 ns                ;
; 12.151 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[7]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.856 ns                ;
; 12.173 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[1]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.836 ns                ;
; 12.237 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.772 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg9 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg8 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg7 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg6 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg5 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg4 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg3 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg2 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg1 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg0 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.238 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_we_reg       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.666 ns                ;
; 12.256 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[5]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.753 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg3   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg2   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg1   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg9  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg8  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg7  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg6  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg5  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg4  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg0   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.269 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_we_reg        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.892 ns                 ; 3.623 ns                ;
; 12.298 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.709 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg9 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg8 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg7 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg6 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg5 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg4 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg3 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg2 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg1 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg0 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.338 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_we_reg       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.901 ns                 ; 3.563 ns                ;
; 12.379 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_0_dff                                           ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.017 ns                 ; 3.638 ns                ;
; 12.445 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.562 ns                ;
; 12.480 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[9]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.501 ns                ;
; 12.480 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[8]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.501 ns                ;
; 12.480 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[7]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.501 ns                ;
; 12.480 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[6]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.501 ns                ;
; 12.482 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[5]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.499 ns                ;
; 12.482 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[4]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.499 ns                ;
; 12.482 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[3]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.499 ns                ;
; 12.482 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[2]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.499 ns                ;
; 12.482 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[1]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.499 ns                ;
; 12.482 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[0]                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.981 ns                 ; 3.499 ns                ;
; 12.561 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.446 ns                ;
; 12.590 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[9]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.417 ns                ;
; 12.633 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.376 ns                ;
; 12.677 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[7]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.330 ns                ;
; 12.699 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[1]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.310 ns                ;
; 12.719 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff                                                 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.290 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg3   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg2   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg1   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg9  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg8  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg7  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg6  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg5  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg4  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg0   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.729 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_we_reg        ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.906 ns                 ; 3.177 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg9 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg8 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg7 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg6 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg5 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg4 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg3 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg2 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg1 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg0 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.752 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_we_reg       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.912 ns                 ; 3.160 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg9 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg8 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg7 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg6 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg5 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg4 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg3 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg2 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg1 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg0 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.764 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_we_reg       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.904 ns                 ; 3.140 ns                ;
; 12.782 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[5]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.227 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg3  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg2  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg1  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg9 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg8 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg7 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg6 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg5 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg4 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg3 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg2 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg1 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg0 ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg0  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.792 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_we_reg       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.916 ns                 ; 3.124 ns                ;
; 12.823 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_1_dff                                           ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.009 ns                 ; 3.186 ns                ;
; 12.824 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.183 ns                ;
; 12.870 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff                                                ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.017 ns                 ; 3.147 ns                ;
; 12.902 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0]                         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.007 ns                 ; 3.105 ns                ;
; 12.905 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO         ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_0_dff                                           ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 16.017 ns                 ; 3.112 ns                ;
; 12.928 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg3   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.922 ns                 ; 2.994 ns                ;
; 12.928 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg2   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.922 ns                 ; 2.994 ns                ;
; 12.928 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg1   ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.922 ns                 ; 2.994 ns                ;
; 12.928 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg9  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.922 ns                 ; 2.994 ns                ;
; 12.928 ns                               ; None                                                ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg8  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk2 ; 12.500 ns                   ; 15.922 ns                 ; 2.994 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                                                                                                                             ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst2|altpll:altpll_component|_clk4'                                                                                                                                                                                                                                                         ;
+----------+-----------------------------------------------+----------------------------------------------+------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                          ; From                                         ; To                           ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+----------------------------------------------+------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.741 ns ; 209.73 MHz ( period = 4.768 ns )              ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 2.136 ns                ;
; 0.950 ns ; 229.89 MHz ( period = 4.350 ns )              ; L0_DELAY:inst68|COUNTER[4]~0                 ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.927 ns                ;
; 0.987 ns ; 233.86 MHz ( period = 4.276 ns )              ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.890 ns                ;
; 1.245 ns ; 265.96 MHz ( period = 3.760 ns )              ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.632 ns                ;
; 1.774 ns ; 370.10 MHz ( period = 2.702 ns )              ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.103 ns                ;
; 1.789 ns ; 374.25 MHz ( period = 2.672 ns )              ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.088 ns                ;
; 1.795 ns ; 375.94 MHz ( period = 2.660 ns )              ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.082 ns                ;
; 1.795 ns ; 375.94 MHz ( period = 2.660 ns )              ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[1]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 1.082 ns                ;
; 1.954 ns ; 426.99 MHz ( period = 2.342 ns )              ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 0.923 ns                ;
; 1.962 ns ; 429.92 MHz ( period = 2.326 ns )              ; L0_DELAY:inst68|COUNTER[4]~0                 ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 0.915 ns                ;
; 1.965 ns ; 431.03 MHz ( period = 2.320 ns )              ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 0.912 ns                ;
; 1.977 ns ; 435.54 MHz ( period = 2.296 ns )              ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 0.900 ns                ;
; 2.157 ns ; 516.53 MHz ( period = 1.936 ns )              ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[0]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 0.720 ns                ;
; 2.170 ns ; 523.56 MHz ( period = 1.910 ns )              ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 3.125 ns                    ; 2.877 ns                  ; 0.707 ns                ;
; 2.266 ns ; None                                          ; inst85                                       ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.006 ns                  ; 3.740 ns                ;
; 2.637 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2r_SEND_2          ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.996 ns                  ; 3.359 ns                ;
; 2.650 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[1]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.375 ns                  ; 3.725 ns                ;
; 2.671 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2r_SEND_4a         ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.995 ns                  ; 3.324 ns                ;
; 2.697 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[3]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.378 ns                  ; 3.681 ns                ;
; 2.828 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2r_SEND_3a         ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.995 ns                  ; 3.167 ns                ;
; 2.883 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2r_SEND_3          ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.995 ns                  ; 3.112 ns                ;
; 2.911 ns ; None                                          ; inst67                                       ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.007 ns                  ; 3.096 ns                ;
; 2.978 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[0]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.375 ns                  ; 3.397 ns                ;
; 3.126 ns ; 320.10 MHz ( period = 3.124 ns )              ; inst11_OTERM185_OTERM199                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.025 ns                  ; 2.899 ns                ;
; 3.130 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2r_SEND_2a         ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.996 ns                  ; 2.866 ns                ;
; 3.162 ns ; 323.83 MHz ( period = 3.088 ns )              ; inst11_OTERM185_OTERM193                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.025 ns                  ; 2.863 ns                ;
; 3.185 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[2]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.375 ns                  ; 3.190 ns                ;
; 3.289 ns ; 337.72 MHz ( period = 2.961 ns )              ; inst11_OTERM185_OTERM195                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.025 ns                  ; 2.736 ns                ;
; 3.294 ns ; 338.29 MHz ( period = 2.956 ns )              ; inst11_OTERM185_OTERM197                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.025 ns                  ; 2.731 ns                ;
; 3.601 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[7]                 ; inst11_OTERM185_OTERM193     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.378 ns                  ; 2.777 ns                ;
; 3.623 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2r_SEND_1          ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.031 ns                  ; 2.408 ns                ;
; 3.664 ns ; 386.70 MHz ( period = 2.586 ns )              ; inst11_OTERM185_OTERM201                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.025 ns                  ; 2.361 ns                ;
; 3.778 ns ; None                                          ; TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_1 ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.032 ns                  ; 2.254 ns                ;
; 3.789 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[5]                 ; inst11_OTERM185_OTERM197     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.378 ns                  ; 2.589 ns                ;
; 3.870 ns ; None                                          ; ddlctrlr:inst|CLEAR_BUSY_STATE               ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.994 ns                  ; 2.124 ns                ;
; 4.018 ns ; None                                          ; TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_2 ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.995 ns                  ; 1.977 ns                ;
; 4.035 ns ; None                                          ; ddlctrlr:inst|CHECK_L2_DISABLE               ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.008 ns                  ; 1.973 ns                ;
; 4.035 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2_MISSING_3        ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.995 ns                  ; 1.960 ns                ;
; 4.049 ns ; None                                          ; TTC_COMMUNICATION:inst13|L2_MISSING_2        ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.995 ns                  ; 1.946 ns                ;
; 4.068 ns ; 458.30 MHz ( period = 2.182 ns )              ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.934 ns                ;
; 4.114 ns ; 468.16 MHz ( period = 2.136 ns )              ; L0_DELAY:inst68|END_STATE                    ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.888 ns                ;
; 4.124 ns ; 470.37 MHz ( period = 2.126 ns )              ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.878 ns                ;
; 4.149 ns ; None                                          ; ddlctrlr:inst|ENA_L2LOOP                     ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.009 ns                  ; 1.860 ns                ;
; 4.159 ns ; 478.24 MHz ( period = 2.091 ns )              ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.843 ns                ;
; 4.167 ns ; None                                          ; ddlctrlr:inst|ENA_L2LOOP                     ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.009 ns                  ; 1.842 ns                ;
; 4.170 ns ; 480.77 MHz ( period = 2.080 ns )              ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.832 ns                ;
; 4.215 ns ; 491.40 MHz ( period = 2.035 ns )              ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.787 ns                ;
; 4.226 ns ; 494.07 MHz ( period = 2.024 ns )              ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.776 ns                ;
; 4.309 ns ; 515.20 MHz ( period = 1.941 ns )              ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.693 ns                ;
; 4.313 ns ; 516.26 MHz ( period = 1.937 ns )              ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.689 ns                ;
; 4.317 ns ; 517.33 MHz ( period = 1.933 ns )              ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.685 ns                ;
; 4.320 ns ; 518.13 MHz ( period = 1.930 ns )              ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.682 ns                ;
; 4.357 ns ; 528.26 MHz ( period = 1.893 ns )              ; L0_DELAY:inst68|IDLE                         ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.645 ns                ;
; 4.362 ns ; 529.66 MHz ( period = 1.888 ns )              ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.640 ns                ;
; 4.369 ns ; 531.63 MHz ( period = 1.881 ns )              ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.633 ns                ;
; 4.402 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[4]                 ; inst11_OTERM185_OTERM199     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.375 ns                  ; 1.973 ns                ;
; 4.411 ns ; 543.77 MHz ( period = 1.839 ns )              ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.591 ns                ;
; 4.479 ns ; 564.65 MHz ( period = 1.771 ns )              ; L0_DELAY:inst68|COUNTER[4]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.523 ns                ;
; 4.482 ns ; 565.61 MHz ( period = 1.768 ns )              ; L0_DELAY:inst68|COUNTER[4]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.520 ns                ;
; 4.502 ns ; 572.08 MHz ( period = 1.748 ns )              ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.500 ns                ;
; 4.516 ns ; 576.70 MHz ( period = 1.734 ns )              ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.486 ns                ;
; 4.562 ns ; None                                          ; inst89                                       ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 5.994 ns                  ; 1.432 ns                ;
; 4.579 ns ; 598.44 MHz ( period = 1.671 ns )              ; L0_DELAY:inst68|L0_OUT                       ; inst11_OTERM191              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.017 ns                  ; 1.438 ns                ;
; 4.681 ns ; None                                          ; ddlctrlr:inst|CMD_DEC_REG[6]                 ; inst11_OTERM185_OTERM195     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.374 ns                  ; 1.693 ns                ;
; 4.915 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|END_STATE                    ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 1.087 ns                ;
; 5.076 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|IDLE                         ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.926 ns                ;
; 5.104 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; inst11_OTERM191                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.898 ns                ;
; 5.108 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; inst11_OTERM187                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.894 ns                ;
; 5.230 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.772 ns                ;
; 5.282 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.720 ns                ;
; 5.294 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[1]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.708 ns                ;
; 5.308 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|END_STATE                    ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.694 ns                ;
; 5.332 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; inst11_OTERM189                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.670 ns                ;
; 5.349 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[0]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.653 ns                ;
; 5.349 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|COUNTER[4]~0                 ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.653 ns                ;
; 5.349 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[1]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.653 ns                ;
; 5.349 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|IDLE                         ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.653 ns                ;
; 5.472 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; inst11_OTERM183                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.530 ns                ;
; 5.472 ns ; Restricted to 609.76 MHz ( period = 1.64 ns ) ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 6.250 ns                    ; 6.002 ns                  ; 0.530 ns                ;
+----------+-----------------------------------------------+----------------------------------------------+------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                      ; To                                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.310 ns                                ; 106.61 MHz ( period = 9.380 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.741 ns                  ; 4.431 ns                ;
; 5.380 ns                                ; 108.23 MHz ( period = 9.240 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.741 ns                  ; 4.361 ns                ;
; 5.399 ns                                ; 108.67 MHz ( period = 9.202 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.738 ns                  ; 4.339 ns                ;
; 5.516 ns                                ; 111.51 MHz ( period = 8.968 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.756 ns                  ; 4.240 ns                ;
; 5.540 ns                                ; 112.11 MHz ( period = 8.920 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.753 ns                  ; 4.213 ns                ;
; 5.548 ns                                ; 112.31 MHz ( period = 8.904 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.738 ns                  ; 4.190 ns                ;
; 5.566 ns                                ; 112.76 MHz ( period = 8.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.749 ns                  ; 4.183 ns                ;
; 5.629 ns                                ; 114.39 MHz ( period = 8.742 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.738 ns                  ; 4.109 ns                ;
; 5.790 ns                                ; 118.76 MHz ( period = 8.420 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.764 ns                  ; 3.974 ns                ;
; 5.792 ns                                ; 118.82 MHz ( period = 8.416 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.738 ns                  ; 3.946 ns                ;
; 5.834 ns                                ; 120.02 MHz ( period = 8.332 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.752 ns                  ; 3.918 ns                ;
; 5.877 ns                                ; 121.27 MHz ( period = 8.246 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.745 ns                  ; 3.868 ns                ;
; 5.883 ns                                ; 121.45 MHz ( period = 8.234 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.757 ns                  ; 3.874 ns                ;
; 6.001 ns                                ; 125.03 MHz ( period = 7.998 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.753 ns                  ; 3.752 ns                ;
; 6.804 ns                                ; 156.45 MHz ( period = 6.392 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.766 ns                  ; 2.962 ns                ;
; 7.022 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.745 ns                  ; 2.723 ns                ;
; 7.110 ns                                ; 173.01 MHz ( period = 5.780 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.757 ns                  ; 2.647 ns                ;
; 7.512 ns                                ; 200.96 MHz ( period = 4.976 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.748 ns                  ; 2.236 ns                ;
; 7.665 ns                                ; 214.13 MHz ( period = 4.670 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.741 ns                  ; 2.076 ns                ;
; 7.703 ns                                ; 217.68 MHz ( period = 4.594 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.748 ns                  ; 2.045 ns                ;
; 7.739 ns                                ; 221.14 MHz ( period = 4.522 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.745 ns                  ; 2.006 ns                ;
; 7.748 ns                                ; 222.02 MHz ( period = 4.504 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.748 ns                  ; 2.000 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.141 ns                               ; 170.68 MHz ( period = 5.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.489 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a9~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.639 ns                 ; 5.497 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.627 ns                 ; 5.475 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.153 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a5~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.636 ns                 ; 5.483 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 5.102 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a10~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.632 ns                 ; 5.110 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.584 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 5.037 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.587 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a16~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 5.043 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.826 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.635 ns                 ; 4.809 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a20~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.644 ns                 ; 4.815 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.896 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.621 ns                 ; 4.725 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg11  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg10  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg9   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg8   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg7   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg6   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg5   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg4   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg3   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg2   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg1   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.897 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a8~portb_address_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.630 ns                 ; 4.733 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.614 ns                 ; 4.685 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 14.932 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a21~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.623 ns                 ; 4.691 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|ram_block1a13~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.596 ns                 ; 4.556 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                           ;                                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                        ; To                                                                                                                 ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; 0.311 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.863 ns                   ; 2.174 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                         ;                                                                                                                    ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk1'                                                                                                                                                                                                                      ;
+---------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                    ; To                                      ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.457 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.580 ns      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.753 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.826 ns                 ;
; 0.782 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.855 ns                 ;
; 0.794 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.867 ns                 ;
; 0.808 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.881 ns                 ;
; 0.840 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.913 ns                 ;
; 0.840 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.913 ns                 ;
; 0.840 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.913 ns                 ;
; 0.840 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.913 ns                 ;
; 0.840 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.913 ns                 ;
; 0.840 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.913 ns                 ;
; 0.852 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.925 ns                 ;
; 0.865 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.938 ns                 ;
; 0.887 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.960 ns                 ;
; 0.887 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.960 ns                 ;
; 0.887 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.960 ns                 ;
; 0.887 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.960 ns                 ;
; 0.887 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.960 ns                 ;
; 0.889 ns      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.962 ns                 ;
; 0.890 ns      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 0.963 ns                 ;
; 0.934 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.007 ns                 ;
; 0.934 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.007 ns                 ;
; 0.934 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.007 ns                 ;
; 0.934 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.007 ns                 ;
; 0.937 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.010 ns                 ;
; 0.981 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.054 ns                 ;
; 0.981 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.054 ns                 ;
; 0.981 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.054 ns                 ;
; 0.984 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.057 ns                 ;
; 1.028 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.101 ns                 ;
; 1.028 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.101 ns                 ;
; 1.031 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.104 ns                 ;
; 1.032 ns      ; ddlctrlr:inst|DDL_SOFT_BUSY_RESET       ; inst67                                  ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.070 ns                   ; 1.102 ns                 ;
; 1.054 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.127 ns                 ;
; 1.055 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.128 ns                 ;
; 1.075 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.148 ns                 ;
; 1.078 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.151 ns                 ;
; 1.125 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.198 ns                 ;
; 1.133 ns      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.206 ns                 ;
; 1.154 ns      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.227 ns                 ;
; 1.155 ns      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.228 ns                 ;
; 1.172 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.245 ns                 ;
; 1.238 ns      ; L0_DELAY:inst68|L0_OUT                  ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.071 ns                   ; 1.309 ns                 ;
; 1.254 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.327 ns                 ;
; 1.255 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.328 ns                 ;
; 1.257 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.330 ns                 ;
; 1.258 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.331 ns                 ;
; 1.298 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.371 ns                 ;
; 1.298 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[3]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.363 ns                 ;
; 1.298 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[3]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.363 ns                 ;
; 1.359 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[0]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.424 ns                 ;
; 1.359 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[0]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.424 ns                 ;
; 1.368 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.441 ns                 ;
; 1.435 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.508 ns                 ;
; 1.498 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.571 ns                 ;
; 1.611 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.684 ns                 ;
; 1.614 ns      ; L0_DELAY:inst68|L0_OUT                  ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.071 ns                   ; 1.685 ns                 ;
; 1.615 ns      ; L0_DELAY:inst68|L0_OUT                  ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.071 ns                   ; 1.686 ns                 ;
; 1.654 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.727 ns                 ;
; 1.654 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1   ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.727 ns                 ;
; 1.679 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.752 ns                 ;
; 1.695 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[1]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.760 ns                 ;
; 1.695 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[2]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.760 ns                 ;
; 1.695 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[1]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.760 ns                 ;
; 1.695 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[2]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 1.760 ns                 ;
; 1.709 ns      ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.782 ns                 ;
; 1.712 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.785 ns                 ;
; 1.819 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[6]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.533 ns                  ; 1.286 ns                 ;
; 1.819 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[2]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.533 ns                  ; 1.286 ns                 ;
; 1.822 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.895 ns                 ;
; 1.857 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.930 ns                 ;
; 1.857 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_2         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.930 ns                 ;
; 1.890 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|IDLE            ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 1.963 ns                 ;
; 1.953 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[8]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.046 ns                   ; 1.999 ns                 ;
; 1.967 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 2.040 ns                 ;
; 1.967 ns      ; L0_TO_COLUMN_GEN:inst74|FINAL_STATE     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 2.040 ns                 ;
; 2.035 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 2.108 ns                 ;
; 2.035 ns      ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.073 ns                   ; 2.108 ns                 ;
; 2.065 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[6]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.130 ns                 ;
; 2.181 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[6]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.246 ns                 ;
; 2.188 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[0]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.533 ns                  ; 1.655 ns                 ;
; 2.225 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[4]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.290 ns                 ;
; 2.225 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[4]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.290 ns                 ;
; 2.419 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[5]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.484 ns                 ;
; 2.420 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[7]         ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.485 ns                 ;
; 2.560 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[4]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.537 ns                  ; 2.023 ns                 ;
; 2.571 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[5]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.636 ns                 ;
; 2.584 ns      ; ddlctrlr:inst|L0_DELAY_VALUE[7]         ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.065 ns                   ; 2.649 ns                 ;
; 2.814 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[9]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.060 ns                   ; 2.874 ns                 ;
; 2.902 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[5]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.542 ns                  ; 2.360 ns                 ;
; 2.902 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[7]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.542 ns                  ; 2.360 ns                 ;
; 3.287 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[3]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.549 ns                  ; 2.738 ns                 ;
; 3.301 ns      ; ddlctrlr:inst|COLUMN_READ_STATUS_2      ; ddlctrlr:inst|WORD_NR[1]                ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.545 ns                  ; 2.756 ns                 ;
; 4.968 ns      ; inst67                                  ; inst65                                  ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.052 ns                   ; 5.020 ns                 ;
; 5.376 ns      ; inst93                                  ; inst65                                  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.069 ns                   ; 5.445 ns                 ;
; 5.936 ns      ; inst85                                  ; inst65                                  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.051 ns                   ; 5.987 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.370 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.925 ns                 ; 1.445 ns                 ;
; 26.405 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 1.476 ns                 ;
; 26.615 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 1.686 ns                 ;
; 26.682 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 1.753 ns                 ;
; 26.892 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 1.963 ns                 ;
; 26.953 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.024 ns                 ;
; 27.088 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.159 ns                 ;
; 27.127 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.198 ns                 ;
; 27.230 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.301 ns                 ;
; 27.365 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.436 ns                 ;
; 27.404 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.475 ns                 ;
; 27.407 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.478 ns                 ;
; 27.415 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.486 ns                 ;
; 27.461 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|L0_UP_1         ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.532 ns                 ;
; 27.684 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.755 ns                 ;
; 27.692 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.763 ns                 ;
; 27.738 ns     ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6] ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE      ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk1 ; -25.000 ns                 ; -24.929 ns                 ; 2.809 ns                 ;
+---------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                        ; To                                                                                                                 ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]  ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; 0.090 ns                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28] ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 2.084 ns                   ; 2.174 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                         ;                                                                                                                    ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst2|altpll:altpll_component|_clk4'                                                                                                                                                                                                                ;
+---------------+----------------------------------------------+------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                         ; To                           ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+----------------------------------------------+------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.457 ns      ; inst11_OTERM183                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|COUNTER[4]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[0]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|COUNTER[4]~0                 ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[1]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns      ; L0_DELAY:inst68|IDLE                         ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.597 ns      ; inst11_OTERM189                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.670 ns                 ;
; 0.621 ns      ; L0_DELAY:inst68|END_STATE                    ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.694 ns                 ;
; 0.635 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[1]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.708 ns                 ;
; 0.647 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.720 ns                 ;
; 0.699 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.772 ns                 ;
; 0.821 ns      ; inst11_OTERM187                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.894 ns                 ;
; 0.825 ns      ; inst11_OTERM191                              ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.898 ns                 ;
; 0.853 ns      ; L0_DELAY:inst68|IDLE                         ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 0.926 ns                 ;
; 1.014 ns      ; L0_DELAY:inst68|END_STATE                    ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.087 ns                 ;
; 1.248 ns      ; ddlctrlr:inst|CMD_DEC_REG[6]                 ; inst11_OTERM185_OTERM195     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.445 ns                   ; 1.693 ns                 ;
; 1.350 ns      ; L0_DELAY:inst68|L0_OUT                       ; inst11_OTERM191              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.088 ns                   ; 1.438 ns                 ;
; 1.367 ns      ; inst89                                       ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.065 ns                   ; 1.432 ns                 ;
; 1.413 ns      ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.486 ns                 ;
; 1.447 ns      ; L0_DELAY:inst68|COUNTER[4]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.520 ns                 ;
; 1.527 ns      ; ddlctrlr:inst|CMD_DEC_REG[4]                 ; inst11_OTERM185_OTERM199     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.446 ns                   ; 1.973 ns                 ;
; 1.560 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.633 ns                 ;
; 1.564 ns      ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.637 ns                 ;
; 1.567 ns      ; L0_DELAY:inst68|COUNTER[2]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.640 ns                 ;
; 1.572 ns      ; L0_DELAY:inst68|IDLE                         ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.645 ns                 ;
; 1.609 ns      ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.682 ns                 ;
; 1.612 ns      ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.685 ns                 ;
; 1.616 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.689 ns                 ;
; 1.703 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.776 ns                 ;
; 1.711 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.784 ns                 ;
; 1.714 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.787 ns                 ;
; 1.759 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.832 ns                 ;
; 1.762 ns      ; ddlctrlr:inst|ENA_L2LOOP                     ; L0_DELAY:inst68|IDLE         ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.080 ns                   ; 1.842 ns                 ;
; 1.767 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.840 ns                 ;
; 1.770 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.843 ns                 ;
; 1.780 ns      ; ddlctrlr:inst|ENA_L2LOOP                     ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.080 ns                   ; 1.860 ns                 ;
; 1.815 ns      ; L0_DELAY:inst68|END_STATE                    ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.073 ns                   ; 1.888 ns                 ;
; 1.880 ns      ; TTC_COMMUNICATION:inst13|L2_MISSING_2        ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.066 ns                   ; 1.946 ns                 ;
; 1.894 ns      ; ddlctrlr:inst|CHECK_L2_DISABLE               ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.079 ns                   ; 1.973 ns                 ;
; 1.894 ns      ; TTC_COMMUNICATION:inst13|L2_MISSING_3        ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.066 ns                   ; 1.960 ns                 ;
; 1.911 ns      ; TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_2 ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.066 ns                   ; 1.977 ns                 ;
; 2.059 ns      ; ddlctrlr:inst|CLEAR_BUSY_STATE               ; inst11_OTERM187              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.065 ns                   ; 2.124 ns                 ;
; 2.140 ns      ; ddlctrlr:inst|CMD_DEC_REG[5]                 ; inst11_OTERM185_OTERM197     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.449 ns                   ; 2.589 ns                 ;
; 2.151 ns      ; TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_1 ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.103 ns                   ; 2.254 ns                 ;
; 2.265 ns      ; inst11_OTERM185_OTERM201                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.096 ns                   ; 2.361 ns                 ;
; 2.306 ns      ; TTC_COMMUNICATION:inst13|L2r_SEND_1          ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.102 ns                   ; 2.408 ns                 ;
; 2.328 ns      ; ddlctrlr:inst|CMD_DEC_REG[7]                 ; inst11_OTERM185_OTERM193     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.449 ns                   ; 2.777 ns                 ;
; 2.635 ns      ; inst11_OTERM185_OTERM197                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.096 ns                   ; 2.731 ns                 ;
; 2.640 ns      ; inst11_OTERM185_OTERM195                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.096 ns                   ; 2.736 ns                 ;
; 2.744 ns      ; ddlctrlr:inst|CMD_DEC_REG[2]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.446 ns                   ; 3.190 ns                 ;
; 2.767 ns      ; inst11_OTERM185_OTERM193                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.096 ns                   ; 2.863 ns                 ;
; 2.799 ns      ; TTC_COMMUNICATION:inst13|L2r_SEND_2a         ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.067 ns                   ; 2.866 ns                 ;
; 2.803 ns      ; inst11_OTERM185_OTERM199                     ; inst11_OTERM183              ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.096 ns                   ; 2.899 ns                 ;
; 2.951 ns      ; ddlctrlr:inst|CMD_DEC_REG[0]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.446 ns                   ; 3.397 ns                 ;
; 3.018 ns      ; inst67                                       ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk1 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.078 ns                   ; 3.096 ns                 ;
; 3.046 ns      ; TTC_COMMUNICATION:inst13|L2r_SEND_3          ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.066 ns                   ; 3.112 ns                 ;
; 3.101 ns      ; TTC_COMMUNICATION:inst13|L2r_SEND_3a         ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.066 ns                   ; 3.167 ns                 ;
; 3.232 ns      ; ddlctrlr:inst|CMD_DEC_REG[3]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.449 ns                   ; 3.681 ns                 ;
; 3.258 ns      ; TTC_COMMUNICATION:inst13|L2r_SEND_4a         ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.066 ns                   ; 3.324 ns                 ;
; 3.279 ns      ; ddlctrlr:inst|CMD_DEC_REG[1]                 ; inst11_OTERM185_OTERM201     ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.446 ns                   ; 3.725 ns                 ;
; 3.292 ns      ; TTC_COMMUNICATION:inst13|L2r_SEND_2          ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk0 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.067 ns                   ; 3.359 ns                 ;
; 3.663 ns      ; inst85                                       ; inst11_OTERM189              ; PLL:inst2|altpll:altpll_component|_clk2 ; PLL:inst2|altpll:altpll_component|_clk4 ; 0.000 ns                   ; 0.077 ns                   ; 3.740 ns                 ;
; 3.759 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 0.707 ns                 ;
; 3.772 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[0]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 0.720 ns                 ;
; 3.952 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[2]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 0.900 ns                 ;
; 3.964 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[3]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 0.912 ns                 ;
; 3.967 ns      ; L0_DELAY:inst68|COUNTER[4]~0                 ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 0.915 ns                 ;
; 3.975 ns      ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 0.923 ns                 ;
; 4.134 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[4]~0 ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.082 ns                 ;
; 4.134 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[1]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.082 ns                 ;
; 4.140 ns      ; L0_DELAY:inst68|L0_OUT                       ; L0_DELAY:inst68|COUNTER[4]   ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.088 ns                 ;
; 4.155 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|END_STATE    ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.103 ns                 ;
; 4.684 ns      ; L0_DELAY:inst68|COUNTER[3]                   ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.632 ns                 ;
; 4.942 ns      ; L0_DELAY:inst68|COUNTER[0]                   ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.890 ns                 ;
; 4.979 ns      ; L0_DELAY:inst68|COUNTER[4]~0                 ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 1.927 ns                 ;
; 5.188 ns      ; L0_DELAY:inst68|COUNTER[1]                   ; L0_DELAY:inst68|L0_OUT       ; PLL:inst2|altpll:altpll_component|_clk4 ; PLL:inst2|altpll:altpll_component|_clk4 ; -3.125 ns                  ; -3.052 ns                  ; 2.136 ns                 ;
+---------------+----------------------------------------------+------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; 0.457 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                  ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                      ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.457 ns                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.530 ns                 ;
; 0.504 ns                                ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.577 ns                 ;
; 0.505 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.578 ns                 ;
; 0.505 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.578 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.580 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.653 ns                 ;
; 0.596 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]~4                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]~2                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.669 ns                 ;
; 0.602 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.674 ns                 ;
; 0.604 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]~13                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]~10                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.677 ns                 ;
; 0.605 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.072 ns                   ; 0.677 ns                 ;
; 0.611 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~0                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.684 ns                 ;
; 0.612 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 0.687 ns                 ;
; 0.616 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 0.691 ns                 ;
; 0.616 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.689 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.690 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 0.692 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.691 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.693 ns                 ;
; 0.621 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.694 ns                 ;
; 0.621 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.694 ns                 ;
; 0.622 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.695 ns                 ;
; 0.623 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.696 ns                 ;
; 0.623 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.696 ns                 ;
; 0.625 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.698 ns                 ;
; 0.625 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.698 ns                 ;
; 0.626 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~0                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.699 ns                 ;
; 0.626 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.699 ns                 ;
; 0.627 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.700 ns                 ;
; 0.628 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.701 ns                 ;
; 0.629 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.702 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.703 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.703 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.703 ns                 ;
; 0.631 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.704 ns                 ;
; 0.632 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.705 ns                 ;
; 0.632 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.705 ns                 ;
; 0.633 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.706 ns                 ;
; 0.634 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.707 ns                 ;
; 0.634 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.707 ns                 ;
; 0.635 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.708 ns                 ;
; 0.635 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.708 ns                 ;
; 0.636 ns                                ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.709 ns                 ;
; 0.637 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.710 ns                 ;
; 0.637 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.710 ns                 ;
; 0.637 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.710 ns                 ;
; 0.640 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.713 ns                 ;
; 0.640 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.713 ns                 ;
; 0.640 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.713 ns                 ;
; 0.640 ns                                ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.713 ns                 ;
; 0.641 ns                                ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.714 ns                 ;
; 0.642 ns                                ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.715 ns                 ;
; 0.643 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.716 ns                 ;
; 0.644 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.717 ns                 ;
; 0.644 ns                                ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.717 ns                 ;
; 0.644 ns                                ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.717 ns                 ;
; 0.645 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.718 ns                 ;
; 0.645 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.718 ns                 ;
; 0.646 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.719 ns                 ;
; 0.646 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.719 ns                 ;
; 0.646 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.719 ns                 ;
; 0.647 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.720 ns                 ;
; 0.647 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.720 ns                 ;
; 0.647 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.720 ns                 ;
; 0.650 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.723 ns                 ;
; 0.650 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.723 ns                 ;
; 0.651 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.724 ns                 ;
; 0.651 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.724 ns                 ;
; 0.652 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.725 ns                 ;
; 0.652 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.725 ns                 ;
; 0.654 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.727 ns                 ;
; 0.659 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.732 ns                 ;
; 0.661 ns                                ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.734 ns                 ;
; 0.662 ns                                ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.735 ns                 ;
; 0.667 ns                                ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.740 ns                 ;
; 0.671 ns                                ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.744 ns                 ;
; 0.675 ns                                ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.748 ns                 ;
; 0.687 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.760 ns                 ;
; 0.693 ns                                ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]~0                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.766 ns                 ;
; 0.709 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.782 ns                 ;
; 0.712 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]~18                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.785 ns                 ;
; 0.712 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]~19                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]~16                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.785 ns                 ;
; 0.717 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]~17                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]~14                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.790 ns                 ;
; 0.721 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.794 ns                 ;
; 0.723 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.796 ns                 ;
; 0.723 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.796 ns                 ;
; 0.723 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.796 ns                 ;
; 0.729 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.802 ns                 ;
; 0.730 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.803 ns                 ;
; 0.732 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.805 ns                 ;
; 0.732 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.805 ns                 ;
; 0.734 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.807 ns                 ;
; 0.734 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.075 ns                   ; 0.809 ns                 ;
; 0.734 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                             ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.807 ns                 ;
; 0.735 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.808 ns                 ;
; 0.736 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.809 ns                 ;
; 0.736 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.809 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.810 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.814 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.815 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.816 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.816 ns                 ;
; 0.744 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_ivi:auto_generated|safe_q[0]                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_ivi:auto_generated|safe_q[0]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[0]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[0]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[1]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[1]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[4]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[4]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[2]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[2]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[3]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5di:auto_generated|safe_q[3]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12]                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12]                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[11]                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[11]                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[10]                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[10]                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[9]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[9]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[8]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[8]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[6]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[6]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[5]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[5]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[4]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[4]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[3]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[3]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[2]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[2]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[1]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[1]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[0]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[0]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qci:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.817 ns                 ;
; 0.745 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.818 ns                 ;
; 0.745 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.818 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.820 ns                 ;
; 0.748 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.076 ns                   ; 0.824 ns                 ;
; 0.749 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.822 ns                 ;
; 0.750 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.823 ns                 ;
; 0.750 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.823 ns                 ;
; 0.750 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.823 ns                 ;
; 0.751 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.824 ns                 ;
; 0.751 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.824 ns                 ;
; 0.752 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]~12                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]~10                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.825 ns                 ;
; 0.752 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.825 ns                 ;
; 0.754 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.827 ns                 ;
; 0.754 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.071 ns                   ; 0.825 ns                 ;
; 0.754 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.827 ns                 ;
; 0.755 ns                                ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.828 ns                 ;
; 0.757 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.830 ns                 ;
; 0.757 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.830 ns                 ;
; 0.757 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                             ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.830 ns                 ;
; 0.759 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]~15                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]~12                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.832 ns                 ;
; 0.759 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.071 ns                   ; 0.830 ns                 ;
; 0.762 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]~5                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]~2                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.835 ns                 ;
; 0.763 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.836 ns                 ;
; 0.763 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.836 ns                 ;
; 0.764 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.837 ns                 ;
; 0.764 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]~10                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]~8                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.837 ns                 ;
; 0.765 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                             ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.838 ns                 ;
; 0.766 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]~18                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]~16                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.839 ns                 ;
; 0.766 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.839 ns                 ;
; 0.768 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.841 ns                 ;
; 0.769 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.842 ns                 ;
; 0.769 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.842 ns                 ;
; 0.769 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.842 ns                 ;
; 0.770 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.843 ns                 ;
; 0.770 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.843 ns                 ;
; 0.770 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.843 ns                 ;
; 0.770 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.843 ns                 ;
; 0.771 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.844 ns                 ;
; 0.771 ns                                ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                             ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.844 ns                 ;
; 0.771 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.844 ns                 ;
; 0.772 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]~6                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]~4                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.845 ns                 ;
; 0.773 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~2                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~0                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.846 ns                 ;
; 0.774 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.847 ns                 ;
; 0.774 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.847 ns                 ;
; 0.775 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.848 ns                 ;
; 0.777 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qns3:auto_generated|address_reg_b[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]~3                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.850 ns                 ;
; 0.777 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.850 ns                 ;
; 0.777 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.073 ns                   ; 0.850 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                               ;                                                                                                                                                                                                                                                   ;                              ;                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+--------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From    ; To                                         ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+--------------------------------------------+-----------+
; 0.589 ns                                ; 3.000 ns                                            ; 2.411 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|IDLE_DECODER      ; CLK40DES1 ;
; 0.729 ns                                ; 3.000 ns                                            ; 2.271 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD12_WAIT   ; CLK40DES1 ;
; 0.729 ns                                ; 3.000 ns                                            ; 2.271 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD10_WAIT   ; CLK40DES1 ;
; 0.769 ns                                ; 3.000 ns                                            ; 2.231 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 0.769 ns                                ; 3.000 ns                                            ; 2.231 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 0.770 ns                                ; 3.000 ns                                            ; 2.230 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 0.770 ns                                ; 3.000 ns                                            ; 2.230 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 0.786 ns                                ; 3.000 ns                                            ; 2.214 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 0.786 ns                                ; 3.000 ns                                            ; 2.214 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 0.791 ns                                ; 3.000 ns                                            ; 2.209 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 0.791 ns                                ; 3.000 ns                                            ; 2.209 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 0.794 ns                                ; 3.000 ns                                            ; 2.206 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2r_HEADER_1      ; CLK40DES1 ;
; 0.795 ns                                ; 3.000 ns                                            ; 2.205 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L1_HEADER         ; CLK40DES1 ;
; 0.830 ns                                ; 3.000 ns                                            ; 2.170 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_HEADER        ; CLK40DES1 ;
; 0.894 ns                                ; 3.000 ns                                            ; 2.106 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD12_WAIT   ; CLK40DES1 ;
; 0.894 ns                                ; 3.000 ns                                            ; 2.106 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD10_WAIT   ; CLK40DES1 ;
; 0.987 ns                                ; 3.000 ns                                            ; 2.013 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 0.988 ns                                ; 3.000 ns                                            ; 2.012 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 0.989 ns                                ; 3.000 ns                                            ; 2.011 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 0.990 ns                                ; 3.000 ns                                            ; 2.010 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 0.992 ns                                ; 3.000 ns                                            ; 2.008 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 0.994 ns                                ; 3.000 ns                                            ; 2.006 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; 0.994 ns                                ; 3.000 ns                                            ; 2.006 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD6         ; CLK40DES1 ;
; 0.996 ns                                ; 3.000 ns                                            ; 2.004 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD5         ; CLK40DES1 ;
; 0.996 ns                                ; 3.000 ns                                            ; 2.004 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD7         ; CLK40DES1 ;
; 0.998 ns                                ; 3.000 ns                                            ; 2.002 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD4         ; CLK40DES1 ;
; 1.015 ns                                ; 3.000 ns                                            ; 1.985 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|IDLE_DECODER      ; CLK40DES1 ;
; 1.077 ns                                ; 3.000 ns                                            ; 1.923 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD13        ; CLK40DES1 ;
; 1.078 ns                                ; 3.000 ns                                            ; 1.922 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD13_WAIT   ; CLK40DES1 ;
; 1.078 ns                                ; 3.000 ns                                            ; 1.922 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD2         ; CLK40DES1 ;
; 1.079 ns                                ; 3.000 ns                                            ; 1.921 ns   ; SA[7]   ; TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT    ; CLK40DES1 ;
; 1.085 ns                                ; 3.000 ns                                            ; 1.915 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD13        ; CLK40DES1 ;
; 1.085 ns                                ; 3.000 ns                                            ; 1.915 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD2         ; CLK40DES1 ;
; 1.094 ns                                ; 3.000 ns                                            ; 1.906 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD12_WAIT   ; CLK40DES1 ;
; 1.094 ns                                ; 3.000 ns                                            ; 1.906 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD10_WAIT   ; CLK40DES1 ;
; 1.099 ns                                ; 3.000 ns                                            ; 1.901 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD4         ; CLK40DES1 ;
; 1.123 ns                                ; 3.000 ns                                            ; 1.877 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 1.124 ns                                ; 3.000 ns                                            ; 1.876 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; 1.132 ns                                ; 3.000 ns                                            ; 1.868 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L1_HEADER         ; CLK40DES1 ;
; 1.134 ns                                ; 3.000 ns                                            ; 1.866 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2r_HEADER_1      ; CLK40DES1 ;
; 1.140 ns                                ; 3.000 ns                                            ; 1.860 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|IDLE_DECODER      ; CLK40DES1 ;
; 1.143 ns                                ; 3.000 ns                                            ; 1.857 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2r_HEADER_1      ; CLK40DES1 ;
; 1.146 ns                                ; 3.000 ns                                            ; 1.854 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.147 ns                                ; 3.000 ns                                            ; 1.853 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L1_HEADER         ; CLK40DES1 ;
; 1.148 ns                                ; 3.000 ns                                            ; 1.852 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 1.151 ns                                ; 3.000 ns                                            ; 1.849 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.151 ns                                ; 3.000 ns                                            ; 1.849 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.152 ns                                ; 3.000 ns                                            ; 1.848 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.152 ns                                ; 3.000 ns                                            ; 1.848 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.168 ns                                ; 3.000 ns                                            ; 1.832 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.168 ns                                ; 3.000 ns                                            ; 1.832 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.173 ns                                ; 3.000 ns                                            ; 1.827 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.173 ns                                ; 3.000 ns                                            ; 1.827 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.175 ns                                ; 3.000 ns                                            ; 1.825 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD6         ; CLK40DES1 ;
; 1.179 ns                                ; 3.000 ns                                            ; 1.821 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD7         ; CLK40DES1 ;
; 1.186 ns                                ; 3.000 ns                                            ; 1.814 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.186 ns                                ; 3.000 ns                                            ; 1.814 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 1.189 ns                                ; 3.000 ns                                            ; 1.811 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; 1.189 ns                                ; 3.000 ns                                            ; 1.811 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD6         ; CLK40DES1 ;
; 1.189 ns                                ; 3.000 ns                                            ; 1.811 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD7         ; CLK40DES1 ;
; 1.189 ns                                ; 3.000 ns                                            ; 1.811 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 1.190 ns                                ; 3.000 ns                                            ; 1.810 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 1.190 ns                                ; 3.000 ns                                            ; 1.810 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.191 ns                                ; 3.000 ns                                            ; 1.809 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.192 ns                                ; 3.000 ns                                            ; 1.808 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD4         ; CLK40DES1 ;
; 1.192 ns                                ; 3.000 ns                                            ; 1.808 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD5         ; CLK40DES1 ;
; 1.196 ns                                ; 3.000 ns                                            ; 1.804 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.196 ns                                ; 3.000 ns                                            ; 1.804 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.197 ns                                ; 3.000 ns                                            ; 1.803 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.197 ns                                ; 3.000 ns                                            ; 1.803 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.199 ns                                ; 3.000 ns                                            ; 1.801 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 1.199 ns                                ; 3.000 ns                                            ; 1.801 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 1.200 ns                                ; 3.000 ns                                            ; 1.800 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD5         ; CLK40DES1 ;
; 1.200 ns                                ; 3.000 ns                                            ; 1.800 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 1.200 ns                                ; 3.000 ns                                            ; 1.800 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 1.205 ns                                ; 3.000 ns                                            ; 1.795 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 1.238 ns                                ; 3.000 ns                                            ; 1.762 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD2         ; CLK40DES1 ;
; 1.242 ns                                ; 3.000 ns                                            ; 1.758 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD13        ; CLK40DES1 ;
; 1.243 ns                                ; 3.000 ns                                            ; 1.757 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD13_WAIT   ; CLK40DES1 ;
; 1.243 ns                                ; 3.000 ns                                            ; 1.757 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD2         ; CLK40DES1 ;
; 1.244 ns                                ; 3.000 ns                                            ; 1.756 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT    ; CLK40DES1 ;
; 1.248 ns                                ; 3.000 ns                                            ; 1.752 ns   ; SA[7]   ; inst34                                     ; CLK40DES1 ;
; 1.250 ns                                ; 3.000 ns                                            ; 1.750 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.250 ns                                ; 3.000 ns                                            ; 1.750 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.251 ns                                ; 3.000 ns                                            ; 1.749 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.251 ns                                ; 3.000 ns                                            ; 1.749 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.256 ns                                ; 3.000 ns                                            ; 1.744 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_HEADER        ; CLK40DES1 ;
; 1.264 ns                                ; 3.000 ns                                            ; 1.736 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT    ; CLK40DES1 ;
; 1.266 ns                                ; 3.000 ns                                            ; 1.734 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD13_WAIT   ; CLK40DES1 ;
; 1.266 ns                                ; 3.000 ns                                            ; 1.734 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_HEADER        ; CLK40DES1 ;
; 1.268 ns                                ; 3.000 ns                                            ; 1.732 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|IDLE_DECODER      ; CLK40DES1 ;
; 1.286 ns                                ; 3.000 ns                                            ; 1.714 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD12_WAIT   ; CLK40DES1 ;
; 1.286 ns                                ; 3.000 ns                                            ; 1.714 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD10_WAIT   ; CLK40DES1 ;
; 1.287 ns                                ; 3.000 ns                                            ; 1.713 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT    ; CLK40DES1 ;
; 1.288 ns                                ; 3.000 ns                                            ; 1.712 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|IDLE_DECODER      ; CLK40DES1 ;
; 1.290 ns                                ; 3.000 ns                                            ; 1.710 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD12_WAIT   ; CLK40DES1 ;
; 1.290 ns                                ; 3.000 ns                                            ; 1.710 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD10_WAIT   ; CLK40DES1 ;
; 1.291 ns                                ; 3.000 ns                                            ; 1.709 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2r_HEADER_1      ; CLK40DES1 ;
; 1.295 ns                                ; 3.000 ns                                            ; 1.705 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L1_HEADER         ; CLK40DES1 ;
; 1.299 ns                                ; 3.000 ns                                            ; 1.701 ns   ; BCNTSTR ; TTC_COMMUNICATION:inst13|BUNCH_CROSSING[0] ; CLK40DES1 ;
; 1.301 ns                                ; 3.000 ns                                            ; 1.699 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.306 ns                                ; 3.000 ns                                            ; 1.694 ns   ; DQ[3]   ; inst56                                     ; CLK40DES1 ;
; 1.308 ns                                ; 3.000 ns                                            ; 1.692 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.313 ns                                ; 3.000 ns                                            ; 1.687 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.353 ns                                ; 3.000 ns                                            ; 1.647 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT    ; CLK40DES1 ;
; 1.355 ns                                ; 3.000 ns                                            ; 1.645 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD13        ; CLK40DES1 ;
; 1.355 ns                                ; 3.000 ns                                            ; 1.645 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD2         ; CLK40DES1 ;
; 1.356 ns                                ; 3.000 ns                                            ; 1.644 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.356 ns                                ; 3.000 ns                                            ; 1.644 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.357 ns                                ; 3.000 ns                                            ; 1.643 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.357 ns                                ; 3.000 ns                                            ; 1.643 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.359 ns                                ; 3.000 ns                                            ; 1.641 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L1_HEADER         ; CLK40DES1 ;
; 1.359 ns                                ; 3.000 ns                                            ; 1.641 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.359 ns                                ; 3.000 ns                                            ; 1.641 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.361 ns                                ; 3.000 ns                                            ; 1.639 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2r_HEADER_1      ; CLK40DES1 ;
; 1.363 ns                                ; 3.000 ns                                            ; 1.637 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.363 ns                                ; 3.000 ns                                            ; 1.637 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.369 ns                                ; 3.000 ns                                            ; 1.631 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 1.370 ns                                ; 3.000 ns                                            ; 1.630 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 1.371 ns                                ; 3.000 ns                                            ; 1.629 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 1.372 ns                                ; 3.000 ns                                            ; 1.628 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 1.373 ns                                ; 3.000 ns                                            ; 1.627 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.373 ns                                ; 3.000 ns                                            ; 1.627 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.374 ns                                ; 3.000 ns                                            ; 1.626 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 1.376 ns                                ; 3.000 ns                                            ; 1.624 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; 1.376 ns                                ; 3.000 ns                                            ; 1.624 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD6         ; CLK40DES1 ;
; 1.378 ns                                ; 3.000 ns                                            ; 1.622 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD5         ; CLK40DES1 ;
; 1.378 ns                                ; 3.000 ns                                            ; 1.622 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD7         ; CLK40DES1 ;
; 1.378 ns                                ; 3.000 ns                                            ; 1.622 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.378 ns                                ; 3.000 ns                                            ; 1.622 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.380 ns                                ; 3.000 ns                                            ; 1.620 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_WORD4         ; CLK40DES1 ;
; 1.382 ns                                ; 3.000 ns                                            ; 1.618 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.398 ns                                ; 3.000 ns                                            ; 1.602 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_HEADER        ; CLK40DES1 ;
; 1.420 ns                                ; 3.000 ns                                            ; 1.580 ns   ; SA[6]   ; inst34                                     ; CLK40DES1 ;
; 1.420 ns                                ; 3.000 ns                                            ; 1.580 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD13_WAIT   ; CLK40DES1 ;
; 1.420 ns                                ; 3.000 ns                                            ; 1.580 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2a_HEADER        ; CLK40DES1 ;
; 1.435 ns                                ; 3.000 ns                                            ; 1.565 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_HEADER        ; CLK40DES1 ;
; 1.437 ns                                ; 3.000 ns                                            ; 1.563 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.437 ns                                ; 3.000 ns                                            ; 1.563 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.439 ns                                ; 3.000 ns                                            ; 1.561 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.439 ns                                ; 3.000 ns                                            ; 1.561 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.442 ns                                ; 3.000 ns                                            ; 1.558 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD13        ; CLK40DES1 ;
; 1.443 ns                                ; 3.000 ns                                            ; 1.557 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD13_WAIT   ; CLK40DES1 ;
; 1.443 ns                                ; 3.000 ns                                            ; 1.557 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD2         ; CLK40DES1 ;
; 1.444 ns                                ; 3.000 ns                                            ; 1.556 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT    ; CLK40DES1 ;
; 1.445 ns                                ; 3.000 ns                                            ; 1.555 ns   ; DQ[3]   ; inst34                                     ; CLK40DES1 ;
; 1.447 ns                                ; 3.000 ns                                            ; 1.553 ns   ; SA[7]   ; inst56                                     ; CLK40DES1 ;
; 1.471 ns                                ; 3.000 ns                                            ; 1.529 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 1.471 ns                                ; 3.000 ns                                            ; 1.529 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 1.472 ns                                ; 3.000 ns                                            ; 1.528 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 1.472 ns                                ; 3.000 ns                                            ; 1.528 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 1.473 ns                                ; 3.000 ns                                            ; 1.527 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD12_WAIT   ; CLK40DES1 ;
; 1.473 ns                                ; 3.000 ns                                            ; 1.527 ns   ; SA[6]   ; TTC_COMMUNICATION:inst13|L2a_WORD10_WAIT   ; CLK40DES1 ;
; 1.474 ns                                ; 3.000 ns                                            ; 1.526 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.474 ns                                ; 3.000 ns                                            ; 1.526 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.476 ns                                ; 3.000 ns                                            ; 1.524 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.476 ns                                ; 3.000 ns                                            ; 1.524 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.480 ns                                ; 3.000 ns                                            ; 1.520 ns   ; SA[4]   ; inst34                                     ; CLK40DES1 ;
; 1.483 ns                                ; 3.000 ns                                            ; 1.517 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD4         ; CLK40DES1 ;
; 1.483 ns                                ; 3.000 ns                                            ; 1.517 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD6         ; CLK40DES1 ;
; 1.483 ns                                ; 3.000 ns                                            ; 1.517 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD5         ; CLK40DES1 ;
; 1.483 ns                                ; 3.000 ns                                            ; 1.517 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 1.484 ns                                ; 3.000 ns                                            ; 1.516 ns   ; SA[4]   ; TTC_COMMUNICATION:inst13|L2a_WORD13        ; CLK40DES1 ;
; 1.484 ns                                ; 3.000 ns                                            ; 1.516 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; 1.484 ns                                ; 3.000 ns                                            ; 1.516 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD7         ; CLK40DES1 ;
; 1.485 ns                                ; 3.000 ns                                            ; 1.515 ns   ; SA[4]   ; inst56                                     ; CLK40DES1 ;
; 1.487 ns                                ; 3.000 ns                                            ; 1.513 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.487 ns                                ; 3.000 ns                                            ; 1.513 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.488 ns                                ; 3.000 ns                                            ; 1.512 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.488 ns                                ; 3.000 ns                                            ; 1.512 ns   ; DQ[3]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.498 ns                                ; 3.000 ns                                            ; 1.502 ns   ; D_Str   ; inst34                                     ; CLK40DES1 ;
; 1.501 ns                                ; 3.000 ns                                            ; 1.499 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT    ; CLK40DES1 ;
; 1.501 ns                                ; 3.000 ns                                            ; 1.499 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT    ; CLK40DES1 ;
; 1.502 ns                                ; 3.000 ns                                            ; 1.498 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT    ; CLK40DES1 ;
; 1.502 ns                                ; 3.000 ns                                            ; 1.498 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD11_WAIT   ; CLK40DES1 ;
; 1.518 ns                                ; 3.000 ns                                            ; 1.482 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT    ; CLK40DES1 ;
; 1.518 ns                                ; 3.000 ns                                            ; 1.482 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD9_WAIT    ; CLK40DES1 ;
; 1.522 ns                                ; 3.000 ns                                            ; 1.478 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; 1.522 ns                                ; 3.000 ns                                            ; 1.478 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD6         ; CLK40DES1 ;
; 1.522 ns                                ; 3.000 ns                                            ; 1.478 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD7         ; CLK40DES1 ;
; 1.522 ns                                ; 3.000 ns                                            ; 1.478 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 1.523 ns                                ; 3.000 ns                                            ; 1.477 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD4         ; CLK40DES1 ;
; 1.523 ns                                ; 3.000 ns                                            ; 1.477 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD5         ; CLK40DES1 ;
; 1.523 ns                                ; 3.000 ns                                            ; 1.477 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT    ; CLK40DES1 ;
; 1.523 ns                                ; 3.000 ns                                            ; 1.477 ns   ; DQ[1]   ; TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT    ; CLK40DES1 ;
; 1.530 ns                                ; 3.000 ns                                            ; 1.470 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|IDLE_DECODER      ; CLK40DES1 ;
; 1.533 ns                                ; 3.000 ns                                            ; 1.467 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L2r_HEADER_1      ; CLK40DES1 ;
; 1.537 ns                                ; 3.000 ns                                            ; 1.463 ns   ; D_Str   ; TTC_COMMUNICATION:inst13|L1_HEADER         ; CLK40DES1 ;
; 1.538 ns                                ; 3.000 ns                                            ; 1.462 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 1.538 ns                                ; 3.000 ns                                            ; 1.462 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 1.543 ns                                ; 3.000 ns                                            ; 1.457 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 1.543 ns                                ; 3.000 ns                                            ; 1.457 ns   ; SA[5]   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 1.557 ns                                ; 3.000 ns                                            ; 1.443 ns   ; SA[6]   ; inst56                                     ; CLK40DES1 ;
; 1.573 ns                                ; 3.000 ns                                            ; 1.427 ns   ; DQ[2]   ; inst56                                     ; CLK40DES1 ;
; 1.574 ns                                ; 3.000 ns                                            ; 1.426 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD12        ; CLK40DES1 ;
; 1.575 ns                                ; 3.000 ns                                            ; 1.425 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD9         ; CLK40DES1 ;
; 1.576 ns                                ; 3.000 ns                                            ; 1.424 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD3         ; CLK40DES1 ;
; 1.577 ns                                ; 3.000 ns                                            ; 1.423 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD10        ; CLK40DES1 ;
; 1.579 ns                                ; 3.000 ns                                            ; 1.421 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD11        ; CLK40DES1 ;
; 1.581 ns                                ; 3.000 ns                                            ; 1.419 ns   ; DQ[2]   ; TTC_COMMUNICATION:inst13|L2a_WORD8         ; CLK40DES1 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;                                            ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+--------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 18.956 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_6                                                                                        ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 18.418 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_4                                                                                        ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 18.352 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_8                                                                                        ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 18.314 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[11]                                 ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 18.135 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_10                                                                                       ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 18.132 ns  ; ddlctrlr:inst|SEND_SEGMENT_MARKER                                                                                   ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 18.031 ns  ; ddlctrlr:inst|SEND_SEGMENT_MARKER                                                                                   ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.815 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.707 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.664 ns  ; ddlctrlr:inst|SEGMENT_CNT[1]                                                                                        ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.586 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.530 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.451 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_5                                                                                        ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.446 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_6                                                                                        ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.434 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_11                                                                                       ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.400 ns  ; header:inst15|HEADER_WRD7                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.355 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[5]                                  ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.137 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15]  ; fbD[15] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.070 ns  ; ddlctrlr:inst|ENA_LOCAL_SEGMENT_SEL                                                                                 ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 17.014 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.950 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_9                                                                                        ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.916 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15]  ; fbD[15] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.912 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21]                                 ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.908 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_4                                                                                        ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.904 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[3]                                  ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.901 ns  ; ddlctrlr:inst|SEND_SEGMENT_MARKER                                                                                   ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.842 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_8                                                                                        ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.816 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_7                                                                                        ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.797 ns  ; ddlctrlr:inst|SEGMENT_CNT[0]                                                                                        ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.738 ns  ; header:inst15|HEADER_WRD7                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.625 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_10                                                                                       ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.619 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17]                                 ; fbD[17] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.567 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[7]                                  ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.557 ns  ; ddlctrlr:inst|SEND_SEGMENT_MARKER                                                                                   ; fbD[13] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.555 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]  ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.486 ns  ; header:inst15|NOSTRA_WRD2                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.470 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[23]  ; fbD[23] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.375 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[19]  ; fbD[19] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.334 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]  ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.308 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.252 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[17]  ; fbD[17] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.249 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[23]  ; fbD[23] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.234 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[13] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.233 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]   ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.181 ns  ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_A[5]                                                                       ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.180 ns  ; ddlctrlr:inst|SEND_EOB                                                                                              ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.154 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[19]  ; fbD[19] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.139 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[25]  ; fbD[25] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.136 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[27]  ; fbD[27] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.127 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]   ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.121 ns  ; header:inst15|HEADER_WRD8                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.089 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.074 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[19]                                 ; fbD[19] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.071 ns  ; header:inst15|HEADER_WRD8                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.063 ns  ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[7]                                                                       ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.045 ns  ; ddlctrlr:inst|SEGMENT_WORD_CNT[5]                                                                                   ; fbD[13] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.038 ns  ; ddlctrlr:inst|ENA_LOCAL_SEGMENT_SEL                                                                                 ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.031 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[17]  ; fbD[17] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 16.012 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]   ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.982 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.942 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_5                                                                                        ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.925 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_11                                                                                       ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.918 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[25]  ; fbD[25] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.916 ns  ; header:inst15|HEADER_WRD5                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.915 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[27]  ; fbD[27] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.906 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]   ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.869 ns  ; ddlctrlr:inst|SEND_SEGMENT_MARKER                                                                                   ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.813 ns  ; header:inst15|HEADER_WRD5                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.746 ns  ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[6]                                                                       ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.740 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]   ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.734 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16]                                 ; fbD[16] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.666 ns  ; header:inst15|NOSTRA_WRD1                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.647 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15]                                 ; fbD[15] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.591 ns  ; header:inst15|HEADER_WRD8                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.584 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[16]  ; fbD[16] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.572 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[25]                                 ; fbD[25] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.552 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_1[1]                                                                              ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.519 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]   ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.518 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14]  ; fbD[14] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.505 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.498 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[18]                                 ; fbD[18] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.479 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[26]  ; fbD[26] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.474 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12]  ; fbD[12] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.471 ns  ; header:inst15|HEADER_WRD1                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.455 ns  ; ddlctrlr:inst|ERROR_BIT_ENA                                                                                         ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.450 ns  ; TTC_COMMUNICATION:inst13|BUNCH_CROSSING[1]                                                                          ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.448 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[18]  ; fbD[18] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.447 ns  ; header:inst15|HEADER_WRD1                                                                                           ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.441 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_9                                                                                        ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.407 ns  ; header:inst15|HEADER_WRD1                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.386 ns  ; header:inst15|HEADER_WRD7                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.383 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.363 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[16]  ; fbD[16] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.361 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]   ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.324 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_1[0]                                                                              ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.309 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[11]                                                                         ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.307 ns  ; ddlctrlr:inst|ZERO_SUPP_ON_7                                                                                        ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.305 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.297 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14]  ; fbD[14] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.292 ns  ; header:inst15|NOSTRA_WRD1                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.285 ns  ; header:inst15|HEADER_WRD3                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.258 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[26]  ; fbD[26] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.253 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12]  ; fbD[12] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.227 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[18]  ; fbD[18] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.224 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[9]                                  ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.211 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[24]  ; fbD[24] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.193 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[8]                                  ; fbD[8]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.181 ns  ; TTC_COMMUNICATION:inst13|BUNCH_CROSSING[0]                                                                          ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.156 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29]  ; fbD[29] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.140 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]   ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.092 ns  ; ddlctrlr:inst|ENA_LOCAL_SEGMENT_SEL                                                                                 ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.082 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.079 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[2]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.073 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]   ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.057 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 15.008 ns  ; TTC_COMMUNICATION:inst13|L2_DETECTOR_C[3]                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.990 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[24]  ; fbD[24] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.985 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13]  ; fbD[13] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.954 ns  ; header:inst15|HEADER_WRD3                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.951 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.950 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[2]                                  ; fbD[2]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.935 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29]  ; fbD[29] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.876 ns  ; ddlctrlr:inst|SEND_SEGMENT_MARKER                                                                                   ; fbD[19] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.866 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.852 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]   ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.835 ns  ; ddlctrlr:inst|ENA_LOCAL_SEGMENT_SEL                                                                                 ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.817 ns  ; ddlctrlr:inst|FE_REG[1]                                                                                             ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.811 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[21]  ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.809 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[13]                                 ; fbD[13] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.799 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[6]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.784 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31]  ; fbD[31] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.781 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.770 ns  ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[9]                                                                       ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.764 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13]  ; fbD[13] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.720 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]   ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.714 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.711 ns  ; ddlctrlr:inst|FE_REG[0]                                                                                             ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.684 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[1]                                                                          ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.654 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[6]                                  ; fbD[6]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.651 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[4]                                  ; fbD[4]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.647 ns  ; header:inst15|HEADER_WRD3                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.641 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[0]                                                                          ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.630 ns  ; header:inst15|HEADER_WRD4                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.610 ns  ; header:inst15|IDLE                                                                                                  ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.607 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28]  ; fbD[28] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.597 ns  ; header:inst15|HEADER_WRD1                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.591 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.590 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[21]  ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.585 ns  ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]                                                                                  ; fbD[19] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.584 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_1[11]                                                                             ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.582 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.577 ns  ; header:inst15|HEADER_WRD3                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.575 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.563 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31]  ; fbD[31] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.535 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.509 ns  ; TTC_COMMUNICATION:inst13|ERROR_BIT_1                                                                                ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.504 ns  ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[11]                                                                      ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.499 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]   ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.490 ns  ; header:inst15|NOSTRA_WRD2                                                                                           ; fbD[17] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.486 ns  ; header:inst15|HEADER_WRD3                                                                                           ; fbD[5]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.477 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[4]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.468 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_1[9]                                                                              ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.468 ns  ; TTC_COMMUNICATION:inst13|ERROR_BIT_0                                                                                ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.457 ns  ; TTC_COMMUNICATION:inst13|ERROR_BIT_9                                                                                ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.454 ns  ; header:inst15|HEADER_WRD0                                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.447 ns  ; TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[9]                                                                         ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.426 ns  ; ddlctrlr:inst|SEND_LOCAL_STATUS                                                                                     ; fbD[19] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.413 ns  ; header:inst15|HEADER_WRD5                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.393 ns  ; ddlctrlr:inst|SEND_EOB                                                                                              ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.386 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28]  ; fbD[28] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.380 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.370 ns  ; header:inst15|HEADER_WRD4                                                                                           ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.370 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.362 ns  ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[23]                                 ; fbD[23] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.356 ns  ; header:inst15|HEADER_END                                                                                            ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.354 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.348 ns  ; header:inst15|HEADER_WRD4                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.320 ns  ; header:inst15|HEADER_WRD2                                                                                           ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.316 ns  ; header:inst15|HEADER_WRD4                                                                                           ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.314 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.312 ns  ; TTC_COMMUNICATION:inst13|L2_DETECTOR_B[7]                                                                           ; fbD[11] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.308 ns  ; header:inst15|HEADER_WRD7                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.289 ns  ; header:inst15|HEADER_WRD7                                                                                           ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.272 ns  ; header:inst15|HEADER_WRD5                                                                                           ; fbD[15] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.262 ns  ; header:inst15|HEADER_WRD5                                                                                           ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.238 ns  ; header:inst15|HEADER_WRD3                                                                                           ; fbD[17] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.233 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[22]  ; fbD[22] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.203 ns  ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_H[11]                                                                      ; fbD[15] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.199 ns  ; ddlctrlr:inst|SEND_EOB                                                                                              ; fbD[7]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.170 ns  ; header:inst15|NOSTRA_WRD2                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.169 ns  ; ddlctrlr:inst|SEND_EOB                                                                                              ; fbD[0]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.168 ns  ; header:inst15|HEADER_WRD7                                                                                           ; fbD[9]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.166 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.162 ns  ; header:inst15|HEADER_WRD1                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.154 ns  ; ddlctrlr:inst|SEND_RCB_STATUS                                                                                       ; fbD[2]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.148 ns  ; header:inst15|HEADER_WRD4                                                                                           ; fbD[21] ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.142 ns  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8] ; foBSYn  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.134 ns  ; header:inst15|HEADER_WRD8                                                                                           ; fbD[3]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.133 ns  ; header:inst15|HEADER_WRD4                                                                                           ; fbD[1]  ; CLK40DES1  ;
; N/A                                     ; None                                                ; 14.130 ns  ; TTC_COMMUNICATION:inst13|BUNCH_CROSSING[9]                                                                          ; fbD[9]  ; CLK40DES1  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                     ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 10.324 ns       ; fiBENn                   ; fbCTRLn             ;
; N/A   ; None              ; 10.324 ns       ; fiBENn                   ; fbTENn              ;
; N/A   ; None              ; 9.485 ns        ; TTC_READY                ; BUSY                ;
; N/A   ; None              ; 8.689 ns        ; L0_EXT_NIM               ; Aout                ;
; N/A   ; None              ; 8.685 ns        ; EXT_RESET                ; Dout                ;
; N/A   ; None              ; 8.682 ns        ; L2_EXT                   ; Cout                ;
; N/A   ; None              ; 6.416 ns        ; fbTENn                   ; foBSYn              ;
; N/A   ; None              ; 2.393 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From    ; To                                                                                                                                          ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 5.190 ns  ; fbD[12] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 5.068 ns  ; fbD[4]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg0   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 5.052 ns  ; fbD[6]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg2   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.969 ns  ; fbD[12] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.847 ns  ; fbD[4]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg0   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.831 ns  ; fbD[6]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg2   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.795 ns  ; fbD[14] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.785 ns  ; fbD[16] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.610 ns  ; fbD[2]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg2   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.600 ns  ; fbD[30] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.574 ns  ; fbD[14] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.564 ns  ; fbD[16] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.552 ns  ; fbD[22] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.551 ns  ; fbD[20] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.464 ns  ; fbD[24] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.416 ns  ; fbD[28] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.389 ns  ; fbD[2]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg2   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.379 ns  ; fbD[30] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.331 ns  ; fbD[22] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.330 ns  ; fbD[20] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.276 ns  ; fbD[26] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.243 ns  ; fbD[24] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.195 ns  ; fbD[28] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.101 ns  ; fbD[21] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.074 ns  ; fbD[23] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.055 ns  ; fbD[26] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.039 ns  ; fbD[17] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 4.015 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.974 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.959 ns  ; fbD[18] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.949 ns  ; fbD[25] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.932 ns  ; fbD[13] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.880 ns  ; fbD[21] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.874 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.874 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.874 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.874 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[7]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.874 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[9]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.874 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.866 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[5]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.866 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[1]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.866 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.866 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.853 ns  ; fbD[23] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.818 ns  ; fbD[17] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.807 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.794 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.789 ns  ; fbD[19] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.766 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.753 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.738 ns  ; fbD[18] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.728 ns  ; fbD[25] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg0 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg1 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg2 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.716 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.711 ns  ; fbD[13] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg0 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg1 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg2 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.675 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.671 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.653 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.653 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.653 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.653 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[7]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.653 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[9]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.653 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.645 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[5]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.645 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[1]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.645 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.645 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.631 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.630 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.608 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.590 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.586 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.568 ns  ; fbD[19] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.567 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.545 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg0   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg4  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg5  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg6  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg7  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg8  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg9  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg1   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg2   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.508 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg3   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg0 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg1 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg2 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.495 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.486 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.486 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.486 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.486 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[7]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.486 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[9]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.486 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.478 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[5]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.478 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[1]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.478 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.478 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4]                         ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.470 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff                                                ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg0   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg4  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg5  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg6  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg7  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg8  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg9  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg1   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg2   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.467 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg3   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg0 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg1 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg2 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.454 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.450 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.439 ns  ; fbD[27] ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.429 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff                                                ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.423 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_1_dff                                           ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.410 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.409 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.387 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.382 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_1_dff                                           ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg0 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg1 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg2 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg3 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg4 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg5 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg6 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg7 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg8 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg9 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg1  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg2  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.372 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg3  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.369 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_we_reg       ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.346 ns  ; fbCTRLn ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_we_reg        ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.339 ns  ; fbD[0]  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0  ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg0 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg1 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg2 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg3 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg4 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg5 ; CLK40DES1 ;
; N/A                                     ; None                                                ; 3.332 ns  ; fbTENn  ; FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg6 ; CLK40DES1 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;         ;                                                                                                                                             ;           ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------------------------------------------+-------------------+------------+
; Minimum Slack                           ; Required Min tco                                    ; Actual Min tco ; From                                           ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 3.136 ns       ; PLL:inst2|altpll:altpll_component|_clk0        ; foCLK             ; CLK40DES1  ;
; N/A                                     ; None                                                ; 5.698 ns       ; PLL:inst2|altpll:altpll_component|_clk1        ; SEG_CLOCK         ; CLK40DES1  ;
; N/A                                     ; None                                                ; 6.226 ns       ; inst65                                         ; RESETn_to_SEGMENT ; CLK40DES1  ;
; N/A                                     ; None                                                ; 6.746 ns       ; ddlctrlr:inst|START_BLOCK_WRITE                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 6.746 ns       ; ddlctrlr:inst|START_BLOCK_WRITE                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 6.962 ns       ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[1]          ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.012 ns       ; ddlctrlr:inst|RCB_STATUS[0]                    ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.063 ns       ; ddlctrlr:inst|START_CTRL_CMD                   ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.063 ns       ; ddlctrlr:inst|START_CTRL_CMD                   ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.201 ns       ; ddlctrlr:inst|START_BLOCK_READ_2               ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.201 ns       ; ddlctrlr:inst|START_BLOCK_READ_2               ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.209 ns       ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE         ; foBSYn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.218 ns       ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE            ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.218 ns       ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE            ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.299 ns       ; ddlctrlr:inst|SET_L1A_LATENCY_STATE            ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.299 ns       ; ddlctrlr:inst|SET_L1A_LATENCY_STATE            ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.303 ns       ; ddlctrlr:inst|START_STAUS_READ                 ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.303 ns       ; ddlctrlr:inst|START_STAUS_READ                 ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.372 ns       ; ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE            ; foBSYn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.507 ns       ; ddlctrlr:inst|START_READ_DATA                  ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.507 ns       ; ddlctrlr:inst|START_READ_DATA                  ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.570 ns       ; ddlctrlr:inst|WR_ERR_FLAG_CHECK                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.570 ns       ; ddlctrlr:inst|WR_ERR_FLAG_CHECK                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.662 ns       ; ddlctrlr:inst|START_READ_DATA_2                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.662 ns       ; ddlctrlr:inst|START_READ_DATA_2                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.697 ns       ; ddlctrlr:inst|CHECK_L2_DISABLE                 ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.697 ns       ; ddlctrlr:inst|CHECK_L2_DISABLE                 ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.716 ns       ; ddlctrlr:inst|BUSY_RESET_STATE1                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.716 ns       ; ddlctrlr:inst|BUSY_RESET_STATE1                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.726 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.862 ns       ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE         ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.862 ns       ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE         ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.863 ns       ; ddlctrlr:inst|LOCAL_STATUS[2]                  ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.866 ns       ; ddlctrlr:inst|BUSY_RESET_STATE3                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.866 ns       ; ddlctrlr:inst|BUSY_RESET_STATE3                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.884 ns       ; ddlctrlr:inst|START_BLOCK_READ                 ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.884 ns       ; ddlctrlr:inst|START_BLOCK_READ                 ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.915 ns       ; ddlctrlr:inst|SET_L0_DELAY_STATE               ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 7.915 ns       ; ddlctrlr:inst|SET_L0_DELAY_STATE               ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.005 ns       ; ddlctrlr:inst|SEGMENT_WORD_CNT[4]              ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.009 ns       ; ddlctrlr:inst|CHECK_EOBTR                      ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.009 ns       ; ddlctrlr:inst|CHECK_EOBTR                      ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.012 ns       ; ddlctrlr:inst|SEND_RCB_STATUS                  ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.046 ns       ; ddlctrlr:inst|LOCAL_STATUS[12]                 ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.078 ns       ; ddlctrlr:inst|BUSY_RESET_STATE2                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.078 ns       ; ddlctrlr:inst|BUSY_RESET_STATE2                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.085 ns       ; ddlctrlr:inst|END_BLOCK_WRITE                  ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.085 ns       ; ddlctrlr:inst|END_BLOCK_WRITE                  ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.147 ns       ; ddlctrlr:inst|BUSY_RESET_STATE4                ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.147 ns       ; ddlctrlr:inst|BUSY_RESET_STATE4                ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.196 ns       ; header:inst15|HEADER_END                       ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.202 ns       ; ddlctrlr:inst|LOCAL_STATUS[14]                 ; fbD[26]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.250 ns       ; ddlctrlr:inst|RCB_STATUS[2]                    ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.262 ns       ; ddlctrlr:inst|IDLE_RCB                         ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.262 ns       ; ddlctrlr:inst|IDLE_RCB                         ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.277 ns       ; ddlctrlr:inst|SEND_EOB                         ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.287 ns       ; ddlctrlr:inst|FE_REG[4]                        ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.307 ns       ; ddlctrlr:inst|SEGMENT_WORD_CNT[2]              ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.331 ns       ; ddlctrlr:inst|LOCAL_STATUS[6]                  ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.331 ns       ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_F[10] ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.334 ns       ; ddlctrlr:inst|BLOCK_WRITE_FIFO                 ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.334 ns       ; ddlctrlr:inst|BLOCK_WRITE_FIFO                 ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.340 ns       ; ddlctrlr:inst|SEGMENT_WORD_CNT[8]              ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.413 ns       ; ddlctrlr:inst|RCB_STATUS[3]                    ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.466 ns       ; ddlctrlr:inst|WRITE_CONF_4                     ; LOC_CSn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.472 ns       ; ddlctrlr:inst|SEND_RCB_STATUS                  ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.485 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.486 ns       ; header:inst15|HEADER_END                       ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.508 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.509 ns       ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_F[8]  ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.545 ns       ; inst11_OTERM183                                ; BUSY              ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.551 ns       ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[0]          ; fbD[23]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.554 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.555 ns       ; header:inst15|HEADER_END                       ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.565 ns       ; header:inst15|HEADER_END                       ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.567 ns       ; header:inst15|HEADER_END                       ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.567 ns       ; header:inst15|HEADER_END                       ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.582 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.597 ns       ; ddlctrlr:inst|FE_REG[6]                        ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.626 ns       ; ddlctrlr:inst|SEGMENT_WORD_CNT[0]              ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.637 ns       ; header:inst15|HEADER_END                       ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.637 ns       ; header:inst15|HEADER_END                       ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.685 ns       ; inst11_OTERM189                                ; BUSY              ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.688 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_9                   ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.734 ns       ; header:inst15|IDLE                             ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.774 ns       ; ddlctrlr:inst|SEND_EOB                         ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.780 ns       ; TTC_COMMUNICATION:inst13|L2_DETECTOR_B[10]     ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.789 ns       ; header:inst15|HEADER_END                       ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.789 ns       ; ddlctrlr:inst|RCB_STATUS[3]                    ; fbD[15]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.790 ns       ; ddlctrlr:inst|SEND_LOCAL_STATUS                ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.794 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.798 ns       ; ddlctrlr:inst|SEND_LOCAL_STATUS                ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.799 ns       ; header:inst15|HEADER_END                       ; fbD[20]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.799 ns       ; header:inst15|HEADER_END                       ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.817 ns       ; ddlctrlr:inst|SEGMENT_WORD_CNT[6]              ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.842 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.844 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.847 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.854 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.856 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.867 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.870 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.877 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.879 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.881 ns       ; ddlctrlr:inst|FE_REG[2]                        ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.884 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.888 ns       ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[2]          ; fbD[25]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.904 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[29]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.909 ns       ; inst11_OTERM187                                ; BUSY              ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.913 ns       ; inst11_OTERM191                                ; BUSY              ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.926 ns       ; ddlctrlr:inst|SEND_EOB                         ; fbD[30]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.926 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.926 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.934 ns       ; ddlctrlr:inst|CHECK_ERROR_FLAG                 ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.934 ns       ; ddlctrlr:inst|CHECK_ERROR_FLAG                 ; fbCTRLn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.941 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.944 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.949 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.949 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.951 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.953 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.954 ns       ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]          ; fbD[26]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.955 ns       ; ddlctrlr:inst|SEGMENT_CNT[0]                   ; DATABUS_ADD[0]    ; CLK40DES1  ;
; N/A                                     ; None                                                ; 8.978 ns       ; ddlctrlr:inst|SEND_RCB_STATUS                  ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.011 ns       ; ddlctrlr:inst|SEND_LOCAL_STATUS                ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.012 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.013 ns       ; ddlctrlr:inst|RCB_STATUS[7]                    ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.018 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_9                   ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.023 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.023 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.025 ns       ; header:inst15|HEADER_END                       ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.025 ns       ; header:inst15|HEADER_END                       ; fbD[22]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.053 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_10                  ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.053 ns       ; header:inst15|HEADER_END                       ; fbD[30]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.078 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.087 ns       ; header:inst15|HEADER_END                       ; fbD[28]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.087 ns       ; header:inst15|HEADER_END                       ; fbD[26]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.088 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[20]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.088 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.089 ns       ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_F[6]  ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.090 ns       ; ddlctrlr:inst|SEND_LOCAL_STATUS                ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.091 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.093 ns       ; header:inst15|IDLE                             ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.093 ns       ; ddlctrlr:inst|FIFO_DATA_LOOP                   ; fbD[6]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.101 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.103 ns       ; header:inst15|IDLE                             ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.105 ns       ; header:inst15|IDLE                             ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.105 ns       ; header:inst15|IDLE                             ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.111 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[20]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.111 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.115 ns       ; header:inst15|IDLE                             ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.117 ns       ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[8]  ; fbD[22]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.126 ns       ; ddlctrlr:inst|SEND_RCB_STATUS                  ; fbD[15]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.130 ns       ; ddlctrlr:inst|SEND_LOCAL_STATUS                ; fbD[26]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.140 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.150 ns       ; ddlctrlr:inst|SEND_EOB                         ; fbD[15]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.170 ns       ; ddlctrlr:inst|READ_fbTEN                       ; fbTENn            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.172 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_11                  ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.175 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.175 ns       ; header:inst15|IDLE                             ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.175 ns       ; header:inst15|IDLE                             ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.185 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[20]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.185 ns       ; ddlctrlr:inst|READ_FIFO_DATA                   ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.189 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_5                   ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.214 ns       ; ddlctrlr:inst|LOCAL_STATUS[4]                  ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.217 ns       ; ddlctrlr:inst|RCB_STATUS[7]                    ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.233 ns       ; ddlctrlr:inst|SEND_EOB                         ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.242 ns       ; ddlctrlr:inst|SEND_LOCAL_STATUS                ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.243 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.253 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[12]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.255 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[4]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.255 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[2]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.268 ns       ; ddlctrlr:inst|START_LOCAL_DEC_CMD              ; LOC_CSn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.270 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_8                   ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.297 ns       ; ddlctrlr:inst|LOC_SEGMENT_SEL_5                ; LOC_CSn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.299 ns       ; ddlctrlr:inst|SEND_EOB                         ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.304 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.314 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.314 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[22]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.321 ns       ; ddlctrlr:inst|SEND_RCB_STATUS                  ; fbD[30]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.325 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.325 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_7                   ; fbD[10]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.327 ns       ; header:inst15|IDLE                             ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.336 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_4                   ; fbD[24]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.337 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[18]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.337 ns       ; header:inst15|IDLE                             ; fbD[20]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.337 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[22]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.337 ns       ; header:inst15|IDLE                             ; fbD[14]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.342 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[30]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.351 ns       ; ddlctrlr:inst|SEND_SEGMENT_MARKER              ; fbD[8]            ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.360 ns       ; ddlctrlr:inst|END_LOC_SEGMENT_SEL              ; LOC_CSn           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.360 ns       ; L0_TO_COLUMN_GEN:inst74|L0_UP_1                ; Bout              ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.363 ns       ; ddlctrlr:inst|LOCAL_STATUS[16]                 ; fbD[28]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.365 ns       ; ddlctrlr:inst|CHECK_EMPTY_FIFO                 ; fbD[30]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.376 ns       ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[0]          ; DATABUS_ADD[4]    ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.376 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[28]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.376 ns       ; ddlctrlr:inst|OPEN_FIFO                        ; fbD[26]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.377 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_9                   ; fbD[16]           ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.379 ns       ; ddlctrlr:inst|FE_REG[28]                       ; DATABUS_ADD[0]    ; CLK40DES1  ;
; N/A                                     ; None                                                ; 9.383 ns       ; ddlctrlr:inst|ZERO_SUPP_ON_10                  ; fbD[6]            ; CLK40DES1  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------------------------------------------+-------------------+------------+


+------------------------------------------------------------------------------------------------------+
; Minimum tpd                                                                                          ;
+---------------+-------------------+-----------------+--------------------------+---------------------+
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+---------------+-------------------+-----------------+--------------------------+---------------------+
; N/A           ; None              ; 2.393 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
; N/A           ; None              ; 6.416 ns        ; fbTENn                   ; foBSYn              ;
; N/A           ; None              ; 8.682 ns        ; L2_EXT                   ; Cout                ;
; N/A           ; None              ; 8.685 ns        ; EXT_RESET                ; Dout                ;
; N/A           ; None              ; 8.689 ns        ; L0_EXT_NIM               ; Aout                ;
; N/A           ; None              ; 9.485 ns        ; TTC_READY                ; BUSY                ;
; N/A           ; None              ; 10.324 ns       ; fiBENn                   ; fbTENn              ;
; N/A           ; None              ; 10.324 ns       ; fiBENn                   ; fbCTRLn             ;
+---------------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri May 30 18:45:39 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: PLL "PLL:inst2|altpll:altpll_component|_clk0" input frequency requirement of 40.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: PLL "PLL:inst2|altpll:altpll_component|_clk1" input frequency requirement of 20.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: PLL "PLL:inst2|altpll:altpll_component|_clk2" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: PLL "PLL:inst2|altpll:altpll_component|_clk4" input frequency requirement of 160.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ddlctrlr:inst|START_BLOCK_WRITE" as buffer
    Info: Detected gated clock "ddlctrlr:inst|FIFO_CLK~13" as buffer
    Info: Detected gated clock "ddlctrlr:inst|DATABUS_ADD[2]~154" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|BLOCK_WRITE_FIFO" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|ENA_LOCAL_BLOCK_WRITE" as buffer
    Info: Detected gated clock "ddlctrlr:inst|FIFO_CLK" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|TRANSFER_FIFO_DATA" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|DATA_CONF1" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|FIFO_DATA_LOOP" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|OPEN_FIFO" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|READ_FIFO_DATA" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|END_FIFO_DATA_LOOP" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|CHECK_EMPTY_FIFO" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|DATA_CONF2" as buffer
    Info: Detected gated clock "ddlctrlr:inst|IDLE_LOCAL~2" as buffer
    Info: Detected ripple clock "ddlctrlr:inst|DATA_CONF3" as buffer
    Info: Detected ripple clock "inst85" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.875 ns for clock "PLL:inst2|altpll:altpll_component|_clk0" between source register "L0_DELAY:inst68|L0_OUT" and destination register "TTC_COMMUNICATION:inst13|ERROR_BIT_0"
    Info: + Largest register to register requirement is 5.987 ns
        Info: + Setup relationship between source and destination is 6.250 ns
            Info: + Latch edge is 11.557 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk0" is 25.000 ns with inverted offset of 11.557 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 5.307 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk4" is 6.250 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.015 ns
            Info: + Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk0" to destination register is 3.425 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 2; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G13; Fanout = 1139; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.851 ns) + CELL(0.828 ns) = 3.425 ns; Loc. = LCFF_X13_Y22_N13; Fanout = 4; REG Node = 'TTC_COMMUNICATION:inst13|ERROR_BIT_0'
                Info: Total cell delay = 0.828 ns ( 24.18 % )
                Info: Total interconnect delay = 2.597 ns ( 75.82 % )
            Info: - Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk4" to source register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk4'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G14; Fanout = 18; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk4~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.828 ns) = 3.440 ns; Loc. = LCFF_X2_Y22_N25; Fanout = 15; REG Node = 'L0_DELAY:inst68|L0_OUT'
                Info: Total cell delay = 0.828 ns ( 24.07 % )
                Info: Total interconnect delay = 2.612 ns ( 75.93 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: - Micro setup delay of destination is 0.121 ns
    Info: - Longest register to register delay is 2.112 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N25; Fanout = 15; REG Node = 'L0_DELAY:inst68|L0_OUT'
        Info: 2: + IC(1.415 ns) + CELL(0.490 ns) = 1.905 ns; Loc. = LCCOMB_X13_Y22_N12; Fanout = 1; COMB Node = 'TTC_COMMUNICATION:inst13|ERROR_BIT_0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.207 ns) = 2.112 ns; Loc. = LCFF_X13_Y22_N13; Fanout = 4; REG Node = 'TTC_COMMUNICATION:inst13|ERROR_BIT_0'
        Info: Total cell delay = 0.697 ns ( 33.00 % )
        Info: Total interconnect delay = 1.415 ns ( 67.00 % )
Info: Slack time is 4.314 ns for clock "PLL:inst2|altpll:altpll_component|_clk1" between source register "L0_DELAY:inst68|L0_OUT" and destination register "L0_TO_COLUMN_GEN:inst74|WAIT_STATE"
    Info: + Largest register to register requirement is 6.000 ns
        Info: + Setup relationship between source and destination is 6.250 ns
            Info: + Latch edge is 11.557 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk1" is 50.000 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 5.307 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk4" is 6.250 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk1" to destination register is 3.438 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G15; Fanout = 27; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.864 ns) + CELL(0.828 ns) = 3.438 ns; Loc. = LCFF_X6_Y21_N25; Fanout = 12; REG Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_STATE'
                Info: Total cell delay = 0.828 ns ( 24.08 % )
                Info: Total interconnect delay = 2.610 ns ( 75.92 % )
            Info: - Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk4" to source register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk4'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G14; Fanout = 18; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk4~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.828 ns) = 3.440 ns; Loc. = LCFF_X2_Y22_N25; Fanout = 15; REG Node = 'L0_DELAY:inst68|L0_OUT'
                Info: Total cell delay = 0.828 ns ( 24.07 % )
                Info: Total interconnect delay = 2.612 ns ( 75.93 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: - Micro setup delay of destination is 0.121 ns
    Info: - Longest register to register delay is 1.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N25; Fanout = 15; REG Node = 'L0_DELAY:inst68|L0_OUT'
        Info: 2: + IC(1.027 ns) + CELL(0.071 ns) = 1.098 ns; Loc. = LCCOMB_X6_Y21_N14; Fanout = 2; COMB Node = 'L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7'
        Info: 3: + IC(0.310 ns) + CELL(0.071 ns) = 1.479 ns; Loc. = LCCOMB_X6_Y21_N24; Fanout = 1; COMB Node = 'L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12'
        Info: 4: + IC(0.000 ns) + CELL(0.207 ns) = 1.686 ns; Loc. = LCFF_X6_Y21_N25; Fanout = 12; REG Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_STATE'
        Info: Total cell delay = 0.349 ns ( 20.70 % )
        Info: Total interconnect delay = 1.337 ns ( 79.30 % )
Info: Slack time is 9.526 ns for clock "PLL:inst2|altpll:altpll_component|_clk2" between source register "ddlctrlr:inst|LOCAL_DATA_READ" and destination register "ddlctrlr:inst|START_COLUMN_DATA_READ"
    Info: + Largest register to register requirement is 12.243 ns
        Info: + Setup relationship between source and destination is 12.500 ns
            Info: + Latch edge is 24.057 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 11.557 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk0" is 25.000 ns with inverted offset of 11.557 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk2" to destination register is 3.444 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G12; Fanout = 93; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.870 ns) + CELL(0.828 ns) = 3.444 ns; Loc. = LCFF_X5_Y20_N13; Fanout = 12; REG Node = 'ddlctrlr:inst|START_COLUMN_DATA_READ'
                Info: Total cell delay = 0.828 ns ( 24.04 % )
                Info: Total interconnect delay = 2.616 ns ( 75.96 % )
            Info: - Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk0" to source register is 3.453 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 2; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G13; Fanout = 1139; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.879 ns) + CELL(0.828 ns) = 3.453 ns; Loc. = LCFF_X3_Y25_N15; Fanout = 5; REG Node = 'ddlctrlr:inst|LOCAL_DATA_READ'
                Info: Total cell delay = 0.828 ns ( 23.98 % )
                Info: Total interconnect delay = 2.625 ns ( 76.02 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: - Micro setup delay of destination is 0.121 ns
    Info: - Longest register to register delay is 2.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y25_N15; Fanout = 5; REG Node = 'ddlctrlr:inst|LOCAL_DATA_READ'
        Info: 2: + IC(0.778 ns) + CELL(0.302 ns) = 1.080 ns; Loc. = LCCOMB_X3_Y23_N26; Fanout = 2; COMB Node = 'ddlctrlr:inst|CLR_COLUMN_CNT~0'
        Info: 3: + IC(1.124 ns) + CELL(0.306 ns) = 2.510 ns; Loc. = LCCOMB_X5_Y20_N12; Fanout = 1; COMB Node = 'ddlctrlr:inst|START_COLUMN_DATA_READ~0'
        Info: 4: + IC(0.000 ns) + CELL(0.207 ns) = 2.717 ns; Loc. = LCFF_X5_Y20_N13; Fanout = 12; REG Node = 'ddlctrlr:inst|START_COLUMN_DATA_READ'
        Info: Total cell delay = 0.815 ns ( 30.00 % )
        Info: Total interconnect delay = 1.902 ns ( 70.00 % )
Info: Slack time is 741 ps for clock "PLL:inst2|altpll:altpll_component|_clk4" between source register "L0_DELAY:inst68|COUNTER[1]" and destination register "L0_DELAY:inst68|L0_OUT"
    Info: Fmax is 209.73 MHz (period= 4.768 ns)
    Info: + Largest register to register requirement is 2.877 ns
        Info: + Setup relationship between source and destination is 3.125 ns
            Info: + Latch edge is 5.307 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk4" is 6.250 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.182 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk4" is 6.250 ns with inverted offset of 2.182 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk4" to destination register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk4'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G14; Fanout = 18; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk4~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.828 ns) = 3.440 ns; Loc. = LCFF_X2_Y22_N25; Fanout = 15; REG Node = 'L0_DELAY:inst68|L0_OUT'
                Info: Total cell delay = 0.828 ns ( 24.07 % )
                Info: Total interconnect delay = 2.612 ns ( 75.93 % )
            Info: - Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk4" to source register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk4'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G14; Fanout = 18; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk4~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.828 ns) = 3.440 ns; Loc. = LCFF_X2_Y22_N13; Fanout = 4; REG Node = 'L0_DELAY:inst68|COUNTER[1]'
                Info: Total cell delay = 0.828 ns ( 24.07 % )
                Info: Total interconnect delay = 2.612 ns ( 75.93 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: - Micro setup delay of destination is 0.121 ns
    Info: - Longest register to register delay is 2.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N13; Fanout = 4; REG Node = 'L0_DELAY:inst68|COUNTER[1]'
        Info: 2: + IC(0.495 ns) + CELL(0.490 ns) = 0.985 ns; Loc. = LCCOMB_X3_Y22_N18; Fanout = 1; COMB Node = 'L0_DELAY:inst68|_~0'
        Info: 3: + IC(0.466 ns) + CELL(0.478 ns) = 1.929 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 1; COMB Node = 'L0_DELAY:inst68|DELAY_SM~4'
        Info: 4: + IC(0.000 ns) + CELL(0.207 ns) = 2.136 ns; Loc. = LCFF_X2_Y22_N25; Fanout = 15; REG Node = 'L0_DELAY:inst68|L0_OUT'
        Info: Total cell delay = 1.175 ns ( 55.01 % )
        Info: Total interconnect delay = 0.961 ns ( 44.99 % )
Info: No valid register-to-register data paths exist for clock "CLK40DES1"
Info: Slack time is 5.31 ns for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|irf_reg[1][3]" and destination register "sld_hub:auto_hub|tdo"
    Info: Fmax is 106.61 MHz (period= 9.38 ns)
    Info: + Largest register to register requirement is 9.741 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.011 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 2.941 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = CLKCTRL_G2; Fanout = 554; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.889 ns) + CELL(0.828 ns) = 2.941 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
                Info: Total cell delay = 0.828 ns ( 28.15 % )
                Info: Total interconnect delay = 2.113 ns ( 71.85 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 2.952 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = CLKCTRL_G2; Fanout = 554; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.900 ns) + CELL(0.828 ns) = 2.952 ns; Loc. = LCFF_X5_Y13_N23; Fanout = 6; REG Node = 'sld_hub:auto_hub|irf_reg[1][3]'
                Info: Total cell delay = 0.828 ns ( 28.05 % )
                Info: Total interconnect delay = 2.124 ns ( 71.95 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: - Micro setup delay of destination is 0.121 ns
    Info: - Longest register to register delay is 4.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y13_N23; Fanout = 6; REG Node = 'sld_hub:auto_hub|irf_reg[1][3]'
        Info: 2: + IC(1.116 ns) + CELL(0.364 ns) = 1.480 ns; Loc. = LCCOMB_X6_Y14_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.351 ns) + CELL(0.507 ns) = 2.338 ns; Loc. = LCCOMB_X6_Y14_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(1.043 ns) + CELL(0.364 ns) = 3.745 ns; Loc. = LCCOMB_X2_Y13_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~2'
        Info: 5: + IC(0.408 ns) + CELL(0.071 ns) = 4.224 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~6'
        Info: 6: + IC(0.000 ns) + CELL(0.207 ns) = 4.431 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.513 ns ( 34.15 % )
        Info: Total interconnect delay = 2.918 ns ( 65.85 % )
Info: Minimum slack time is 311 ps for clock "PLL:inst2|altpll:altpll_component|_clk0" between source memory "FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9" and destination memory "FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]"
    Info: + Shortest memory to memory delay is 2.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y21; Fanout = 4; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9'
        Info: 2: + IC(0.000 ns) + CELL(2.174 ns) = 2.174 ns; Loc. = M4K_X8_Y21; Fanout = 1; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]'
        Info: Total cell delay = 2.174 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 1.863 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 24.057 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 24.057 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.773 ns
            Info: + Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk0" to destination memory is 8.791 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 2; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G13; Fanout = 1139; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.901 ns) + CELL(0.955 ns) = 3.602 ns; Loc. = LCFF_X1_Y24_N31; Fanout = 10; REG Node = 'ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE'
                Info: 4: + IC(0.341 ns) + CELL(0.306 ns) = 4.249 ns; Loc. = LCCOMB_X1_Y24_N4; Fanout = 1; COMB Node = 'ddlctrlr:inst|FIFO_CLK~13'
                Info: 5: + IC(0.981 ns) + CELL(0.071 ns) = 5.301 ns; Loc. = LCCOMB_X5_Y23_N18; Fanout = 1; COMB Node = 'ddlctrlr:inst|FIFO_CLK'
                Info: 6: + IC(1.959 ns) + CELL(0.000 ns) = 7.260 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'ddlctrlr:inst|FIFO_CLK~clkctrl'
                Info: 7: + IC(0.898 ns) + CELL(0.633 ns) = 8.791 ns; Loc. = M4K_X8_Y21; Fanout = 1; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]'
                Info: Total cell delay = 1.965 ns ( 22.35 % )
                Info: Total interconnect delay = 6.826 ns ( 77.65 % )
            Info: - Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk2" to source memory is 7.018 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G12; Fanout = 93; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.283 ns) + CELL(0.507 ns) = 3.536 ns; Loc. = LCCOMB_X5_Y23_N18; Fanout = 1; COMB Node = 'ddlctrlr:inst|FIFO_CLK'
                Info: 4: + IC(1.959 ns) + CELL(0.000 ns) = 5.495 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'ddlctrlr:inst|FIFO_CLK~clkctrl'
                Info: 5: + IC(0.898 ns) + CELL(0.625 ns) = 7.018 ns; Loc. = M4K_X8_Y21; Fanout = 4; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9'
                Info: Total cell delay = 1.132 ns ( 16.13 % )
                Info: Total interconnect delay = 5.886 ns ( 83.87 % )
        Info: - Micro clock to output delay of source is 0.182 ns
        Info: + Micro hold delay of destination is 0.272 ns
Info: Minimum slack time is 457 ps for clock "PLL:inst2|altpll:altpll_component|_clk1" between source register "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]" and destination register "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]"
    Info: + Shortest register to register delay is 0.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y21_N11; Fanout = 4; REG Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X7_Y21_N10; Fanout = 1; COMB Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.207 ns) = 0.530 ns; Loc. = LCFF_X7_Y21_N11; Fanout = 4; REG Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]'
        Info: Total cell delay = 0.530 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.073 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 24.057 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk1" is 50.000 ns with inverted offset of 24.057 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 24.057 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk1" is 50.000 ns with inverted offset of 24.057 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk1" to destination register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G15; Fanout = 27; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.828 ns) = 3.440 ns; Loc. = LCFF_X7_Y21_N11; Fanout = 4; REG Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]'
                Info: Total cell delay = 0.828 ns ( 24.07 % )
                Info: Total interconnect delay = 2.612 ns ( 75.93 % )
            Info: - Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk1" to source register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G15; Fanout = 27; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.828 ns) = 3.440 ns; Loc. = LCFF_X7_Y21_N11; Fanout = 4; REG Node = 'L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]'
                Info: Total cell delay = 0.828 ns ( 24.07 % )
                Info: Total interconnect delay = 2.612 ns ( 75.93 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: + Micro hold delay of destination is 0.200 ns
Info: Minimum slack time is 90 ps for clock "PLL:inst2|altpll:altpll_component|_clk2" between source memory "FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9" and destination memory "FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]"
    Info: + Shortest memory to memory delay is 2.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y21; Fanout = 4; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9'
        Info: 2: + IC(0.000 ns) + CELL(2.174 ns) = 2.174 ns; Loc. = M4K_X8_Y21; Fanout = 1; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]'
        Info: Total cell delay = 2.174 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 2.084 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -0.943 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -0.943 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.994 ns
            Info: + Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk2" to destination memory is 9.012 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G12; Fanout = 93; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.893 ns) + CELL(0.955 ns) = 3.594 ns; Loc. = LCFF_X10_Y23_N3; Fanout = 6; REG Node = 'ddlctrlr:inst|END_FIFO_DATA_LOOP'
                Info: 4: + IC(0.518 ns) + CELL(0.490 ns) = 4.602 ns; Loc. = LCCOMB_X9_Y23_N8; Fanout = 4; COMB Node = 'ddlctrlr:inst|IDLE_LOCAL~2'
                Info: 5: + IC(0.714 ns) + CELL(0.206 ns) = 5.522 ns; Loc. = LCCOMB_X5_Y23_N18; Fanout = 1; COMB Node = 'ddlctrlr:inst|FIFO_CLK'
                Info: 6: + IC(1.959 ns) + CELL(0.000 ns) = 7.481 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'ddlctrlr:inst|FIFO_CLK~clkctrl'
                Info: 7: + IC(0.898 ns) + CELL(0.633 ns) = 9.012 ns; Loc. = M4K_X8_Y21; Fanout = 1; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]'
                Info: Total cell delay = 2.284 ns ( 25.34 % )
                Info: Total interconnect delay = 6.728 ns ( 74.66 % )
            Info: - Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk2" to source memory is 7.018 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G12; Fanout = 93; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.283 ns) + CELL(0.507 ns) = 3.536 ns; Loc. = LCCOMB_X5_Y23_N18; Fanout = 1; COMB Node = 'ddlctrlr:inst|FIFO_CLK'
                Info: 4: + IC(1.959 ns) + CELL(0.000 ns) = 5.495 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'ddlctrlr:inst|FIFO_CLK~clkctrl'
                Info: 5: + IC(0.898 ns) + CELL(0.625 ns) = 7.018 ns; Loc. = M4K_X8_Y21; Fanout = 4; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9'
                Info: Total cell delay = 1.132 ns ( 16.13 % )
                Info: Total interconnect delay = 5.886 ns ( 83.87 % )
        Info: - Micro clock to output delay of source is 0.182 ns
        Info: + Micro hold delay of destination is 0.272 ns
Info: Minimum slack time is 457 ps for clock "PLL:inst2|altpll:altpll_component|_clk4" between source register "inst11_OTERM183" and destination register "inst11_OTERM183"
    Info: + Shortest register to register delay is 0.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y22_N21; Fanout = 1; REG Node = 'inst11_OTERM183'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X7_Y22_N20; Fanout = 2; COMB Node = 'inst11~0'
        Info: 3: + IC(0.000 ns) + CELL(0.207 ns) = 0.530 ns; Loc. = LCFF_X7_Y22_N21; Fanout = 1; REG Node = 'inst11_OTERM183'
        Info: Total cell delay = 0.530 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.073 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -0.943 ns
                Info: Clock period of Destination clock "PLL:inst2|altpll:altpll_component|_clk4" is 6.250 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -0.943 ns
                Info: Clock period of Source clock "PLL:inst2|altpll:altpll_component|_clk4" is 6.250 ns with  offset of -0.943 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk4" to destination register is 3.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk4'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G14; Fanout = 18; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk4~clkctrl'
                Info: 3: + IC(0.881 ns) + CELL(0.828 ns) = 3.455 ns; Loc. = LCFF_X7_Y22_N21; Fanout = 1; REG Node = 'inst11_OTERM183'
                Info: Total cell delay = 0.828 ns ( 23.97 % )
                Info: Total interconnect delay = 2.627 ns ( 76.03 % )
            Info: - Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk4" to source register is 3.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk4'
                Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G14; Fanout = 18; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk4~clkctrl'
                Info: 3: + IC(0.881 ns) + CELL(0.828 ns) = 3.455 ns; Loc. = LCFF_X7_Y22_N21; Fanout = 1; REG Node = 'inst11_OTERM183'
                Info: Total cell delay = 0.828 ns ( 23.97 % )
                Info: Total interconnect delay = 2.627 ns ( 76.03 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: + Micro hold delay of destination is 0.200 ns
Info: Minimum slack time is 457 ps for clock "altera_internal_jtag~TCKUTAP" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out"
    Info: + Shortest register to register delay is 0.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N11; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X5_Y14_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.207 ns) = 0.530 ns; Loc. = LCFF_X5_Y14_N11; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out'
        Info: Total cell delay = 0.530 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.073 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 2.948 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = CLKCTRL_G2; Fanout = 554; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.896 ns) + CELL(0.828 ns) = 2.948 ns; Loc. = LCFF_X5_Y14_N11; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out'
                Info: Total cell delay = 0.828 ns ( 28.09 % )
                Info: Total interconnect delay = 2.120 ns ( 71.91 % )
            Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 2.948 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = CLKCTRL_G2; Fanout = 554; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.896 ns) + CELL(0.828 ns) = 2.948 ns; Loc. = LCFF_X5_Y14_N11; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out'
                Info: Total cell delay = 0.828 ns ( 28.09 % )
                Info: Total interconnect delay = 2.120 ns ( 71.91 % )
        Info: - Micro clock to output delay of source is 0.127 ns
        Info: + Micro hold delay of destination is 0.200 ns
Info: Slack time is 589 ps for clock "CLK40DES1" between source pin "SA[7]" and destination register "TTC_COMMUNICATION:inst13|IDLE_DECODER"
    Info: + tsu requirement for source pin and destination register is 3.000 ns
    Info: - tsu from clock to input pin is 2.411 ns
        Info: + Longest pin to register delay is 4.807 ns
            Info: 1: + IC(0.000 ns) + CELL(1.094 ns) = 1.094 ns; Loc. = PIN_E15; Fanout = 6; PIN Node = 'SA[7]'
            Info: 2: + IC(2.718 ns) + CELL(0.071 ns) = 3.883 ns; Loc. = LCCOMB_X21_Y26_N6; Fanout = 3; COMB Node = 'TTC_COMMUNICATION:inst13|_~0'
            Info: 3: + IC(0.353 ns) + CELL(0.364 ns) = 4.600 ns; Loc. = LCCOMB_X21_Y26_N28; Fanout = 1; COMB Node = 'TTC_COMMUNICATION:inst13|DECODER_SM~34'
            Info: 4: + IC(0.000 ns) + CELL(0.207 ns) = 4.807 ns; Loc. = LCFF_X21_Y26_N29; Fanout = 7; REG Node = 'TTC_COMMUNICATION:inst13|IDLE_DECODER'
            Info: Total cell delay = 1.736 ns ( 36.11 % )
            Info: Total interconnect delay = 3.071 ns ( 63.89 % )
        Info: - Offset between input clock "CLK40DES1" and output clock "PLL:inst2|altpll:altpll_component|_clk0" is -0.943 ns
        Info: + Micro setup delay of destination is 0.121 ns
        Info: - Shortest clock path from clock "PLL:inst2|altpll:altpll_component|_clk0" to destination register is 3.460 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 2; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G13; Fanout = 1139; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(0.886 ns) + CELL(0.828 ns) = 3.460 ns; Loc. = LCFF_X21_Y26_N29; Fanout = 7; REG Node = 'TTC_COMMUNICATION:inst13|IDLE_DECODER'
            Info: Total cell delay = 0.828 ns ( 23.93 % )
            Info: Total interconnect delay = 2.632 ns ( 76.07 % )
Info: tco from clock "CLK40DES1" to destination pin "fbD[3]" through register "ddlctrlr:inst|ZERO_SUPP_ON_6" is 18.956 ns
    Info: + Offset between input clock "CLK40DES1" and output clock "PLL:inst2|altpll:altpll_component|_clk0" is -0.943 ns
    Info: + Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk0" to source register is 3.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 2; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G13; Fanout = 1139; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.889 ns) + CELL(0.828 ns) = 3.463 ns; Loc. = LCFF_X6_Y25_N23; Fanout = 7; REG Node = 'ddlctrlr:inst|ZERO_SUPP_ON_6'
        Info: Total cell delay = 0.828 ns ( 23.91 % )
        Info: Total interconnect delay = 2.635 ns ( 76.09 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 16.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y25_N23; Fanout = 7; REG Node = 'ddlctrlr:inst|ZERO_SUPP_ON_6'
        Info: 2: + IC(0.793 ns) + CELL(0.464 ns) = 1.257 ns; Loc. = LCCOMB_X3_Y25_N18; Fanout = 14; COMB Node = 'ddlctrlr:inst|IDLE_RCB~11'
        Info: 3: + IC(4.418 ns) + CELL(0.364 ns) = 6.039 ns; Loc. = LCCOMB_X1_Y2_N4; Fanout = 1; COMB Node = 'ddlctrlr:inst|fbDtri[3]~30'
        Info: 4: + IC(3.741 ns) + CELL(0.206 ns) = 9.986 ns; Loc. = LCCOMB_X19_Y21_N8; Fanout = 1; COMB Node = '87[3]~75'
        Info: 5: + IC(3.737 ns) + CELL(2.586 ns) = 16.309 ns; Loc. = PIN_W20; Fanout = 0; PIN Node = 'fbD[3]'
        Info: Total cell delay = 3.620 ns ( 22.20 % )
        Info: Total interconnect delay = 12.689 ns ( 77.80 % )
Info: Longest tpd from source pin "fiBENn" to destination pin "fbCTRLn" is 10.324 ns
    Info: 1: + IC(0.000 ns) + CELL(1.088 ns) = 1.088 ns; Loc. = PIN_C22; Fanout = 9; PIN Node = 'fiBENn'
    Info: 2: + IC(4.617 ns) + CELL(0.071 ns) = 5.776 ns; Loc. = LCCOMB_X1_Y26_N26; Fanout = 2; COMB Node = 'ddlctrlr:inst|CLR_CMD_DEC_REG~0_Duplicate_3'
    Info: 3: + IC(1.306 ns) + CELL(0.364 ns) = 7.446 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 2; COMB Node = 'ddlctrlr:inst|SIU_TRI_ctrl~_Duplicate_4'
    Info: 4: + IC(0.300 ns) + CELL(2.578 ns) = 10.324 ns; Loc. = PIN_E22; Fanout = 0; PIN Node = 'fbCTRLn'
    Info: Total cell delay = 4.101 ns ( 39.72 % )
    Info: Total interconnect delay = 6.223 ns ( 60.28 % )
Info: th for memory "FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0" (data pin = "fbD[12]", clock pin = "CLK40DES1") is 5.190 ns
    Info: + Offset between input clock "CLK40DES1" and output clock "PLL:inst2|altpll:altpll_component|_clk2" is -0.943 ns
    Info: + Longest clock path from clock "PLL:inst2|altpll:altpll_component|_clk2" to destination memory is 9.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk2'
        Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G12; Fanout = 93; COMB Node = 'PLL:inst2|altpll:altpll_component|_clk2~clkctrl'
        Info: 3: + IC(0.893 ns) + CELL(0.955 ns) = 3.594 ns; Loc. = LCFF_X10_Y23_N3; Fanout = 6; REG Node = 'ddlctrlr:inst|END_FIFO_DATA_LOOP'
        Info: 4: + IC(0.518 ns) + CELL(0.490 ns) = 4.602 ns; Loc. = LCCOMB_X9_Y23_N8; Fanout = 4; COMB Node = 'ddlctrlr:inst|IDLE_LOCAL~2'
        Info: 5: + IC(0.714 ns) + CELL(0.206 ns) = 5.522 ns; Loc. = LCCOMB_X5_Y23_N18; Fanout = 1; COMB Node = 'ddlctrlr:inst|FIFO_CLK'
        Info: 6: + IC(1.959 ns) + CELL(0.000 ns) = 7.481 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'ddlctrlr:inst|FIFO_CLK~clkctrl'
        Info: 7: + IC(0.904 ns) + CELL(0.644 ns) = 9.029 ns; Loc. = M4K_X8_Y22; Fanout = 1; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0'
        Info: Total cell delay = 2.295 ns ( 25.42 % )
        Info: Total interconnect delay = 6.734 ns ( 74.58 % )
    Info: + Micro hold delay of destination is 0.272 ns
    Info: - Shortest pin to memory delay is 3.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G20; Fanout = 2; PIN Node = 'fbD[12]'
        Info: 2: + IC(0.000 ns) + CELL(1.078 ns) = 1.078 ns; Loc. = IOC_X0_Y22_N1; Fanout = 2; COMB Node = 'fbD~19'
        Info: 3: + IC(1.962 ns) + CELL(0.128 ns) = 3.168 ns; Loc. = M4K_X8_Y22; Fanout = 1; MEM Node = 'FIFO:inst6|scfifo:scfifo_component|scfifo_2g31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0'
        Info: Total cell delay = 1.206 ns ( 38.07 % )
        Info: Total interconnect delay = 1.962 ns ( 61.93 % )
Info: Minimum tco from clock "CLK40DES1" to destination pin "foCLK" through clock "PLL:inst2|altpll:altpll_component|_clk0" is 3.136 ns
    Info: + Offset between input clock "CLK40DES1" and output clock "PLL:inst2|altpll:altpll_component|_clk0" is -0.943 ns
    Info: + Shortest clock to pin delay is 4.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 2; CLK Node = 'PLL:inst2|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X21_Y27_N8; Fanout = 1; COMB Node = 'foCLK~clkctrl_e'
        Info: 3: + IC(1.609 ns) + CELL(2.470 ns) = 4.079 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'foCLK'
        Info: Total cell delay = 2.470 ns ( 60.55 % )
        Info: Total interconnect delay = 1.609 ns ( 39.45 % )
Info: Shortest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.393 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.393 ns) = 2.393 ns; Loc. = PIN_B3; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.393 ns ( 100.00 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Fri May 30 18:45:40 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


