#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x150ea95b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150e9be30 .scope module, "tb_conv2d_multichannel" "tb_conv2d_multichannel" 3 13;
 .timescale -9 -12;
P_0x150e6cde0 .param/l "CLK" 0 3 15, +C4<00000000000000000000000000001010>;
P_0x150e6ce20 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x150e6ce60 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x150e6cea0 .param/l "OP_TENSOR" 1 3 68, C4<00000001>;
P_0x150e6cee0 .param/l "SRAM_WIDTH" 0 3 16, +C4<00000000000000000000000100000000>;
P_0x150e6cf20 .param/l "SYNC_MXU" 1 3 71, C4<00000001>;
v0x6000002bec70_0 .var/s "actual", 31 0;
v0x6000002bed00_0 .net "axi_araddr", 39 0, L_0x600001be1180;  1 drivers
v0x6000002bed90_0 .net "axi_arlen", 7 0, L_0x600001be11f0;  1 drivers
v0x6000002bee20_0 .var "axi_arready", 0 0;
v0x6000002beeb0_0 .net "axi_arvalid", 0 0, L_0x600001be12d0;  1 drivers
v0x6000002bef40_0 .net "axi_awaddr", 39 0, L_0x600001be0ee0;  1 drivers
v0x6000002befd0_0 .net "axi_awlen", 7 0, L_0x600001be0f50;  1 drivers
v0x6000002bf060_0 .var "axi_awready", 0 0;
v0x6000002bf0f0_0 .net "axi_awvalid", 0 0, L_0x600001be0fc0;  1 drivers
L_0x15809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002bf180_0 .net "axi_bready", 0 0, L_0x15809a968;  1 drivers
v0x6000002bf210_0 .var "axi_bresp", 1 0;
v0x6000002bf2a0_0 .var "axi_bvalid", 0 0;
v0x6000002bf330_0 .var "axi_rdata", 255 0;
v0x6000002bf3c0_0 .var "axi_rlast", 0 0;
v0x6000002bf450_0 .net "axi_rready", 0 0, L_0x600001be1340;  1 drivers
v0x6000002bf4e0_0 .var "axi_rvalid", 0 0;
v0x6000002bf570_0 .net "axi_wdata", 255 0, L_0x600001be1030;  1 drivers
v0x6000002bf600_0 .net "axi_wlast", 0 0, L_0x600001be10a0;  1 drivers
v0x6000002bf690_0 .var "axi_wready", 0 0;
v0x6000002bf720_0 .net "axi_wvalid", 0 0, L_0x600001be1110;  1 drivers
v0x6000002bf7b0_0 .var "clk", 0 0;
v0x6000002bf840_0 .var/i "errors", 31 0;
v0x6000002bf8d0_0 .var "global_sync_in", 0 0;
v0x6000002bf960_0 .var/i "i", 31 0;
v0x6000002bf9f0_0 .var "noc_rx_addr", 19 0;
v0x6000002bfa80_0 .var "noc_rx_data", 255 0;
v0x6000002bfb10_0 .var "noc_rx_is_instr", 0 0;
v0x6000002bfba0_0 .net "noc_rx_ready", 0 0, L_0x6000001f6e40;  1 drivers
v0x6000002bfc30_0 .var "noc_rx_valid", 0 0;
L_0x15809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002bfcc0_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  1 drivers
L_0x15809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002bfd50_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  1 drivers
v0x6000002bfde0_0 .var "noc_tx_ready", 0 0;
L_0x15809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002bfe70_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  1 drivers
v0x6000002bff00_0 .var "rst_n", 0 0;
v0x6000002b0000_0 .var "sync_grant", 0 0;
v0x6000002b0090_0 .net "sync_request", 0 0, L_0x600001bed0a0;  1 drivers
v0x6000002b0120_0 .net "tpc_busy", 0 0, L_0x600001bed260;  1 drivers
v0x6000002b01b0_0 .net "tpc_done", 0 0, L_0x600001bed110;  1 drivers
v0x6000002b0240_0 .net "tpc_error", 0 0, L_0x600001bed030;  1 drivers
v0x6000002b02d0_0 .var "tpc_start", 0 0;
v0x6000002b0360_0 .var "tpc_start_pc", 19 0;
E_0x6000025a30c0 .event negedge, v0x6000002d8090_0;
S_0x150e96c40 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x150e9be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x151010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x151010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x151010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x151010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x151010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x151010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x151010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x151010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x151010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x151010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x151010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x151010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x151010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x151010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x151010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x151010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x151011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001bedff0 .functor BUFZ 1, v0x6000002bc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001be07e0 .functor OR 1, L_0x6000001f3ca0, L_0x6000001f3e80, C4<0>, C4<0>;
L_0x600001be0850 .functor AND 1, L_0x600001be0770, L_0x600001be07e0, C4<1>, C4<1>;
L_0x600001be08c0 .functor BUFZ 1, v0x6000002bd440_0, C4<0>, C4<0>, C4<0>;
L_0x600001be0930 .functor BUFZ 1, v0x6000002bcf30_0, C4<0>, C4<0>, C4<0>;
L_0x600001be1500 .functor AND 1, v0x6000002bfc30_0, L_0x6000001f6e40, C4<1>, C4<1>;
L_0x600001be1570 .functor AND 1, L_0x600001be1500, L_0x6000001f6ee0, C4<1>, C4<1>;
v0x6000002ba370_0 .net *"_ivl_24", 19 0, L_0x6000001f35c0;  1 drivers
L_0x15809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002ba400_0 .net *"_ivl_27", 3 0, L_0x15809a530;  1 drivers
v0x6000002ba490_0 .net *"_ivl_28", 19 0, L_0x6000001f3660;  1 drivers
L_0x15809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ba520_0 .net *"_ivl_31", 14 0, L_0x15809a578;  1 drivers
L_0x15809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002ba5b0_0 .net/2u *"_ivl_34", 2 0, L_0x15809a5c0;  1 drivers
v0x6000002ba640_0 .net *"_ivl_38", 19 0, L_0x6000001f3840;  1 drivers
L_0x15809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002ba6d0_0 .net *"_ivl_41", 3 0, L_0x15809a608;  1 drivers
v0x6000002ba760_0 .net *"_ivl_42", 19 0, L_0x6000001f38e0;  1 drivers
L_0x15809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002ba7f0_0 .net *"_ivl_45", 3 0, L_0x15809a650;  1 drivers
L_0x15809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ba880_0 .net/2u *"_ivl_48", 2 0, L_0x15809a698;  1 drivers
v0x6000002ba910_0 .net *"_ivl_52", 19 0, L_0x6000001f3ac0;  1 drivers
L_0x15809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002ba9a0_0 .net *"_ivl_55", 3 0, L_0x15809a6e0;  1 drivers
v0x6000002baa30_0 .net *"_ivl_56", 19 0, L_0x6000001f3b60;  1 drivers
L_0x15809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002baac0_0 .net *"_ivl_59", 3 0, L_0x15809a728;  1 drivers
L_0x15809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000002bab50_0 .net *"_ivl_63", 127 0, L_0x15809a770;  1 drivers
v0x6000002babe0_0 .net *"_ivl_65", 127 0, L_0x6000001f3d40;  1 drivers
L_0x15809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002bac70_0 .net/2u *"_ivl_68", 2 0, L_0x15809a7b8;  1 drivers
v0x6000002bad00_0 .net *"_ivl_70", 0 0, L_0x6000001f3ca0;  1 drivers
L_0x15809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000002bad90_0 .net/2u *"_ivl_72", 2 0, L_0x15809a800;  1 drivers
v0x6000002bae20_0 .net *"_ivl_74", 0 0, L_0x6000001f3e80;  1 drivers
v0x6000002baeb0_0 .net *"_ivl_77", 0 0, L_0x600001be07e0;  1 drivers
v0x6000002baf40_0 .net *"_ivl_87", 0 0, L_0x600001be1500;  1 drivers
v0x6000002bafd0_0 .net *"_ivl_89", 0 0, L_0x6000001f6ee0;  1 drivers
v0x6000002bb060_0 .var "act_data_d", 31 0;
v0x6000002bb0f0_0 .var "act_valid_d", 0 0;
v0x6000002bb180_0 .var "act_valid_d2", 0 0;
v0x6000002bb210_0 .net "axi_araddr", 39 0, L_0x600001be1180;  alias, 1 drivers
v0x6000002bb2a0_0 .net "axi_arlen", 7 0, L_0x600001be11f0;  alias, 1 drivers
v0x6000002bb330_0 .net "axi_arready", 0 0, v0x6000002bee20_0;  1 drivers
v0x6000002bb3c0_0 .net "axi_arvalid", 0 0, L_0x600001be12d0;  alias, 1 drivers
v0x6000002bb450_0 .net "axi_awaddr", 39 0, L_0x600001be0ee0;  alias, 1 drivers
v0x6000002bb4e0_0 .net "axi_awlen", 7 0, L_0x600001be0f50;  alias, 1 drivers
v0x6000002bb570_0 .net "axi_awready", 0 0, v0x6000002bf060_0;  1 drivers
v0x6000002bb600_0 .net "axi_awvalid", 0 0, L_0x600001be0fc0;  alias, 1 drivers
v0x6000002bb690_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x6000002bb720_0 .net "axi_bresp", 1 0, v0x6000002bf210_0;  1 drivers
v0x6000002bb7b0_0 .net "axi_bvalid", 0 0, v0x6000002bf2a0_0;  1 drivers
v0x6000002bb840_0 .net "axi_rdata", 255 0, v0x6000002bf330_0;  1 drivers
v0x6000002bb8d0_0 .net "axi_rlast", 0 0, v0x6000002bf3c0_0;  1 drivers
v0x6000002bb960_0 .net "axi_rready", 0 0, L_0x600001be1340;  alias, 1 drivers
v0x6000002bb9f0_0 .net "axi_rvalid", 0 0, v0x6000002bf4e0_0;  1 drivers
v0x6000002bba80_0 .net "axi_wdata", 255 0, L_0x600001be1030;  alias, 1 drivers
v0x6000002bbb10_0 .net "axi_wlast", 0 0, L_0x600001be10a0;  alias, 1 drivers
v0x6000002bbba0_0 .net "axi_wready", 0 0, v0x6000002bf690_0;  1 drivers
v0x6000002bbc30_0 .net "axi_wvalid", 0 0, L_0x600001be1110;  alias, 1 drivers
v0x6000002bbcc0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  1 drivers
v0x6000002bbd50_0 .net "dma_lcp_done", 0 0, L_0x600001be0cb0;  1 drivers
v0x6000002bbde0_0 .net "dma_lcp_ready", 0 0, L_0x6000001f5f40;  1 drivers
v0x6000002bbe70_0 .net "dma_sram_addr", 19 0, v0x6000002d8e10_0;  1 drivers
v0x6000002bbf00_0 .net "dma_sram_rdata", 255 0, L_0x600001be1490;  1 drivers
v0x6000002bc000_0 .net "dma_sram_re", 0 0, L_0x600001be0e70;  1 drivers
v0x6000002bc090_0 .net "dma_sram_ready", 0 0, L_0x6000001f6da0;  1 drivers
v0x6000002bc120_0 .net "dma_sram_wdata", 255 0, L_0x600001be0d90;  1 drivers
v0x6000002bc1b0_0 .net "dma_sram_we", 0 0, L_0x600001be0e00;  1 drivers
v0x6000002bc240_0 .net "global_sync_in", 0 0, v0x6000002bf8d0_0;  1 drivers
v0x6000002bc2d0 .array "instr_mem", 4095 0, 127 0;
v0x6000002bc360_0 .var "instr_rdata_reg", 127 0;
v0x6000002bc3f0_0 .var "instr_valid_reg", 0 0;
v0x6000002bc480_0 .net "lcp_dma_cmd", 127 0, v0x6000002da910_0;  1 drivers
v0x6000002bc510_0 .net "lcp_dma_valid", 0 0, L_0x600001bed340;  1 drivers
v0x6000002bc5a0_0 .net "lcp_imem_addr", 19 0, L_0x600001beddc0;  1 drivers
v0x6000002bc630_0 .net "lcp_imem_data", 127 0, v0x6000002bc360_0;  1 drivers
v0x6000002bc6c0_0 .net "lcp_imem_re", 0 0, L_0x600001bede30;  1 drivers
v0x6000002bc750_0 .net "lcp_imem_valid", 0 0, L_0x600001bedff0;  1 drivers
v0x6000002bc7e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000002db600_0;  1 drivers
v0x6000002bc870_0 .net "lcp_mxu_valid", 0 0, L_0x600001bed5e0;  1 drivers
v0x6000002bc900_0 .net "lcp_vpu_cmd", 127 0, v0x6000002dc240_0;  1 drivers
v0x6000002bc990_0 .net "lcp_vpu_valid", 0 0, L_0x600001bed420;  1 drivers
v0x6000002bca20_0 .net "mxu_a_addr", 19 0, L_0x6000001f3980;  1 drivers
v0x6000002bcab0_0 .net "mxu_a_rdata", 255 0, L_0x600001be13b0;  1 drivers
v0x6000002bcb40_0 .net "mxu_a_re", 0 0, L_0x6000001f3a20;  1 drivers
v0x6000002bcbd0_0 .net "mxu_a_ready", 0 0, L_0x6000001f6c60;  1 drivers
v0x6000002bcc60_0 .net "mxu_cfg_k", 15 0, L_0x6000001fd900;  1 drivers
v0x6000002bccf0_0 .net "mxu_cfg_m", 15 0, L_0x6000001fd7c0;  1 drivers
v0x6000002bcd80_0 .net "mxu_cfg_n", 15 0, L_0x6000001fd860;  1 drivers
v0x6000002bce10_0 .var "mxu_col_cnt", 4 0;
v0x6000002bcea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000002bcf30_0 .var "mxu_done_reg", 0 0;
v0x6000002bcfc0_0 .net "mxu_dst_addr", 15 0, L_0x6000001fd5e0;  1 drivers
v0x6000002bd050_0 .net "mxu_lcp_done", 0 0, L_0x600001be0930;  1 drivers
v0x6000002bd0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600001be08c0;  1 drivers
v0x6000002bd170_0 .net "mxu_o_addr", 19 0, L_0x6000001f3c00;  1 drivers
v0x6000002bd200_0 .net "mxu_o_ready", 0 0, L_0x6000001f6d00;  1 drivers
v0x6000002bd290_0 .net "mxu_o_wdata", 255 0, L_0x6000001f3de0;  1 drivers
v0x6000002bd320_0 .net "mxu_o_we", 0 0, L_0x600001be0850;  1 drivers
v0x6000002bd3b0_0 .var "mxu_out_cnt", 15 0;
v0x6000002bd440_0 .var "mxu_ready_reg", 0 0;
v0x6000002bd4d0_0 .net "mxu_src0_addr", 15 0, L_0x6000001fd680;  1 drivers
v0x6000002bd560_0 .net "mxu_src1_addr", 15 0, L_0x6000001fd720;  1 drivers
v0x6000002bd5f0_0 .var "mxu_start_array", 0 0;
v0x6000002bd680_0 .var "mxu_start_array_d", 0 0;
v0x6000002bd710_0 .var "mxu_state", 2 0;
v0x6000002bd7a0_0 .net "mxu_subop", 7 0, L_0x6000001fd540;  1 drivers
v0x6000002bd830_0 .net "mxu_w_addr", 19 0, L_0x6000001f3700;  1 drivers
v0x6000002bd8c0_0 .net "mxu_w_rdata", 255 0, v0x6000002c78d0_0;  1 drivers
v0x6000002bd950_0 .net "mxu_w_re", 0 0, L_0x6000001f37a0;  1 drivers
v0x6000002bd9e0_0 .net "mxu_w_ready", 0 0, L_0x6000001f6b20;  1 drivers
v0x6000002bda70_0 .net "noc_data_write", 0 0, L_0x600001be1570;  1 drivers
v0x6000002bdb00_0 .net "noc_rx_addr", 19 0, v0x6000002bf9f0_0;  1 drivers
v0x6000002bdb90_0 .net "noc_rx_data", 255 0, v0x6000002bfa80_0;  1 drivers
v0x6000002bdc20_0 .net "noc_rx_is_instr", 0 0, v0x6000002bfb10_0;  1 drivers
v0x6000002bdcb0_0 .net "noc_rx_ready", 0 0, L_0x6000001f6e40;  alias, 1 drivers
v0x6000002bdd40_0 .net "noc_rx_valid", 0 0, v0x6000002bfc30_0;  1 drivers
v0x6000002bddd0_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  alias, 1 drivers
v0x6000002bde60_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  alias, 1 drivers
v0x6000002bdef0_0 .net "noc_tx_ready", 0 0, v0x6000002bfde0_0;  1 drivers
v0x6000002bdf80_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  alias, 1 drivers
v0x6000002be010_0 .net "rst_n", 0 0, v0x6000002bff00_0;  1 drivers
v0x6000002be0a0_0 .net "sync_grant", 0 0, v0x6000002b0000_0;  1 drivers
v0x6000002be130_0 .net "sync_request", 0 0, L_0x600001bed0a0;  alias, 1 drivers
v0x6000002be1c0_0 .net "systolic_busy", 0 0, L_0x600001be0690;  1 drivers
v0x6000002be250_0 .net "systolic_done", 0 0, L_0x6000001f30c0;  1 drivers
v0x6000002be2e0_0 .net "systolic_result", 127 0, L_0x6000001f2c60;  1 drivers
v0x6000002be370_0 .net "systolic_result_valid", 0 0, L_0x600001be0770;  1 drivers
v0x6000002be400_0 .net "tpc_busy", 0 0, L_0x600001bed260;  alias, 1 drivers
v0x6000002be490_0 .net "tpc_done", 0 0, L_0x600001bed110;  alias, 1 drivers
v0x6000002be520_0 .net "tpc_error", 0 0, L_0x600001bed030;  alias, 1 drivers
v0x6000002be5b0_0 .net "tpc_start", 0 0, v0x6000002b02d0_0;  1 drivers
v0x6000002be640_0 .net "tpc_start_pc", 19 0, v0x6000002b0360_0;  1 drivers
v0x6000002be6d0_0 .net "vpu_lcp_done", 0 0, L_0x600001be0a80;  1 drivers
v0x6000002be760_0 .net "vpu_lcp_ready", 0 0, L_0x6000001f5a40;  1 drivers
v0x6000002be7f0_0 .net "vpu_sram_addr", 19 0, v0x6000002b9710_0;  1 drivers
v0x6000002be880_0 .net "vpu_sram_rdata", 255 0, L_0x600001be1420;  1 drivers
v0x6000002be910_0 .net "vpu_sram_re", 0 0, L_0x600001be0c40;  1 drivers
v0x6000002be9a0_0 .net "vpu_sram_ready", 0 0, L_0x6000001f6bc0;  1 drivers
v0x6000002bea30_0 .net "vpu_sram_wdata", 255 0, L_0x600001be0b60;  1 drivers
v0x6000002beac0_0 .net "vpu_sram_we", 0 0, L_0x600001be0bd0;  1 drivers
v0x6000002beb50_0 .var "weight_load_col_d", 1 0;
v0x6000002bebe0_0 .var "weight_load_en_d", 0 0;
L_0x6000001fd540 .part v0x6000002db600_0, 112, 8;
L_0x6000001fd5e0 .part v0x6000002db600_0, 96, 16;
L_0x6000001fd680 .part v0x6000002db600_0, 80, 16;
L_0x6000001fd720 .part v0x6000002db600_0, 64, 16;
L_0x6000001fd7c0 .part v0x6000002db600_0, 48, 16;
L_0x6000001fd860 .part v0x6000002db600_0, 32, 16;
L_0x6000001fd900 .part v0x6000002db600_0, 16, 16;
L_0x6000001f3520 .part v0x6000002c78d0_0, 0, 32;
L_0x6000001f35c0 .concat [ 16 4 0 0], L_0x6000001fd720, L_0x15809a530;
L_0x6000001f3660 .concat [ 5 15 0 0], v0x6000002bce10_0, L_0x15809a578;
L_0x6000001f3700 .arith/sum 20, L_0x6000001f35c0, L_0x6000001f3660;
L_0x6000001f37a0 .cmp/eq 3, v0x6000002bd710_0, L_0x15809a5c0;
L_0x6000001f3840 .concat [ 16 4 0 0], L_0x6000001fd680, L_0x15809a608;
L_0x6000001f38e0 .concat [ 16 4 0 0], v0x6000002bcea0_0, L_0x15809a650;
L_0x6000001f3980 .arith/sum 20, L_0x6000001f3840, L_0x6000001f38e0;
L_0x6000001f3a20 .cmp/eq 3, v0x6000002bd710_0, L_0x15809a698;
L_0x6000001f3ac0 .concat [ 16 4 0 0], L_0x6000001fd5e0, L_0x15809a6e0;
L_0x6000001f3b60 .concat [ 16 4 0 0], v0x6000002bd3b0_0, L_0x15809a728;
L_0x6000001f3c00 .arith/sum 20, L_0x6000001f3ac0, L_0x6000001f3b60;
L_0x6000001f3d40 .part L_0x6000001f2c60, 0, 128;
L_0x6000001f3de0 .concat [ 128 128 0 0], L_0x6000001f3d40, L_0x15809a770;
L_0x6000001f3ca0 .cmp/eq 3, v0x6000002bd710_0, L_0x15809a7b8;
L_0x6000001f3e80 .cmp/eq 3, v0x6000002bd710_0, L_0x15809a800;
L_0x6000001f6e40 .reduce/nor L_0x600001bed260;
L_0x6000001f6ee0 .reduce/nor v0x6000002bfb10_0;
S_0x150e6c9a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x150e96c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15101b000 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15101b040 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15101b080 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15101b0c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15101b100 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15101b140 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15101b180 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15101b1c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15101b200 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15101b240 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15101b280 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15101b2c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15101b300 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15101b340 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15101b380 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15101b3c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15101b400 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15101b440 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15101b480 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15101b4c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15101b500 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600001be0cb0 .functor BUFZ 1, v0x6000002d8510_0, C4<0>, C4<0>, C4<0>;
L_0x600001be0d90 .functor BUFZ 256, v0x6000002d9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be0e00 .functor BUFZ 1, v0x6000002d9290_0, C4<0>, C4<0>, C4<0>;
L_0x600001be0e70 .functor BUFZ 1, v0x6000002d8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001be0ee0 .functor BUFZ 40, v0x6000002e7450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001be0f50 .functor BUFZ 8, v0x6000002e7570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001be0fc0 .functor BUFZ 1, v0x6000002e7720_0, C4<0>, C4<0>, C4<0>;
L_0x600001be1030 .functor BUFZ 256, v0x6000002e7cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be10a0 .functor BUFZ 1, v0x6000002e7de0_0, C4<0>, C4<0>, C4<0>;
L_0x600001be1110 .functor BUFZ 1, v0x6000002e06c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001be1180 .functor BUFZ 40, v0x6000002e7060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001be11f0 .functor BUFZ 8, v0x6000002e7180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001be12d0 .functor BUFZ 1, v0x6000002e7330_0, C4<0>, C4<0>, C4<0>;
L_0x600001be1340 .functor BUFZ 1, v0x6000002e7b10_0, C4<0>, C4<0>, C4<0>;
L_0x15809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002e6f40_0 .net/2u *"_ivl_14", 3 0, L_0x15809a920;  1 drivers
v0x6000002e6fd0_0 .net "axi_araddr", 39 0, L_0x600001be1180;  alias, 1 drivers
v0x6000002e7060_0 .var "axi_araddr_reg", 39 0;
v0x6000002e70f0_0 .net "axi_arlen", 7 0, L_0x600001be11f0;  alias, 1 drivers
v0x6000002e7180_0 .var "axi_arlen_reg", 7 0;
v0x6000002e7210_0 .net "axi_arready", 0 0, v0x6000002bee20_0;  alias, 1 drivers
v0x6000002e72a0_0 .net "axi_arvalid", 0 0, L_0x600001be12d0;  alias, 1 drivers
v0x6000002e7330_0 .var "axi_arvalid_reg", 0 0;
v0x6000002e73c0_0 .net "axi_awaddr", 39 0, L_0x600001be0ee0;  alias, 1 drivers
v0x6000002e7450_0 .var "axi_awaddr_reg", 39 0;
v0x6000002e74e0_0 .net "axi_awlen", 7 0, L_0x600001be0f50;  alias, 1 drivers
v0x6000002e7570_0 .var "axi_awlen_reg", 7 0;
v0x6000002e7600_0 .net "axi_awready", 0 0, v0x6000002bf060_0;  alias, 1 drivers
v0x6000002e7690_0 .net "axi_awvalid", 0 0, L_0x600001be0fc0;  alias, 1 drivers
v0x6000002e7720_0 .var "axi_awvalid_reg", 0 0;
v0x6000002e77b0_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x6000002e7840_0 .net "axi_bresp", 1 0, v0x6000002bf210_0;  alias, 1 drivers
v0x6000002e78d0_0 .net "axi_bvalid", 0 0, v0x6000002bf2a0_0;  alias, 1 drivers
v0x6000002e7960_0 .net "axi_rdata", 255 0, v0x6000002bf330_0;  alias, 1 drivers
v0x6000002e79f0_0 .net "axi_rlast", 0 0, v0x6000002bf3c0_0;  alias, 1 drivers
v0x6000002e7a80_0 .net "axi_rready", 0 0, L_0x600001be1340;  alias, 1 drivers
v0x6000002e7b10_0 .var "axi_rready_reg", 0 0;
v0x6000002e7ba0_0 .net "axi_rvalid", 0 0, v0x6000002bf4e0_0;  alias, 1 drivers
v0x6000002e7c30_0 .net "axi_wdata", 255 0, L_0x600001be1030;  alias, 1 drivers
v0x6000002e7cc0_0 .var "axi_wdata_reg", 255 0;
v0x6000002e7d50_0 .net "axi_wlast", 0 0, L_0x600001be10a0;  alias, 1 drivers
v0x6000002e7de0_0 .var "axi_wlast_reg", 0 0;
v0x6000002e7e70_0 .net "axi_wready", 0 0, v0x6000002bf690_0;  alias, 1 drivers
v0x6000002e7f00_0 .net "axi_wvalid", 0 0, L_0x600001be1110;  alias, 1 drivers
v0x6000002e06c0_0 .var "axi_wvalid_reg", 0 0;
v0x6000002e0630_0 .net "cfg_cols", 11 0, L_0x6000001f5d60;  1 drivers
v0x6000002d8000_0 .net "cfg_rows", 11 0, L_0x6000001f5cc0;  1 drivers
v0x6000002d8090_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d8120_0 .net "cmd", 127 0, v0x6000002da910_0;  alias, 1 drivers
v0x6000002d81b0_0 .net "cmd_done", 0 0, L_0x600001be0cb0;  alias, 1 drivers
v0x6000002d8240_0 .net "cmd_ready", 0 0, L_0x6000001f5f40;  alias, 1 drivers
v0x6000002d82d0_0 .net "cmd_valid", 0 0, L_0x600001bed340;  alias, 1 drivers
v0x6000002d8360_0 .var "col_count", 11 0;
v0x6000002d83f0_0 .var "cols_cfg", 11 0;
v0x6000002d8480_0 .var "data_buf", 255 0;
v0x6000002d8510_0 .var "done_reg", 0 0;
v0x6000002d85a0_0 .net "ext_addr", 39 0, L_0x6000001f5b80;  1 drivers
v0x6000002d8630_0 .var "ext_base", 39 0;
v0x6000002d86c0_0 .var "ext_ptr", 39 0;
v0x6000002d8750_0 .net "ext_stride", 11 0, L_0x6000001f5e00;  1 drivers
v0x6000002d87e0_0 .var "ext_stride_cfg", 11 0;
v0x6000002d8870_0 .net "int_addr", 19 0, L_0x6000001f5c20;  1 drivers
v0x6000002d8900_0 .var "int_base", 19 0;
v0x6000002d8990_0 .var "int_ptr", 19 0;
v0x6000002d8a20_0 .net "int_stride", 11 0, L_0x6000001f5ea0;  1 drivers
v0x6000002d8ab0_0 .var "int_stride_cfg", 11 0;
v0x6000002d8b40_0 .var "op_type", 7 0;
v0x6000002d8bd0_0 .var "row_count", 11 0;
v0x6000002d8c60_0 .var "rows_cfg", 11 0;
v0x6000002d8cf0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d8d80_0 .net "sram_addr", 19 0, v0x6000002d8e10_0;  alias, 1 drivers
v0x6000002d8e10_0 .var "sram_addr_reg", 19 0;
v0x6000002d8ea0_0 .net "sram_rdata", 255 0, L_0x600001be1490;  alias, 1 drivers
v0x6000002d8f30_0 .net "sram_re", 0 0, L_0x600001be0e70;  alias, 1 drivers
v0x6000002d8fc0_0 .var "sram_re_reg", 0 0;
v0x6000002d9050_0 .net "sram_ready", 0 0, L_0x6000001f6da0;  alias, 1 drivers
v0x6000002d90e0_0 .net "sram_wdata", 255 0, L_0x600001be0d90;  alias, 1 drivers
v0x6000002d9170_0 .var "sram_wdata_reg", 255 0;
v0x6000002d9200_0 .net "sram_we", 0 0, L_0x600001be0e00;  alias, 1 drivers
v0x6000002d9290_0 .var "sram_we_reg", 0 0;
v0x6000002d9320_0 .var "state", 3 0;
v0x6000002d93b0_0 .net "subop", 7 0, L_0x6000001f5ae0;  1 drivers
E_0x6000025a3a80/0 .event negedge, v0x6000002d8cf0_0;
E_0x6000025a3a80/1 .event posedge, v0x6000002d8090_0;
E_0x6000025a3a80 .event/or E_0x6000025a3a80/0, E_0x6000025a3a80/1;
L_0x6000001f5ae0 .part v0x6000002da910_0, 112, 8;
L_0x6000001f5b80 .part v0x6000002da910_0, 72, 40;
L_0x6000001f5c20 .part v0x6000002da910_0, 52, 20;
L_0x6000001f5cc0 .part v0x6000002da910_0, 40, 12;
L_0x6000001f5d60 .part v0x6000002da910_0, 28, 12;
L_0x6000001f5e00 .part v0x6000002da910_0, 16, 12;
L_0x6000001f5ea0 .part v0x6000002da910_0, 4, 12;
L_0x6000001f5f40 .cmp/eq 4, v0x6000002d9320_0, L_0x15809a920;
S_0x150e6c560 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x150e96c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x151024a00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x151024a40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x151024a80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x151024ac0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x151024b00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x151024b40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x151024b80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x151024bc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x151024c00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x151024c40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x151024c80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x151024cc0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x151024d00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x151024d40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x151024d80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x151024dc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x151024e00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x151024e40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x151024e80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x151024ec0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x151024f00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x151024f40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x151024f80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x151024fc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x151025000 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x151025040 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x151025080 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001bee0d0 .functor AND 1, L_0x6000001fcb40, L_0x6000001fcc80, C4<1>, C4<1>;
L_0x600001bedd50 .functor AND 1, L_0x600001bee0d0, L_0x6000001fc820, C4<1>, C4<1>;
L_0x600001beddc0 .functor BUFZ 20, v0x6000002daf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001bede30 .functor BUFZ 1, v0x6000002db0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bed5e0 .functor BUFZ 1, v0x6000002db840_0, C4<0>, C4<0>, C4<0>;
L_0x600001bed420 .functor BUFZ 1, v0x6000002dc480_0, C4<0>, C4<0>, C4<0>;
L_0x600001bed340 .functor BUFZ 1, v0x6000002dab50_0, C4<0>, C4<0>, C4<0>;
L_0x600001bed1f0 .functor AND 1, L_0x6000001fd2c0, L_0x6000001fd360, C4<1>, C4<1>;
L_0x600001bed260 .functor AND 1, L_0x600001bed1f0, L_0x6000001fd400, C4<1>, C4<1>;
L_0x600001bed110 .functor BUFZ 1, v0x6000002dac70_0, C4<0>, C4<0>, C4<0>;
L_0x600001bed030 .functor BUFZ 1, v0x6000002dad90_0, C4<0>, C4<0>, C4<0>;
L_0x600001bed0a0 .functor BUFZ 1, v0x6000002dc090_0, C4<0>, C4<0>, C4<0>;
L_0x158098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d94d0_0 .net *"_ivl_11", 23 0, L_0x158098010;  1 drivers
L_0x158098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9560_0 .net/2u *"_ivl_12", 31 0, L_0x158098058;  1 drivers
v0x6000002d95f0_0 .net *"_ivl_14", 0 0, L_0x6000001fcb40;  1 drivers
v0x6000002d9680_0 .net *"_ivl_16", 31 0, L_0x6000001fcbe0;  1 drivers
L_0x1580980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9710_0 .net *"_ivl_19", 23 0, L_0x1580980a0;  1 drivers
L_0x1580980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1580980e8;  1 drivers
v0x6000002d9830_0 .net *"_ivl_22", 0 0, L_0x6000001fcc80;  1 drivers
v0x6000002d98c0_0 .net *"_ivl_25", 0 0, L_0x600001bee0d0;  1 drivers
v0x6000002d9950_0 .net *"_ivl_26", 31 0, L_0x6000001fcd20;  1 drivers
L_0x158098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d99e0_0 .net *"_ivl_29", 23 0, L_0x158098130;  1 drivers
L_0x158098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9a70_0 .net/2u *"_ivl_30", 31 0, L_0x158098178;  1 drivers
v0x6000002d9b00_0 .net *"_ivl_32", 0 0, L_0x6000001fc820;  1 drivers
v0x6000002d9b90_0 .net *"_ivl_36", 31 0, L_0x6000001fc640;  1 drivers
L_0x1580981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9c20_0 .net *"_ivl_39", 23 0, L_0x1580981c0;  1 drivers
L_0x158098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x158098208;  1 drivers
v0x6000002d9d40_0 .net *"_ivl_44", 31 0, L_0x6000001fc500;  1 drivers
L_0x158098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9dd0_0 .net *"_ivl_47", 23 0, L_0x158098250;  1 drivers
L_0x158098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9e60_0 .net/2u *"_ivl_48", 31 0, L_0x158098298;  1 drivers
v0x6000002d9ef0_0 .net *"_ivl_52", 31 0, L_0x6000001fd180;  1 drivers
L_0x1580982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d9f80_0 .net *"_ivl_55", 23 0, L_0x1580982e0;  1 drivers
L_0x158098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002da010_0 .net/2u *"_ivl_56", 31 0, L_0x158098328;  1 drivers
L_0x158098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002da0a0_0 .net/2u *"_ivl_76", 3 0, L_0x158098370;  1 drivers
v0x6000002da130_0 .net *"_ivl_78", 0 0, L_0x6000001fd2c0;  1 drivers
v0x6000002da1c0_0 .net *"_ivl_8", 31 0, L_0x6000001fcaa0;  1 drivers
L_0x1580983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000002da250_0 .net/2u *"_ivl_80", 3 0, L_0x1580983b8;  1 drivers
v0x6000002da2e0_0 .net *"_ivl_82", 0 0, L_0x6000001fd360;  1 drivers
v0x6000002da370_0 .net *"_ivl_85", 0 0, L_0x600001bed1f0;  1 drivers
L_0x158098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000002da400_0 .net/2u *"_ivl_86", 3 0, L_0x158098400;  1 drivers
v0x6000002da490_0 .net *"_ivl_88", 0 0, L_0x6000001fd400;  1 drivers
v0x6000002da520_0 .net "all_done", 0 0, L_0x600001bedd50;  1 drivers
v0x6000002da5b0_0 .net "busy", 0 0, L_0x600001bed260;  alias, 1 drivers
v0x6000002da640_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002da6d0_0 .var "decoded_opcode", 7 0;
v0x6000002da760_0 .var "decoded_subop", 7 0;
v0x6000002da7f0_0 .net "dma_clear", 0 0, L_0x6000001fd220;  1 drivers
v0x6000002da880_0 .net "dma_cmd", 127 0, v0x6000002da910_0;  alias, 1 drivers
v0x6000002da910_0 .var "dma_cmd_reg", 127 0;
v0x6000002da9a0_0 .net "dma_done", 0 0, L_0x600001be0cb0;  alias, 1 drivers
v0x6000002daa30_0 .net "dma_ready", 0 0, L_0x6000001f5f40;  alias, 1 drivers
v0x6000002daac0_0 .net "dma_valid", 0 0, L_0x600001bed340;  alias, 1 drivers
v0x6000002dab50_0 .var "dma_valid_reg", 0 0;
v0x6000002dabe0_0 .net "done", 0 0, L_0x600001bed110;  alias, 1 drivers
v0x6000002dac70_0 .var "done_reg", 0 0;
v0x6000002dad00_0 .net "error", 0 0, L_0x600001bed030;  alias, 1 drivers
v0x6000002dad90_0 .var "error_reg", 0 0;
v0x6000002dae20_0 .net "global_sync_in", 0 0, v0x6000002bf8d0_0;  alias, 1 drivers
v0x6000002daeb0_0 .net "imem_addr", 19 0, L_0x600001beddc0;  alias, 1 drivers
v0x6000002daf40_0 .var "imem_addr_reg", 19 0;
v0x6000002dafd0_0 .net "imem_data", 127 0, v0x6000002bc360_0;  alias, 1 drivers
v0x6000002db060_0 .net "imem_re", 0 0, L_0x600001bede30;  alias, 1 drivers
v0x6000002db0f0_0 .var "imem_re_reg", 0 0;
v0x6000002db180_0 .net "imem_valid", 0 0, L_0x600001bedff0;  alias, 1 drivers
v0x6000002db210_0 .var "instr_reg", 127 0;
v0x6000002db2a0_0 .net "loop_count", 15 0, L_0x6000001fc960;  1 drivers
v0x6000002db330 .array "loop_counter", 3 0, 15 0;
v0x6000002db3c0_0 .var "loop_sp", 1 0;
v0x6000002db450 .array "loop_start_addr", 3 0, 19 0;
v0x6000002db4e0_0 .net "mxu_clear", 0 0, L_0x6000001fc5a0;  1 drivers
v0x6000002db570_0 .net "mxu_cmd", 127 0, v0x6000002db600_0;  alias, 1 drivers
v0x6000002db600_0 .var "mxu_cmd_reg", 127 0;
v0x6000002db690_0 .net "mxu_done", 0 0, L_0x600001be0930;  alias, 1 drivers
v0x6000002db720_0 .net "mxu_ready", 0 0, L_0x600001be08c0;  alias, 1 drivers
v0x6000002db7b0_0 .net "mxu_valid", 0 0, L_0x600001bed5e0;  alias, 1 drivers
v0x6000002db840_0 .var "mxu_valid_reg", 0 0;
v0x6000002db8d0_0 .net "opcode", 7 0, L_0x6000001fcf00;  1 drivers
v0x6000002db960_0 .var "pc", 19 0;
v0x6000002db9f0_0 .var "pending_dma", 7 0;
v0x6000002dba80_0 .var "pending_mxu", 7 0;
v0x6000002dbb10_0 .var "pending_vpu", 7 0;
v0x6000002dbba0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002dbc30_0 .net "start", 0 0, v0x6000002b02d0_0;  alias, 1 drivers
v0x6000002dbcc0_0 .net "start_pc", 19 0, v0x6000002b0360_0;  alias, 1 drivers
v0x6000002dbd50_0 .var "state", 3 0;
v0x6000002dbde0_0 .net "subop", 7 0, L_0x6000001fd040;  1 drivers
v0x6000002dbe70_0 .net "sync_grant", 0 0, v0x6000002b0000_0;  alias, 1 drivers
v0x6000002dbf00_0 .net "sync_mask", 7 0, L_0x6000001fca00;  1 drivers
v0x6000002dc000_0 .net "sync_request", 0 0, L_0x600001bed0a0;  alias, 1 drivers
v0x6000002dc090_0 .var "sync_request_reg", 0 0;
v0x6000002dc120_0 .net "vpu_clear", 0 0, L_0x6000001fd0e0;  1 drivers
v0x6000002dc1b0_0 .net "vpu_cmd", 127 0, v0x6000002dc240_0;  alias, 1 drivers
v0x6000002dc240_0 .var "vpu_cmd_reg", 127 0;
v0x6000002dc2d0_0 .net "vpu_done", 0 0, L_0x600001be0a80;  alias, 1 drivers
v0x6000002dc360_0 .net "vpu_ready", 0 0, L_0x6000001f5a40;  alias, 1 drivers
v0x6000002dc3f0_0 .net "vpu_valid", 0 0, L_0x600001bed420;  alias, 1 drivers
v0x6000002dc480_0 .var "vpu_valid_reg", 0 0;
L_0x6000001fcf00 .part v0x6000002bc360_0, 120, 8;
L_0x6000001fd040 .part v0x6000002bc360_0, 112, 8;
L_0x6000001fc960 .part v0x6000002bc360_0, 32, 16;
L_0x6000001fca00 .part v0x6000002bc360_0, 104, 8;
L_0x6000001fcaa0 .concat [ 8 24 0 0], v0x6000002dba80_0, L_0x158098010;
L_0x6000001fcb40 .cmp/eq 32, L_0x6000001fcaa0, L_0x158098058;
L_0x6000001fcbe0 .concat [ 8 24 0 0], v0x6000002dbb10_0, L_0x1580980a0;
L_0x6000001fcc80 .cmp/eq 32, L_0x6000001fcbe0, L_0x1580980e8;
L_0x6000001fcd20 .concat [ 8 24 0 0], v0x6000002db9f0_0, L_0x158098130;
L_0x6000001fc820 .cmp/eq 32, L_0x6000001fcd20, L_0x158098178;
L_0x6000001fc640 .concat [ 8 24 0 0], v0x6000002dba80_0, L_0x1580981c0;
L_0x6000001fc5a0 .cmp/eq 32, L_0x6000001fc640, L_0x158098208;
L_0x6000001fc500 .concat [ 8 24 0 0], v0x6000002dbb10_0, L_0x158098250;
L_0x6000001fd0e0 .cmp/eq 32, L_0x6000001fc500, L_0x158098298;
L_0x6000001fd180 .concat [ 8 24 0 0], v0x6000002db9f0_0, L_0x1580982e0;
L_0x6000001fd220 .cmp/eq 32, L_0x6000001fd180, L_0x158098328;
L_0x6000001fd2c0 .cmp/ne 4, v0x6000002dbd50_0, L_0x158098370;
L_0x6000001fd360 .cmp/ne 4, v0x6000002dbd50_0, L_0x1580983b8;
L_0x6000001fd400 .cmp/ne 4, v0x6000002dbd50_0, L_0x158098400;
S_0x150e923f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x150e6c560;
 .timescale 0 0;
v0x6000002d9440_0 .var/i "i", 31 0;
S_0x150e8fda0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x150e96c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x150e8d750 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x150e8d790 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x150e8d7d0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x150e8d810 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x150e8d850 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x150e8d890 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x150e8d8d0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x150e8d910 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600001be0460 .functor OR 1, L_0x6000001f2d00, L_0x6000001f2da0, C4<0>, C4<0>;
L_0x600001be04d0 .functor AND 1, L_0x6000001f2e40, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001be0540 .functor AND 1, L_0x600001be04d0, L_0x6000001f2ee0, C4<1>, C4<1>;
L_0x600001be05b0 .functor OR 1, L_0x600001be0460, L_0x600001be0540, C4<0>, C4<0>;
L_0x600001be0620 .functor BUFZ 1, L_0x600001be05b0, C4<0>, C4<0>, C4<0>;
L_0x600001be0690 .functor AND 1, L_0x6000001f2f80, L_0x6000001f3020, C4<1>, C4<1>;
L_0x600001be0700 .functor AND 1, L_0x6000001f3200, L_0x6000001f32a0, C4<1>, C4<1>;
L_0x600001be0770 .functor AND 1, L_0x600001be0700, L_0x6000001f3480, C4<1>, C4<1>;
v0x6000002c2d00_0 .net *"_ivl_101", 0 0, L_0x6000001f3480;  1 drivers
L_0x15809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002c2d90_0 .net/2u *"_ivl_37", 2 0, L_0x15809a188;  1 drivers
v0x6000002c2e20_0 .net *"_ivl_39", 0 0, L_0x6000001f2d00;  1 drivers
L_0x15809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000002c2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x15809a1d0;  1 drivers
v0x6000002c2f40_0 .net *"_ivl_43", 0 0, L_0x6000001f2da0;  1 drivers
v0x6000002c2fd0_0 .net *"_ivl_46", 0 0, L_0x600001be0460;  1 drivers
L_0x15809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002c3060_0 .net/2u *"_ivl_47", 2 0, L_0x15809a218;  1 drivers
v0x6000002c30f0_0 .net *"_ivl_49", 0 0, L_0x6000001f2e40;  1 drivers
v0x6000002c3180_0 .net *"_ivl_52", 0 0, L_0x600001be04d0;  1 drivers
v0x6000002c3210_0 .net *"_ivl_54", 0 0, L_0x6000001f2ee0;  1 drivers
v0x6000002c32a0_0 .net *"_ivl_56", 0 0, L_0x600001be0540;  1 drivers
L_0x15809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002c3330_0 .net/2u *"_ivl_61", 2 0, L_0x15809a260;  1 drivers
v0x6000002c33c0_0 .net *"_ivl_63", 0 0, L_0x6000001f2f80;  1 drivers
L_0x15809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000002c3450_0 .net/2u *"_ivl_65", 2 0, L_0x15809a2a8;  1 drivers
v0x6000002c34e0_0 .net *"_ivl_67", 0 0, L_0x6000001f3020;  1 drivers
L_0x15809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000002c3570_0 .net/2u *"_ivl_71", 2 0, L_0x15809a2f0;  1 drivers
L_0x15809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002c3600_0 .net/2u *"_ivl_75", 2 0, L_0x15809a338;  1 drivers
L_0x15809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000002c3690_0 .net/2u *"_ivl_81", 2 0, L_0x15809a3c8;  1 drivers
v0x6000002c3720_0 .net *"_ivl_83", 0 0, L_0x6000001f3200;  1 drivers
v0x6000002c37b0_0 .net *"_ivl_85", 0 0, L_0x6000001f32a0;  1 drivers
v0x6000002c3840_0 .net *"_ivl_88", 0 0, L_0x600001be0700;  1 drivers
v0x6000002c38d0_0 .net *"_ivl_89", 31 0, L_0x6000001f3340;  1 drivers
L_0x15809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c3960_0 .net *"_ivl_92", 15 0, L_0x15809a410;  1 drivers
L_0x15809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000002c39f0_0 .net *"_ivl_93", 31 0, L_0x15809aa88;  1 drivers
L_0x15809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000002c3a80_0 .net/2u *"_ivl_97", 31 0, L_0x15809a458;  1 drivers
v0x6000002c3b10_0 .net *"_ivl_99", 31 0, L_0x6000001f33e0;  1 drivers
v0x6000002c3ba0_0 .net "act_data", 31 0, v0x6000002bb060_0;  1 drivers
v0x6000002c3c30 .array "act_h", 19 0;
v0x6000002c3c30_0 .net v0x6000002c3c30 0, 7 0, L_0x600001becee0; 1 drivers
v0x6000002c3c30_1 .net v0x6000002c3c30 1, 7 0, v0x6000002dd5f0_0; 1 drivers
v0x6000002c3c30_2 .net v0x6000002c3c30 2, 7 0, v0x6000002deb50_0; 1 drivers
v0x6000002c3c30_3 .net v0x6000002c3c30 3, 7 0, v0x6000002d0120_0; 1 drivers
v0x6000002c3c30_4 .net v0x6000002c3c30 4, 7 0, v0x6000002d1680_0; 1 drivers
v0x6000002c3c30_5 .net v0x6000002c3c30 5, 7 0, L_0x600001becd90; 1 drivers
v0x6000002c3c30_6 .net v0x6000002c3c30 6, 7 0, v0x6000002d2be0_0; 1 drivers
v0x6000002c3c30_7 .net v0x6000002c3c30 7, 7 0, v0x6000002d41b0_0; 1 drivers
v0x6000002c3c30_8 .net v0x6000002c3c30 8, 7 0, v0x6000002d5710_0; 1 drivers
v0x6000002c3c30_9 .net v0x6000002c3c30 9, 7 0, v0x6000002d6c70_0; 1 drivers
v0x6000002c3c30_10 .net v0x6000002c3c30 10, 7 0, L_0x600001bece00; 1 drivers
v0x6000002c3c30_11 .net v0x6000002c3c30 11, 7 0, v0x6000002c8240_0; 1 drivers
v0x6000002c3c30_12 .net v0x6000002c3c30 12, 7 0, v0x6000002c97a0_0; 1 drivers
v0x6000002c3c30_13 .net v0x6000002c3c30 13, 7 0, v0x6000002cad00_0; 1 drivers
v0x6000002c3c30_14 .net v0x6000002c3c30 14, 7 0, v0x6000002cc2d0_0; 1 drivers
v0x6000002c3c30_15 .net v0x6000002c3c30 15, 7 0, L_0x600001beccb0; 1 drivers
v0x6000002c3c30_16 .net v0x6000002c3c30 16, 7 0, v0x6000002cd830_0; 1 drivers
v0x6000002c3c30_17 .net v0x6000002c3c30 17, 7 0, v0x6000002ced90_0; 1 drivers
v0x6000002c3c30_18 .net v0x6000002c3c30 18, 7 0, v0x6000002c0360_0; 1 drivers
v0x6000002c3c30_19 .net v0x6000002c3c30 19, 7 0, v0x6000002c18c0_0; 1 drivers
v0x6000002c3cc0_0 .net "act_ready", 0 0, L_0x6000001f3160;  1 drivers
v0x6000002c3d50_0 .net "act_valid", 0 0, v0x6000002bb180_0;  1 drivers
v0x6000002c3de0_0 .net "busy", 0 0, L_0x600001be0690;  alias, 1 drivers
v0x6000002c3e70_0 .net "cfg_k_tiles", 15 0, L_0x6000001fd900;  alias, 1 drivers
L_0x15809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c3f00_0 .net "clear_acc", 0 0, L_0x15809a4a0;  1 drivers
v0x6000002c4000_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c4090_0 .var "cycle_count", 15 0;
v0x6000002c4120_0 .var "cycle_count_next", 15 0;
v0x6000002dc510_5 .array/port v0x6000002dc510, 5;
v0x6000002c41b0 .array "deskew_output", 3 0;
v0x6000002c41b0_0 .net v0x6000002c41b0 0, 31 0, v0x6000002dc510_5; 1 drivers
v0x6000002dc630_3 .array/port v0x6000002dc630, 3;
v0x6000002c41b0_1 .net v0x6000002c41b0 1, 31 0, v0x6000002dc630_3; 1 drivers
v0x6000002dc750_1 .array/port v0x6000002dc750, 1;
v0x6000002c41b0_2 .net v0x6000002c41b0 2, 31 0, v0x6000002dc750_1; 1 drivers
v0x6000002c41b0_3 .net v0x6000002c41b0 3, 31 0, L_0x600001be0230; 1 drivers
v0x6000002c4240_0 .net "done", 0 0, L_0x6000001f30c0;  alias, 1 drivers
L_0x15809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000002c42d0_0 .net "drain_delay", 15 0, L_0x15809a380;  1 drivers
v0x6000002c4360_0 .net "pe_enable", 0 0, L_0x600001be05b0;  1 drivers
v0x6000002c43f0 .array "psum_bottom", 3 0;
v0x6000002c43f0_0 .net v0x6000002c43f0 0, 31 0, L_0x600001bf73a0; 1 drivers
v0x6000002c43f0_1 .net v0x6000002c43f0 1, 31 0, L_0x600001be0000; 1 drivers
v0x6000002c43f0_2 .net v0x6000002c43f0 2, 31 0, L_0x600001be00e0; 1 drivers
v0x6000002c43f0_3 .net v0x6000002c43f0 3, 31 0, L_0x600001be01c0; 1 drivers
L_0x158098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c4480 .array "psum_v", 19 0;
v0x6000002c4480_0 .net v0x6000002c4480 0, 31 0, L_0x158098568; 1 drivers
L_0x1580985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c4480_1 .net v0x6000002c4480 1, 31 0, L_0x1580985b0; 1 drivers
L_0x1580985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c4480_2 .net v0x6000002c4480 2, 31 0, L_0x1580985f8; 1 drivers
L_0x158098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c4480_3 .net v0x6000002c4480 3, 31 0, L_0x158098640; 1 drivers
v0x6000002c4480_4 .net v0x6000002c4480 4, 31 0, v0x6000002ddb00_0; 1 drivers
v0x6000002c4480_5 .net v0x6000002c4480 5, 31 0, v0x6000002df060_0; 1 drivers
v0x6000002c4480_6 .net v0x6000002c4480 6, 31 0, v0x6000002d0630_0; 1 drivers
v0x6000002c4480_7 .net v0x6000002c4480 7, 31 0, v0x6000002d1b90_0; 1 drivers
v0x6000002c4480_8 .net v0x6000002c4480 8, 31 0, v0x6000002d30f0_0; 1 drivers
v0x6000002c4480_9 .net v0x6000002c4480 9, 31 0, v0x6000002d46c0_0; 1 drivers
v0x6000002c4480_10 .net v0x6000002c4480 10, 31 0, v0x6000002d5c20_0; 1 drivers
v0x6000002c4480_11 .net v0x6000002c4480 11, 31 0, v0x6000002d7180_0; 1 drivers
v0x6000002c4480_12 .net v0x6000002c4480 12, 31 0, v0x6000002c8750_0; 1 drivers
v0x6000002c4480_13 .net v0x6000002c4480 13, 31 0, v0x6000002c9cb0_0; 1 drivers
v0x6000002c4480_14 .net v0x6000002c4480 14, 31 0, v0x6000002cb210_0; 1 drivers
v0x6000002c4480_15 .net v0x6000002c4480 15, 31 0, v0x6000002cc7e0_0; 1 drivers
v0x6000002c4480_16 .net v0x6000002c4480 16, 31 0, v0x6000002cdd40_0; 1 drivers
v0x6000002c4480_17 .net v0x6000002c4480 17, 31 0, v0x6000002cf2a0_0; 1 drivers
v0x6000002c4480_18 .net v0x6000002c4480 18, 31 0, v0x6000002c0870_0; 1 drivers
v0x6000002c4480_19 .net v0x6000002c4480 19, 31 0, v0x6000002c1dd0_0; 1 drivers
v0x6000002c4510_0 .net "result_data", 127 0, L_0x6000001f2c60;  alias, 1 drivers
L_0x15809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c45a0_0 .net "result_ready", 0 0, L_0x15809a4e8;  1 drivers
v0x6000002c4630_0 .net "result_valid", 0 0, L_0x600001be0770;  alias, 1 drivers
v0x6000002c46c0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002c4750_0 .net "skew_enable", 0 0, L_0x600001be0620;  1 drivers
v0x6000002c47e0 .array "skew_input", 3 0;
v0x6000002c47e0_0 .net v0x6000002c47e0 0, 7 0, L_0x6000001fda40; 1 drivers
v0x6000002c47e0_1 .net v0x6000002c47e0 1, 7 0, L_0x6000001fdb80; 1 drivers
v0x6000002c47e0_2 .net v0x6000002c47e0 2, 7 0, L_0x6000001fdcc0; 1 drivers
v0x6000002c47e0_3 .net v0x6000002c47e0 3, 7 0, L_0x6000001fde00; 1 drivers
v0x6000002c4870 .array "skew_output", 3 0;
v0x6000002c4870_0 .net v0x6000002c4870 0, 7 0, v0x6000002dc870_0; 1 drivers
v0x6000002c4870_1 .net v0x6000002c4870 1, 7 0, v0x6000002dcb40_0; 1 drivers
v0x6000002c4870_2 .net v0x6000002c4870 2, 7 0, v0x6000002dce10_0; 1 drivers
v0x6000002c4870_3 .net v0x6000002c4870 3, 7 0, v0x6000002dd0e0_0; 1 drivers
v0x6000002c4900_0 .net "start", 0 0, v0x6000002bd680_0;  1 drivers
v0x6000002c4990_0 .var "state", 2 0;
v0x6000002c4a20_0 .var "state_next", 2 0;
v0x6000002c4ab0_0 .net "weight_load_col", 1 0, v0x6000002beb50_0;  1 drivers
v0x6000002c4b40_0 .net "weight_load_data", 31 0, L_0x6000001f3520;  1 drivers
v0x6000002c4bd0_0 .net "weight_load_en", 0 0, v0x6000002bebe0_0;  1 drivers
E_0x6000025a4340/0 .event anyedge, v0x6000002c4990_0, v0x6000002c4090_0, v0x6000002c4900_0, v0x6000002c4bd0_0;
E_0x6000025a4340/1 .event anyedge, v0x6000002c3e70_0, v0x6000002c42d0_0;
E_0x6000025a4340 .event/or E_0x6000025a4340/0, E_0x6000025a4340/1;
L_0x6000001fd9a0 .part v0x6000002bb060_0, 0, 8;
L_0x158098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001fda40 .functor MUXZ 8, L_0x158098448, L_0x6000001fd9a0, v0x6000002bb180_0, C4<>;
L_0x6000001fdae0 .part v0x6000002bb060_0, 8, 8;
L_0x158098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001fdb80 .functor MUXZ 8, L_0x158098490, L_0x6000001fdae0, v0x6000002bb180_0, C4<>;
L_0x6000001fdc20 .part v0x6000002bb060_0, 16, 8;
L_0x1580984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001fdcc0 .functor MUXZ 8, L_0x1580984d8, L_0x6000001fdc20, v0x6000002bb180_0, C4<>;
L_0x6000001fdd60 .part v0x6000002bb060_0, 24, 8;
L_0x158098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001fde00 .functor MUXZ 8, L_0x158098520, L_0x6000001fdd60, v0x6000002bb180_0, C4<>;
L_0x6000001fdfe0 .part L_0x6000001f3520, 0, 8;
L_0x6000001fe800 .part L_0x6000001f3520, 0, 8;
L_0x6000001ff020 .part L_0x6000001f3520, 0, 8;
L_0x6000001ff840 .part L_0x6000001f3520, 0, 8;
L_0x6000001fba20 .part L_0x6000001f3520, 8, 8;
L_0x6000001fb3e0 .part L_0x6000001f3520, 8, 8;
L_0x6000001fac60 .part L_0x6000001f3520, 8, 8;
L_0x6000001f9d60 .part L_0x6000001f3520, 8, 8;
L_0x6000001f9680 .part L_0x6000001f3520, 16, 8;
L_0x6000001f8d20 .part L_0x6000001f3520, 16, 8;
L_0x6000001fa300 .part L_0x6000001f3520, 16, 8;
L_0x6000001f0500 .part L_0x6000001f3520, 16, 8;
L_0x6000001f0d20 .part L_0x6000001f3520, 24, 8;
L_0x6000001f1540 .part L_0x6000001f3520, 24, 8;
L_0x6000001f1d60 .part L_0x6000001f3520, 24, 8;
L_0x6000001f2580 .part L_0x6000001f3520, 24, 8;
L_0x6000001f2c60 .concat8 [ 32 32 32 32], L_0x600001be02a0, L_0x600001be0310, L_0x600001be0380, L_0x600001be03f0;
L_0x6000001f2d00 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a188;
L_0x6000001f2da0 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a1d0;
L_0x6000001f2e40 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a218;
L_0x6000001f2ee0 .reduce/nor v0x6000002bebe0_0;
L_0x6000001f2f80 .cmp/ne 3, v0x6000002c4990_0, L_0x15809a260;
L_0x6000001f3020 .cmp/ne 3, v0x6000002c4990_0, L_0x15809a2a8;
L_0x6000001f30c0 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a2f0;
L_0x6000001f3160 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a338;
L_0x6000001f3200 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a3c8;
L_0x6000001f32a0 .cmp/ge 16, v0x6000002c4090_0, L_0x15809a380;
L_0x6000001f3340 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x15809a410;
L_0x6000001f33e0 .arith/sum 32, L_0x15809aa88, L_0x15809a458;
L_0x6000001f3480 .cmp/gt 32, L_0x6000001f33e0, L_0x6000001f3340;
S_0x150e88ab0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x600001ee3600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600001ee3640 .param/l "col" 1 7 248, +C4<00>;
L_0x600001bf73a0 .functor BUFZ 32, v0x6000002cdd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e86460 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150e88ab0;
 .timescale 0 0;
v0x6000002dc510 .array "delay_stages", 5 0, 31 0;
v0x6000002dc5a0_0 .var/i "i", 31 0;
S_0x150e83e10 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x600001ee3580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600001ee35c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600001be0000 .functor BUFZ 32, v0x6000002cf2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e817c0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150e83e10;
 .timescale 0 0;
v0x6000002dc630 .array "delay_stages", 3 0, 31 0;
v0x6000002dc6c0_0 .var/i "i", 31 0;
S_0x150e7f170 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x600001ee3680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600001ee36c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600001be00e0 .functor BUFZ 32, v0x6000002c0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e7cb20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150e7f170;
 .timescale 0 0;
v0x6000002dc750 .array "delay_stages", 1 0, 31 0;
v0x6000002dc7e0_0 .var/i "i", 31 0;
S_0x150e7a4d0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x600001ee3700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600001ee3740 .param/l "col" 1 7 248, +C4<011>;
L_0x600001be01c0 .functor BUFZ 32, v0x6000002c1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e77e80 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x150e7a4d0;
 .timescale 0 0;
L_0x600001be0230 .functor BUFZ 32, L_0x600001be01c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e75830 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a45c0 .param/l "row" 1 7 142, +C4<00>;
v0x6000002dc900_0 .net *"_ivl_1", 7 0, L_0x6000001fd9a0;  1 drivers
v0x6000002dc990_0 .net/2u *"_ivl_2", 7 0, L_0x158098448;  1 drivers
S_0x150e731e0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x150e75830;
 .timescale 0 0;
v0x6000002dc870_0 .var "out_reg", 7 0;
S_0x150e70b90 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a4640 .param/l "row" 1 7 142, +C4<01>;
v0x6000002dcbd0_0 .net *"_ivl_1", 7 0, L_0x6000001fdae0;  1 drivers
v0x6000002dcc60_0 .net/2u *"_ivl_2", 7 0, L_0x158098490;  1 drivers
S_0x150e6e540 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150e70b90;
 .timescale 0 0;
v0x6000002dca20 .array "delay_stages", 0 0, 7 0;
v0x6000002dcab0_0 .var/i "i", 31 0;
v0x6000002dcb40_0 .var "out_reg", 7 0;
S_0x150e20760 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a46c0 .param/l "row" 1 7 142, +C4<010>;
v0x6000002dcea0_0 .net *"_ivl_1", 7 0, L_0x6000001fdc20;  1 drivers
v0x6000002dcf30_0 .net/2u *"_ivl_2", 7 0, L_0x1580984d8;  1 drivers
S_0x150e208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150e20760;
 .timescale 0 0;
v0x6000002dccf0 .array "delay_stages", 1 0, 7 0;
v0x6000002dcd80_0 .var/i "i", 31 0;
v0x6000002dce10_0 .var "out_reg", 7 0;
S_0x150e0baa0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a4740 .param/l "row" 1 7 142, +C4<011>;
v0x6000002dd170_0 .net *"_ivl_1", 7 0, L_0x6000001fdd60;  1 drivers
v0x6000002dd200_0 .net/2u *"_ivl_2", 7 0, L_0x158098520;  1 drivers
S_0x150e0bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150e0baa0;
 .timescale 0 0;
v0x6000002dcfc0 .array "delay_stages", 2 0, 7 0;
v0x6000002dd050_0 .var/i "i", 31 0;
v0x6000002dd0e0_0 .var "out_reg", 7 0;
S_0x150e19c40 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a4580 .param/l "row" 1 7 213, +C4<00>;
S_0x150e19db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e19c40;
 .timescale 0 0;
P_0x6000025a4800 .param/l "col" 1 7 214, +C4<00>;
L_0x600001becd20 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fdf40, C4<1>, C4<1>;
L_0x600001becbd0 .functor AND 1, L_0x6000001fe120, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001becc40 .functor OR 1, L_0x6000001fe080, L_0x600001becbd0, C4<0>, C4<0>;
L_0x600001becaf0 .functor AND 1, L_0x15809a4a0, L_0x600001becc40, C4<1>, C4<1>;
L_0x600001becb60 .functor AND 1, L_0x600001becaf0, L_0x6000001fe260, C4<1>, C4<1>;
v0x6000002dddd0_0 .net *"_ivl_0", 2 0, L_0x6000001fdea0;  1 drivers
L_0x158098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002dde60_0 .net/2u *"_ivl_11", 2 0, L_0x158098718;  1 drivers
v0x6000002ddef0_0 .net *"_ivl_13", 0 0, L_0x6000001fe080;  1 drivers
L_0x158098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ddf80_0 .net/2u *"_ivl_15", 2 0, L_0x158098760;  1 drivers
v0x6000002de010_0 .net *"_ivl_17", 0 0, L_0x6000001fe120;  1 drivers
v0x6000002de0a0_0 .net *"_ivl_20", 0 0, L_0x600001becbd0;  1 drivers
v0x6000002de130_0 .net *"_ivl_22", 0 0, L_0x600001becc40;  1 drivers
v0x6000002de1c0_0 .net *"_ivl_24", 0 0, L_0x600001becaf0;  1 drivers
v0x6000002de250_0 .net *"_ivl_25", 31 0, L_0x6000001fe1c0;  1 drivers
L_0x1580987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002de2e0_0 .net *"_ivl_28", 15 0, L_0x1580987a8;  1 drivers
L_0x1580987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002de370_0 .net/2u *"_ivl_29", 31 0, L_0x1580987f0;  1 drivers
L_0x158098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002de400_0 .net *"_ivl_3", 0 0, L_0x158098688;  1 drivers
v0x6000002de490_0 .net *"_ivl_31", 0 0, L_0x6000001fe260;  1 drivers
L_0x1580986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002de520_0 .net/2u *"_ivl_4", 2 0, L_0x1580986d0;  1 drivers
v0x6000002de5b0_0 .net *"_ivl_6", 0 0, L_0x6000001fdf40;  1 drivers
v0x6000002de640_0 .net "do_clear", 0 0, L_0x600001becb60;  1 drivers
v0x6000002de6d0_0 .net "load_weight", 0 0, L_0x600001becd20;  1 drivers
v0x6000002de760_0 .net "weight_in", 7 0, L_0x6000001fdfe0;  1 drivers
L_0x6000001fdea0 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158098688;
L_0x6000001fdf40 .cmp/eq 3, L_0x6000001fdea0, L_0x1580986d0;
L_0x6000001fe080 .cmp/eq 3, v0x6000002c4990_0, L_0x158098718;
L_0x6000001fe120 .cmp/eq 3, v0x6000002c4990_0, L_0x158098760;
L_0x6000001fe1c0 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x1580987a8;
L_0x6000001fe260 .cmp/eq 32, L_0x6000001fe1c0, L_0x1580987f0;
S_0x150e1c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002dd290_0 .net *"_ivl_11", 0 0, L_0x6000001fe4e0;  1 drivers
v0x6000002dd320_0 .net *"_ivl_12", 15 0, L_0x6000001fe580;  1 drivers
v0x6000002dd3b0_0 .net/s *"_ivl_4", 15 0, L_0x6000001fe300;  1 drivers
v0x6000002dd440_0 .net/s *"_ivl_6", 15 0, L_0x6000001fe3a0;  1 drivers
v0x6000002dd4d0_0 .net/s "a_signed", 7 0, v0x6000002dd680_0;  1 drivers
v0x6000002dd560_0 .net "act_in", 7 0, L_0x600001becee0;  alias, 1 drivers
v0x6000002dd5f0_0 .var "act_out", 7 0;
v0x6000002dd680_0 .var "act_reg", 7 0;
v0x6000002dd710_0 .net "clear_acc", 0 0, L_0x600001becb60;  alias, 1 drivers
v0x6000002dd7a0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002dd830_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002dd8c0_0 .net "load_weight", 0 0, L_0x600001becd20;  alias, 1 drivers
v0x6000002dd950_0 .net/s "product", 15 0, L_0x6000001fe440;  1 drivers
v0x6000002dd9e0_0 .net/s "product_ext", 31 0, L_0x6000001fe620;  1 drivers
v0x6000002dda70_0 .net "psum_in", 31 0, L_0x158098568;  alias, 1 drivers
v0x6000002ddb00_0 .var "psum_out", 31 0;
v0x6000002ddb90_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002ddc20_0 .net/s "w_signed", 7 0, v0x6000002ddd40_0;  1 drivers
v0x6000002ddcb0_0 .net "weight_in", 7 0, L_0x6000001fdfe0;  alias, 1 drivers
v0x6000002ddd40_0 .var "weight_reg", 7 0;
L_0x6000001fe300 .extend/s 16, v0x6000002dd680_0;
L_0x6000001fe3a0 .extend/s 16, v0x6000002ddd40_0;
L_0x6000001fe440 .arith/mult 16, L_0x6000001fe300, L_0x6000001fe3a0;
L_0x6000001fe4e0 .part L_0x6000001fe440, 15, 1;
LS_0x6000001fe580_0_0 .concat [ 1 1 1 1], L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0;
LS_0x6000001fe580_0_4 .concat [ 1 1 1 1], L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0;
LS_0x6000001fe580_0_8 .concat [ 1 1 1 1], L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0;
LS_0x6000001fe580_0_12 .concat [ 1 1 1 1], L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0, L_0x6000001fe4e0;
L_0x6000001fe580 .concat [ 4 4 4 4], LS_0x6000001fe580_0_0, LS_0x6000001fe580_0_4, LS_0x6000001fe580_0_8, LS_0x6000001fe580_0_12;
L_0x6000001fe620 .concat [ 16 16 0 0], L_0x6000001fe440, L_0x6000001fe580;
S_0x150e1c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e19c40;
 .timescale 0 0;
P_0x6000025a4980 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bec930 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fe760, C4<1>, C4<1>;
L_0x600001bec9a0 .functor AND 1, L_0x6000001fe940, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bec850 .functor OR 1, L_0x6000001fe8a0, L_0x600001bec9a0, C4<0>, C4<0>;
L_0x600001bec8c0 .functor AND 1, L_0x15809a4a0, L_0x600001bec850, C4<1>, C4<1>;
L_0x600001bec770 .functor AND 1, L_0x600001bec8c0, L_0x6000001fea80, C4<1>, C4<1>;
v0x6000002df330_0 .net *"_ivl_0", 2 0, L_0x6000001fe6c0;  1 drivers
L_0x1580988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002df3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1580988c8;  1 drivers
v0x6000002df450_0 .net *"_ivl_13", 0 0, L_0x6000001fe8a0;  1 drivers
L_0x158098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002df4e0_0 .net/2u *"_ivl_15", 2 0, L_0x158098910;  1 drivers
v0x6000002df570_0 .net *"_ivl_17", 0 0, L_0x6000001fe940;  1 drivers
v0x6000002df600_0 .net *"_ivl_20", 0 0, L_0x600001bec9a0;  1 drivers
v0x6000002df690_0 .net *"_ivl_22", 0 0, L_0x600001bec850;  1 drivers
v0x6000002df720_0 .net *"_ivl_24", 0 0, L_0x600001bec8c0;  1 drivers
v0x6000002df7b0_0 .net *"_ivl_25", 31 0, L_0x6000001fe9e0;  1 drivers
L_0x158098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002df840_0 .net *"_ivl_28", 15 0, L_0x158098958;  1 drivers
L_0x1580989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002df8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1580989a0;  1 drivers
L_0x158098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002df960_0 .net *"_ivl_3", 0 0, L_0x158098838;  1 drivers
v0x6000002df9f0_0 .net *"_ivl_31", 0 0, L_0x6000001fea80;  1 drivers
L_0x158098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002dfa80_0 .net/2u *"_ivl_4", 2 0, L_0x158098880;  1 drivers
v0x6000002dfb10_0 .net *"_ivl_6", 0 0, L_0x6000001fe760;  1 drivers
v0x6000002dfba0_0 .net "do_clear", 0 0, L_0x600001bec770;  1 drivers
v0x6000002dfc30_0 .net "load_weight", 0 0, L_0x600001bec930;  1 drivers
v0x6000002dfcc0_0 .net "weight_in", 7 0, L_0x6000001fe800;  1 drivers
L_0x6000001fe6c0 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158098838;
L_0x6000001fe760 .cmp/eq 3, L_0x6000001fe6c0, L_0x158098880;
L_0x6000001fe8a0 .cmp/eq 3, v0x6000002c4990_0, L_0x1580988c8;
L_0x6000001fe940 .cmp/eq 3, v0x6000002c4990_0, L_0x158098910;
L_0x6000001fe9e0 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158098958;
L_0x6000001fea80 .cmp/eq 32, L_0x6000001fe9e0, L_0x1580989a0;
S_0x150e0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e1c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee39c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002de7f0_0 .net *"_ivl_11", 0 0, L_0x6000001fed00;  1 drivers
v0x6000002de880_0 .net *"_ivl_12", 15 0, L_0x6000001feda0;  1 drivers
v0x6000002de910_0 .net/s *"_ivl_4", 15 0, L_0x6000001feb20;  1 drivers
v0x6000002de9a0_0 .net/s *"_ivl_6", 15 0, L_0x6000001febc0;  1 drivers
v0x6000002dea30_0 .net/s "a_signed", 7 0, v0x6000002debe0_0;  1 drivers
v0x6000002deac0_0 .net "act_in", 7 0, v0x6000002dd5f0_0;  alias, 1 drivers
v0x6000002deb50_0 .var "act_out", 7 0;
v0x6000002debe0_0 .var "act_reg", 7 0;
v0x6000002dec70_0 .net "clear_acc", 0 0, L_0x600001bec770;  alias, 1 drivers
v0x6000002ded00_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002ded90_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002dee20_0 .net "load_weight", 0 0, L_0x600001bec930;  alias, 1 drivers
v0x6000002deeb0_0 .net/s "product", 15 0, L_0x6000001fec60;  1 drivers
v0x6000002def40_0 .net/s "product_ext", 31 0, L_0x6000001fee40;  1 drivers
v0x6000002defd0_0 .net "psum_in", 31 0, L_0x1580985b0;  alias, 1 drivers
v0x6000002df060_0 .var "psum_out", 31 0;
v0x6000002df0f0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002df180_0 .net/s "w_signed", 7 0, v0x6000002df2a0_0;  1 drivers
v0x6000002df210_0 .net "weight_in", 7 0, L_0x6000001fe800;  alias, 1 drivers
v0x6000002df2a0_0 .var "weight_reg", 7 0;
L_0x6000001feb20 .extend/s 16, v0x6000002debe0_0;
L_0x6000001febc0 .extend/s 16, v0x6000002df2a0_0;
L_0x6000001fec60 .arith/mult 16, L_0x6000001feb20, L_0x6000001febc0;
L_0x6000001fed00 .part L_0x6000001fec60, 15, 1;
LS_0x6000001feda0_0_0 .concat [ 1 1 1 1], L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00;
LS_0x6000001feda0_0_4 .concat [ 1 1 1 1], L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00;
LS_0x6000001feda0_0_8 .concat [ 1 1 1 1], L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00;
LS_0x6000001feda0_0_12 .concat [ 1 1 1 1], L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00, L_0x6000001fed00;
L_0x6000001feda0 .concat [ 4 4 4 4], LS_0x6000001feda0_0_0, LS_0x6000001feda0_0_4, LS_0x6000001feda0_0_8, LS_0x6000001feda0_0_12;
L_0x6000001fee40 .concat [ 16 16 0 0], L_0x6000001fec60, L_0x6000001feda0;
S_0x150e100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e19c40;
 .timescale 0 0;
P_0x6000025a4a80 .param/l "col" 1 7 214, +C4<010>;
L_0x600001bed810 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fef80, C4<1>, C4<1>;
L_0x600001bed7a0 .functor AND 1, L_0x6000001ff160, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bed730 .functor OR 1, L_0x6000001ff0c0, L_0x600001bed7a0, C4<0>, C4<0>;
L_0x600001bec1c0 .functor AND 1, L_0x15809a4a0, L_0x600001bed730, C4<1>, C4<1>;
L_0x600001bec0e0 .functor AND 1, L_0x600001bec1c0, L_0x6000001ff2a0, C4<1>, C4<1>;
v0x6000002d0900_0 .net *"_ivl_0", 3 0, L_0x6000001feee0;  1 drivers
L_0x158098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002d0990_0 .net/2u *"_ivl_11", 2 0, L_0x158098a78;  1 drivers
v0x6000002d0a20_0 .net *"_ivl_13", 0 0, L_0x6000001ff0c0;  1 drivers
L_0x158098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x158098ac0;  1 drivers
v0x6000002d0b40_0 .net *"_ivl_17", 0 0, L_0x6000001ff160;  1 drivers
v0x6000002d0bd0_0 .net *"_ivl_20", 0 0, L_0x600001bed7a0;  1 drivers
v0x6000002d0c60_0 .net *"_ivl_22", 0 0, L_0x600001bed730;  1 drivers
v0x6000002d0cf0_0 .net *"_ivl_24", 0 0, L_0x600001bec1c0;  1 drivers
v0x6000002d0d80_0 .net *"_ivl_25", 31 0, L_0x6000001ff200;  1 drivers
L_0x158098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d0e10_0 .net *"_ivl_28", 15 0, L_0x158098b08;  1 drivers
L_0x158098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x158098b50;  1 drivers
L_0x1580989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002d0f30_0 .net *"_ivl_3", 1 0, L_0x1580989e8;  1 drivers
v0x6000002d0fc0_0 .net *"_ivl_31", 0 0, L_0x6000001ff2a0;  1 drivers
L_0x158098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002d1050_0 .net/2u *"_ivl_4", 3 0, L_0x158098a30;  1 drivers
v0x6000002d10e0_0 .net *"_ivl_6", 0 0, L_0x6000001fef80;  1 drivers
v0x6000002d1170_0 .net "do_clear", 0 0, L_0x600001bec0e0;  1 drivers
v0x6000002d1200_0 .net "load_weight", 0 0, L_0x600001bed810;  1 drivers
v0x6000002d1290_0 .net "weight_in", 7 0, L_0x6000001ff020;  1 drivers
L_0x6000001feee0 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x1580989e8;
L_0x6000001fef80 .cmp/eq 4, L_0x6000001feee0, L_0x158098a30;
L_0x6000001ff0c0 .cmp/eq 3, v0x6000002c4990_0, L_0x158098a78;
L_0x6000001ff160 .cmp/eq 3, v0x6000002c4990_0, L_0x158098ac0;
L_0x6000001ff200 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158098b08;
L_0x6000001ff2a0 .cmp/eq 32, L_0x6000001ff200, L_0x158098b50;
S_0x150e04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002dfd50_0 .net *"_ivl_11", 0 0, L_0x6000001ff520;  1 drivers
v0x6000002dfde0_0 .net *"_ivl_12", 15 0, L_0x6000001ff5c0;  1 drivers
v0x6000002dfe70_0 .net/s *"_ivl_4", 15 0, L_0x6000001ff340;  1 drivers
v0x6000002dff00_0 .net/s *"_ivl_6", 15 0, L_0x6000001ff3e0;  1 drivers
v0x6000002d0000_0 .net/s "a_signed", 7 0, v0x6000002d01b0_0;  1 drivers
v0x6000002d0090_0 .net "act_in", 7 0, v0x6000002deb50_0;  alias, 1 drivers
v0x6000002d0120_0 .var "act_out", 7 0;
v0x6000002d01b0_0 .var "act_reg", 7 0;
v0x6000002d0240_0 .net "clear_acc", 0 0, L_0x600001bec0e0;  alias, 1 drivers
v0x6000002d02d0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d0360_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002d03f0_0 .net "load_weight", 0 0, L_0x600001bed810;  alias, 1 drivers
v0x6000002d0480_0 .net/s "product", 15 0, L_0x6000001ff480;  1 drivers
v0x6000002d0510_0 .net/s "product_ext", 31 0, L_0x6000001ff660;  1 drivers
v0x6000002d05a0_0 .net "psum_in", 31 0, L_0x1580985f8;  alias, 1 drivers
v0x6000002d0630_0 .var "psum_out", 31 0;
v0x6000002d06c0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d0750_0 .net/s "w_signed", 7 0, v0x6000002d0870_0;  1 drivers
v0x6000002d07e0_0 .net "weight_in", 7 0, L_0x6000001ff020;  alias, 1 drivers
v0x6000002d0870_0 .var "weight_reg", 7 0;
L_0x6000001ff340 .extend/s 16, v0x6000002d01b0_0;
L_0x6000001ff3e0 .extend/s 16, v0x6000002d0870_0;
L_0x6000001ff480 .arith/mult 16, L_0x6000001ff340, L_0x6000001ff3e0;
L_0x6000001ff520 .part L_0x6000001ff480, 15, 1;
LS_0x6000001ff5c0_0_0 .concat [ 1 1 1 1], L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520;
LS_0x6000001ff5c0_0_4 .concat [ 1 1 1 1], L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520;
LS_0x6000001ff5c0_0_8 .concat [ 1 1 1 1], L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520;
LS_0x6000001ff5c0_0_12 .concat [ 1 1 1 1], L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520, L_0x6000001ff520;
L_0x6000001ff5c0 .concat [ 4 4 4 4], LS_0x6000001ff5c0_0_0, LS_0x6000001ff5c0_0_4, LS_0x6000001ff5c0_0_8, LS_0x6000001ff5c0_0_12;
L_0x6000001ff660 .concat [ 16 16 0 0], L_0x6000001ff480, L_0x6000001ff5c0;
S_0x150e04c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e19c40;
 .timescale 0 0;
P_0x6000025a4940 .param/l "col" 1 7 214, +C4<011>;
L_0x600001bee220 .functor AND 1, v0x6000002bebe0_0, L_0x6000001ff7a0, C4<1>, C4<1>;
L_0x600001bee290 .functor AND 1, L_0x6000001ff980, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bee300 .functor OR 1, L_0x6000001ff8e0, L_0x600001bee290, C4<0>, C4<0>;
L_0x600001bee370 .functor AND 1, L_0x15809a4a0, L_0x600001bee300, C4<1>, C4<1>;
L_0x600001bee3e0 .functor AND 1, L_0x600001bee370, L_0x6000001ffac0, C4<1>, C4<1>;
v0x6000002d1e60_0 .net *"_ivl_0", 3 0, L_0x6000001ff700;  1 drivers
L_0x158098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002d1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x158098c28;  1 drivers
v0x6000002d1f80_0 .net *"_ivl_13", 0 0, L_0x6000001ff8e0;  1 drivers
L_0x158098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d2010_0 .net/2u *"_ivl_15", 2 0, L_0x158098c70;  1 drivers
v0x6000002d20a0_0 .net *"_ivl_17", 0 0, L_0x6000001ff980;  1 drivers
v0x6000002d2130_0 .net *"_ivl_20", 0 0, L_0x600001bee290;  1 drivers
v0x6000002d21c0_0 .net *"_ivl_22", 0 0, L_0x600001bee300;  1 drivers
v0x6000002d2250_0 .net *"_ivl_24", 0 0, L_0x600001bee370;  1 drivers
v0x6000002d22e0_0 .net *"_ivl_25", 31 0, L_0x6000001ffa20;  1 drivers
L_0x158098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d2370_0 .net *"_ivl_28", 15 0, L_0x158098cb8;  1 drivers
L_0x158098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d2400_0 .net/2u *"_ivl_29", 31 0, L_0x158098d00;  1 drivers
L_0x158098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002d2490_0 .net *"_ivl_3", 1 0, L_0x158098b98;  1 drivers
v0x6000002d2520_0 .net *"_ivl_31", 0 0, L_0x6000001ffac0;  1 drivers
L_0x158098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002d25b0_0 .net/2u *"_ivl_4", 3 0, L_0x158098be0;  1 drivers
v0x6000002d2640_0 .net *"_ivl_6", 0 0, L_0x6000001ff7a0;  1 drivers
v0x6000002d26d0_0 .net "do_clear", 0 0, L_0x600001bee3e0;  1 drivers
v0x6000002d2760_0 .net "load_weight", 0 0, L_0x600001bee220;  1 drivers
v0x6000002d27f0_0 .net "weight_in", 7 0, L_0x6000001ff840;  1 drivers
L_0x6000001ff700 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x158098b98;
L_0x6000001ff7a0 .cmp/eq 4, L_0x6000001ff700, L_0x158098be0;
L_0x6000001ff8e0 .cmp/eq 3, v0x6000002c4990_0, L_0x158098c28;
L_0x6000001ff980 .cmp/eq 3, v0x6000002c4990_0, L_0x158098c70;
L_0x6000001ffa20 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158098cb8;
L_0x6000001ffac0 .cmp/eq 32, L_0x6000001ffa20, L_0x158098d00;
S_0x150e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002d1320_0 .net *"_ivl_11", 0 0, L_0x6000001ffd40;  1 drivers
v0x6000002d13b0_0 .net *"_ivl_12", 15 0, L_0x6000001ffde0;  1 drivers
v0x6000002d1440_0 .net/s *"_ivl_4", 15 0, L_0x6000001ffb60;  1 drivers
v0x6000002d14d0_0 .net/s *"_ivl_6", 15 0, L_0x6000001ffc00;  1 drivers
v0x6000002d1560_0 .net/s "a_signed", 7 0, v0x6000002d1710_0;  1 drivers
v0x6000002d15f0_0 .net "act_in", 7 0, v0x6000002d0120_0;  alias, 1 drivers
v0x6000002d1680_0 .var "act_out", 7 0;
v0x6000002d1710_0 .var "act_reg", 7 0;
v0x6000002d17a0_0 .net "clear_acc", 0 0, L_0x600001bee3e0;  alias, 1 drivers
v0x6000002d1830_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d18c0_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002d1950_0 .net "load_weight", 0 0, L_0x600001bee220;  alias, 1 drivers
v0x6000002d19e0_0 .net/s "product", 15 0, L_0x6000001ffca0;  1 drivers
v0x6000002d1a70_0 .net/s "product_ext", 31 0, L_0x6000001ffe80;  1 drivers
v0x6000002d1b00_0 .net "psum_in", 31 0, L_0x158098640;  alias, 1 drivers
v0x6000002d1b90_0 .var "psum_out", 31 0;
v0x6000002d1c20_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d1cb0_0 .net/s "w_signed", 7 0, v0x6000002d1dd0_0;  1 drivers
v0x6000002d1d40_0 .net "weight_in", 7 0, L_0x6000001ff840;  alias, 1 drivers
v0x6000002d1dd0_0 .var "weight_reg", 7 0;
L_0x6000001ffb60 .extend/s 16, v0x6000002d1710_0;
L_0x6000001ffc00 .extend/s 16, v0x6000002d1dd0_0;
L_0x6000001ffca0 .arith/mult 16, L_0x6000001ffb60, L_0x6000001ffc00;
L_0x6000001ffd40 .part L_0x6000001ffca0, 15, 1;
LS_0x6000001ffde0_0_0 .concat [ 1 1 1 1], L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40;
LS_0x6000001ffde0_0_4 .concat [ 1 1 1 1], L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40;
LS_0x6000001ffde0_0_8 .concat [ 1 1 1 1], L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40;
LS_0x6000001ffde0_0_12 .concat [ 1 1 1 1], L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40, L_0x6000001ffd40;
L_0x6000001ffde0 .concat [ 4 4 4 4], LS_0x6000001ffde0_0_0, LS_0x6000001ffde0_0_4, LS_0x6000001ffde0_0_8, LS_0x6000001ffde0_0_12;
L_0x6000001ffe80 .concat [ 16 16 0 0], L_0x6000001ffca0, L_0x6000001ffde0;
S_0x150e16270 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a4c40 .param/l "row" 1 7 213, +C4<01>;
S_0x150e98eb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e16270;
 .timescale 0 0;
P_0x6000025a4cc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001bee530 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fbb60, C4<1>, C4<1>;
L_0x600001bee610 .functor AND 1, L_0x6000001fbe80, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bee680 .functor OR 1, L_0x6000001fb7a0, L_0x600001bee610, C4<0>, C4<0>;
L_0x600001bee6f0 .functor AND 1, L_0x15809a4a0, L_0x600001bee680, C4<1>, C4<1>;
L_0x600001bee760 .functor AND 1, L_0x600001bee6f0, L_0x6000001fbd40, C4<1>, C4<1>;
v0x6000002d33c0_0 .net *"_ivl_0", 2 0, L_0x6000001fff20;  1 drivers
L_0x158098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002d3450_0 .net/2u *"_ivl_11", 2 0, L_0x158098dd8;  1 drivers
v0x6000002d34e0_0 .net *"_ivl_13", 0 0, L_0x6000001fb7a0;  1 drivers
L_0x158098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d3570_0 .net/2u *"_ivl_15", 2 0, L_0x158098e20;  1 drivers
v0x6000002d3600_0 .net *"_ivl_17", 0 0, L_0x6000001fbe80;  1 drivers
v0x6000002d3690_0 .net *"_ivl_20", 0 0, L_0x600001bee610;  1 drivers
v0x6000002d3720_0 .net *"_ivl_22", 0 0, L_0x600001bee680;  1 drivers
v0x6000002d37b0_0 .net *"_ivl_24", 0 0, L_0x600001bee6f0;  1 drivers
v0x6000002d3840_0 .net *"_ivl_25", 31 0, L_0x6000001fb660;  1 drivers
L_0x158098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d38d0_0 .net *"_ivl_28", 15 0, L_0x158098e68;  1 drivers
L_0x158098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d3960_0 .net/2u *"_ivl_29", 31 0, L_0x158098eb0;  1 drivers
L_0x158098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002d39f0_0 .net *"_ivl_3", 0 0, L_0x158098d48;  1 drivers
v0x6000002d3a80_0 .net *"_ivl_31", 0 0, L_0x6000001fbd40;  1 drivers
L_0x158098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d3b10_0 .net/2u *"_ivl_4", 2 0, L_0x158098d90;  1 drivers
v0x6000002d3ba0_0 .net *"_ivl_6", 0 0, L_0x6000001fbb60;  1 drivers
v0x6000002d3c30_0 .net "do_clear", 0 0, L_0x600001bee760;  1 drivers
v0x6000002d3cc0_0 .net "load_weight", 0 0, L_0x600001bee530;  1 drivers
v0x6000002d3d50_0 .net "weight_in", 7 0, L_0x6000001fba20;  1 drivers
L_0x6000001fff20 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158098d48;
L_0x6000001fbb60 .cmp/eq 3, L_0x6000001fff20, L_0x158098d90;
L_0x6000001fb7a0 .cmp/eq 3, v0x6000002c4990_0, L_0x158098dd8;
L_0x6000001fbe80 .cmp/eq 3, v0x6000002c4990_0, L_0x158098e20;
L_0x6000001fb660 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158098e68;
L_0x6000001fbd40 .cmp/eq 32, L_0x6000001fb660, L_0x158098eb0;
S_0x150e99020 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e98eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002d2880_0 .net *"_ivl_11", 0 0, L_0x6000001fbac0;  1 drivers
v0x6000002d2910_0 .net *"_ivl_12", 15 0, L_0x6000001fb2a0;  1 drivers
v0x6000002d29a0_0 .net/s *"_ivl_4", 15 0, L_0x6000001fb520;  1 drivers
v0x6000002d2a30_0 .net/s *"_ivl_6", 15 0, L_0x6000001fbc00;  1 drivers
v0x6000002d2ac0_0 .net/s "a_signed", 7 0, v0x6000002d2c70_0;  1 drivers
v0x6000002d2b50_0 .net "act_in", 7 0, L_0x600001becd90;  alias, 1 drivers
v0x6000002d2be0_0 .var "act_out", 7 0;
v0x6000002d2c70_0 .var "act_reg", 7 0;
v0x6000002d2d00_0 .net "clear_acc", 0 0, L_0x600001bee760;  alias, 1 drivers
v0x6000002d2d90_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d2e20_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002d2eb0_0 .net "load_weight", 0 0, L_0x600001bee530;  alias, 1 drivers
v0x6000002d2f40_0 .net/s "product", 15 0, L_0x6000001fb200;  1 drivers
v0x6000002d2fd0_0 .net/s "product_ext", 31 0, L_0x6000001fb980;  1 drivers
v0x6000002d3060_0 .net "psum_in", 31 0, v0x6000002ddb00_0;  alias, 1 drivers
v0x6000002d30f0_0 .var "psum_out", 31 0;
v0x6000002d3180_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d3210_0 .net/s "w_signed", 7 0, v0x6000002d3330_0;  1 drivers
v0x6000002d32a0_0 .net "weight_in", 7 0, L_0x6000001fba20;  alias, 1 drivers
v0x6000002d3330_0 .var "weight_reg", 7 0;
L_0x6000001fb520 .extend/s 16, v0x6000002d2c70_0;
L_0x6000001fbc00 .extend/s 16, v0x6000002d3330_0;
L_0x6000001fb200 .arith/mult 16, L_0x6000001fb520, L_0x6000001fbc00;
L_0x6000001fbac0 .part L_0x6000001fb200, 15, 1;
LS_0x6000001fb2a0_0_0 .concat [ 1 1 1 1], L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0;
LS_0x6000001fb2a0_0_4 .concat [ 1 1 1 1], L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0;
LS_0x6000001fb2a0_0_8 .concat [ 1 1 1 1], L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0;
LS_0x6000001fb2a0_0_12 .concat [ 1 1 1 1], L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0, L_0x6000001fbac0;
L_0x6000001fb2a0 .concat [ 4 4 4 4], LS_0x6000001fb2a0_0_0, LS_0x6000001fb2a0_0_4, LS_0x6000001fb2a0_0_8, LS_0x6000001fb2a0_0_12;
L_0x6000001fb980 .concat [ 16 16 0 0], L_0x6000001fb200, L_0x6000001fb2a0;
S_0x150e934f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e16270;
 .timescale 0 0;
P_0x6000025a4900 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bee8b0 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fb840, C4<1>, C4<1>;
L_0x600001bee920 .functor AND 1, L_0x6000001fb480, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bee990 .functor OR 1, L_0x6000001fb700, L_0x600001bee920, C4<0>, C4<0>;
L_0x600001beea00 .functor AND 1, L_0x15809a4a0, L_0x600001bee990, C4<1>, C4<1>;
L_0x600001beea70 .functor AND 1, L_0x600001beea00, L_0x6000001fb0c0, C4<1>, C4<1>;
v0x6000002d4990_0 .net *"_ivl_0", 2 0, L_0x6000001fb340;  1 drivers
L_0x158098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002d4a20_0 .net/2u *"_ivl_11", 2 0, L_0x158098f88;  1 drivers
v0x6000002d4ab0_0 .net *"_ivl_13", 0 0, L_0x6000001fb700;  1 drivers
L_0x158098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d4b40_0 .net/2u *"_ivl_15", 2 0, L_0x158098fd0;  1 drivers
v0x6000002d4bd0_0 .net *"_ivl_17", 0 0, L_0x6000001fb480;  1 drivers
v0x6000002d4c60_0 .net *"_ivl_20", 0 0, L_0x600001bee920;  1 drivers
v0x6000002d4cf0_0 .net *"_ivl_22", 0 0, L_0x600001bee990;  1 drivers
v0x6000002d4d80_0 .net *"_ivl_24", 0 0, L_0x600001beea00;  1 drivers
v0x6000002d4e10_0 .net *"_ivl_25", 31 0, L_0x6000001fb5c0;  1 drivers
L_0x158099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d4ea0_0 .net *"_ivl_28", 15 0, L_0x158099018;  1 drivers
L_0x158099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d4f30_0 .net/2u *"_ivl_29", 31 0, L_0x158099060;  1 drivers
L_0x158098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002d4fc0_0 .net *"_ivl_3", 0 0, L_0x158098ef8;  1 drivers
v0x6000002d5050_0 .net *"_ivl_31", 0 0, L_0x6000001fb0c0;  1 drivers
L_0x158098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002d50e0_0 .net/2u *"_ivl_4", 2 0, L_0x158098f40;  1 drivers
v0x6000002d5170_0 .net *"_ivl_6", 0 0, L_0x6000001fb840;  1 drivers
v0x6000002d5200_0 .net "do_clear", 0 0, L_0x600001beea70;  1 drivers
v0x6000002d5290_0 .net "load_weight", 0 0, L_0x600001bee8b0;  1 drivers
v0x6000002d5320_0 .net "weight_in", 7 0, L_0x6000001fb3e0;  1 drivers
L_0x6000001fb340 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158098ef8;
L_0x6000001fb840 .cmp/eq 3, L_0x6000001fb340, L_0x158098f40;
L_0x6000001fb700 .cmp/eq 3, v0x6000002c4990_0, L_0x158098f88;
L_0x6000001fb480 .cmp/eq 3, v0x6000002c4990_0, L_0x158098fd0;
L_0x6000001fb5c0 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099018;
L_0x6000001fb0c0 .cmp/eq 32, L_0x6000001fb5c0, L_0x158099060;
S_0x150e93660 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e934f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002d3de0_0 .net *"_ivl_11", 0 0, L_0x6000001fae40;  1 drivers
v0x6000002d3e70_0 .net *"_ivl_12", 15 0, L_0x6000001faee0;  1 drivers
v0x6000002d3f00_0 .net/s *"_ivl_4", 15 0, L_0x6000001fb160;  1 drivers
v0x6000002d4000_0 .net/s *"_ivl_6", 15 0, L_0x6000001faf80;  1 drivers
v0x6000002d4090_0 .net/s "a_signed", 7 0, v0x6000002d4240_0;  1 drivers
v0x6000002d4120_0 .net "act_in", 7 0, v0x6000002d2be0_0;  alias, 1 drivers
v0x6000002d41b0_0 .var "act_out", 7 0;
v0x6000002d4240_0 .var "act_reg", 7 0;
v0x6000002d42d0_0 .net "clear_acc", 0 0, L_0x600001beea70;  alias, 1 drivers
v0x6000002d4360_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d43f0_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002d4480_0 .net "load_weight", 0 0, L_0x600001bee8b0;  alias, 1 drivers
v0x6000002d4510_0 .net/s "product", 15 0, L_0x6000001fb020;  1 drivers
v0x6000002d45a0_0 .net/s "product_ext", 31 0, L_0x6000001fad00;  1 drivers
v0x6000002d4630_0 .net "psum_in", 31 0, v0x6000002df060_0;  alias, 1 drivers
v0x6000002d46c0_0 .var "psum_out", 31 0;
v0x6000002d4750_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d47e0_0 .net/s "w_signed", 7 0, v0x6000002d4900_0;  1 drivers
v0x6000002d4870_0 .net "weight_in", 7 0, L_0x6000001fb3e0;  alias, 1 drivers
v0x6000002d4900_0 .var "weight_reg", 7 0;
L_0x6000001fb160 .extend/s 16, v0x6000002d4240_0;
L_0x6000001faf80 .extend/s 16, v0x6000002d4900_0;
L_0x6000001fb020 .arith/mult 16, L_0x6000001fb160, L_0x6000001faf80;
L_0x6000001fae40 .part L_0x6000001fb020, 15, 1;
LS_0x6000001faee0_0_0 .concat [ 1 1 1 1], L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40;
LS_0x6000001faee0_0_4 .concat [ 1 1 1 1], L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40;
LS_0x6000001faee0_0_8 .concat [ 1 1 1 1], L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40;
LS_0x6000001faee0_0_12 .concat [ 1 1 1 1], L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40, L_0x6000001fae40;
L_0x6000001faee0 .concat [ 4 4 4 4], LS_0x6000001faee0_0_0, LS_0x6000001faee0_0_4, LS_0x6000001faee0_0_8, LS_0x6000001faee0_0_12;
L_0x6000001fad00 .concat [ 16 16 0 0], L_0x6000001fb020, L_0x6000001faee0;
S_0x150e90ea0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e16270;
 .timescale 0 0;
P_0x6000025a4e80 .param/l "col" 1 7 214, +C4<010>;
L_0x600001beebc0 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fabc0, C4<1>, C4<1>;
L_0x600001bee5a0 .functor AND 1, L_0x6000001fab20, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001beec30 .functor OR 1, L_0x6000001faa80, L_0x600001bee5a0, C4<0>, C4<0>;
L_0x600001beeca0 .functor AND 1, L_0x15809a4a0, L_0x600001beec30, C4<1>, C4<1>;
L_0x600001beed10 .functor AND 1, L_0x600001beeca0, L_0x6000001fa9e0, C4<1>, C4<1>;
v0x6000002d5ef0_0 .net *"_ivl_0", 3 0, L_0x6000001fada0;  1 drivers
L_0x158099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002d5f80_0 .net/2u *"_ivl_11", 2 0, L_0x158099138;  1 drivers
v0x6000002d6010_0 .net *"_ivl_13", 0 0, L_0x6000001faa80;  1 drivers
L_0x158099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d60a0_0 .net/2u *"_ivl_15", 2 0, L_0x158099180;  1 drivers
v0x6000002d6130_0 .net *"_ivl_17", 0 0, L_0x6000001fab20;  1 drivers
v0x6000002d61c0_0 .net *"_ivl_20", 0 0, L_0x600001bee5a0;  1 drivers
v0x6000002d6250_0 .net *"_ivl_22", 0 0, L_0x600001beec30;  1 drivers
v0x6000002d62e0_0 .net *"_ivl_24", 0 0, L_0x600001beeca0;  1 drivers
v0x6000002d6370_0 .net *"_ivl_25", 31 0, L_0x6000001fa940;  1 drivers
L_0x1580991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d6400_0 .net *"_ivl_28", 15 0, L_0x1580991c8;  1 drivers
L_0x158099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d6490_0 .net/2u *"_ivl_29", 31 0, L_0x158099210;  1 drivers
L_0x1580990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002d6520_0 .net *"_ivl_3", 1 0, L_0x1580990a8;  1 drivers
v0x6000002d65b0_0 .net *"_ivl_31", 0 0, L_0x6000001fa9e0;  1 drivers
L_0x1580990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002d6640_0 .net/2u *"_ivl_4", 3 0, L_0x1580990f0;  1 drivers
v0x6000002d66d0_0 .net *"_ivl_6", 0 0, L_0x6000001fabc0;  1 drivers
v0x6000002d6760_0 .net "do_clear", 0 0, L_0x600001beed10;  1 drivers
v0x6000002d67f0_0 .net "load_weight", 0 0, L_0x600001beebc0;  1 drivers
v0x6000002d6880_0 .net "weight_in", 7 0, L_0x6000001fac60;  1 drivers
L_0x6000001fada0 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x1580990a8;
L_0x6000001fabc0 .cmp/eq 4, L_0x6000001fada0, L_0x1580990f0;
L_0x6000001faa80 .cmp/eq 3, v0x6000002c4990_0, L_0x158099138;
L_0x6000001fab20 .cmp/eq 3, v0x6000002c4990_0, L_0x158099180;
L_0x6000001fa940 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x1580991c8;
L_0x6000001fa9e0 .cmp/eq 32, L_0x6000001fa940, L_0x158099210;
S_0x150e91010 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e90ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002d53b0_0 .net *"_ivl_11", 0 0, L_0x6000001fa1c0;  1 drivers
v0x6000002d5440_0 .net *"_ivl_12", 15 0, L_0x6000001f9fe0;  1 drivers
v0x6000002d54d0_0 .net/s *"_ivl_4", 15 0, L_0x6000001fa620;  1 drivers
v0x6000002d5560_0 .net/s *"_ivl_6", 15 0, L_0x6000001fa6c0;  1 drivers
v0x6000002d55f0_0 .net/s "a_signed", 7 0, v0x6000002d57a0_0;  1 drivers
v0x6000002d5680_0 .net "act_in", 7 0, v0x6000002d41b0_0;  alias, 1 drivers
v0x6000002d5710_0 .var "act_out", 7 0;
v0x6000002d57a0_0 .var "act_reg", 7 0;
v0x6000002d5830_0 .net "clear_acc", 0 0, L_0x600001beed10;  alias, 1 drivers
v0x6000002d58c0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d5950_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002d59e0_0 .net "load_weight", 0 0, L_0x600001beebc0;  alias, 1 drivers
v0x6000002d5a70_0 .net/s "product", 15 0, L_0x6000001fa120;  1 drivers
v0x6000002d5b00_0 .net/s "product_ext", 31 0, L_0x6000001fa080;  1 drivers
v0x6000002d5b90_0 .net "psum_in", 31 0, v0x6000002d0630_0;  alias, 1 drivers
v0x6000002d5c20_0 .var "psum_out", 31 0;
v0x6000002d5cb0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d5d40_0 .net/s "w_signed", 7 0, v0x6000002d5e60_0;  1 drivers
v0x6000002d5dd0_0 .net "weight_in", 7 0, L_0x6000001fac60;  alias, 1 drivers
v0x6000002d5e60_0 .var "weight_reg", 7 0;
L_0x6000001fa620 .extend/s 16, v0x6000002d57a0_0;
L_0x6000001fa6c0 .extend/s 16, v0x6000002d5e60_0;
L_0x6000001fa120 .arith/mult 16, L_0x6000001fa620, L_0x6000001fa6c0;
L_0x6000001fa1c0 .part L_0x6000001fa120, 15, 1;
LS_0x6000001f9fe0_0_0 .concat [ 1 1 1 1], L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0;
LS_0x6000001f9fe0_0_4 .concat [ 1 1 1 1], L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0;
LS_0x6000001f9fe0_0_8 .concat [ 1 1 1 1], L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0;
LS_0x6000001f9fe0_0_12 .concat [ 1 1 1 1], L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0, L_0x6000001fa1c0;
L_0x6000001f9fe0 .concat [ 4 4 4 4], LS_0x6000001f9fe0_0_0, LS_0x6000001f9fe0_0_4, LS_0x6000001f9fe0_0_8, LS_0x6000001f9fe0_0_12;
L_0x6000001fa080 .concat [ 16 16 0 0], L_0x6000001fa120, L_0x6000001f9fe0;
S_0x150e8e850 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e16270;
 .timescale 0 0;
P_0x6000025a4f80 .param/l "col" 1 7 214, +C4<011>;
L_0x600001beee60 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f9f40, C4<1>, C4<1>;
L_0x600001beeed0 .functor AND 1, L_0x6000001f9c20, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001beef40 .functor OR 1, L_0x6000001f9e00, L_0x600001beeed0, C4<0>, C4<0>;
L_0x600001beefb0 .functor AND 1, L_0x15809a4a0, L_0x600001beef40, C4<1>, C4<1>;
L_0x600001bef020 .functor AND 1, L_0x600001beefb0, L_0x6000001f9ae0, C4<1>, C4<1>;
v0x6000002d7450_0 .net *"_ivl_0", 3 0, L_0x6000001f9ea0;  1 drivers
L_0x1580992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002d74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1580992e8;  1 drivers
v0x6000002d7570_0 .net *"_ivl_13", 0 0, L_0x6000001f9e00;  1 drivers
L_0x158099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002d7600_0 .net/2u *"_ivl_15", 2 0, L_0x158099330;  1 drivers
v0x6000002d7690_0 .net *"_ivl_17", 0 0, L_0x6000001f9c20;  1 drivers
v0x6000002d7720_0 .net *"_ivl_20", 0 0, L_0x600001beeed0;  1 drivers
v0x6000002d77b0_0 .net *"_ivl_22", 0 0, L_0x600001beef40;  1 drivers
v0x6000002d7840_0 .net *"_ivl_24", 0 0, L_0x600001beefb0;  1 drivers
v0x6000002d78d0_0 .net *"_ivl_25", 31 0, L_0x6000001f9cc0;  1 drivers
L_0x158099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d7960_0 .net *"_ivl_28", 15 0, L_0x158099378;  1 drivers
L_0x1580993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1580993c0;  1 drivers
L_0x158099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002d7a80_0 .net *"_ivl_3", 1 0, L_0x158099258;  1 drivers
v0x6000002d7b10_0 .net *"_ivl_31", 0 0, L_0x6000001f9ae0;  1 drivers
L_0x1580992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002d7ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1580992a0;  1 drivers
v0x6000002d7c30_0 .net *"_ivl_6", 0 0, L_0x6000001f9f40;  1 drivers
v0x6000002d7cc0_0 .net "do_clear", 0 0, L_0x600001bef020;  1 drivers
v0x6000002d7d50_0 .net "load_weight", 0 0, L_0x600001beee60;  1 drivers
v0x6000002d7de0_0 .net "weight_in", 7 0, L_0x6000001f9d60;  1 drivers
L_0x6000001f9ea0 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x158099258;
L_0x6000001f9f40 .cmp/eq 4, L_0x6000001f9ea0, L_0x1580992a0;
L_0x6000001f9e00 .cmp/eq 3, v0x6000002c4990_0, L_0x1580992e8;
L_0x6000001f9c20 .cmp/eq 3, v0x6000002c4990_0, L_0x158099330;
L_0x6000001f9cc0 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099378;
L_0x6000001f9ae0 .cmp/eq 32, L_0x6000001f9cc0, L_0x1580993c0;
S_0x150e8e9c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e8e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002d6910_0 .net *"_ivl_11", 0 0, L_0x6000001f9860;  1 drivers
v0x6000002d69a0_0 .net *"_ivl_12", 15 0, L_0x6000001f9900;  1 drivers
v0x6000002d6a30_0 .net/s *"_ivl_4", 15 0, L_0x6000001f9b80;  1 drivers
v0x6000002d6ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000001f99a0;  1 drivers
v0x6000002d6b50_0 .net/s "a_signed", 7 0, v0x6000002d6d00_0;  1 drivers
v0x6000002d6be0_0 .net "act_in", 7 0, v0x6000002d5710_0;  alias, 1 drivers
v0x6000002d6c70_0 .var "act_out", 7 0;
v0x6000002d6d00_0 .var "act_reg", 7 0;
v0x6000002d6d90_0 .net "clear_acc", 0 0, L_0x600001bef020;  alias, 1 drivers
v0x6000002d6e20_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002d6eb0_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002d6f40_0 .net "load_weight", 0 0, L_0x600001beee60;  alias, 1 drivers
v0x6000002d6fd0_0 .net/s "product", 15 0, L_0x6000001f9a40;  1 drivers
v0x6000002d7060_0 .net/s "product_ext", 31 0, L_0x6000001f9720;  1 drivers
v0x6000002d70f0_0 .net "psum_in", 31 0, v0x6000002d1b90_0;  alias, 1 drivers
v0x6000002d7180_0 .var "psum_out", 31 0;
v0x6000002d7210_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002d72a0_0 .net/s "w_signed", 7 0, v0x6000002d73c0_0;  1 drivers
v0x6000002d7330_0 .net "weight_in", 7 0, L_0x6000001f9d60;  alias, 1 drivers
v0x6000002d73c0_0 .var "weight_reg", 7 0;
L_0x6000001f9b80 .extend/s 16, v0x6000002d6d00_0;
L_0x6000001f99a0 .extend/s 16, v0x6000002d73c0_0;
L_0x6000001f9a40 .arith/mult 16, L_0x6000001f9b80, L_0x6000001f99a0;
L_0x6000001f9860 .part L_0x6000001f9a40, 15, 1;
LS_0x6000001f9900_0_0 .concat [ 1 1 1 1], L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860;
LS_0x6000001f9900_0_4 .concat [ 1 1 1 1], L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860;
LS_0x6000001f9900_0_8 .concat [ 1 1 1 1], L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860;
LS_0x6000001f9900_0_12 .concat [ 1 1 1 1], L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860, L_0x6000001f9860;
L_0x6000001f9900 .concat [ 4 4 4 4], LS_0x6000001f9900_0_0, LS_0x6000001f9900_0_4, LS_0x6000001f9900_0_8, LS_0x6000001f9900_0_12;
L_0x6000001f9720 .concat [ 16 16 0 0], L_0x6000001f9a40, L_0x6000001f9900;
S_0x150e8c200 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5080 .param/l "row" 1 7 213, +C4<010>;
S_0x150e8c370 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e8c200;
 .timescale 0 0;
P_0x6000025a5100 .param/l "col" 1 7 214, +C4<00>;
L_0x600001bef170 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f95e0, C4<1>, C4<1>;
L_0x600001bef1e0 .functor AND 1, L_0x6000001f9540, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bef250 .functor OR 1, L_0x6000001f94a0, L_0x600001bef1e0, C4<0>, C4<0>;
L_0x600001bef2c0 .functor AND 1, L_0x15809a4a0, L_0x600001bef250, C4<1>, C4<1>;
L_0x600001bef330 .functor AND 1, L_0x600001bef2c0, L_0x6000001f9400, C4<1>, C4<1>;
v0x6000002c8a20_0 .net *"_ivl_0", 2 0, L_0x6000001f97c0;  1 drivers
L_0x158099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002c8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x158099498;  1 drivers
v0x6000002c8b40_0 .net *"_ivl_13", 0 0, L_0x6000001f94a0;  1 drivers
L_0x1580994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002c8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1580994e0;  1 drivers
v0x6000002c8c60_0 .net *"_ivl_17", 0 0, L_0x6000001f9540;  1 drivers
v0x6000002c8cf0_0 .net *"_ivl_20", 0 0, L_0x600001bef1e0;  1 drivers
v0x6000002c8d80_0 .net *"_ivl_22", 0 0, L_0x600001bef250;  1 drivers
v0x6000002c8e10_0 .net *"_ivl_24", 0 0, L_0x600001bef2c0;  1 drivers
v0x6000002c8ea0_0 .net *"_ivl_25", 31 0, L_0x6000001f9360;  1 drivers
L_0x158099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c8f30_0 .net *"_ivl_28", 15 0, L_0x158099528;  1 drivers
L_0x158099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x158099570;  1 drivers
L_0x158099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002c9050_0 .net *"_ivl_3", 0 0, L_0x158099408;  1 drivers
v0x6000002c90e0_0 .net *"_ivl_31", 0 0, L_0x6000001f9400;  1 drivers
L_0x158099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002c9170_0 .net/2u *"_ivl_4", 2 0, L_0x158099450;  1 drivers
v0x6000002c9200_0 .net *"_ivl_6", 0 0, L_0x6000001f95e0;  1 drivers
v0x6000002c9290_0 .net "do_clear", 0 0, L_0x600001bef330;  1 drivers
v0x6000002c9320_0 .net "load_weight", 0 0, L_0x600001bef170;  1 drivers
v0x6000002c93b0_0 .net "weight_in", 7 0, L_0x6000001f9680;  1 drivers
L_0x6000001f97c0 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158099408;
L_0x6000001f95e0 .cmp/eq 3, L_0x6000001f97c0, L_0x158099450;
L_0x6000001f94a0 .cmp/eq 3, v0x6000002c4990_0, L_0x158099498;
L_0x6000001f9540 .cmp/eq 3, v0x6000002c4990_0, L_0x1580994e0;
L_0x6000001f9360 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099528;
L_0x6000001f9400 .cmp/eq 32, L_0x6000001f9360, L_0x158099570;
S_0x150e89bb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e8c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002d7e70_0 .net *"_ivl_11", 0 0, L_0x6000001f9180;  1 drivers
v0x6000002d7f00_0 .net *"_ivl_12", 15 0, L_0x6000001f8fa0;  1 drivers
v0x6000002c8000_0 .net/s *"_ivl_4", 15 0, L_0x6000001f9220;  1 drivers
v0x6000002c8090_0 .net/s *"_ivl_6", 15 0, L_0x6000001f92c0;  1 drivers
v0x6000002c8120_0 .net/s "a_signed", 7 0, v0x6000002c82d0_0;  1 drivers
v0x6000002c81b0_0 .net "act_in", 7 0, L_0x600001bece00;  alias, 1 drivers
v0x6000002c8240_0 .var "act_out", 7 0;
v0x6000002c82d0_0 .var "act_reg", 7 0;
v0x6000002c8360_0 .net "clear_acc", 0 0, L_0x600001bef330;  alias, 1 drivers
v0x6000002c83f0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c8480_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002c8510_0 .net "load_weight", 0 0, L_0x600001bef170;  alias, 1 drivers
v0x6000002c85a0_0 .net/s "product", 15 0, L_0x6000001f90e0;  1 drivers
v0x6000002c8630_0 .net/s "product_ext", 31 0, L_0x6000001f9040;  1 drivers
v0x6000002c86c0_0 .net "psum_in", 31 0, v0x6000002d30f0_0;  alias, 1 drivers
v0x6000002c8750_0 .var "psum_out", 31 0;
v0x6000002c87e0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002c8870_0 .net/s "w_signed", 7 0, v0x6000002c8990_0;  1 drivers
v0x6000002c8900_0 .net "weight_in", 7 0, L_0x6000001f9680;  alias, 1 drivers
v0x6000002c8990_0 .var "weight_reg", 7 0;
L_0x6000001f9220 .extend/s 16, v0x6000002c82d0_0;
L_0x6000001f92c0 .extend/s 16, v0x6000002c8990_0;
L_0x6000001f90e0 .arith/mult 16, L_0x6000001f9220, L_0x6000001f92c0;
L_0x6000001f9180 .part L_0x6000001f90e0, 15, 1;
LS_0x6000001f8fa0_0_0 .concat [ 1 1 1 1], L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180;
LS_0x6000001f8fa0_0_4 .concat [ 1 1 1 1], L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180;
LS_0x6000001f8fa0_0_8 .concat [ 1 1 1 1], L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180;
LS_0x6000001f8fa0_0_12 .concat [ 1 1 1 1], L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180, L_0x6000001f9180;
L_0x6000001f8fa0 .concat [ 4 4 4 4], LS_0x6000001f8fa0_0_0, LS_0x6000001f8fa0_0_4, LS_0x6000001f8fa0_0_8, LS_0x6000001f8fa0_0_12;
L_0x6000001f9040 .concat [ 16 16 0 0], L_0x6000001f90e0, L_0x6000001f8fa0;
S_0x150e89d20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e8c200;
 .timescale 0 0;
P_0x6000025a5200 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bef480 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f8f00, C4<1>, C4<1>;
L_0x600001bef4f0 .functor AND 1, L_0x6000001f8be0, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bef560 .functor OR 1, L_0x6000001f8dc0, L_0x600001bef4f0, C4<0>, C4<0>;
L_0x600001bef5d0 .functor AND 1, L_0x15809a4a0, L_0x600001bef560, C4<1>, C4<1>;
L_0x600001bef640 .functor AND 1, L_0x600001bef5d0, L_0x6000001f8aa0, C4<1>, C4<1>;
v0x6000002c9f80_0 .net *"_ivl_0", 2 0, L_0x6000001f8e60;  1 drivers
L_0x158099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ca010_0 .net/2u *"_ivl_11", 2 0, L_0x158099648;  1 drivers
v0x6000002ca0a0_0 .net *"_ivl_13", 0 0, L_0x6000001f8dc0;  1 drivers
L_0x158099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ca130_0 .net/2u *"_ivl_15", 2 0, L_0x158099690;  1 drivers
v0x6000002ca1c0_0 .net *"_ivl_17", 0 0, L_0x6000001f8be0;  1 drivers
v0x6000002ca250_0 .net *"_ivl_20", 0 0, L_0x600001bef4f0;  1 drivers
v0x6000002ca2e0_0 .net *"_ivl_22", 0 0, L_0x600001bef560;  1 drivers
v0x6000002ca370_0 .net *"_ivl_24", 0 0, L_0x600001bef5d0;  1 drivers
v0x6000002ca400_0 .net *"_ivl_25", 31 0, L_0x6000001f8c80;  1 drivers
L_0x1580996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ca490_0 .net *"_ivl_28", 15 0, L_0x1580996d8;  1 drivers
L_0x158099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ca520_0 .net/2u *"_ivl_29", 31 0, L_0x158099720;  1 drivers
L_0x1580995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002ca5b0_0 .net *"_ivl_3", 0 0, L_0x1580995b8;  1 drivers
v0x6000002ca640_0 .net *"_ivl_31", 0 0, L_0x6000001f8aa0;  1 drivers
L_0x158099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002ca6d0_0 .net/2u *"_ivl_4", 2 0, L_0x158099600;  1 drivers
v0x6000002ca760_0 .net *"_ivl_6", 0 0, L_0x6000001f8f00;  1 drivers
v0x6000002ca7f0_0 .net "do_clear", 0 0, L_0x600001bef640;  1 drivers
v0x6000002ca880_0 .net "load_weight", 0 0, L_0x600001bef480;  1 drivers
v0x6000002ca910_0 .net "weight_in", 7 0, L_0x6000001f8d20;  1 drivers
L_0x6000001f8e60 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x1580995b8;
L_0x6000001f8f00 .cmp/eq 3, L_0x6000001f8e60, L_0x158099600;
L_0x6000001f8dc0 .cmp/eq 3, v0x6000002c4990_0, L_0x158099648;
L_0x6000001f8be0 .cmp/eq 3, v0x6000002c4990_0, L_0x158099690;
L_0x6000001f8c80 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x1580996d8;
L_0x6000001f8aa0 .cmp/eq 32, L_0x6000001f8c80, L_0x158099720;
S_0x150e87560 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e89d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002c9440_0 .net *"_ivl_11", 0 0, L_0x6000001fa4e0;  1 drivers
v0x6000002c94d0_0 .net *"_ivl_12", 15 0, L_0x6000001fa580;  1 drivers
v0x6000002c9560_0 .net/s *"_ivl_4", 15 0, L_0x6000001f8b40;  1 drivers
v0x6000002c95f0_0 .net/s *"_ivl_6", 15 0, L_0x6000001f8960;  1 drivers
v0x6000002c9680_0 .net/s "a_signed", 7 0, v0x6000002c9830_0;  1 drivers
v0x6000002c9710_0 .net "act_in", 7 0, v0x6000002c8240_0;  alias, 1 drivers
v0x6000002c97a0_0 .var "act_out", 7 0;
v0x6000002c9830_0 .var "act_reg", 7 0;
v0x6000002c98c0_0 .net "clear_acc", 0 0, L_0x600001bef640;  alias, 1 drivers
v0x6000002c9950_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c99e0_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002c9a70_0 .net "load_weight", 0 0, L_0x600001bef480;  alias, 1 drivers
v0x6000002c9b00_0 .net/s "product", 15 0, L_0x6000001f8a00;  1 drivers
v0x6000002c9b90_0 .net/s "product_ext", 31 0, L_0x6000001fa3a0;  1 drivers
v0x6000002c9c20_0 .net "psum_in", 31 0, v0x6000002d46c0_0;  alias, 1 drivers
v0x6000002c9cb0_0 .var "psum_out", 31 0;
v0x6000002c9d40_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002c9dd0_0 .net/s "w_signed", 7 0, v0x6000002c9ef0_0;  1 drivers
v0x6000002c9e60_0 .net "weight_in", 7 0, L_0x6000001f8d20;  alias, 1 drivers
v0x6000002c9ef0_0 .var "weight_reg", 7 0;
L_0x6000001f8b40 .extend/s 16, v0x6000002c9830_0;
L_0x6000001f8960 .extend/s 16, v0x6000002c9ef0_0;
L_0x6000001f8a00 .arith/mult 16, L_0x6000001f8b40, L_0x6000001f8960;
L_0x6000001fa4e0 .part L_0x6000001f8a00, 15, 1;
LS_0x6000001fa580_0_0 .concat [ 1 1 1 1], L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0;
LS_0x6000001fa580_0_4 .concat [ 1 1 1 1], L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0;
LS_0x6000001fa580_0_8 .concat [ 1 1 1 1], L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0;
LS_0x6000001fa580_0_12 .concat [ 1 1 1 1], L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0, L_0x6000001fa4e0;
L_0x6000001fa580 .concat [ 4 4 4 4], LS_0x6000001fa580_0_0, LS_0x6000001fa580_0_4, LS_0x6000001fa580_0_8, LS_0x6000001fa580_0_12;
L_0x6000001fa3a0 .concat [ 16 16 0 0], L_0x6000001f8a00, L_0x6000001fa580;
S_0x150e876d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e8c200;
 .timescale 0 0;
P_0x6000025a5300 .param/l "col" 1 7 214, +C4<010>;
L_0x600001bef790 .functor AND 1, v0x6000002bebe0_0, L_0x6000001fa260, C4<1>, C4<1>;
L_0x600001bef800 .functor AND 1, L_0x6000001f8820, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bef870 .functor OR 1, L_0x6000001f86e0, L_0x600001bef800, C4<0>, C4<0>;
L_0x600001bef8e0 .functor AND 1, L_0x15809a4a0, L_0x600001bef870, C4<1>, C4<1>;
L_0x600001bef950 .functor AND 1, L_0x600001bef8e0, L_0x6000001fb8e0, C4<1>, C4<1>;
v0x6000002cb4e0_0 .net *"_ivl_0", 3 0, L_0x6000001fa440;  1 drivers
L_0x1580997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002cb570_0 .net/2u *"_ivl_11", 2 0, L_0x1580997f8;  1 drivers
v0x6000002cb600_0 .net *"_ivl_13", 0 0, L_0x6000001f86e0;  1 drivers
L_0x158099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002cb690_0 .net/2u *"_ivl_15", 2 0, L_0x158099840;  1 drivers
v0x6000002cb720_0 .net *"_ivl_17", 0 0, L_0x6000001f8820;  1 drivers
v0x6000002cb7b0_0 .net *"_ivl_20", 0 0, L_0x600001bef800;  1 drivers
v0x6000002cb840_0 .net *"_ivl_22", 0 0, L_0x600001bef870;  1 drivers
v0x6000002cb8d0_0 .net *"_ivl_24", 0 0, L_0x600001bef8e0;  1 drivers
v0x6000002cb960_0 .net *"_ivl_25", 31 0, L_0x6000001f88c0;  1 drivers
L_0x158099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002cb9f0_0 .net *"_ivl_28", 15 0, L_0x158099888;  1 drivers
L_0x1580998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002cba80_0 .net/2u *"_ivl_29", 31 0, L_0x1580998d0;  1 drivers
L_0x158099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002cbb10_0 .net *"_ivl_3", 1 0, L_0x158099768;  1 drivers
v0x6000002cbba0_0 .net *"_ivl_31", 0 0, L_0x6000001fb8e0;  1 drivers
L_0x1580997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002cbc30_0 .net/2u *"_ivl_4", 3 0, L_0x1580997b0;  1 drivers
v0x6000002cbcc0_0 .net *"_ivl_6", 0 0, L_0x6000001fa260;  1 drivers
v0x6000002cbd50_0 .net "do_clear", 0 0, L_0x600001bef950;  1 drivers
v0x6000002cbde0_0 .net "load_weight", 0 0, L_0x600001bef790;  1 drivers
v0x6000002cbe70_0 .net "weight_in", 7 0, L_0x6000001fa300;  1 drivers
L_0x6000001fa440 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x158099768;
L_0x6000001fa260 .cmp/eq 4, L_0x6000001fa440, L_0x1580997b0;
L_0x6000001f86e0 .cmp/eq 3, v0x6000002c4990_0, L_0x1580997f8;
L_0x6000001f8820 .cmp/eq 3, v0x6000002c4990_0, L_0x158099840;
L_0x6000001f88c0 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099888;
L_0x6000001fb8e0 .cmp/eq 32, L_0x6000001f88c0, L_0x1580998d0;
S_0x150e84f10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e876d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002ca9a0_0 .net *"_ivl_11", 0 0, L_0x6000001f01e0;  1 drivers
v0x6000002caa30_0 .net *"_ivl_12", 15 0, L_0x6000001f0280;  1 drivers
v0x6000002caac0_0 .net/s *"_ivl_4", 15 0, L_0x6000001f0000;  1 drivers
v0x6000002cab50_0 .net/s *"_ivl_6", 15 0, L_0x6000001f00a0;  1 drivers
v0x6000002cabe0_0 .net/s "a_signed", 7 0, v0x6000002cad90_0;  1 drivers
v0x6000002cac70_0 .net "act_in", 7 0, v0x6000002c97a0_0;  alias, 1 drivers
v0x6000002cad00_0 .var "act_out", 7 0;
v0x6000002cad90_0 .var "act_reg", 7 0;
v0x6000002cae20_0 .net "clear_acc", 0 0, L_0x600001bef950;  alias, 1 drivers
v0x6000002caeb0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002caf40_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002cafd0_0 .net "load_weight", 0 0, L_0x600001bef790;  alias, 1 drivers
v0x6000002cb060_0 .net/s "product", 15 0, L_0x6000001f0140;  1 drivers
v0x6000002cb0f0_0 .net/s "product_ext", 31 0, L_0x6000001f0320;  1 drivers
v0x6000002cb180_0 .net "psum_in", 31 0, v0x6000002d5c20_0;  alias, 1 drivers
v0x6000002cb210_0 .var "psum_out", 31 0;
v0x6000002cb2a0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002cb330_0 .net/s "w_signed", 7 0, v0x6000002cb450_0;  1 drivers
v0x6000002cb3c0_0 .net "weight_in", 7 0, L_0x6000001fa300;  alias, 1 drivers
v0x6000002cb450_0 .var "weight_reg", 7 0;
L_0x6000001f0000 .extend/s 16, v0x6000002cad90_0;
L_0x6000001f00a0 .extend/s 16, v0x6000002cb450_0;
L_0x6000001f0140 .arith/mult 16, L_0x6000001f0000, L_0x6000001f00a0;
L_0x6000001f01e0 .part L_0x6000001f0140, 15, 1;
LS_0x6000001f0280_0_0 .concat [ 1 1 1 1], L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0;
LS_0x6000001f0280_0_4 .concat [ 1 1 1 1], L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0;
LS_0x6000001f0280_0_8 .concat [ 1 1 1 1], L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0;
LS_0x6000001f0280_0_12 .concat [ 1 1 1 1], L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0, L_0x6000001f01e0;
L_0x6000001f0280 .concat [ 4 4 4 4], LS_0x6000001f0280_0_0, LS_0x6000001f0280_0_4, LS_0x6000001f0280_0_8, LS_0x6000001f0280_0_12;
L_0x6000001f0320 .concat [ 16 16 0 0], L_0x6000001f0140, L_0x6000001f0280;
S_0x150e85080 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e8c200;
 .timescale 0 0;
P_0x6000025a5400 .param/l "col" 1 7 214, +C4<011>;
L_0x600001befaa0 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f0460, C4<1>, C4<1>;
L_0x600001befb10 .functor AND 1, L_0x6000001f0640, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001befb80 .functor OR 1, L_0x6000001f05a0, L_0x600001befb10, C4<0>, C4<0>;
L_0x600001befbf0 .functor AND 1, L_0x15809a4a0, L_0x600001befb80, C4<1>, C4<1>;
L_0x600001befc60 .functor AND 1, L_0x600001befbf0, L_0x6000001f0780, C4<1>, C4<1>;
v0x6000002ccab0_0 .net *"_ivl_0", 3 0, L_0x6000001f03c0;  1 drivers
L_0x1580999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ccb40_0 .net/2u *"_ivl_11", 2 0, L_0x1580999a8;  1 drivers
v0x6000002ccbd0_0 .net *"_ivl_13", 0 0, L_0x6000001f05a0;  1 drivers
L_0x1580999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ccc60_0 .net/2u *"_ivl_15", 2 0, L_0x1580999f0;  1 drivers
v0x6000002cccf0_0 .net *"_ivl_17", 0 0, L_0x6000001f0640;  1 drivers
v0x6000002ccd80_0 .net *"_ivl_20", 0 0, L_0x600001befb10;  1 drivers
v0x6000002cce10_0 .net *"_ivl_22", 0 0, L_0x600001befb80;  1 drivers
v0x6000002ccea0_0 .net *"_ivl_24", 0 0, L_0x600001befbf0;  1 drivers
v0x6000002ccf30_0 .net *"_ivl_25", 31 0, L_0x6000001f06e0;  1 drivers
L_0x158099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ccfc0_0 .net *"_ivl_28", 15 0, L_0x158099a38;  1 drivers
L_0x158099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002cd050_0 .net/2u *"_ivl_29", 31 0, L_0x158099a80;  1 drivers
L_0x158099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002cd0e0_0 .net *"_ivl_3", 1 0, L_0x158099918;  1 drivers
v0x6000002cd170_0 .net *"_ivl_31", 0 0, L_0x6000001f0780;  1 drivers
L_0x158099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002cd200_0 .net/2u *"_ivl_4", 3 0, L_0x158099960;  1 drivers
v0x6000002cd290_0 .net *"_ivl_6", 0 0, L_0x6000001f0460;  1 drivers
v0x6000002cd320_0 .net "do_clear", 0 0, L_0x600001befc60;  1 drivers
v0x6000002cd3b0_0 .net "load_weight", 0 0, L_0x600001befaa0;  1 drivers
v0x6000002cd440_0 .net "weight_in", 7 0, L_0x6000001f0500;  1 drivers
L_0x6000001f03c0 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x158099918;
L_0x6000001f0460 .cmp/eq 4, L_0x6000001f03c0, L_0x158099960;
L_0x6000001f05a0 .cmp/eq 3, v0x6000002c4990_0, L_0x1580999a8;
L_0x6000001f0640 .cmp/eq 3, v0x6000002c4990_0, L_0x1580999f0;
L_0x6000001f06e0 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099a38;
L_0x6000001f0780 .cmp/eq 32, L_0x6000001f06e0, L_0x158099a80;
S_0x150e828c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e85080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002cbf00_0 .net *"_ivl_11", 0 0, L_0x6000001f0a00;  1 drivers
v0x6000002cc000_0 .net *"_ivl_12", 15 0, L_0x6000001f0aa0;  1 drivers
v0x6000002cc090_0 .net/s *"_ivl_4", 15 0, L_0x6000001f0820;  1 drivers
v0x6000002cc120_0 .net/s *"_ivl_6", 15 0, L_0x6000001f08c0;  1 drivers
v0x6000002cc1b0_0 .net/s "a_signed", 7 0, v0x6000002cc360_0;  1 drivers
v0x6000002cc240_0 .net "act_in", 7 0, v0x6000002cad00_0;  alias, 1 drivers
v0x6000002cc2d0_0 .var "act_out", 7 0;
v0x6000002cc360_0 .var "act_reg", 7 0;
v0x6000002cc3f0_0 .net "clear_acc", 0 0, L_0x600001befc60;  alias, 1 drivers
v0x6000002cc480_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002cc510_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002cc5a0_0 .net "load_weight", 0 0, L_0x600001befaa0;  alias, 1 drivers
v0x6000002cc630_0 .net/s "product", 15 0, L_0x6000001f0960;  1 drivers
v0x6000002cc6c0_0 .net/s "product_ext", 31 0, L_0x6000001f0b40;  1 drivers
v0x6000002cc750_0 .net "psum_in", 31 0, v0x6000002d7180_0;  alias, 1 drivers
v0x6000002cc7e0_0 .var "psum_out", 31 0;
v0x6000002cc870_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002cc900_0 .net/s "w_signed", 7 0, v0x6000002cca20_0;  1 drivers
v0x6000002cc990_0 .net "weight_in", 7 0, L_0x6000001f0500;  alias, 1 drivers
v0x6000002cca20_0 .var "weight_reg", 7 0;
L_0x6000001f0820 .extend/s 16, v0x6000002cc360_0;
L_0x6000001f08c0 .extend/s 16, v0x6000002cca20_0;
L_0x6000001f0960 .arith/mult 16, L_0x6000001f0820, L_0x6000001f08c0;
L_0x6000001f0a00 .part L_0x6000001f0960, 15, 1;
LS_0x6000001f0aa0_0_0 .concat [ 1 1 1 1], L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00;
LS_0x6000001f0aa0_0_4 .concat [ 1 1 1 1], L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00;
LS_0x6000001f0aa0_0_8 .concat [ 1 1 1 1], L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00;
LS_0x6000001f0aa0_0_12 .concat [ 1 1 1 1], L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00, L_0x6000001f0a00;
L_0x6000001f0aa0 .concat [ 4 4 4 4], LS_0x6000001f0aa0_0_0, LS_0x6000001f0aa0_0_4, LS_0x6000001f0aa0_0_8, LS_0x6000001f0aa0_0_12;
L_0x6000001f0b40 .concat [ 16 16 0 0], L_0x6000001f0960, L_0x6000001f0aa0;
S_0x150e82a30 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5500 .param/l "row" 1 7 213, +C4<011>;
S_0x150e80270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e82a30;
 .timescale 0 0;
P_0x6000025a5580 .param/l "col" 1 7 214, +C4<00>;
L_0x600001befdb0 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f0c80, C4<1>, C4<1>;
L_0x600001befe20 .functor AND 1, L_0x6000001f0e60, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001befe90 .functor OR 1, L_0x6000001f0dc0, L_0x600001befe20, C4<0>, C4<0>;
L_0x600001beff00 .functor AND 1, L_0x15809a4a0, L_0x600001befe90, C4<1>, C4<1>;
L_0x600001beff70 .functor AND 1, L_0x600001beff00, L_0x6000001f0fa0, C4<1>, C4<1>;
v0x6000002ce010_0 .net *"_ivl_0", 2 0, L_0x6000001f0be0;  1 drivers
L_0x158099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ce0a0_0 .net/2u *"_ivl_11", 2 0, L_0x158099b58;  1 drivers
v0x6000002ce130_0 .net *"_ivl_13", 0 0, L_0x6000001f0dc0;  1 drivers
L_0x158099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ce1c0_0 .net/2u *"_ivl_15", 2 0, L_0x158099ba0;  1 drivers
v0x6000002ce250_0 .net *"_ivl_17", 0 0, L_0x6000001f0e60;  1 drivers
v0x6000002ce2e0_0 .net *"_ivl_20", 0 0, L_0x600001befe20;  1 drivers
v0x6000002ce370_0 .net *"_ivl_22", 0 0, L_0x600001befe90;  1 drivers
v0x6000002ce400_0 .net *"_ivl_24", 0 0, L_0x600001beff00;  1 drivers
v0x6000002ce490_0 .net *"_ivl_25", 31 0, L_0x6000001f0f00;  1 drivers
L_0x158099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ce520_0 .net *"_ivl_28", 15 0, L_0x158099be8;  1 drivers
L_0x158099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ce5b0_0 .net/2u *"_ivl_29", 31 0, L_0x158099c30;  1 drivers
L_0x158099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002ce640_0 .net *"_ivl_3", 0 0, L_0x158099ac8;  1 drivers
v0x6000002ce6d0_0 .net *"_ivl_31", 0 0, L_0x6000001f0fa0;  1 drivers
L_0x158099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ce760_0 .net/2u *"_ivl_4", 2 0, L_0x158099b10;  1 drivers
v0x6000002ce7f0_0 .net *"_ivl_6", 0 0, L_0x6000001f0c80;  1 drivers
v0x6000002ce880_0 .net "do_clear", 0 0, L_0x600001beff70;  1 drivers
v0x6000002ce910_0 .net "load_weight", 0 0, L_0x600001befdb0;  1 drivers
v0x6000002ce9a0_0 .net "weight_in", 7 0, L_0x6000001f0d20;  1 drivers
L_0x6000001f0be0 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158099ac8;
L_0x6000001f0c80 .cmp/eq 3, L_0x6000001f0be0, L_0x158099b10;
L_0x6000001f0dc0 .cmp/eq 3, v0x6000002c4990_0, L_0x158099b58;
L_0x6000001f0e60 .cmp/eq 3, v0x6000002c4990_0, L_0x158099ba0;
L_0x6000001f0f00 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099be8;
L_0x6000001f0fa0 .cmp/eq 32, L_0x6000001f0f00, L_0x158099c30;
S_0x150e803e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e80270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002cd4d0_0 .net *"_ivl_11", 0 0, L_0x6000001f1220;  1 drivers
v0x6000002cd560_0 .net *"_ivl_12", 15 0, L_0x6000001f12c0;  1 drivers
v0x6000002cd5f0_0 .net/s *"_ivl_4", 15 0, L_0x6000001f1040;  1 drivers
v0x6000002cd680_0 .net/s *"_ivl_6", 15 0, L_0x6000001f10e0;  1 drivers
v0x6000002cd710_0 .net/s "a_signed", 7 0, v0x6000002cd8c0_0;  1 drivers
v0x6000002cd7a0_0 .net "act_in", 7 0, L_0x600001beccb0;  alias, 1 drivers
v0x6000002cd830_0 .var "act_out", 7 0;
v0x6000002cd8c0_0 .var "act_reg", 7 0;
v0x6000002cd950_0 .net "clear_acc", 0 0, L_0x600001beff70;  alias, 1 drivers
v0x6000002cd9e0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002cda70_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002cdb00_0 .net "load_weight", 0 0, L_0x600001befdb0;  alias, 1 drivers
v0x6000002cdb90_0 .net/s "product", 15 0, L_0x6000001f1180;  1 drivers
v0x6000002cdc20_0 .net/s "product_ext", 31 0, L_0x6000001f1360;  1 drivers
v0x6000002cdcb0_0 .net "psum_in", 31 0, v0x6000002c8750_0;  alias, 1 drivers
v0x6000002cdd40_0 .var "psum_out", 31 0;
v0x6000002cddd0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002cde60_0 .net/s "w_signed", 7 0, v0x6000002cdf80_0;  1 drivers
v0x6000002cdef0_0 .net "weight_in", 7 0, L_0x6000001f0d20;  alias, 1 drivers
v0x6000002cdf80_0 .var "weight_reg", 7 0;
L_0x6000001f1040 .extend/s 16, v0x6000002cd8c0_0;
L_0x6000001f10e0 .extend/s 16, v0x6000002cdf80_0;
L_0x6000001f1180 .arith/mult 16, L_0x6000001f1040, L_0x6000001f10e0;
L_0x6000001f1220 .part L_0x6000001f1180, 15, 1;
LS_0x6000001f12c0_0_0 .concat [ 1 1 1 1], L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220;
LS_0x6000001f12c0_0_4 .concat [ 1 1 1 1], L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220;
LS_0x6000001f12c0_0_8 .concat [ 1 1 1 1], L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220;
LS_0x6000001f12c0_0_12 .concat [ 1 1 1 1], L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220, L_0x6000001f1220;
L_0x6000001f12c0 .concat [ 4 4 4 4], LS_0x6000001f12c0_0_0, LS_0x6000001f12c0_0_4, LS_0x6000001f12c0_0_8, LS_0x6000001f12c0_0_12;
L_0x6000001f1360 .concat [ 16 16 0 0], L_0x6000001f1180, L_0x6000001f12c0;
S_0x150e7dc20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e82a30;
 .timescale 0 0;
P_0x6000025a5680 .param/l "col" 1 7 214, +C4<01>;
L_0x600001beb330 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f14a0, C4<1>, C4<1>;
L_0x600001beaed0 .functor AND 1, L_0x6000001f1680, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001beaa70 .functor OR 1, L_0x6000001f15e0, L_0x600001beaed0, C4<0>, C4<0>;
L_0x600001bea610 .functor AND 1, L_0x15809a4a0, L_0x600001beaa70, C4<1>, C4<1>;
L_0x600001bea1b0 .functor AND 1, L_0x600001bea610, L_0x6000001f17c0, C4<1>, C4<1>;
v0x6000002cf570_0 .net *"_ivl_0", 2 0, L_0x6000001f1400;  1 drivers
L_0x158099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002cf600_0 .net/2u *"_ivl_11", 2 0, L_0x158099d08;  1 drivers
v0x6000002cf690_0 .net *"_ivl_13", 0 0, L_0x6000001f15e0;  1 drivers
L_0x158099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002cf720_0 .net/2u *"_ivl_15", 2 0, L_0x158099d50;  1 drivers
v0x6000002cf7b0_0 .net *"_ivl_17", 0 0, L_0x6000001f1680;  1 drivers
v0x6000002cf840_0 .net *"_ivl_20", 0 0, L_0x600001beaed0;  1 drivers
v0x6000002cf8d0_0 .net *"_ivl_22", 0 0, L_0x600001beaa70;  1 drivers
v0x6000002cf960_0 .net *"_ivl_24", 0 0, L_0x600001bea610;  1 drivers
v0x6000002cf9f0_0 .net *"_ivl_25", 31 0, L_0x6000001f1720;  1 drivers
L_0x158099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002cfa80_0 .net *"_ivl_28", 15 0, L_0x158099d98;  1 drivers
L_0x158099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002cfb10_0 .net/2u *"_ivl_29", 31 0, L_0x158099de0;  1 drivers
L_0x158099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002cfba0_0 .net *"_ivl_3", 0 0, L_0x158099c78;  1 drivers
v0x6000002cfc30_0 .net *"_ivl_31", 0 0, L_0x6000001f17c0;  1 drivers
L_0x158099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002cfcc0_0 .net/2u *"_ivl_4", 2 0, L_0x158099cc0;  1 drivers
v0x6000002cfd50_0 .net *"_ivl_6", 0 0, L_0x6000001f14a0;  1 drivers
v0x6000002cfde0_0 .net "do_clear", 0 0, L_0x600001bea1b0;  1 drivers
v0x6000002cfe70_0 .net "load_weight", 0 0, L_0x600001beb330;  1 drivers
v0x6000002cff00_0 .net "weight_in", 7 0, L_0x6000001f1540;  1 drivers
L_0x6000001f1400 .concat [ 2 1 0 0], v0x6000002beb50_0, L_0x158099c78;
L_0x6000001f14a0 .cmp/eq 3, L_0x6000001f1400, L_0x158099cc0;
L_0x6000001f15e0 .cmp/eq 3, v0x6000002c4990_0, L_0x158099d08;
L_0x6000001f1680 .cmp/eq 3, v0x6000002c4990_0, L_0x158099d50;
L_0x6000001f1720 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099d98;
L_0x6000001f17c0 .cmp/eq 32, L_0x6000001f1720, L_0x158099de0;
S_0x150e7dd90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e7dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ee3f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ee3fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002cea30_0 .net *"_ivl_11", 0 0, L_0x6000001f1a40;  1 drivers
v0x6000002ceac0_0 .net *"_ivl_12", 15 0, L_0x6000001f1ae0;  1 drivers
v0x6000002ceb50_0 .net/s *"_ivl_4", 15 0, L_0x6000001f1860;  1 drivers
v0x6000002cebe0_0 .net/s *"_ivl_6", 15 0, L_0x6000001f1900;  1 drivers
v0x6000002cec70_0 .net/s "a_signed", 7 0, v0x6000002cee20_0;  1 drivers
v0x6000002ced00_0 .net "act_in", 7 0, v0x6000002cd830_0;  alias, 1 drivers
v0x6000002ced90_0 .var "act_out", 7 0;
v0x6000002cee20_0 .var "act_reg", 7 0;
v0x6000002ceeb0_0 .net "clear_acc", 0 0, L_0x600001bea1b0;  alias, 1 drivers
v0x6000002cef40_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002cefd0_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002cf060_0 .net "load_weight", 0 0, L_0x600001beb330;  alias, 1 drivers
v0x6000002cf0f0_0 .net/s "product", 15 0, L_0x6000001f19a0;  1 drivers
v0x6000002cf180_0 .net/s "product_ext", 31 0, L_0x6000001f1b80;  1 drivers
v0x6000002cf210_0 .net "psum_in", 31 0, v0x6000002c9cb0_0;  alias, 1 drivers
v0x6000002cf2a0_0 .var "psum_out", 31 0;
v0x6000002cf330_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002cf3c0_0 .net/s "w_signed", 7 0, v0x6000002cf4e0_0;  1 drivers
v0x6000002cf450_0 .net "weight_in", 7 0, L_0x6000001f1540;  alias, 1 drivers
v0x6000002cf4e0_0 .var "weight_reg", 7 0;
L_0x6000001f1860 .extend/s 16, v0x6000002cee20_0;
L_0x6000001f1900 .extend/s 16, v0x6000002cf4e0_0;
L_0x6000001f19a0 .arith/mult 16, L_0x6000001f1860, L_0x6000001f1900;
L_0x6000001f1a40 .part L_0x6000001f19a0, 15, 1;
LS_0x6000001f1ae0_0_0 .concat [ 1 1 1 1], L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40;
LS_0x6000001f1ae0_0_4 .concat [ 1 1 1 1], L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40;
LS_0x6000001f1ae0_0_8 .concat [ 1 1 1 1], L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40;
LS_0x6000001f1ae0_0_12 .concat [ 1 1 1 1], L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40, L_0x6000001f1a40;
L_0x6000001f1ae0 .concat [ 4 4 4 4], LS_0x6000001f1ae0_0_0, LS_0x6000001f1ae0_0_4, LS_0x6000001f1ae0_0_8, LS_0x6000001f1ae0_0_12;
L_0x6000001f1b80 .concat [ 16 16 0 0], L_0x6000001f19a0, L_0x6000001f1ae0;
S_0x150e7b5d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e82a30;
 .timescale 0 0;
P_0x6000025a5780 .param/l "col" 1 7 214, +C4<010>;
L_0x600001be9490 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f1cc0, C4<1>, C4<1>;
L_0x600001be9030 .functor AND 1, L_0x6000001f1ea0, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001be8bd0 .functor OR 1, L_0x6000001f1e00, L_0x600001be9030, C4<0>, C4<0>;
L_0x600001be8770 .functor AND 1, L_0x15809a4a0, L_0x600001be8bd0, C4<1>, C4<1>;
L_0x600001be8310 .functor AND 1, L_0x600001be8770, L_0x6000001f1fe0, C4<1>, C4<1>;
v0x6000002c0b40_0 .net *"_ivl_0", 3 0, L_0x6000001f1c20;  1 drivers
L_0x158099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002c0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x158099eb8;  1 drivers
v0x6000002c0c60_0 .net *"_ivl_13", 0 0, L_0x6000001f1e00;  1 drivers
L_0x158099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002c0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x158099f00;  1 drivers
v0x6000002c0d80_0 .net *"_ivl_17", 0 0, L_0x6000001f1ea0;  1 drivers
v0x6000002c0e10_0 .net *"_ivl_20", 0 0, L_0x600001be9030;  1 drivers
v0x6000002c0ea0_0 .net *"_ivl_22", 0 0, L_0x600001be8bd0;  1 drivers
v0x6000002c0f30_0 .net *"_ivl_24", 0 0, L_0x600001be8770;  1 drivers
v0x6000002c0fc0_0 .net *"_ivl_25", 31 0, L_0x6000001f1f40;  1 drivers
L_0x158099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c1050_0 .net *"_ivl_28", 15 0, L_0x158099f48;  1 drivers
L_0x158099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c10e0_0 .net/2u *"_ivl_29", 31 0, L_0x158099f90;  1 drivers
L_0x158099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002c1170_0 .net *"_ivl_3", 1 0, L_0x158099e28;  1 drivers
v0x6000002c1200_0 .net *"_ivl_31", 0 0, L_0x6000001f1fe0;  1 drivers
L_0x158099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002c1290_0 .net/2u *"_ivl_4", 3 0, L_0x158099e70;  1 drivers
v0x6000002c1320_0 .net *"_ivl_6", 0 0, L_0x6000001f1cc0;  1 drivers
v0x6000002c13b0_0 .net "do_clear", 0 0, L_0x600001be8310;  1 drivers
v0x6000002c1440_0 .net "load_weight", 0 0, L_0x600001be9490;  1 drivers
v0x6000002c14d0_0 .net "weight_in", 7 0, L_0x6000001f1d60;  1 drivers
L_0x6000001f1c20 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x158099e28;
L_0x6000001f1cc0 .cmp/eq 4, L_0x6000001f1c20, L_0x158099e70;
L_0x6000001f1e00 .cmp/eq 3, v0x6000002c4990_0, L_0x158099eb8;
L_0x6000001f1ea0 .cmp/eq 3, v0x6000002c4990_0, L_0x158099f00;
L_0x6000001f1f40 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x158099f48;
L_0x6000001f1fe0 .cmp/eq 32, L_0x6000001f1f40, L_0x158099f90;
S_0x150e7b740 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e7b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eeff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eeffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002c0000_0 .net *"_ivl_11", 0 0, L_0x6000001f2260;  1 drivers
v0x6000002c0090_0 .net *"_ivl_12", 15 0, L_0x6000001f2300;  1 drivers
v0x6000002c0120_0 .net/s *"_ivl_4", 15 0, L_0x6000001f2080;  1 drivers
v0x6000002c01b0_0 .net/s *"_ivl_6", 15 0, L_0x6000001f2120;  1 drivers
v0x6000002c0240_0 .net/s "a_signed", 7 0, v0x6000002c03f0_0;  1 drivers
v0x6000002c02d0_0 .net "act_in", 7 0, v0x6000002ced90_0;  alias, 1 drivers
v0x6000002c0360_0 .var "act_out", 7 0;
v0x6000002c03f0_0 .var "act_reg", 7 0;
v0x6000002c0480_0 .net "clear_acc", 0 0, L_0x600001be8310;  alias, 1 drivers
v0x6000002c0510_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c05a0_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002c0630_0 .net "load_weight", 0 0, L_0x600001be9490;  alias, 1 drivers
v0x6000002c06c0_0 .net/s "product", 15 0, L_0x6000001f21c0;  1 drivers
v0x6000002c0750_0 .net/s "product_ext", 31 0, L_0x6000001f23a0;  1 drivers
v0x6000002c07e0_0 .net "psum_in", 31 0, v0x6000002cb210_0;  alias, 1 drivers
v0x6000002c0870_0 .var "psum_out", 31 0;
v0x6000002c0900_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002c0990_0 .net/s "w_signed", 7 0, v0x6000002c0ab0_0;  1 drivers
v0x6000002c0a20_0 .net "weight_in", 7 0, L_0x6000001f1d60;  alias, 1 drivers
v0x6000002c0ab0_0 .var "weight_reg", 7 0;
L_0x6000001f2080 .extend/s 16, v0x6000002c03f0_0;
L_0x6000001f2120 .extend/s 16, v0x6000002c0ab0_0;
L_0x6000001f21c0 .arith/mult 16, L_0x6000001f2080, L_0x6000001f2120;
L_0x6000001f2260 .part L_0x6000001f21c0, 15, 1;
LS_0x6000001f2300_0_0 .concat [ 1 1 1 1], L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260;
LS_0x6000001f2300_0_4 .concat [ 1 1 1 1], L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260;
LS_0x6000001f2300_0_8 .concat [ 1 1 1 1], L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260;
LS_0x6000001f2300_0_12 .concat [ 1 1 1 1], L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260, L_0x6000001f2260;
L_0x6000001f2300 .concat [ 4 4 4 4], LS_0x6000001f2300_0_0, LS_0x6000001f2300_0_4, LS_0x6000001f2300_0_8, LS_0x6000001f2300_0_12;
L_0x6000001f23a0 .concat [ 16 16 0 0], L_0x6000001f21c0, L_0x6000001f2300;
S_0x150e742e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e82a30;
 .timescale 0 0;
P_0x6000025a5880 .param/l "col" 1 7 214, +C4<011>;
L_0x600001bebc60 .functor AND 1, v0x6000002bebe0_0, L_0x6000001f24e0, C4<1>, C4<1>;
L_0x600001bf7e90 .functor AND 1, L_0x6000001f26c0, v0x6000002bd680_0, C4<1>, C4<1>;
L_0x600001bf7a30 .functor OR 1, L_0x6000001f2620, L_0x600001bf7e90, C4<0>, C4<0>;
L_0x600001bf75d0 .functor AND 1, L_0x15809a4a0, L_0x600001bf7a30, C4<1>, C4<1>;
L_0x600001bf7560 .functor AND 1, L_0x600001bf75d0, L_0x6000001f2800, C4<1>, C4<1>;
v0x6000002c20a0_0 .net *"_ivl_0", 3 0, L_0x6000001f2440;  1 drivers
L_0x15809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002c2130_0 .net/2u *"_ivl_11", 2 0, L_0x15809a068;  1 drivers
v0x6000002c21c0_0 .net *"_ivl_13", 0 0, L_0x6000001f2620;  1 drivers
L_0x15809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002c2250_0 .net/2u *"_ivl_15", 2 0, L_0x15809a0b0;  1 drivers
v0x6000002c22e0_0 .net *"_ivl_17", 0 0, L_0x6000001f26c0;  1 drivers
v0x6000002c2370_0 .net *"_ivl_20", 0 0, L_0x600001bf7e90;  1 drivers
v0x6000002c2400_0 .net *"_ivl_22", 0 0, L_0x600001bf7a30;  1 drivers
v0x6000002c2490_0 .net *"_ivl_24", 0 0, L_0x600001bf75d0;  1 drivers
v0x6000002c2520_0 .net *"_ivl_25", 31 0, L_0x6000001f2760;  1 drivers
L_0x15809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c25b0_0 .net *"_ivl_28", 15 0, L_0x15809a0f8;  1 drivers
L_0x15809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002c2640_0 .net/2u *"_ivl_29", 31 0, L_0x15809a140;  1 drivers
L_0x158099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002c26d0_0 .net *"_ivl_3", 1 0, L_0x158099fd8;  1 drivers
v0x6000002c2760_0 .net *"_ivl_31", 0 0, L_0x6000001f2800;  1 drivers
L_0x15809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002c27f0_0 .net/2u *"_ivl_4", 3 0, L_0x15809a020;  1 drivers
v0x6000002c2880_0 .net *"_ivl_6", 0 0, L_0x6000001f24e0;  1 drivers
v0x6000002c2910_0 .net "do_clear", 0 0, L_0x600001bf7560;  1 drivers
v0x6000002c29a0_0 .net "load_weight", 0 0, L_0x600001bebc60;  1 drivers
v0x6000002c2a30_0 .net "weight_in", 7 0, L_0x6000001f2580;  1 drivers
L_0x6000001f2440 .concat [ 2 2 0 0], v0x6000002beb50_0, L_0x158099fd8;
L_0x6000001f24e0 .cmp/eq 4, L_0x6000001f2440, L_0x15809a020;
L_0x6000001f2620 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a068;
L_0x6000001f26c0 .cmp/eq 3, v0x6000002c4990_0, L_0x15809a0b0;
L_0x6000001f2760 .concat [ 16 16 0 0], v0x6000002c4090_0, L_0x15809a0f8;
L_0x6000001f2800 .cmp/eq 32, L_0x6000001f2760, L_0x15809a140;
S_0x150e74450 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e742e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ef8200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ef8240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002c1560_0 .net *"_ivl_11", 0 0, L_0x6000001f2a80;  1 drivers
v0x6000002c15f0_0 .net *"_ivl_12", 15 0, L_0x6000001f2b20;  1 drivers
v0x6000002c1680_0 .net/s *"_ivl_4", 15 0, L_0x6000001f28a0;  1 drivers
v0x6000002c1710_0 .net/s *"_ivl_6", 15 0, L_0x6000001f2940;  1 drivers
v0x6000002c17a0_0 .net/s "a_signed", 7 0, v0x6000002c1950_0;  1 drivers
v0x6000002c1830_0 .net "act_in", 7 0, v0x6000002c0360_0;  alias, 1 drivers
v0x6000002c18c0_0 .var "act_out", 7 0;
v0x6000002c1950_0 .var "act_reg", 7 0;
v0x6000002c19e0_0 .net "clear_acc", 0 0, L_0x600001bf7560;  alias, 1 drivers
v0x6000002c1a70_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c1b00_0 .net "enable", 0 0, L_0x600001be05b0;  alias, 1 drivers
v0x6000002c1b90_0 .net "load_weight", 0 0, L_0x600001bebc60;  alias, 1 drivers
v0x6000002c1c20_0 .net/s "product", 15 0, L_0x6000001f29e0;  1 drivers
v0x6000002c1cb0_0 .net/s "product_ext", 31 0, L_0x6000001f2bc0;  1 drivers
v0x6000002c1d40_0 .net "psum_in", 31 0, v0x6000002cc7e0_0;  alias, 1 drivers
v0x6000002c1dd0_0 .var "psum_out", 31 0;
v0x6000002c1e60_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002c1ef0_0 .net/s "w_signed", 7 0, v0x6000002c2010_0;  1 drivers
v0x6000002c1f80_0 .net "weight_in", 7 0, L_0x6000001f2580;  alias, 1 drivers
v0x6000002c2010_0 .var "weight_reg", 7 0;
L_0x6000001f28a0 .extend/s 16, v0x6000002c1950_0;
L_0x6000001f2940 .extend/s 16, v0x6000002c2010_0;
L_0x6000001f29e0 .arith/mult 16, L_0x6000001f28a0, L_0x6000001f2940;
L_0x6000001f2a80 .part L_0x6000001f29e0, 15, 1;
LS_0x6000001f2b20_0_0 .concat [ 1 1 1 1], L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80;
LS_0x6000001f2b20_0_4 .concat [ 1 1 1 1], L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80;
LS_0x6000001f2b20_0_8 .concat [ 1 1 1 1], L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80;
LS_0x6000001f2b20_0_12 .concat [ 1 1 1 1], L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80, L_0x6000001f2a80;
L_0x6000001f2b20 .concat [ 4 4 4 4], LS_0x6000001f2b20_0_0, LS_0x6000001f2b20_0_4, LS_0x6000001f2b20_0_8, LS_0x6000001f2b20_0_12;
L_0x6000001f2bc0 .concat [ 16 16 0 0], L_0x6000001f29e0, L_0x6000001f2b20;
S_0x150e71c90 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5980 .param/l "row" 1 7 198, +C4<00>;
L_0x600001becee0 .functor BUFZ 8, v0x6000002dc870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e71e00 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5a00 .param/l "row" 1 7 198, +C4<01>;
L_0x600001becd90 .functor BUFZ 8, v0x6000002dcb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e6f640 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5a80 .param/l "row" 1 7 198, +C4<010>;
L_0x600001bece00 .functor BUFZ 8, v0x6000002dce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e6f7b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5b00 .param/l "row" 1 7 198, +C4<011>;
L_0x600001beccb0 .functor BUFZ 8, v0x6000002dd0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150ea80e0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5b80 .param/l "col" 1 7 279, +C4<00>;
L_0x600001be02a0 .functor BUFZ 32, v0x6000002dc510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002c2ac0_0 .net *"_ivl_2", 31 0, L_0x600001be02a0;  1 drivers
S_0x150ea8250 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5c00 .param/l "col" 1 7 279, +C4<01>;
L_0x600001be0310 .functor BUFZ 32, v0x6000002dc630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002c2b50_0 .net *"_ivl_2", 31 0, L_0x600001be0310;  1 drivers
S_0x150e9b5c0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5c80 .param/l "col" 1 7 279, +C4<010>;
L_0x600001be0380 .functor BUFZ 32, v0x6000002dc750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002c2be0_0 .net *"_ivl_2", 31 0, L_0x600001be0380;  1 drivers
S_0x150e9b730 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5d00 .param/l "col" 1 7 279, +C4<011>;
L_0x600001be03f0 .functor BUFZ 32, L_0x600001be0230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002c2c70_0 .net *"_ivl_2", 31 0, L_0x600001be03f0;  1 drivers
S_0x150e9b8a0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5d80 .param/l "col" 1 7 206, +C4<00>;
S_0x150e9ba10 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5e00 .param/l "col" 1 7 206, +C4<01>;
S_0x150e6ab20 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5e80 .param/l "col" 1 7 206, +C4<010>;
S_0x150e6ac90 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x150e8fda0;
 .timescale 0 0;
P_0x6000025a5f00 .param/l "col" 1 7 206, +C4<011>;
S_0x150e6bdd0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x150e96c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x150e6bf40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x150e6bf80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x150e6bfc0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x150e6c000 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x150e6c040 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x150e6c080 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001be13b0 .functor BUFZ 256, v0x6000002c73c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be1420 .functor BUFZ 256, v0x6000002c7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be1490 .functor BUFZ 256, v0x6000002c6d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000002c62e0_0 .var/i "b", 31 0;
v0x6000002c6370 .array "bank_addr", 3 0, 7 0;
v0x6000002c6400_0 .net "bank_dma", 1 0, L_0x6000001f6760;  1 drivers
v0x6000002c6490_0 .var "bank_dma_d", 1 0;
v0x6000002c6520_0 .net "bank_mxu_a", 1 0, L_0x6000001f6580;  1 drivers
v0x6000002c65b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000002c6640_0 .net "bank_mxu_o", 1 0, L_0x6000001f6620;  1 drivers
v0x6000002c66d0_0 .net "bank_mxu_w", 1 0, L_0x6000001f64e0;  1 drivers
v0x6000002c6760_0 .var "bank_mxu_w_d", 1 0;
v0x6000002c67f0 .array "bank_rdata", 3 0;
v0x6000002c67f0_0 .net v0x6000002c67f0 0, 255 0, v0x6000002c4f30_0; 1 drivers
v0x6000002c67f0_1 .net v0x6000002c67f0 1, 255 0, v0x6000002c5440_0; 1 drivers
v0x6000002c67f0_2 .net v0x6000002c67f0 2, 255 0, v0x6000002c5950_0; 1 drivers
v0x6000002c67f0_3 .net v0x6000002c67f0 3, 255 0, v0x6000002c5e60_0; 1 drivers
v0x6000002c6880_0 .var "bank_re", 3 0;
v0x6000002c6910_0 .net "bank_vpu", 1 0, L_0x6000001f66c0;  1 drivers
v0x6000002c69a0_0 .var "bank_vpu_d", 1 0;
v0x6000002c6a30 .array "bank_wdata", 3 0, 255 0;
v0x6000002c6ac0_0 .var "bank_we", 3 0;
v0x6000002c6b50_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c6be0_0 .net "dma_addr", 19 0, v0x6000002d8e10_0;  alias, 1 drivers
v0x6000002c6c70_0 .net "dma_rdata", 255 0, L_0x600001be1490;  alias, 1 drivers
v0x6000002c6d00_0 .var "dma_rdata_reg", 255 0;
v0x6000002c6d90_0 .net "dma_re", 0 0, L_0x600001be0e70;  alias, 1 drivers
v0x6000002c6e20_0 .net "dma_ready", 0 0, L_0x6000001f6da0;  alias, 1 drivers
v0x6000002c6eb0_0 .net "dma_wdata", 255 0, L_0x600001be0d90;  alias, 1 drivers
v0x6000002c6f40_0 .net "dma_we", 0 0, L_0x600001be0e00;  alias, 1 drivers
v0x6000002c6fd0_0 .var "grant_dma", 3 0;
v0x6000002c7060_0 .var "grant_mxu_a", 3 0;
v0x6000002c70f0_0 .var "grant_mxu_o", 3 0;
v0x6000002c7180_0 .var "grant_mxu_w", 3 0;
v0x6000002c7210_0 .var "grant_vpu", 3 0;
v0x6000002c72a0_0 .net "mxu_a_addr", 19 0, L_0x6000001f3980;  alias, 1 drivers
v0x6000002c7330_0 .net "mxu_a_rdata", 255 0, L_0x600001be13b0;  alias, 1 drivers
v0x6000002c73c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000002c7450_0 .net "mxu_a_re", 0 0, L_0x6000001f3a20;  alias, 1 drivers
v0x6000002c74e0_0 .net "mxu_a_ready", 0 0, L_0x6000001f6c60;  alias, 1 drivers
v0x6000002c7570_0 .net "mxu_o_addr", 19 0, L_0x6000001f3c00;  alias, 1 drivers
v0x6000002c7600_0 .net "mxu_o_ready", 0 0, L_0x6000001f6d00;  alias, 1 drivers
v0x6000002c7690_0 .net "mxu_o_wdata", 255 0, L_0x6000001f3de0;  alias, 1 drivers
v0x6000002c7720_0 .net "mxu_o_we", 0 0, L_0x600001be0850;  alias, 1 drivers
v0x6000002c77b0_0 .net "mxu_w_addr", 19 0, L_0x6000001f3700;  alias, 1 drivers
v0x6000002c7840_0 .net "mxu_w_rdata", 255 0, v0x6000002c78d0_0;  alias, 1 drivers
v0x6000002c78d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000002c7960_0 .net "mxu_w_re", 0 0, L_0x6000001f37a0;  alias, 1 drivers
v0x6000002c79f0_0 .net "mxu_w_ready", 0 0, L_0x6000001f6b20;  alias, 1 drivers
v0x6000002c7a80_0 .var "req_dma", 3 0;
v0x6000002c7b10_0 .var "req_mxu_a", 3 0;
v0x6000002c7ba0_0 .var "req_mxu_o", 3 0;
v0x6000002c7c30_0 .var "req_mxu_w", 3 0;
v0x6000002c7cc0_0 .var "req_vpu", 3 0;
v0x6000002c7d50_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002c7de0_0 .net "vpu_addr", 19 0, v0x6000002b9710_0;  alias, 1 drivers
v0x6000002c7e70_0 .net "vpu_rdata", 255 0, L_0x600001be1420;  alias, 1 drivers
v0x6000002c7f00_0 .var "vpu_rdata_reg", 255 0;
v0x6000002b8000_0 .net "vpu_re", 0 0, L_0x600001be0c40;  alias, 1 drivers
v0x6000002b8090_0 .net "vpu_ready", 0 0, L_0x6000001f6bc0;  alias, 1 drivers
v0x6000002b8120_0 .net "vpu_wdata", 255 0, L_0x600001be0b60;  alias, 1 drivers
v0x6000002b81b0_0 .net "vpu_we", 0 0, L_0x600001be0bd0;  alias, 1 drivers
v0x6000002b8240_0 .net "word_dma", 7 0, L_0x6000001f6a80;  1 drivers
v0x6000002b82d0_0 .net "word_mxu_a", 7 0, L_0x6000001f68a0;  1 drivers
v0x6000002b8360_0 .net "word_mxu_o", 7 0, L_0x6000001f6940;  1 drivers
v0x6000002b83f0_0 .net "word_mxu_w", 7 0, L_0x6000001f6800;  1 drivers
v0x6000002b8480_0 .net "word_vpu", 7 0, L_0x6000001f69e0;  1 drivers
E_0x6000025a6700/0 .event anyedge, v0x6000002c6760_0, v0x6000002c4f30_0, v0x6000002c5440_0, v0x6000002c5950_0;
E_0x6000025a6700/1 .event anyedge, v0x6000002c5e60_0, v0x6000002c65b0_0, v0x6000002c69a0_0, v0x6000002c6490_0;
E_0x6000025a6700 .event/or E_0x6000025a6700/0, E_0x6000025a6700/1;
E_0x6000025a6780/0 .event anyedge, v0x6000002c7c30_0, v0x6000002c7b10_0, v0x6000002c7ba0_0, v0x6000002c7cc0_0;
E_0x6000025a6780/1 .event anyedge, v0x6000002c7a80_0, v0x6000002c7180_0, v0x6000002b83f0_0, v0x6000002c7060_0;
E_0x6000025a6780/2 .event anyedge, v0x6000002b82d0_0, v0x6000002c70f0_0, v0x6000002b8360_0, v0x6000002c7690_0;
E_0x6000025a6780/3 .event anyedge, v0x6000002c7210_0, v0x6000002b8480_0, v0x6000002b8120_0, v0x6000002b81b0_0;
E_0x6000025a6780/4 .event anyedge, v0x6000002b8000_0, v0x6000002c6fd0_0, v0x6000002b8240_0, v0x6000002d90e0_0;
E_0x6000025a6780/5 .event anyedge, v0x6000002d9200_0, v0x6000002d8f30_0;
E_0x6000025a6780 .event/or E_0x6000025a6780/0, E_0x6000025a6780/1, E_0x6000025a6780/2, E_0x6000025a6780/3, E_0x6000025a6780/4, E_0x6000025a6780/5;
E_0x6000025a67c0/0 .event anyedge, v0x6000002c7960_0, v0x6000002c66d0_0, v0x6000002c7450_0, v0x6000002c6520_0;
E_0x6000025a67c0/1 .event anyedge, v0x6000002c7720_0, v0x6000002c6640_0, v0x6000002b81b0_0, v0x6000002b8000_0;
E_0x6000025a67c0/2 .event anyedge, v0x6000002c6910_0, v0x6000002d9200_0, v0x6000002d8f30_0, v0x6000002c6400_0;
E_0x6000025a67c0 .event/or E_0x6000025a67c0/0, E_0x6000025a67c0/1, E_0x6000025a67c0/2;
L_0x6000001f5fe0 .part v0x6000002c6ac0_0, 0, 1;
L_0x6000001f6080 .part v0x6000002c6880_0, 0, 1;
L_0x6000001f6120 .part v0x6000002c6ac0_0, 1, 1;
L_0x6000001f61c0 .part v0x6000002c6880_0, 1, 1;
L_0x6000001f6260 .part v0x6000002c6ac0_0, 2, 1;
L_0x6000001f6300 .part v0x6000002c6880_0, 2, 1;
L_0x6000001f63a0 .part v0x6000002c6ac0_0, 3, 1;
L_0x6000001f6440 .part v0x6000002c6880_0, 3, 1;
L_0x6000001f64e0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x6000001f3700 (v0x6000002c60a0_0) S_0x150e9c960;
L_0x6000001f6580 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x6000001f3980 (v0x6000002c60a0_0) S_0x150e9c960;
L_0x6000001f6620 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x6000001f3c00 (v0x6000002c60a0_0) S_0x150e9c960;
L_0x6000001f66c0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, v0x6000002b9710_0 (v0x6000002c60a0_0) S_0x150e9c960;
L_0x6000001f6760 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, v0x6000002d8e10_0 (v0x6000002c60a0_0) S_0x150e9c960;
L_0x6000001f6800 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x6000001f3700 (v0x6000002c61c0_0) S_0x150e9cad0;
L_0x6000001f68a0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x6000001f3980 (v0x6000002c61c0_0) S_0x150e9cad0;
L_0x6000001f6940 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x6000001f3c00 (v0x6000002c61c0_0) S_0x150e9cad0;
L_0x6000001f69e0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, v0x6000002b9710_0 (v0x6000002c61c0_0) S_0x150e9cad0;
L_0x6000001f6a80 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, v0x6000002d8e10_0 (v0x6000002c61c0_0) S_0x150e9cad0;
L_0x6000001f6b20 .part/v v0x6000002c7180_0, L_0x6000001f64e0, 1;
L_0x6000001f6c60 .part/v v0x6000002c7060_0, L_0x6000001f6580, 1;
L_0x6000001f6d00 .part/v v0x6000002c70f0_0, L_0x6000001f6620, 1;
L_0x6000001f6bc0 .part/v v0x6000002c7210_0, L_0x6000001f66c0, 1;
L_0x6000001f6da0 .part/v v0x6000002c6fd0_0, L_0x6000001f6760, 1;
S_0x150e6c0c0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x150e6bdd0;
 .timescale 0 0;
P_0x6000025a6800 .param/l "i" 1 9 184, +C4<00>;
S_0x150ea22a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150e6c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001ee4080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001ee40c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002c6370_0 .array/port v0x6000002c6370, 0;
v0x6000002c4cf0_0 .net "addr", 7 0, v0x6000002c6370_0;  1 drivers
v0x6000002c4d80_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c4e10_0 .var/i "i", 31 0;
v0x6000002c4ea0 .array "mem", 255 0, 255 0;
v0x6000002c4f30_0 .var "rdata", 255 0;
v0x6000002c4fc0_0 .net "re", 0 0, L_0x6000001f6080;  1 drivers
v0x6000002c6a30_0 .array/port v0x6000002c6a30, 0;
v0x6000002c5050_0 .net "wdata", 255 0, v0x6000002c6a30_0;  1 drivers
v0x6000002c50e0_0 .net "we", 0 0, L_0x6000001f5fe0;  1 drivers
E_0x6000025a6900 .event posedge, v0x6000002d8090_0;
S_0x150ea2410 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x150e6bdd0;
 .timescale 0 0;
P_0x6000025a6980 .param/l "i" 1 9 184, +C4<01>;
S_0x150e9c230 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150ea2410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001ee4100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001ee4140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002c6370_1 .array/port v0x6000002c6370, 1;
v0x6000002c5200_0 .net "addr", 7 0, v0x6000002c6370_1;  1 drivers
v0x6000002c5290_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c5320_0 .var/i "i", 31 0;
v0x6000002c53b0 .array "mem", 255 0, 255 0;
v0x6000002c5440_0 .var "rdata", 255 0;
v0x6000002c54d0_0 .net "re", 0 0, L_0x6000001f61c0;  1 drivers
v0x6000002c6a30_1 .array/port v0x6000002c6a30, 1;
v0x6000002c5560_0 .net "wdata", 255 0, v0x6000002c6a30_1;  1 drivers
v0x6000002c55f0_0 .net "we", 0 0, L_0x6000001f6120;  1 drivers
S_0x150e9c3a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x150e6bdd0;
 .timescale 0 0;
P_0x6000025a6ac0 .param/l "i" 1 9 184, +C4<010>;
S_0x150e9c510 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150e9c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001ee4180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001ee41c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002c6370_2 .array/port v0x6000002c6370, 2;
v0x6000002c5710_0 .net "addr", 7 0, v0x6000002c6370_2;  1 drivers
v0x6000002c57a0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c5830_0 .var/i "i", 31 0;
v0x6000002c58c0 .array "mem", 255 0, 255 0;
v0x6000002c5950_0 .var "rdata", 255 0;
v0x6000002c59e0_0 .net "re", 0 0, L_0x6000001f6300;  1 drivers
v0x6000002c6a30_2 .array/port v0x6000002c6a30, 2;
v0x6000002c5a70_0 .net "wdata", 255 0, v0x6000002c6a30_2;  1 drivers
v0x6000002c5b00_0 .net "we", 0 0, L_0x6000001f6260;  1 drivers
S_0x150e9c680 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x150e6bdd0;
 .timescale 0 0;
P_0x6000025a6c00 .param/l "i" 1 9 184, +C4<011>;
S_0x150e9c7f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150e9c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001ee4200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001ee4240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002c6370_3 .array/port v0x6000002c6370, 3;
v0x6000002c5c20_0 .net "addr", 7 0, v0x6000002c6370_3;  1 drivers
v0x6000002c5cb0_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002c5d40_0 .var/i "i", 31 0;
v0x6000002c5dd0 .array "mem", 255 0, 255 0;
v0x6000002c5e60_0 .var "rdata", 255 0;
v0x6000002c5ef0_0 .net "re", 0 0, L_0x6000001f6440;  1 drivers
v0x6000002c6a30_3 .array/port v0x6000002c6a30, 3;
v0x6000002c5f80_0 .net "wdata", 255 0, v0x6000002c6a30_3;  1 drivers
v0x6000002c6010_0 .net "we", 0 0, L_0x6000001f63a0;  1 drivers
S_0x150e9c960 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x150e6bdd0;
 .timescale 0 0;
v0x6000002c60a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x150e9c960
TD_tb_conv2d_multichannel.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000002c60a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000002c60a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x150e9cad0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x150e6bdd0;
 .timescale 0 0;
v0x6000002c61c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x150e9cad0
TD_tb_conv2d_multichannel.dut.sram_inst.get_word ;
    %load/vec4 v0x6000002c61c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x150e9ce40 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x150e96c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x15100f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x15100f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x15100f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x15100f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x15100f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x15100f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x15100f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x15100f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x15100f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x15100f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x15100f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x15100f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x15100f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x15100f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x15100f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x15100f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x15100f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x15100f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x15100f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x15100f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x15100f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x15100f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x15100f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x15100f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x15100fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x15100fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x15100fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x15100fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x15100fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001be09a0 .functor BUFZ 256, L_0x6000001f57c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be0a10 .functor BUFZ 256, L_0x6000001f5900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be0a80 .functor BUFZ 1, v0x6000002b8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600001be0b60 .functor BUFZ 256, v0x6000002b9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001be0bd0 .functor BUFZ 1, v0x6000002b9b90_0, C4<0>, C4<0>, C4<0>;
L_0x600001be0c40 .functor BUFZ 1, v0x6000002b98c0_0, C4<0>, C4<0>, C4<0>;
v0x6000002b8510_0 .net *"_ivl_48", 255 0, L_0x6000001f57c0;  1 drivers
v0x6000002b85a0_0 .net *"_ivl_50", 6 0, L_0x6000001f5860;  1 drivers
L_0x15809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002b8630_0 .net *"_ivl_53", 1 0, L_0x15809a848;  1 drivers
v0x6000002b86c0_0 .net *"_ivl_56", 255 0, L_0x6000001f5900;  1 drivers
v0x6000002b8750_0 .net *"_ivl_58", 6 0, L_0x6000001f59a0;  1 drivers
L_0x15809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002b87e0_0 .net *"_ivl_61", 1 0, L_0x15809a890;  1 drivers
L_0x15809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002b8870_0 .net/2u *"_ivl_64", 2 0, L_0x15809a8d8;  1 drivers
v0x6000002b8900_0 .var "addr_reg", 19 0;
v0x6000002b8990_0 .var "alu_result", 255 0;
v0x6000002b8a20_0 .net "clk", 0 0, v0x6000002bf7b0_0;  alias, 1 drivers
v0x6000002b8ab0_0 .net "cmd", 127 0, v0x6000002dc240_0;  alias, 1 drivers
v0x6000002b8b40_0 .net "cmd_done", 0 0, L_0x600001be0a80;  alias, 1 drivers
v0x6000002b8bd0_0 .net "cmd_ready", 0 0, L_0x6000001f5a40;  alias, 1 drivers
v0x6000002b8c60_0 .var "cmd_reg", 127 0;
v0x6000002b8cf0_0 .net "cmd_valid", 0 0, L_0x600001bed420;  alias, 1 drivers
v0x6000002b8d80_0 .net "count", 15 0, L_0x6000001f5720;  1 drivers
v0x6000002b8e10_0 .var "count_reg", 15 0;
v0x6000002b8ea0_0 .var "done_reg", 0 0;
v0x6000002b8f30_0 .var "elem_count", 15 0;
v0x6000002b8fc0_0 .net "imm", 15 0, L_0x6000001f55e0;  1 drivers
v0x6000002b9050_0 .var "imm_reg", 15 0;
v0x6000002b90e0_0 .var/i "lane", 31 0;
v0x6000002b9170 .array "lane_a", 15 0;
v0x6000002b9170_0 .net v0x6000002b9170 0, 15 0, L_0x6000001f3f20; 1 drivers
v0x6000002b9170_1 .net v0x6000002b9170 1, 15 0, L_0x6000001f4000; 1 drivers
v0x6000002b9170_2 .net v0x6000002b9170 2, 15 0, L_0x6000001f4140; 1 drivers
v0x6000002b9170_3 .net v0x6000002b9170 3, 15 0, L_0x6000001f4280; 1 drivers
v0x6000002b9170_4 .net v0x6000002b9170 4, 15 0, L_0x6000001f43c0; 1 drivers
v0x6000002b9170_5 .net v0x6000002b9170 5, 15 0, L_0x6000001f4500; 1 drivers
v0x6000002b9170_6 .net v0x6000002b9170 6, 15 0, L_0x6000001f4640; 1 drivers
v0x6000002b9170_7 .net v0x6000002b9170 7, 15 0, L_0x6000001f4780; 1 drivers
v0x6000002b9170_8 .net v0x6000002b9170 8, 15 0, L_0x6000001f48c0; 1 drivers
v0x6000002b9170_9 .net v0x6000002b9170 9, 15 0, L_0x6000001f4a00; 1 drivers
v0x6000002b9170_10 .net v0x6000002b9170 10, 15 0, L_0x6000001f4be0; 1 drivers
v0x6000002b9170_11 .net v0x6000002b9170 11, 15 0, L_0x6000001f4c80; 1 drivers
v0x6000002b9170_12 .net v0x6000002b9170 12, 15 0, L_0x6000001f4dc0; 1 drivers
v0x6000002b9170_13 .net v0x6000002b9170 13, 15 0, L_0x6000001f4f00; 1 drivers
v0x6000002b9170_14 .net v0x6000002b9170 14, 15 0, L_0x6000001f5040; 1 drivers
v0x6000002b9170_15 .net v0x6000002b9170 15, 15 0, L_0x6000001f5180; 1 drivers
v0x6000002b9200 .array "lane_b", 15 0;
v0x6000002b9200_0 .net v0x6000002b9200 0, 15 0, L_0x6000001f8640; 1 drivers
v0x6000002b9200_1 .net v0x6000002b9200 1, 15 0, L_0x6000001f40a0; 1 drivers
v0x6000002b9200_2 .net v0x6000002b9200 2, 15 0, L_0x6000001f41e0; 1 drivers
v0x6000002b9200_3 .net v0x6000002b9200 3, 15 0, L_0x6000001f4320; 1 drivers
v0x6000002b9200_4 .net v0x6000002b9200 4, 15 0, L_0x6000001f4460; 1 drivers
v0x6000002b9200_5 .net v0x6000002b9200 5, 15 0, L_0x6000001f45a0; 1 drivers
v0x6000002b9200_6 .net v0x6000002b9200 6, 15 0, L_0x6000001f46e0; 1 drivers
v0x6000002b9200_7 .net v0x6000002b9200 7, 15 0, L_0x6000001f4820; 1 drivers
v0x6000002b9200_8 .net v0x6000002b9200 8, 15 0, L_0x6000001f4960; 1 drivers
v0x6000002b9200_9 .net v0x6000002b9200 9, 15 0, L_0x6000001f4b40; 1 drivers
v0x6000002b9200_10 .net v0x6000002b9200 10, 15 0, L_0x6000001f4aa0; 1 drivers
v0x6000002b9200_11 .net v0x6000002b9200 11, 15 0, L_0x6000001f4d20; 1 drivers
v0x6000002b9200_12 .net v0x6000002b9200 12, 15 0, L_0x6000001f4e60; 1 drivers
v0x6000002b9200_13 .net v0x6000002b9200 13, 15 0, L_0x6000001f4fa0; 1 drivers
v0x6000002b9200_14 .net v0x6000002b9200 14, 15 0, L_0x6000001f50e0; 1 drivers
v0x6000002b9200_15 .net v0x6000002b9200 15, 15 0, L_0x6000001f5220; 1 drivers
v0x6000002b9290 .array "lane_result", 15 0, 15 0;
v0x6000002b9320_0 .net "mem_addr", 19 0, L_0x6000001f5680;  1 drivers
v0x6000002b93b0_0 .var "mem_addr_reg", 19 0;
v0x6000002b9440_0 .net "opcode", 7 0, L_0x6000001f52c0;  1 drivers
v0x6000002b94d0_0 .var "reduce_result", 15 0;
v0x6000002b9560 .array "reduce_tree", 79 0, 15 0;
v0x6000002b95f0_0 .net "rst_n", 0 0, v0x6000002bff00_0;  alias, 1 drivers
v0x6000002b9680_0 .net "sram_addr", 19 0, v0x6000002b9710_0;  alias, 1 drivers
v0x6000002b9710_0 .var "sram_addr_reg", 19 0;
v0x6000002b97a0_0 .net "sram_rdata", 255 0, L_0x600001be1420;  alias, 1 drivers
v0x6000002b9830_0 .net "sram_re", 0 0, L_0x600001be0c40;  alias, 1 drivers
v0x6000002b98c0_0 .var "sram_re_reg", 0 0;
v0x6000002b9950_0 .net "sram_ready", 0 0, L_0x6000001f6bc0;  alias, 1 drivers
v0x6000002b99e0_0 .net "sram_wdata", 255 0, L_0x600001be0b60;  alias, 1 drivers
v0x6000002b9a70_0 .var "sram_wdata_reg", 255 0;
v0x6000002b9b00_0 .net "sram_we", 0 0, L_0x600001be0bd0;  alias, 1 drivers
v0x6000002b9b90_0 .var "sram_we_reg", 0 0;
v0x6000002b9c20_0 .var/i "stage", 31 0;
v0x6000002b9cb0_0 .var "state", 2 0;
v0x6000002b9d40_0 .net "subop", 7 0, L_0x6000001f5360;  1 drivers
v0x6000002b9dd0_0 .var "subop_reg", 7 0;
v0x6000002b9e60_0 .net "vd", 4 0, L_0x6000001f5400;  1 drivers
v0x6000002b9ef0_0 .var "vd_reg", 4 0;
v0x6000002b9f80 .array "vrf", 31 0, 255 0;
v0x6000002ba010_0 .net "vs1", 4 0, L_0x6000001f54a0;  1 drivers
v0x6000002ba0a0_0 .net "vs1_data", 255 0, L_0x600001be09a0;  1 drivers
v0x6000002ba130_0 .var "vs1_reg", 4 0;
v0x6000002ba1c0_0 .net "vs2", 4 0, L_0x6000001f5540;  1 drivers
v0x6000002ba250_0 .net "vs2_data", 255 0, L_0x600001be0a10;  1 drivers
v0x6000002ba2e0_0 .var "vs2_reg", 4 0;
E_0x6000025a7500/0 .event anyedge, v0x6000002b9170_0, v0x6000002b9170_1, v0x6000002b9170_2, v0x6000002b9170_3;
E_0x6000025a7500/1 .event anyedge, v0x6000002b9170_4, v0x6000002b9170_5, v0x6000002b9170_6, v0x6000002b9170_7;
E_0x6000025a7500/2 .event anyedge, v0x6000002b9170_8, v0x6000002b9170_9, v0x6000002b9170_10, v0x6000002b9170_11;
E_0x6000025a7500/3 .event anyedge, v0x6000002b9170_12, v0x6000002b9170_13, v0x6000002b9170_14, v0x6000002b9170_15;
v0x6000002b9560_0 .array/port v0x6000002b9560, 0;
v0x6000002b9560_1 .array/port v0x6000002b9560, 1;
v0x6000002b9560_2 .array/port v0x6000002b9560, 2;
E_0x6000025a7500/4 .event anyedge, v0x6000002b9dd0_0, v0x6000002b9560_0, v0x6000002b9560_1, v0x6000002b9560_2;
v0x6000002b9560_3 .array/port v0x6000002b9560, 3;
v0x6000002b9560_4 .array/port v0x6000002b9560, 4;
v0x6000002b9560_5 .array/port v0x6000002b9560, 5;
v0x6000002b9560_6 .array/port v0x6000002b9560, 6;
E_0x6000025a7500/5 .event anyedge, v0x6000002b9560_3, v0x6000002b9560_4, v0x6000002b9560_5, v0x6000002b9560_6;
v0x6000002b9560_7 .array/port v0x6000002b9560, 7;
v0x6000002b9560_8 .array/port v0x6000002b9560, 8;
v0x6000002b9560_9 .array/port v0x6000002b9560, 9;
v0x6000002b9560_10 .array/port v0x6000002b9560, 10;
E_0x6000025a7500/6 .event anyedge, v0x6000002b9560_7, v0x6000002b9560_8, v0x6000002b9560_9, v0x6000002b9560_10;
v0x6000002b9560_11 .array/port v0x6000002b9560, 11;
v0x6000002b9560_12 .array/port v0x6000002b9560, 12;
v0x6000002b9560_13 .array/port v0x6000002b9560, 13;
v0x6000002b9560_14 .array/port v0x6000002b9560, 14;
E_0x6000025a7500/7 .event anyedge, v0x6000002b9560_11, v0x6000002b9560_12, v0x6000002b9560_13, v0x6000002b9560_14;
v0x6000002b9560_15 .array/port v0x6000002b9560, 15;
v0x6000002b9560_16 .array/port v0x6000002b9560, 16;
v0x6000002b9560_17 .array/port v0x6000002b9560, 17;
v0x6000002b9560_18 .array/port v0x6000002b9560, 18;
E_0x6000025a7500/8 .event anyedge, v0x6000002b9560_15, v0x6000002b9560_16, v0x6000002b9560_17, v0x6000002b9560_18;
v0x6000002b9560_19 .array/port v0x6000002b9560, 19;
v0x6000002b9560_20 .array/port v0x6000002b9560, 20;
v0x6000002b9560_21 .array/port v0x6000002b9560, 21;
v0x6000002b9560_22 .array/port v0x6000002b9560, 22;
E_0x6000025a7500/9 .event anyedge, v0x6000002b9560_19, v0x6000002b9560_20, v0x6000002b9560_21, v0x6000002b9560_22;
v0x6000002b9560_23 .array/port v0x6000002b9560, 23;
v0x6000002b9560_24 .array/port v0x6000002b9560, 24;
v0x6000002b9560_25 .array/port v0x6000002b9560, 25;
v0x6000002b9560_26 .array/port v0x6000002b9560, 26;
E_0x6000025a7500/10 .event anyedge, v0x6000002b9560_23, v0x6000002b9560_24, v0x6000002b9560_25, v0x6000002b9560_26;
v0x6000002b9560_27 .array/port v0x6000002b9560, 27;
v0x6000002b9560_28 .array/port v0x6000002b9560, 28;
v0x6000002b9560_29 .array/port v0x6000002b9560, 29;
v0x6000002b9560_30 .array/port v0x6000002b9560, 30;
E_0x6000025a7500/11 .event anyedge, v0x6000002b9560_27, v0x6000002b9560_28, v0x6000002b9560_29, v0x6000002b9560_30;
v0x6000002b9560_31 .array/port v0x6000002b9560, 31;
v0x6000002b9560_32 .array/port v0x6000002b9560, 32;
v0x6000002b9560_33 .array/port v0x6000002b9560, 33;
v0x6000002b9560_34 .array/port v0x6000002b9560, 34;
E_0x6000025a7500/12 .event anyedge, v0x6000002b9560_31, v0x6000002b9560_32, v0x6000002b9560_33, v0x6000002b9560_34;
v0x6000002b9560_35 .array/port v0x6000002b9560, 35;
v0x6000002b9560_36 .array/port v0x6000002b9560, 36;
v0x6000002b9560_37 .array/port v0x6000002b9560, 37;
v0x6000002b9560_38 .array/port v0x6000002b9560, 38;
E_0x6000025a7500/13 .event anyedge, v0x6000002b9560_35, v0x6000002b9560_36, v0x6000002b9560_37, v0x6000002b9560_38;
v0x6000002b9560_39 .array/port v0x6000002b9560, 39;
v0x6000002b9560_40 .array/port v0x6000002b9560, 40;
v0x6000002b9560_41 .array/port v0x6000002b9560, 41;
v0x6000002b9560_42 .array/port v0x6000002b9560, 42;
E_0x6000025a7500/14 .event anyedge, v0x6000002b9560_39, v0x6000002b9560_40, v0x6000002b9560_41, v0x6000002b9560_42;
v0x6000002b9560_43 .array/port v0x6000002b9560, 43;
v0x6000002b9560_44 .array/port v0x6000002b9560, 44;
v0x6000002b9560_45 .array/port v0x6000002b9560, 45;
v0x6000002b9560_46 .array/port v0x6000002b9560, 46;
E_0x6000025a7500/15 .event anyedge, v0x6000002b9560_43, v0x6000002b9560_44, v0x6000002b9560_45, v0x6000002b9560_46;
v0x6000002b9560_47 .array/port v0x6000002b9560, 47;
v0x6000002b9560_48 .array/port v0x6000002b9560, 48;
v0x6000002b9560_49 .array/port v0x6000002b9560, 49;
v0x6000002b9560_50 .array/port v0x6000002b9560, 50;
E_0x6000025a7500/16 .event anyedge, v0x6000002b9560_47, v0x6000002b9560_48, v0x6000002b9560_49, v0x6000002b9560_50;
v0x6000002b9560_51 .array/port v0x6000002b9560, 51;
v0x6000002b9560_52 .array/port v0x6000002b9560, 52;
v0x6000002b9560_53 .array/port v0x6000002b9560, 53;
v0x6000002b9560_54 .array/port v0x6000002b9560, 54;
E_0x6000025a7500/17 .event anyedge, v0x6000002b9560_51, v0x6000002b9560_52, v0x6000002b9560_53, v0x6000002b9560_54;
v0x6000002b9560_55 .array/port v0x6000002b9560, 55;
v0x6000002b9560_56 .array/port v0x6000002b9560, 56;
v0x6000002b9560_57 .array/port v0x6000002b9560, 57;
v0x6000002b9560_58 .array/port v0x6000002b9560, 58;
E_0x6000025a7500/18 .event anyedge, v0x6000002b9560_55, v0x6000002b9560_56, v0x6000002b9560_57, v0x6000002b9560_58;
v0x6000002b9560_59 .array/port v0x6000002b9560, 59;
v0x6000002b9560_60 .array/port v0x6000002b9560, 60;
v0x6000002b9560_61 .array/port v0x6000002b9560, 61;
v0x6000002b9560_62 .array/port v0x6000002b9560, 62;
E_0x6000025a7500/19 .event anyedge, v0x6000002b9560_59, v0x6000002b9560_60, v0x6000002b9560_61, v0x6000002b9560_62;
v0x6000002b9560_63 .array/port v0x6000002b9560, 63;
v0x6000002b9560_64 .array/port v0x6000002b9560, 64;
v0x6000002b9560_65 .array/port v0x6000002b9560, 65;
v0x6000002b9560_66 .array/port v0x6000002b9560, 66;
E_0x6000025a7500/20 .event anyedge, v0x6000002b9560_63, v0x6000002b9560_64, v0x6000002b9560_65, v0x6000002b9560_66;
v0x6000002b9560_67 .array/port v0x6000002b9560, 67;
v0x6000002b9560_68 .array/port v0x6000002b9560, 68;
v0x6000002b9560_69 .array/port v0x6000002b9560, 69;
v0x6000002b9560_70 .array/port v0x6000002b9560, 70;
E_0x6000025a7500/21 .event anyedge, v0x6000002b9560_67, v0x6000002b9560_68, v0x6000002b9560_69, v0x6000002b9560_70;
v0x6000002b9560_71 .array/port v0x6000002b9560, 71;
v0x6000002b9560_72 .array/port v0x6000002b9560, 72;
v0x6000002b9560_73 .array/port v0x6000002b9560, 73;
v0x6000002b9560_74 .array/port v0x6000002b9560, 74;
E_0x6000025a7500/22 .event anyedge, v0x6000002b9560_71, v0x6000002b9560_72, v0x6000002b9560_73, v0x6000002b9560_74;
v0x6000002b9560_75 .array/port v0x6000002b9560, 75;
v0x6000002b9560_76 .array/port v0x6000002b9560, 76;
v0x6000002b9560_77 .array/port v0x6000002b9560, 77;
v0x6000002b9560_78 .array/port v0x6000002b9560, 78;
E_0x6000025a7500/23 .event anyedge, v0x6000002b9560_75, v0x6000002b9560_76, v0x6000002b9560_77, v0x6000002b9560_78;
v0x6000002b9560_79 .array/port v0x6000002b9560, 79;
E_0x6000025a7500/24 .event anyedge, v0x6000002b9560_79;
E_0x6000025a7500 .event/or E_0x6000025a7500/0, E_0x6000025a7500/1, E_0x6000025a7500/2, E_0x6000025a7500/3, E_0x6000025a7500/4, E_0x6000025a7500/5, E_0x6000025a7500/6, E_0x6000025a7500/7, E_0x6000025a7500/8, E_0x6000025a7500/9, E_0x6000025a7500/10, E_0x6000025a7500/11, E_0x6000025a7500/12, E_0x6000025a7500/13, E_0x6000025a7500/14, E_0x6000025a7500/15, E_0x6000025a7500/16, E_0x6000025a7500/17, E_0x6000025a7500/18, E_0x6000025a7500/19, E_0x6000025a7500/20, E_0x6000025a7500/21, E_0x6000025a7500/22, E_0x6000025a7500/23, E_0x6000025a7500/24;
L_0x6000001f3f20 .part L_0x600001be09a0, 0, 16;
L_0x6000001f8640 .part L_0x600001be0a10, 0, 16;
L_0x6000001f4000 .part L_0x600001be09a0, 16, 16;
L_0x6000001f40a0 .part L_0x600001be0a10, 16, 16;
L_0x6000001f4140 .part L_0x600001be09a0, 32, 16;
L_0x6000001f41e0 .part L_0x600001be0a10, 32, 16;
L_0x6000001f4280 .part L_0x600001be09a0, 48, 16;
L_0x6000001f4320 .part L_0x600001be0a10, 48, 16;
L_0x6000001f43c0 .part L_0x600001be09a0, 64, 16;
L_0x6000001f4460 .part L_0x600001be0a10, 64, 16;
L_0x6000001f4500 .part L_0x600001be09a0, 80, 16;
L_0x6000001f45a0 .part L_0x600001be0a10, 80, 16;
L_0x6000001f4640 .part L_0x600001be09a0, 96, 16;
L_0x6000001f46e0 .part L_0x600001be0a10, 96, 16;
L_0x6000001f4780 .part L_0x600001be09a0, 112, 16;
L_0x6000001f4820 .part L_0x600001be0a10, 112, 16;
L_0x6000001f48c0 .part L_0x600001be09a0, 128, 16;
L_0x6000001f4960 .part L_0x600001be0a10, 128, 16;
L_0x6000001f4a00 .part L_0x600001be09a0, 144, 16;
L_0x6000001f4b40 .part L_0x600001be0a10, 144, 16;
L_0x6000001f4be0 .part L_0x600001be09a0, 160, 16;
L_0x6000001f4aa0 .part L_0x600001be0a10, 160, 16;
L_0x6000001f4c80 .part L_0x600001be09a0, 176, 16;
L_0x6000001f4d20 .part L_0x600001be0a10, 176, 16;
L_0x6000001f4dc0 .part L_0x600001be09a0, 192, 16;
L_0x6000001f4e60 .part L_0x600001be0a10, 192, 16;
L_0x6000001f4f00 .part L_0x600001be09a0, 208, 16;
L_0x6000001f4fa0 .part L_0x600001be0a10, 208, 16;
L_0x6000001f5040 .part L_0x600001be09a0, 224, 16;
L_0x6000001f50e0 .part L_0x600001be0a10, 224, 16;
L_0x6000001f5180 .part L_0x600001be09a0, 240, 16;
L_0x6000001f5220 .part L_0x600001be0a10, 240, 16;
L_0x6000001f52c0 .part v0x6000002dc240_0, 120, 8;
L_0x6000001f5360 .part v0x6000002dc240_0, 112, 8;
L_0x6000001f5400 .part v0x6000002dc240_0, 107, 5;
L_0x6000001f54a0 .part v0x6000002dc240_0, 102, 5;
L_0x6000001f5540 .part v0x6000002dc240_0, 97, 5;
L_0x6000001f55e0 .part v0x6000002dc240_0, 32, 16;
L_0x6000001f5680 .part v0x6000002dc240_0, 76, 20;
L_0x6000001f5720 .part v0x6000002dc240_0, 48, 16;
L_0x6000001f57c0 .array/port v0x6000002b9f80, L_0x6000001f5860;
L_0x6000001f5860 .concat [ 5 2 0 0], v0x6000002ba130_0, L_0x15809a848;
L_0x6000001f5900 .array/port v0x6000002b9f80, L_0x6000001f59a0;
L_0x6000001f59a0 .concat [ 5 2 0 0], v0x6000002ba2e0_0, L_0x15809a890;
L_0x6000001f5a40 .cmp/eq 3, v0x6000002b9cb0_0, L_0x15809a8d8;
S_0x150e9d2c0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7540 .param/l "i" 1 10 137, +C4<00>;
v0x6000002b9290_0 .array/port v0x6000002b9290, 0;
v0x6000002b9290_1 .array/port v0x6000002b9290, 1;
v0x6000002b9290_2 .array/port v0x6000002b9290, 2;
v0x6000002b9290_3 .array/port v0x6000002b9290, 3;
E_0x6000025a75c0/0 .event anyedge, v0x6000002b9290_0, v0x6000002b9290_1, v0x6000002b9290_2, v0x6000002b9290_3;
v0x6000002b9290_4 .array/port v0x6000002b9290, 4;
v0x6000002b9290_5 .array/port v0x6000002b9290, 5;
v0x6000002b9290_6 .array/port v0x6000002b9290, 6;
v0x6000002b9290_7 .array/port v0x6000002b9290, 7;
E_0x6000025a75c0/1 .event anyedge, v0x6000002b9290_4, v0x6000002b9290_5, v0x6000002b9290_6, v0x6000002b9290_7;
v0x6000002b9290_8 .array/port v0x6000002b9290, 8;
v0x6000002b9290_9 .array/port v0x6000002b9290, 9;
v0x6000002b9290_10 .array/port v0x6000002b9290, 10;
v0x6000002b9290_11 .array/port v0x6000002b9290, 11;
E_0x6000025a75c0/2 .event anyedge, v0x6000002b9290_8, v0x6000002b9290_9, v0x6000002b9290_10, v0x6000002b9290_11;
v0x6000002b9290_12 .array/port v0x6000002b9290, 12;
v0x6000002b9290_13 .array/port v0x6000002b9290, 13;
v0x6000002b9290_14 .array/port v0x6000002b9290, 14;
v0x6000002b9290_15 .array/port v0x6000002b9290, 15;
E_0x6000025a75c0/3 .event anyedge, v0x6000002b9290_12, v0x6000002b9290_13, v0x6000002b9290_14, v0x6000002b9290_15;
E_0x6000025a75c0 .event/or E_0x6000025a75c0/0, E_0x6000025a75c0/1, E_0x6000025a75c0/2, E_0x6000025a75c0/3;
E_0x6000025a7600/0 .event anyedge, v0x6000002b9dd0_0, v0x6000002b9170_0, v0x6000002b9170_1, v0x6000002b9170_2;
E_0x6000025a7600/1 .event anyedge, v0x6000002b9170_3, v0x6000002b9170_4, v0x6000002b9170_5, v0x6000002b9170_6;
E_0x6000025a7600/2 .event anyedge, v0x6000002b9170_7, v0x6000002b9170_8, v0x6000002b9170_9, v0x6000002b9170_10;
E_0x6000025a7600/3 .event anyedge, v0x6000002b9170_11, v0x6000002b9170_12, v0x6000002b9170_13, v0x6000002b9170_14;
E_0x6000025a7600/4 .event anyedge, v0x6000002b9170_15, v0x6000002b9200_0, v0x6000002b9200_1, v0x6000002b9200_2;
E_0x6000025a7600/5 .event anyedge, v0x6000002b9200_3, v0x6000002b9200_4, v0x6000002b9200_5, v0x6000002b9200_6;
E_0x6000025a7600/6 .event anyedge, v0x6000002b9200_7, v0x6000002b9200_8, v0x6000002b9200_9, v0x6000002b9200_10;
E_0x6000025a7600/7 .event anyedge, v0x6000002b9200_11, v0x6000002b9200_12, v0x6000002b9200_13, v0x6000002b9200_14;
E_0x6000025a7600/8 .event anyedge, v0x6000002b9200_15, v0x6000002b9050_0;
E_0x6000025a7600 .event/or E_0x6000025a7600/0, E_0x6000025a7600/1, E_0x6000025a7600/2, E_0x6000025a7600/3, E_0x6000025a7600/4, E_0x6000025a7600/5, E_0x6000025a7600/6, E_0x6000025a7600/7, E_0x6000025a7600/8;
S_0x150e9d430 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7640 .param/l "i" 1 10 137, +C4<01>;
S_0x150e9d5a0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a76c0 .param/l "i" 1 10 137, +C4<010>;
S_0x150e9d710 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7740 .param/l "i" 1 10 137, +C4<011>;
S_0x150e9d880 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7800 .param/l "i" 1 10 137, +C4<0100>;
S_0x150e9d9f0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7880 .param/l "i" 1 10 137, +C4<0101>;
S_0x150e9db60 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7900 .param/l "i" 1 10 137, +C4<0110>;
S_0x150e9dcd0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7980 .param/l "i" 1 10 137, +C4<0111>;
S_0x150e9de40 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a77c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x150e9dfb0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7a40 .param/l "i" 1 10 137, +C4<01001>;
S_0x150e9e120 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7ac0 .param/l "i" 1 10 137, +C4<01010>;
S_0x150e9e290 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7b40 .param/l "i" 1 10 137, +C4<01011>;
S_0x150e9e400 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7bc0 .param/l "i" 1 10 137, +C4<01100>;
S_0x150e9e570 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7c40 .param/l "i" 1 10 137, +C4<01101>;
S_0x150e9e6e0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7cc0 .param/l "i" 1 10 137, +C4<01110>;
S_0x150e9e850 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x150e9ce40;
 .timescale 0 0;
P_0x6000025a7d40 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x150e6c560;
T_2 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002dbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dbb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002db9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000002db690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000002dba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000002dba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000002dba80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000002dc2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000002dbb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000002dbb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000002dbb10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000002da9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000002db9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000002db9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000002db9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000002db840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000002db720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002dba80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000002dc480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000002dc360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000002dbb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002dbb10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000002dab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000002daa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000002db9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002db9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150e6c560;
T_3 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002dbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002db210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002db3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002daf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002db0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002db600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002db840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002dc240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002da910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002da6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002da760_0, 0;
    %fork t_1, S_0x150e923f0;
    %jmp t_0;
    .scope S_0x150e923f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d9440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000002d9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000002d9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002db450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000002d9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002db330, 0, 4;
    %load/vec4 v0x6000002d9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002d9440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x150e6c560;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000002db840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000002db720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002db840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000002dc480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000002dc360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000002dab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000002daa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002db0f0_0, 0;
    %load/vec4 v0x6000002dbd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000002dbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000002dbcc0_0;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002db3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000002db960_0;
    %assign/vec4 v0x6000002daf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002db0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000002db180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000002dafd0_0;
    %assign/vec4 v0x6000002db210_0, 0;
    %load/vec4 v0x6000002dafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000002da6d0_0, 0;
    %load/vec4 v0x6000002dafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000002da760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000002da6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002db450, 0, 4;
    %load/vec4 v0x6000002db210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002db330, 0, 4;
    %load/vec4 v0x6000002db3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000002db3c0_0, 0;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000002db330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000002db330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002db330, 0, 4;
    %load/vec4 v0x6000002db3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000002db450, 4;
    %assign/vec4 v0x6000002db960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000002db3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000002db3c0_0, 0;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dc090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000002da520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000002da520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000002da6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000002db210_0;
    %assign/vec4 v0x6000002db600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002db840_0, 0;
    %load/vec4 v0x6000002db720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000002db210_0;
    %assign/vec4 v0x6000002dc240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dc480_0, 0;
    %load/vec4 v0x6000002dc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000002db210_0;
    %assign/vec4 v0x6000002da910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dab50_0, 0;
    %load/vec4 v0x6000002daa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000002da760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000002db4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000002dc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000002da7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000002da520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000002dbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc090_0, 0;
    %load/vec4 v0x6000002db960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000002dbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000002dbcc0_0;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002db3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000002dbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dad90_0, 0;
    %load/vec4 v0x6000002dbcc0_0;
    %assign/vec4 v0x6000002db960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002db3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002dbd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x150e731e0;
T_4 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dc870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000002c4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c47e0, 4;
    %assign/vec4 v0x6000002dc870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150e6e540;
T_5 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dcab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000002dcab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000002dcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dca20, 0, 4;
    %load/vec4 v0x6000002dcab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dcab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dcb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000002c4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002dcab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000002dcab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000002dcab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002dca20, 4;
    %ix/getv/s 3, v0x6000002dcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dca20, 0, 4;
    %load/vec4 v0x6000002dcab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dcab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002dca20, 4;
    %assign/vec4 v0x6000002dcb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x150e208d0;
T_6 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dcd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000002dcd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000002dcd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dccf0, 0, 4;
    %load/vec4 v0x6000002dcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dcd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000002c4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002dcd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000002dcd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000002dcd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002dccf0, 4;
    %ix/getv/s 3, v0x6000002dcd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dccf0, 0, 4;
    %load/vec4 v0x6000002dcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dcd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002dccf0, 4;
    %assign/vec4 v0x6000002dce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x150e0bc10;
T_7 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dd050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000002dd050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000002dd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dcfc0, 0, 4;
    %load/vec4 v0x6000002dd050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dd050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dd0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000002c4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dcfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002dd050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000002dd050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000002dd050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002dcfc0, 4;
    %ix/getv/s 3, v0x6000002dd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dcfc0, 0, 4;
    %load/vec4 v0x6000002dd050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dd050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002dcfc0, 4;
    %assign/vec4 v0x6000002dd0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x150e1c0a0;
T_8 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002ddb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ddd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dd680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002dd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002ddb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000002dd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000002ddcb0_0;
    %assign/vec4 v0x6000002ddd40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000002dd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000002dd560_0;
    %assign/vec4 v0x6000002dd680_0, 0;
    %load/vec4 v0x6000002dd680_0;
    %assign/vec4 v0x6000002dd5f0_0, 0;
    %load/vec4 v0x6000002dd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000002dd9e0_0;
    %assign/vec4 v0x6000002ddb00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000002dda70_0;
    %load/vec4 v0x6000002dd9e0_0;
    %add;
    %assign/vec4 v0x6000002ddb00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x150e0ff40;
T_9 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002df0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002df2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002debe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002deb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002df060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000002dee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000002df210_0;
    %assign/vec4 v0x6000002df2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000002ded90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000002deac0_0;
    %assign/vec4 v0x6000002debe0_0, 0;
    %load/vec4 v0x6000002debe0_0;
    %assign/vec4 v0x6000002deb50_0, 0;
    %load/vec4 v0x6000002dec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000002def40_0;
    %assign/vec4 v0x6000002df060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000002defd0_0;
    %load/vec4 v0x6000002def40_0;
    %add;
    %assign/vec4 v0x6000002df060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x150e04b10;
T_10 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d0630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000002d03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000002d07e0_0;
    %assign/vec4 v0x6000002d0870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000002d0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000002d0090_0;
    %assign/vec4 v0x6000002d01b0_0, 0;
    %load/vec4 v0x6000002d01b0_0;
    %assign/vec4 v0x6000002d0120_0, 0;
    %load/vec4 v0x6000002d0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000002d0510_0;
    %assign/vec4 v0x6000002d0630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000002d05a0_0;
    %load/vec4 v0x6000002d0510_0;
    %add;
    %assign/vec4 v0x6000002d0630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x150e16100;
T_11 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d1b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000002d1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000002d1d40_0;
    %assign/vec4 v0x6000002d1dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000002d18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000002d15f0_0;
    %assign/vec4 v0x6000002d1710_0, 0;
    %load/vec4 v0x6000002d1710_0;
    %assign/vec4 v0x6000002d1680_0, 0;
    %load/vec4 v0x6000002d17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000002d1a70_0;
    %assign/vec4 v0x6000002d1b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000002d1b00_0;
    %load/vec4 v0x6000002d1a70_0;
    %add;
    %assign/vec4 v0x6000002d1b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x150e99020;
T_12 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d30f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000002d2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000002d32a0_0;
    %assign/vec4 v0x6000002d3330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000002d2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000002d2b50_0;
    %assign/vec4 v0x6000002d2c70_0, 0;
    %load/vec4 v0x6000002d2c70_0;
    %assign/vec4 v0x6000002d2be0_0, 0;
    %load/vec4 v0x6000002d2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000002d2fd0_0;
    %assign/vec4 v0x6000002d30f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000002d3060_0;
    %load/vec4 v0x6000002d2fd0_0;
    %add;
    %assign/vec4 v0x6000002d30f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x150e93660;
T_13 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d46c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000002d4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000002d4870_0;
    %assign/vec4 v0x6000002d4900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000002d43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000002d4120_0;
    %assign/vec4 v0x6000002d4240_0, 0;
    %load/vec4 v0x6000002d4240_0;
    %assign/vec4 v0x6000002d41b0_0, 0;
    %load/vec4 v0x6000002d42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000002d45a0_0;
    %assign/vec4 v0x6000002d46c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000002d4630_0;
    %load/vec4 v0x6000002d45a0_0;
    %add;
    %assign/vec4 v0x6000002d46c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x150e91010;
T_14 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d5c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000002d59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000002d5dd0_0;
    %assign/vec4 v0x6000002d5e60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000002d5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000002d5680_0;
    %assign/vec4 v0x6000002d57a0_0, 0;
    %load/vec4 v0x6000002d57a0_0;
    %assign/vec4 v0x6000002d5710_0, 0;
    %load/vec4 v0x6000002d5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000002d5b00_0;
    %assign/vec4 v0x6000002d5c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000002d5b90_0;
    %load/vec4 v0x6000002d5b00_0;
    %add;
    %assign/vec4 v0x6000002d5c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x150e8e9c0;
T_15 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d7180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000002d6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000002d7330_0;
    %assign/vec4 v0x6000002d73c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000002d6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000002d6be0_0;
    %assign/vec4 v0x6000002d6d00_0, 0;
    %load/vec4 v0x6000002d6d00_0;
    %assign/vec4 v0x6000002d6c70_0, 0;
    %load/vec4 v0x6000002d6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000002d7060_0;
    %assign/vec4 v0x6000002d7180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000002d70f0_0;
    %load/vec4 v0x6000002d7060_0;
    %add;
    %assign/vec4 v0x6000002d7180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x150e89bb0;
T_16 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002c8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000002c8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000002c8900_0;
    %assign/vec4 v0x6000002c8990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000002c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000002c81b0_0;
    %assign/vec4 v0x6000002c82d0_0, 0;
    %load/vec4 v0x6000002c82d0_0;
    %assign/vec4 v0x6000002c8240_0, 0;
    %load/vec4 v0x6000002c8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000002c8630_0;
    %assign/vec4 v0x6000002c8750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000002c86c0_0;
    %load/vec4 v0x6000002c8630_0;
    %add;
    %assign/vec4 v0x6000002c8750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x150e87560;
T_17 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002c9cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000002c9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000002c9e60_0;
    %assign/vec4 v0x6000002c9ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000002c99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000002c9710_0;
    %assign/vec4 v0x6000002c9830_0, 0;
    %load/vec4 v0x6000002c9830_0;
    %assign/vec4 v0x6000002c97a0_0, 0;
    %load/vec4 v0x6000002c98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000002c9b90_0;
    %assign/vec4 v0x6000002c9cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000002c9c20_0;
    %load/vec4 v0x6000002c9b90_0;
    %add;
    %assign/vec4 v0x6000002c9cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x150e84f10;
T_18 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002cb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002cb210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000002cafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000002cb3c0_0;
    %assign/vec4 v0x6000002cb450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000002caf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000002cac70_0;
    %assign/vec4 v0x6000002cad90_0, 0;
    %load/vec4 v0x6000002cad90_0;
    %assign/vec4 v0x6000002cad00_0, 0;
    %load/vec4 v0x6000002cae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000002cb0f0_0;
    %assign/vec4 v0x6000002cb210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000002cb180_0;
    %load/vec4 v0x6000002cb0f0_0;
    %add;
    %assign/vec4 v0x6000002cb210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x150e828c0;
T_19 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002cc870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cc360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cc2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002cc7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000002cc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000002cc990_0;
    %assign/vec4 v0x6000002cca20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000002cc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000002cc240_0;
    %assign/vec4 v0x6000002cc360_0, 0;
    %load/vec4 v0x6000002cc360_0;
    %assign/vec4 v0x6000002cc2d0_0, 0;
    %load/vec4 v0x6000002cc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000002cc6c0_0;
    %assign/vec4 v0x6000002cc7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000002cc750_0;
    %load/vec4 v0x6000002cc6c0_0;
    %add;
    %assign/vec4 v0x6000002cc7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x150e803e0;
T_20 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002cddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cdf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cd8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002cdd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000002cdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000002cdef0_0;
    %assign/vec4 v0x6000002cdf80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000002cda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000002cd7a0_0;
    %assign/vec4 v0x6000002cd8c0_0, 0;
    %load/vec4 v0x6000002cd8c0_0;
    %assign/vec4 v0x6000002cd830_0, 0;
    %load/vec4 v0x6000002cd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000002cdc20_0;
    %assign/vec4 v0x6000002cdd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000002cdcb0_0;
    %load/vec4 v0x6000002cdc20_0;
    %add;
    %assign/vec4 v0x6000002cdd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x150e7dd90;
T_21 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002cf330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cf4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002cee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ced90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002cf2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000002cf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000002cf450_0;
    %assign/vec4 v0x6000002cf4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000002cefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000002ced00_0;
    %assign/vec4 v0x6000002cee20_0, 0;
    %load/vec4 v0x6000002cee20_0;
    %assign/vec4 v0x6000002ced90_0, 0;
    %load/vec4 v0x6000002ceeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000002cf180_0;
    %assign/vec4 v0x6000002cf2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000002cf210_0;
    %load/vec4 v0x6000002cf180_0;
    %add;
    %assign/vec4 v0x6000002cf2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x150e7b740;
T_22 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002c0870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000002c0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000002c0a20_0;
    %assign/vec4 v0x6000002c0ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000002c05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000002c02d0_0;
    %assign/vec4 v0x6000002c03f0_0, 0;
    %load/vec4 v0x6000002c03f0_0;
    %assign/vec4 v0x6000002c0360_0, 0;
    %load/vec4 v0x6000002c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000002c0750_0;
    %assign/vec4 v0x6000002c0870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000002c07e0_0;
    %load/vec4 v0x6000002c0750_0;
    %add;
    %assign/vec4 v0x6000002c0870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x150e74450;
T_23 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002c18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002c1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000002c1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000002c1f80_0;
    %assign/vec4 v0x6000002c2010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000002c1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000002c1830_0;
    %assign/vec4 v0x6000002c1950_0, 0;
    %load/vec4 v0x6000002c1950_0;
    %assign/vec4 v0x6000002c18c0_0, 0;
    %load/vec4 v0x6000002c19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000002c1cb0_0;
    %assign/vec4 v0x6000002c1dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000002c1d40_0;
    %load/vec4 v0x6000002c1cb0_0;
    %add;
    %assign/vec4 v0x6000002c1dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x150e86460;
T_24 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dc5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000002dc5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000002dc5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc510, 0, 4;
    %load/vec4 v0x6000002dc5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dc5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000002c4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002dc5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000002dc5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000002dc5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002dc510, 4;
    %ix/getv/s 3, v0x6000002dc5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc510, 0, 4;
    %load/vec4 v0x6000002dc5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dc5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x150e817c0;
T_25 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dc6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000002dc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000002dc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc630, 0, 4;
    %load/vec4 v0x6000002dc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dc6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000002c4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002dc6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000002dc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000002dc6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002dc630, 4;
    %ix/getv/s 3, v0x6000002dc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc630, 0, 4;
    %load/vec4 v0x6000002dc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dc6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x150e7cb20;
T_26 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dc7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000002dc7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000002dc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc750, 0, 4;
    %load/vec4 v0x6000002dc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dc7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000002c4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002dc7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000002dc7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000002dc7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002dc750, 4;
    %ix/getv/s 3, v0x6000002dc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002dc750, 0, 4;
    %load/vec4 v0x6000002dc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dc7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x150e8fda0;
T_27 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002c46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002c4990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002c4090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000002c4a20_0;
    %assign/vec4 v0x6000002c4990_0, 0;
    %load/vec4 v0x6000002c4120_0;
    %assign/vec4 v0x6000002c4090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x150e8fda0;
T_28 ;
    %wait E_0x6000025a4340;
    %load/vec4 v0x6000002c4990_0;
    %store/vec4 v0x6000002c4a20_0, 0, 3;
    %load/vec4 v0x6000002c4090_0;
    %store/vec4 v0x6000002c4120_0, 0, 16;
    %load/vec4 v0x6000002c4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000002c4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000002c4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000002c4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002c4120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000002c4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000002c4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002c4120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000002c4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000002c4120_0, 0, 16;
    %load/vec4 v0x6000002c3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002c4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000002c4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002c4120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000002c4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000002c4120_0, 0, 16;
    %load/vec4 v0x6000002c42d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000002c4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000002c4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002c4120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000002c4a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x150e9d2c0;
T_29 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x150e9d2c0;
T_30 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x150e9d430;
T_31 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x150e9d430;
T_32 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x150e9d5a0;
T_33 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x150e9d5a0;
T_34 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x150e9d710;
T_35 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x150e9d710;
T_36 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x150e9d880;
T_37 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x150e9d880;
T_38 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x150e9d9f0;
T_39 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x150e9d9f0;
T_40 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x150e9db60;
T_41 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x150e9db60;
T_42 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x150e9dcd0;
T_43 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x150e9dcd0;
T_44 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x150e9de40;
T_45 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x150e9de40;
T_46 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x150e9dfb0;
T_47 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x150e9dfb0;
T_48 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x150e9e120;
T_49 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x150e9e120;
T_50 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x150e9e290;
T_51 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x150e9e290;
T_52 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x150e9e400;
T_53 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x150e9e400;
T_54 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x150e9e570;
T_55 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x150e9e570;
T_56 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x150e9e6e0;
T_57 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x150e9e6e0;
T_58 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x150e9e850;
T_59 ;
    %wait E_0x6000025a7600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000002b9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002b9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x150e9e850;
T_60 ;
    %wait E_0x6000025a75c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002b8990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x150e9ce40;
T_61 ;
    %wait E_0x6000025a7500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002b90e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000002b90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000002b90e0_0;
    %load/vec4a v0x6000002b9170, 4;
    %ix/getv/s 4, v0x6000002b90e0_0;
    %store/vec4a v0x6000002b9560, 4, 0;
    %load/vec4 v0x6000002b90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002b90e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002b9c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000002b9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002b90e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000002b90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000002b9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %load/vec4 v0x6000002b9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000002b9560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %add;
    %load/vec4 v0x6000002b9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000002b9560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000002b9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000002b9560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000002b9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002b9560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000002b9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000002b90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000002b9560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000002b90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002b90e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000002b9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002b9c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002b9560, 4;
    %store/vec4 v0x6000002b94d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x150e9ce40;
T_62 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002b95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002b8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002b8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002b8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002b9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002b98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002b8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002b9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002b9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002ba130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002ba2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002b9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002b93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002b8e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002b9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002b98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002b8ea0_0, 0;
    %load/vec4 v0x6000002b9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000002b8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000002b8ab0_0;
    %assign/vec4 v0x6000002b8c60_0, 0;
    %load/vec4 v0x6000002b9d40_0;
    %assign/vec4 v0x6000002b9dd0_0, 0;
    %load/vec4 v0x6000002b9e60_0;
    %assign/vec4 v0x6000002b9ef0_0, 0;
    %load/vec4 v0x6000002ba010_0;
    %assign/vec4 v0x6000002ba130_0, 0;
    %load/vec4 v0x6000002ba1c0_0;
    %assign/vec4 v0x6000002ba2e0_0, 0;
    %load/vec4 v0x6000002b8fc0_0;
    %assign/vec4 v0x6000002b9050_0, 0;
    %load/vec4 v0x6000002b9320_0;
    %assign/vec4 v0x6000002b93b0_0, 0;
    %load/vec4 v0x6000002b8d80_0;
    %assign/vec4 v0x6000002b8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000002b8e10_0;
    %assign/vec4 v0x6000002b8f30_0, 0;
    %load/vec4 v0x6000002b93b0_0;
    %assign/vec4 v0x6000002b8900_0, 0;
    %load/vec4 v0x6000002b9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002b98c0_0, 0;
    %load/vec4 v0x6000002b93b0_0;
    %assign/vec4 v0x6000002b9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002b9b90_0, 0;
    %load/vec4 v0x6000002b93b0_0;
    %assign/vec4 v0x6000002b9710_0, 0;
    %load/vec4 v0x6000002ba0a0_0;
    %assign/vec4 v0x6000002b9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000002b8990_0;
    %load/vec4 v0x6000002b9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002b9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000002b9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000002b9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000002b97a0_0;
    %load/vec4 v0x6000002b9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002b9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000002b94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002b9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002b9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002b8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002b9cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x150e6c9a0;
T_63 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002d8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002d8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002d8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002d86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002d8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002d8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000002d8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002d8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000002d9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002e7450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002e7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e7570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000002e7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8510_0, 0;
    %load/vec4 v0x6000002d9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000002d82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000002d93b0_0;
    %assign/vec4 v0x6000002d8b40_0, 0;
    %load/vec4 v0x6000002d85a0_0;
    %assign/vec4 v0x6000002d8630_0, 0;
    %load/vec4 v0x6000002d8870_0;
    %assign/vec4 v0x6000002d8900_0, 0;
    %load/vec4 v0x6000002d8000_0;
    %assign/vec4 v0x6000002d8c60_0, 0;
    %load/vec4 v0x6000002e0630_0;
    %assign/vec4 v0x6000002d83f0_0, 0;
    %load/vec4 v0x6000002d8750_0;
    %assign/vec4 v0x6000002d87e0_0, 0;
    %load/vec4 v0x6000002d8a20_0;
    %assign/vec4 v0x6000002d8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000002d8630_0;
    %assign/vec4 v0x6000002d86c0_0, 0;
    %load/vec4 v0x6000002d8900_0;
    %assign/vec4 v0x6000002d8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8360_0, 0;
    %load/vec4 v0x6000002d8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000002d86c0_0;
    %assign/vec4 v0x6000002e7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e7330_0, 0;
    %load/vec4 v0x6000002e7210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000002e7330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e7b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000002e7ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000002e7b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000002e7960_0;
    %assign/vec4 v0x6000002d8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000002d8990_0;
    %assign/vec4 v0x6000002d8e10_0, 0;
    %load/vec4 v0x6000002d8480_0;
    %assign/vec4 v0x6000002d9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d9290_0, 0;
    %load/vec4 v0x6000002d9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000002d8990_0;
    %assign/vec4 v0x6000002d8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d8fc0_0, 0;
    %load/vec4 v0x6000002d9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000002d8ea0_0;
    %assign/vec4 v0x6000002d8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000002d86c0_0;
    %assign/vec4 v0x6000002e7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e7720_0, 0;
    %load/vec4 v0x6000002e7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000002e7720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000002d8480_0;
    %assign/vec4 v0x6000002e7cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %load/vec4 v0x6000002e7e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000002e06c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e7de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000002e78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000002d8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000002d8360_0, 0;
    %load/vec4 v0x6000002d86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000002d86c0_0, 0;
    %load/vec4 v0x6000002d8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000002d8990_0, 0;
    %load/vec4 v0x6000002d83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002d8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000002d8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000002d8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000002d8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002d8360_0, 0;
    %load/vec4 v0x6000002d8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002d8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000002d8630_0;
    %load/vec4 v0x6000002d8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000002d87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000002d86c0_0, 0;
    %load/vec4 v0x6000002d8900_0;
    %load/vec4 v0x6000002d8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000002d8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000002d8990_0, 0;
    %load/vec4 v0x6000002d8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d9320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x150ea22a0;
T_64 ;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000002c5050_0;
    %load/vec4 v0x6000002c4cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002c4ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000002c4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000002c4cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002c4ea0, 4;
    %assign/vec4 v0x6000002c4f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x150ea22a0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c4e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000002c4e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c4e10_0;
    %store/vec4a v0x6000002c4ea0, 4, 0;
    %load/vec4 v0x6000002c4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002c4e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x150e9c230;
T_66 ;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002c55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000002c5560_0;
    %load/vec4 v0x6000002c5200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002c53b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000002c54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000002c5200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002c53b0, 4;
    %assign/vec4 v0x6000002c5440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x150e9c230;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c5320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000002c5320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c5320_0;
    %store/vec4a v0x6000002c53b0, 4, 0;
    %load/vec4 v0x6000002c5320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002c5320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x150e9c510;
T_68 ;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002c5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000002c5a70_0;
    %load/vec4 v0x6000002c5710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002c58c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000002c59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000002c5710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002c58c0, 4;
    %assign/vec4 v0x6000002c5950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x150e9c510;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c5830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000002c5830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c5830_0;
    %store/vec4a v0x6000002c58c0, 4, 0;
    %load/vec4 v0x6000002c5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002c5830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x150e9c7f0;
T_70 ;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002c6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000002c5f80_0;
    %load/vec4 v0x6000002c5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002c5dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000002c5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000002c5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002c5dd0, 4;
    %assign/vec4 v0x6000002c5e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x150e9c7f0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c5d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000002c5d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c5d40_0;
    %store/vec4a v0x6000002c5dd0, 4, 0;
    %load/vec4 v0x6000002c5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002c5d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x150e6bdd0;
T_72 ;
    %wait E_0x6000025a67c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c62e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000002c62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000002c7960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000002c66d0_0;
    %pad/u 32;
    %load/vec4 v0x6000002c62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7c30_0, 4, 1;
    %load/vec4 v0x6000002c7450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000002c6520_0;
    %pad/u 32;
    %load/vec4 v0x6000002c62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7b10_0, 4, 1;
    %load/vec4 v0x6000002c7720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000002c6640_0;
    %pad/u 32;
    %load/vec4 v0x6000002c62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7ba0_0, 4, 1;
    %load/vec4 v0x6000002b81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000002b8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000002c6910_0;
    %pad/u 32;
    %load/vec4 v0x6000002c62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7cc0_0, 4, 1;
    %load/vec4 v0x6000002c6f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000002c6d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000002c6400_0;
    %pad/u 32;
    %load/vec4 v0x6000002c62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7a80_0, 4, 1;
    %load/vec4 v0x6000002c62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002c62e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x150e6bdd0;
T_73 ;
    %wait E_0x6000025a6780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c62e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000002c62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000002c7c30_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7180_0, 4, 1;
    %load/vec4 v0x6000002c7b10_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000002c7c30_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7060_0, 4, 1;
    %load/vec4 v0x6000002c7ba0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000002c7c30_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000002c7b10_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c70f0_0, 4, 1;
    %load/vec4 v0x6000002c7cc0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000002c7c30_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000002c7b10_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000002c7ba0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c7210_0, 4, 1;
    %load/vec4 v0x6000002c7a80_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000002c7c30_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000002c7b10_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000002c7ba0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000002c7cc0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6fd0_0, 4, 1;
    %load/vec4 v0x6000002c7180_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000002b83f0_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000002c7060_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000002b82d0_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000002c70f0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000002b8360_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6370, 4, 0;
    %load/vec4 v0x6000002c7690_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000002c7210_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000002b8480_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6370, 4, 0;
    %load/vec4 v0x6000002b8120_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6a30, 4, 0;
    %load/vec4 v0x6000002b81b0_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6ac0_0, 4, 1;
    %load/vec4 v0x6000002b8000_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000002c6fd0_0;
    %load/vec4 v0x6000002c62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000002b8240_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6370, 4, 0;
    %load/vec4 v0x6000002c6eb0_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6a30, 4, 0;
    %load/vec4 v0x6000002c6f40_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6ac0_0, 4, 1;
    %load/vec4 v0x6000002c6d90_0;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4a v0x6000002c6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002c62e0_0;
    %store/vec4 v0x6000002c6880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000002c62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002c62e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x150e6bdd0;
T_74 ;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002c66d0_0;
    %assign/vec4 v0x6000002c6760_0, 0;
    %load/vec4 v0x6000002c6520_0;
    %assign/vec4 v0x6000002c65b0_0, 0;
    %load/vec4 v0x6000002c6910_0;
    %assign/vec4 v0x6000002c69a0_0, 0;
    %load/vec4 v0x6000002c6400_0;
    %assign/vec4 v0x6000002c6490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x150e6bdd0;
T_75 ;
    %wait E_0x6000025a6700;
    %load/vec4 v0x6000002c6760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000002c67f0, 4;
    %store/vec4 v0x6000002c78d0_0, 0, 256;
    %load/vec4 v0x6000002c65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000002c67f0, 4;
    %store/vec4 v0x6000002c73c0_0, 0, 256;
    %load/vec4 v0x6000002c69a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000002c67f0, 4;
    %store/vec4 v0x6000002c7f00_0, 0, 256;
    %load/vec4 v0x6000002c6490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000002c67f0, 4;
    %store/vec4 v0x6000002c6d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x150e96c40;
T_76 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002be010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002bc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bc3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000002bc6c0_0;
    %assign/vec4 v0x6000002bc3f0_0, 0;
    %load/vec4 v0x6000002bc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000002bc5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000002bc2d0, 4;
    %assign/vec4 v0x6000002bc360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x150e96c40;
T_77 ;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002bdd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000002bdcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000002bdc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000002bdb90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000002bdb00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002bc2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x150e96c40;
T_78 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002be010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002beb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bb0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002bb060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000002bd710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000002bebe0_0, 0;
    %load/vec4 v0x6000002bce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000002beb50_0, 0;
    %load/vec4 v0x6000002bd710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000002bb0f0_0, 0;
    %load/vec4 v0x6000002bb0f0_0;
    %assign/vec4 v0x6000002bb180_0, 0;
    %load/vec4 v0x6000002bd5f0_0;
    %assign/vec4 v0x6000002bd680_0, 0;
    %load/vec4 v0x6000002bcab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000002bb060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x150e96c40;
T_79 ;
    %wait E_0x6000025a3a80;
    %load/vec4 v0x6000002be010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002bd710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002bcea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002bd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002bce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002bd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bcf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bcf30_0, 0;
    %load/vec4 v0x6000002be370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000002bd200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000002bd710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000002bd710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000002bd3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000002bd3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000002bd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002bd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002bd3b0_0, 0;
    %load/vec4 v0x6000002bc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002bd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002bce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000002bd710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000002bd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000002bce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000002bce10_0, 0;
    %load/vec4 v0x6000002bce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002bd5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002bcea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002bd710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000002bcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000002bcea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000002bcea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000002be250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000002bd710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000002bd3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002bd710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002bcf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002bd710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x150e9be30;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bf7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002b02d0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000002b0360_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bf8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002b0000_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000002bfa80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000002bf9f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bfb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002bfde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002bf060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002bee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002bf690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bf2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bf4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000002bf210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000002bf330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x150e9be30;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000002bf7b0_0;
    %inv;
    %store/vec4 v0x6000002bf7b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x150e9be30;
T_82 ;
    %vpi_call/w 3 109 "$display", "\000" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\221     Multi-Channel Conv2D Test: im2col + GEMM approach        \342\225\221" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221     4 output channels, 4 positions, 4 features               \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf840_0, 0, 32;
    %vpi_call/w 3 121 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c4ea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c53b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c58c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c5dd0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c4ea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c53b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c58c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c5dd0, 4, 0;
    %vpi_call/w 3 149 "$display", "  Weights: 4\303\2274 (4 output channels \303\227 4 features)" {0 0 0};
    %vpi_call/w 3 150 "$display", "  Patches: 4\303\2274 (4 features \303\227 4 positions)" {0 0 0};
    %vpi_call/w 3 151 "$display", "  Expected output: 4\303\2274, all 4s" {0 0 0};
    %vpi_call/w 3 156 "$display", "\000" {0 0 0};
    %vpi_call/w 3 157 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000002bf960_0;
    %store/vec4a v0x6000002bc2d0, 4, 0;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000002bf960_0;
    %store/vec4a v0x6000002bc2d0, 4, 0;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000002bf960_0;
    %store/vec4a v0x6000002bc2d0, 4, 0;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 167 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 168 "$display", "  Single GEMM: Output = Patches \303\227 Weights" {0 0 0};
    %vpi_call/w 3 173 "$display", "\000" {0 0 0};
    %vpi_call/w 3 174 "$display", "[EXEC] Running conv2d via GEMM..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002bff00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002bff00_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000025a30c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002b02d0_0, 0, 1;
    %wait E_0x6000025a6900;
    %wait E_0x6000025a6900;
    %wait E_0x6000025a30c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002b02d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000002bf960_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000025a6900;
    %load/vec4 v0x6000002b01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 188 "$display", "  Completed in %0d cycles", v0x6000002bf960_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000002bf960_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 194 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x6000002bf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 203 "$display", "\000" {0 0 0};
    %vpi_call/w 3 204 "$display", "[VERIFY] Checking conv2d output..." {0 0 0};
    %vpi_call/w 3 207 "$display", "  Output rows (should all be [4,4,4,4]):" {0 0 0};
    %vpi_call/w 3 210 "$display", "    Row 0: %h", &APV<v0x6000002c4ea0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x6000002bf960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c4ea0, 4;
    %load/vec4 v0x6000002bf960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000002bec70_0, 0, 32;
    %load/vec4 v0x6000002bec70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 214 "$display", "    FAIL: Output[0,%0d] = %0d, expected 4", v0x6000002bf960_0, v0x6000002bec70_0 {0 0 0};
    %load/vec4 v0x6000002bf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf840_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 220 "$display", "    Row 1: %h", &APV<v0x6000002c53b0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x6000002bf960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.11, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c53b0, 4;
    %load/vec4 v0x6000002bf960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000002bec70_0, 0, 32;
    %load/vec4 v0x6000002bec70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 224 "$display", "    FAIL: Output[1,%0d] = %0d, expected 4", v0x6000002bf960_0, v0x6000002bec70_0 {0 0 0};
    %load/vec4 v0x6000002bf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf840_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %jmp T_82.10;
T_82.11 ;
    %vpi_call/w 3 230 "$display", "    Row 2: %h", &APV<v0x6000002c58c0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000002bf960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.15, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c58c0, 4;
    %load/vec4 v0x6000002bf960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000002bec70_0, 0, 32;
    %load/vec4 v0x6000002bec70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.16, 4;
    %vpi_call/w 3 234 "$display", "    FAIL: Output[2,%0d] = %0d, expected 4", v0x6000002bf960_0, v0x6000002bec70_0 {0 0 0};
    %load/vec4 v0x6000002bf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf840_0, 0, 32;
T_82.16 ;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %jmp T_82.14;
T_82.15 ;
    %vpi_call/w 3 240 "$display", "    Row 3: %h", &APV<v0x6000002c5dd0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
T_82.18 ;
    %load/vec4 v0x6000002bf960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.19, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002c5dd0, 4;
    %load/vec4 v0x6000002bf960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000002bec70_0, 0, 32;
    %load/vec4 v0x6000002bec70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.20, 4;
    %vpi_call/w 3 244 "$display", "    FAIL: Output[3,%0d] = %0d, expected 4", v0x6000002bf960_0, v0x6000002bec70_0 {0 0 0};
    %load/vec4 v0x6000002bf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf840_0, 0, 32;
T_82.20 ;
    %load/vec4 v0x6000002bf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002bf960_0, 0, 32;
    %jmp T_82.18;
T_82.19 ;
    %load/vec4 v0x6000002bf840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.22, 4;
    %vpi_call/w 3 250 "$display", "    All 16 output values correct!" {0 0 0};
T_82.22 ;
    %vpi_call/w 3 256 "$display", "\000" {0 0 0};
    %vpi_call/w 3 257 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 258 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 259 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000002bf840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 261 "$display", "\342\225\221   PASSED: Multi-Channel Conv2D (im2col + GEMM)              \342\225\221" {0 0 0};
    %vpi_call/w 3 262 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 263 "$display", ">>> CONV2D MULTICHANNEL TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 265 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000002bf840_0 {0 0 0};
    %vpi_call/w 3 266 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 267 "$display", ">>> CONV2D MULTICHANNEL TEST FAILED <<<" {0 0 0};
T_82.25 ;
    %delay 100000, 0;
    %vpi_call/w 3 271 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x150e9be30;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 276 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 277 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_conv2d_multichannel.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
