void F_1 ( void )\r\n{\r\nint V_1 ;\r\nT_1 V_2 = 8 ;\r\nunion V_3 V_4 ;\r\nV_4 . V_5 = 0 ;\r\nV_4 . V_6 . V_7 = V_8 ;\r\nV_4 . V_6 . V_9 = V_10 / 8 - 1 ;\r\nF_2 ( V_11 , V_4 . V_5 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_12 ; V_1 ++ )\r\nF_3 ( V_13 , V_1 , 1 ,\r\n& V_2 ) ;\r\nif ( F_4 ( V_14 ) || F_4 ( V_15 )\r\n|| F_4 ( V_16 )\r\n|| F_4 ( V_17 ) ) {\r\nint V_18 = F_5 () ;\r\nint V_19 =\r\nF_6 ( V_18 - 1 ) ;\r\nint V_20 =\r\nF_7 ( V_19 ) +\r\nF_8 ( V_19 ) ;\r\nif ( F_4 ( V_14 ) ) {\r\nif ( V_20 <= 32 )\r\nF_2 ( V_21 , 2 ) ;\r\nelse if ( V_20 <= 64 )\r\nF_2 ( V_21 , 1 ) ;\r\n} else {\r\nif ( V_20 <= 64 )\r\nF_2 ( V_21 , 2 ) ;\r\nelse if ( V_20 <= 128 )\r\nF_2 ( V_21 , 1 ) ;\r\n}\r\n}\r\n}\r\nint F_9 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_10 ( void )\r\n{\r\nunion V_22 V_23 ;\r\nV_23 . V_5 = F_11 ( V_24 ) ;\r\nif ( V_23 . V_6 . V_25 )\r\nF_12\r\n( L_1 ) ;\r\nV_23 . V_6 . V_26 = 1 ;\r\nV_23 . V_6 . V_25 = 1 ;\r\nV_23 . V_6 . V_27 = 1 ;\r\nF_2 ( V_24 , V_23 . V_5 ) ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nunion V_22 V_28 ;\r\nV_28 . V_5 = F_11 ( V_24 ) ;\r\nV_28 . V_6 . V_25 = 0 ;\r\nF_2 ( V_24 , V_28 . V_5 ) ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nunion V_22 V_28 ;\r\nV_28 . V_5 = F_11 ( V_24 ) ;\r\nV_28 . V_6 . V_29 = 1 ;\r\nF_2 ( V_24 , V_28 . V_5 ) ;\r\n}\r\nvoid F_15 ( void )\r\n{\r\nunion V_30 V_4 ;\r\nint V_31 ;\r\nF_13 () ;\r\nfor ( V_31 = 0 ; V_31 < V_12 ; V_31 ++ ) {\r\nV_4 . V_5 = 0 ;\r\nV_4 . V_6 . V_32 = 1 ;\r\nV_4 . V_6 . V_33 = 0 ;\r\nV_4 . V_6 . V_34 = V_13 ;\r\nV_4 . V_6 . V_31 = V_31 & 0x7f ;\r\nV_4 . V_6 . V_35 = 0 ;\r\nV_4 . V_6 . V_36 = 0 ;\r\nif ( ! F_4 ( V_37 ) ) {\r\nunion V_38 V_39 ;\r\nV_39 . V_5 = 0 ;\r\nV_39 . V_6 . V_40 = V_31 >> 7 ;\r\nF_2 ( V_41 , V_39 . V_5 ) ;\r\n}\r\nF_2 ( V_42 , V_4 . V_5 ) ;\r\nF_16 ( F_17 ( V_31 ) ) ;\r\n}\r\nF_14 () ;\r\n}\r\nT_2 F_3 ( T_1 V_34 , T_1 V_43 ,\r\nT_1 V_44 ,\r\nconst T_1 V_2 [] )\r\n{\r\nT_2 V_45 ;\r\nT_1 V_31 ;\r\nunion V_30 V_4 ;\r\nunion V_38 V_39 ;\r\nint V_46 = - 1 ;\r\nint V_47 = - 1 ;\r\nif ( ( V_34 >= V_48 )\r\n&& ( V_34 != V_13 ) ) {\r\nF_12 ( L_2 ,\r\n( unsigned long long ) V_34 ) ;\r\nreturn V_49 ;\r\n}\r\nif ( V_43 + V_44 > V_12 ) {\r\nF_12\r\n( L_3 ,\r\n( unsigned long long ) ( V_43 + V_44 ) ) ;\r\nreturn V_50 ;\r\n}\r\nif ( V_34 != V_13 ) {\r\nfor ( V_31 = 0 ; V_31 < V_44 ; V_31 ++ ) {\r\nif ( V_46 == - 1\r\n&& V_2 [ V_31 ] ==\r\nV_51 )\r\nV_46 = V_31 ;\r\nif ( V_46 != - 1\r\n&& V_47 == - 1\r\n&& V_2 [ V_31 ] != V_51\r\n&& V_31 )\r\nV_47 = V_31 - 1 ;\r\nelse if ( V_46 != - 1\r\n&& V_47 == - 1\r\n&& V_31 == V_44 - 1 )\r\nV_47 = V_31 ;\r\nif ( V_47 != - 1\r\n&& ( int ) V_31 > V_47\r\n&& V_2 [ V_31 ] ==\r\nV_51 ) {\r\nF_12 ( L_4\r\nL_5\r\nL_6\r\nL_7 ,\r\n( int ) V_31 , V_47 ) ;\r\nreturn V_52 ;\r\n}\r\n}\r\nif ( V_46 > 0 ) {\r\nF_12 ( L_8\r\nL_9\r\nL_10 ,\r\nV_46 ) ;\r\nreturn V_52 ;\r\n}\r\n#if 0\r\ncvmx_dprintf("Port %d: Static priority queue base: %d, "\r\n"end: %d\n", port,\r\nstatic_priority_base, static_priority_end);\r\n#endif\r\n}\r\nV_45 = V_53 ;\r\n#ifdef F_18\r\nF_12 ( L_11 , V_44 ,\r\nV_54 ,\r\nV_55 ) ;\r\n#endif\r\nfor ( V_31 = 0 ; V_31 < V_44 ; V_31 ++ ) {\r\nT_1 * V_36 = NULL ;\r\nV_39 . V_5 = 0 ;\r\nV_39 . V_6 . V_56 = V_31 >> 3 ;\r\nV_39 . V_6 . V_40 = ( V_43 + V_31 ) >> 7 ;\r\nV_4 . V_5 = 0 ;\r\nV_4 . V_6 . V_32 = V_31 == ( V_44 - 1 ) ;\r\nV_4 . V_6 . V_33 = V_31 ;\r\nV_4 . V_6 . V_34 = V_34 ;\r\nV_4 . V_6 . V_31 = V_43 + V_31 ;\r\nif ( ! F_19 () ) {\r\nV_4 . V_6 . V_57 = V_46 >= 0 ;\r\nV_4 . V_6 . V_58 = ( int ) V_31 <= V_47 ;\r\nV_4 . V_6 . V_59 = ( int ) V_31 == V_47 ;\r\n}\r\nswitch ( ( int ) V_2 [ V_31 ] ) {\r\ncase 0 :\r\nV_4 . V_6 . V_35 = 0x00 ;\r\nbreak;\r\ncase 1 :\r\nV_4 . V_6 . V_35 = 0x01 ;\r\nbreak;\r\ncase 2 :\r\nV_4 . V_6 . V_35 = 0x11 ;\r\nbreak;\r\ncase 3 :\r\nV_4 . V_6 . V_35 = 0x49 ;\r\nbreak;\r\ncase 4 :\r\nV_4 . V_6 . V_35 = 0x55 ;\r\nbreak;\r\ncase 5 :\r\nV_4 . V_6 . V_35 = 0x57 ;\r\nbreak;\r\ncase 6 :\r\nV_4 . V_6 . V_35 = 0x77 ;\r\nbreak;\r\ncase 7 :\r\nV_4 . V_6 . V_35 = 0x7f ;\r\nbreak;\r\ncase 8 :\r\nV_4 . V_6 . V_35 = 0xff ;\r\nbreak;\r\ncase V_51 :\r\nif ( ! F_19 () ) {\r\nV_4 . V_6 . V_35 = 0xff ;\r\nbreak;\r\n}\r\ndefault:\r\nF_12 ( L_12\r\nL_13 ,\r\n( unsigned long long ) V_2 [ V_31 ] ) ;\r\nV_4 . V_6 . V_35 = 0xff ;\r\nV_45 = V_52 ;\r\nbreak;\r\n}\r\nif ( V_34 != V_13 ) {\r\nT_3 V_60 =\r\nF_20 ( F_17\r\n( V_43 + V_31 ) ,\r\nV_61 ,\r\nV_8 ,\r\nV_10\r\n-\r\nV_62\r\n* 8 ) ;\r\nif ( V_60 != V_63 ) {\r\nswitch ( V_60 ) {\r\ncase V_64 :\r\nF_12 ( L_14\r\nL_15\r\nL_16\r\nL_17 ) ;\r\nreturn V_65 ;\r\ncase V_66 :\r\nF_12\r\n( L_18 ) ;\r\nreturn V_67 ;\r\ncase V_68 :\r\ndefault:\r\nF_12\r\n( L_19 ) ;\r\nreturn V_69 ;\r\n}\r\n}\r\nV_36 =\r\n( T_1 * )\r\nF_21 ( F_17\r\n( V_43 + V_31 ) ) ;\r\nV_4 . V_6 . V_36 = F_22 ( V_36 ) ;\r\n} else\r\nV_4 . V_6 . V_36 = 0 ;\r\nV_70 ;\r\nif ( ! F_4 ( V_37 ) )\r\nF_2 ( V_41 , V_39 . V_5 ) ;\r\nF_2 ( V_42 , V_4 . V_5 ) ;\r\n}\r\nreturn V_45 ;\r\n}\r\nvoid F_23 ()\r\n{\r\nint V_71 , V_34 ;\r\nint V_72 = 36 ;\r\nF_12 ( L_20 ) ;\r\nfor ( V_34 = 0 ; V_34 < V_72 ; V_34 ++ )\r\nF_12 ( L_21 , V_34 ) ;\r\nF_12 ( L_22 ) ;\r\nfor ( V_71 = 0 ; V_71 < V_73 ; V_71 ++ ) {\r\nF_12 ( L_23 , V_71 ) ;\r\nfor ( V_34 = 0 ; V_34 < V_72 ; V_34 ++ ) {\r\nF_12 ( L_21 ,\r\nF_24 ( V_34 ,\r\nV_71 ) ) ;\r\n}\r\n}\r\nF_12 ( L_22 ) ;\r\n}\r\nint F_25 ( int V_34 , int V_74 , int V_75 )\r\n{\r\nunion V_76 V_77 ;\r\nunion V_78 V_79 ;\r\nV_77 . V_5 = 0 ;\r\nV_77 . V_6 . V_80 = V_34 ;\r\nV_77 . V_6 . V_81 =\r\nF_26 () -> V_82 / V_74 / 16 ;\r\nV_77 . V_6 . V_83 = 0 ;\r\nV_79 . V_5 = 0 ;\r\nV_79 . V_6 . V_80 = V_34 ;\r\nV_79 . V_6 . V_84 =\r\n( ( T_1 ) V_77 . V_6 . V_81 * V_75 ) >> 8 ;\r\nF_2 ( V_85 , V_77 . V_5 ) ;\r\nF_2 ( V_86 , V_79 . V_5 ) ;\r\nreturn 0 ;\r\n}\r\nint F_27 ( int V_34 , T_1 V_87 , int V_75 )\r\n{\r\nunion V_76 V_77 ;\r\nunion V_78 V_79 ;\r\nT_1 V_88 = F_26 () -> V_82 ;\r\nT_1 V_89 = V_88 * 16 / V_87 ;\r\nV_77 . V_5 = 0 ;\r\nV_77 . V_6 . V_80 = V_34 ;\r\nV_77 . V_6 . V_81 = ( 12 + 8 + 4 ) * 8 * V_89 / 256 ;\r\nV_77 . V_6 . V_83 = 64 * V_89 ;\r\nV_79 . V_5 = 0 ;\r\nV_79 . V_6 . V_80 = V_34 ;\r\nV_79 . V_6 . V_84 = V_89 * V_75 / 256 ;\r\nF_2 ( V_85 , V_77 . V_5 ) ;\r\nF_2 ( V_86 , V_79 . V_5 ) ;\r\nreturn 0 ;\r\n}
