<!--
	- I/O mapping
	- Version: 
	- Date: Sun Jul 14 20:07:38 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[3327:3327]" net="clk_i" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3427:3427]" net="data_reg[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3184:3184]" net="data_reg[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3334:3334]" net="dly_inc_pulse_inv_buf" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3190:3190]" net="enable_buf" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3262:3262]" net="reset_n_buf" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2732:2732]" net="$auto$rs_design_edit.cc:885:execute$614" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3126:3126]" net="$auto$rs_design_edit.cc:885:execute$615" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3380:3380]" net="$auto$rs_design_edit.cc:885:execute$616" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3236:3236]" net="$auto$rs_design_edit.cc:885:execute$617" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3308:3308]" net="$auto$rs_design_edit.cc:885:execute$618" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3254:3254]" net="$auto$rs_design_edit.cc:885:execute$619" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3251:3251]" net="$ofab_enable_buf" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3300:3300]" net="data_o_buf[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3233:3233]" net="data_o_buf[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3344:3344]" net="dly_adj" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3287:3287]" net="dly_ld" dir="output"/>
</io_mapping>
