// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111,
        p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110,
        total,
        sub,
        sub81,
        threshold,
        sub110,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        cols,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        hv_119_out,
        hv_119_out_ap_vld,
        hv_118_out,
        hv_118_out_ap_vld,
        hv_117_out,
        hv_117_out_ap_vld,
        hv_116_out,
        hv_116_out_ap_vld,
        hv_115_out,
        hv_115_out_ap_vld,
        hv_114_out,
        hv_114_out_ap_vld,
        hv_113_out,
        hv_113_out_ap_vld,
        hv_112_out,
        hv_112_out_ap_vld,
        hv_111_out,
        hv_111_out_ap_vld,
        hv_110_out,
        hv_110_out_ap_vld,
        hv_108_out,
        hv_108_out_ap_vld,
        hv_107_out,
        hv_107_out_ap_vld,
        hv_106_out,
        hv_106_out_ap_vld,
        hv_105_out,
        hv_105_out_ap_vld,
        hv_104_out,
        hv_104_out_ap_vld,
        hv_103_out,
        hv_103_out_ap_vld,
        hv_102_out,
        hv_102_out_ap_vld,
        hv_101_out,
        hv_101_out_ap_vld,
        hv_100_out,
        hv_100_out_ap_vld,
        hv_99_out,
        hv_99_out_ap_vld,
        hv_97_out,
        hv_97_out_ap_vld,
        hv_96_out,
        hv_96_out_ap_vld,
        hv_95_out,
        hv_95_out_ap_vld,
        hv_94_out,
        hv_94_out_ap_vld,
        hv_93_out,
        hv_93_out_ap_vld,
        hv_92_out,
        hv_92_out_ap_vld,
        hv_91_out,
        hv_91_out_ap_vld,
        hv_90_out,
        hv_90_out_ap_vld,
        hv_89_out,
        hv_89_out_ap_vld,
        hv_88_out,
        hv_88_out_ap_vld,
        hv_86_out,
        hv_86_out_ap_vld,
        hv_85_out,
        hv_85_out_ap_vld,
        hv_84_out,
        hv_84_out_ap_vld,
        hv_83_out,
        hv_83_out_ap_vld,
        hv_82_out,
        hv_82_out_ap_vld,
        hv_81_out,
        hv_81_out_ap_vld,
        hv_80_out,
        hv_80_out_ap_vld,
        hv_79_out,
        hv_79_out_ap_vld,
        hv_78_out,
        hv_78_out_ap_vld,
        hv_77_out,
        hv_77_out_ap_vld,
        hv_75_out,
        hv_75_out_ap_vld,
        hv_74_out,
        hv_74_out_ap_vld,
        hv_73_out,
        hv_73_out_ap_vld,
        hv_72_out,
        hv_72_out_ap_vld,
        hv_71_out,
        hv_71_out_ap_vld,
        hv_70_out,
        hv_70_out_ap_vld,
        hv_69_out,
        hv_69_out_ap_vld,
        hv_68_out,
        hv_68_out_ap_vld,
        hv_67_out,
        hv_67_out_ap_vld,
        hv_66_out,
        hv_66_out_ap_vld,
        hv_64_out,
        hv_64_out_ap_vld,
        hv_63_out,
        hv_63_out_ap_vld,
        hv_62_out,
        hv_62_out_ap_vld,
        hv_61_out,
        hv_61_out_ap_vld,
        hv_60_out,
        hv_60_out_ap_vld,
        hv_59_out,
        hv_59_out_ap_vld,
        hv_58_out,
        hv_58_out_ap_vld,
        hv_57_out,
        hv_57_out_ap_vld,
        hv_56_out,
        hv_56_out_ap_vld,
        hv_55_out,
        hv_55_out_ap_vld,
        hv_53_out,
        hv_53_out_ap_vld,
        hv_52_out,
        hv_52_out_ap_vld,
        hv_51_out,
        hv_51_out_ap_vld,
        hv_50_out,
        hv_50_out_ap_vld,
        hv_49_out,
        hv_49_out_ap_vld,
        hv_48_out,
        hv_48_out_ap_vld,
        hv_47_out,
        hv_47_out_ap_vld,
        hv_46_out,
        hv_46_out_ap_vld,
        hv_45_out,
        hv_45_out_ap_vld,
        hv_44_out,
        hv_44_out_ap_vld,
        hv_42_out,
        hv_42_out_ap_vld,
        hv_41_out,
        hv_41_out_ap_vld,
        hv_40_out,
        hv_40_out_ap_vld,
        hv_39_out,
        hv_39_out_ap_vld,
        hv_38_out,
        hv_38_out_ap_vld,
        hv_37_out,
        hv_37_out_ap_vld,
        hv_36_out,
        hv_36_out_ap_vld,
        hv_35_out,
        hv_35_out_ap_vld,
        hv_34_out,
        hv_34_out_ap_vld,
        hv_33_out,
        hv_33_out_ap_vld,
        hv_31_out,
        hv_31_out_ap_vld,
        hv_30_out,
        hv_30_out_ap_vld,
        hv_29_out,
        hv_29_out_ap_vld,
        hv_28_out,
        hv_28_out_ap_vld,
        hv_27_out,
        hv_27_out_ap_vld,
        hv_26_out,
        hv_26_out_ap_vld,
        hv_25_out,
        hv_25_out_ap_vld,
        hv_24_out,
        hv_24_out_ap_vld,
        hv_23_out,
        hv_23_out_ap_vld,
        hv_22_out,
        hv_22_out_ap_vld,
        hv_20_out,
        hv_20_out_ap_vld,
        hv_19_out,
        hv_19_out_ap_vld,
        hv_18_out,
        hv_18_out_ap_vld,
        hv_17_out,
        hv_17_out_ap_vld,
        hv_16_out,
        hv_16_out_ap_vld,
        hv_15_out,
        hv_15_out_ap_vld,
        hv_14_out,
        hv_14_out_ap_vld,
        hv_13_out,
        hv_13_out_ap_vld,
        hv_12_out,
        hv_12_out_ap_vld,
        hv_11_out,
        hv_11_out_ap_vld,
        hv_9_out,
        hv_9_out_ap_vld,
        hv_8_out,
        hv_8_out_ap_vld,
        hv_7_out,
        hv_7_out_ap_vld,
        hv_6_out,
        hv_6_out_ap_vld,
        hv_5_out,
        hv_5_out_ap_vld,
        hv_4_out,
        hv_4_out_ap_vld,
        hv_3_out,
        hv_3_out_ap_vld,
        hv_2_out,
        hv_2_out_ap_vld,
        hv_1_out,
        hv_1_out_ap_vld,
        hv_out,
        hv_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_pp0_stage0 = 42'd2;
parameter    ap_ST_fsm_pp0_stage1 = 42'd4;
parameter    ap_ST_fsm_pp0_stage2 = 42'd8;
parameter    ap_ST_fsm_pp0_stage3 = 42'd16;
parameter    ap_ST_fsm_state61 = 42'd32;
parameter    ap_ST_fsm_state62 = 42'd64;
parameter    ap_ST_fsm_state63 = 42'd128;
parameter    ap_ST_fsm_state64 = 42'd256;
parameter    ap_ST_fsm_state65 = 42'd512;
parameter    ap_ST_fsm_state66 = 42'd1024;
parameter    ap_ST_fsm_state67 = 42'd2048;
parameter    ap_ST_fsm_state68 = 42'd4096;
parameter    ap_ST_fsm_state69 = 42'd8192;
parameter    ap_ST_fsm_state70 = 42'd16384;
parameter    ap_ST_fsm_state71 = 42'd32768;
parameter    ap_ST_fsm_state72 = 42'd65536;
parameter    ap_ST_fsm_state73 = 42'd131072;
parameter    ap_ST_fsm_state74 = 42'd262144;
parameter    ap_ST_fsm_state75 = 42'd524288;
parameter    ap_ST_fsm_state76 = 42'd1048576;
parameter    ap_ST_fsm_state77 = 42'd2097152;
parameter    ap_ST_fsm_state78 = 42'd4194304;
parameter    ap_ST_fsm_state79 = 42'd8388608;
parameter    ap_ST_fsm_state80 = 42'd16777216;
parameter    ap_ST_fsm_state81 = 42'd33554432;
parameter    ap_ST_fsm_state82 = 42'd67108864;
parameter    ap_ST_fsm_state83 = 42'd134217728;
parameter    ap_ST_fsm_state84 = 42'd268435456;
parameter    ap_ST_fsm_state85 = 42'd536870912;
parameter    ap_ST_fsm_state86 = 42'd1073741824;
parameter    ap_ST_fsm_state87 = 42'd2147483648;
parameter    ap_ST_fsm_state88 = 42'd4294967296;
parameter    ap_ST_fsm_state89 = 42'd8589934592;
parameter    ap_ST_fsm_state90 = 42'd17179869184;
parameter    ap_ST_fsm_state91 = 42'd34359738368;
parameter    ap_ST_fsm_state92 = 42'd68719476736;
parameter    ap_ST_fsm_state93 = 42'd137438953472;
parameter    ap_ST_fsm_state94 = 42'd274877906944;
parameter    ap_ST_fsm_state95 = 42'd549755813888;
parameter    ap_ST_fsm_state96 = 42'd1099511627776;
parameter    ap_ST_fsm_state97 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111;
input  [7:0] p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110;
input  [30:0] total;
input  [31:0] sub;
input  [31:0] sub81;
input  [7:0] threshold;
input  [30:0] sub110;
output  [23:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [2:0] out_stream_TKEEP;
output  [2:0] out_stream_TSTRB;
output  [0:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [0:0] out_stream_TID;
output  [0:0] out_stream_TDEST;
input  [31:0] cols;
input  [23:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [2:0] in_stream_TKEEP;
input  [2:0] in_stream_TSTRB;
input  [0:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [0:0] in_stream_TID;
input  [0:0] in_stream_TDEST;
output  [7:0] hv_119_out;
output   hv_119_out_ap_vld;
output  [7:0] hv_118_out;
output   hv_118_out_ap_vld;
output  [7:0] hv_117_out;
output   hv_117_out_ap_vld;
output  [7:0] hv_116_out;
output   hv_116_out_ap_vld;
output  [7:0] hv_115_out;
output   hv_115_out_ap_vld;
output  [7:0] hv_114_out;
output   hv_114_out_ap_vld;
output  [7:0] hv_113_out;
output   hv_113_out_ap_vld;
output  [7:0] hv_112_out;
output   hv_112_out_ap_vld;
output  [7:0] hv_111_out;
output   hv_111_out_ap_vld;
output  [7:0] hv_110_out;
output   hv_110_out_ap_vld;
output  [7:0] hv_108_out;
output   hv_108_out_ap_vld;
output  [7:0] hv_107_out;
output   hv_107_out_ap_vld;
output  [7:0] hv_106_out;
output   hv_106_out_ap_vld;
output  [7:0] hv_105_out;
output   hv_105_out_ap_vld;
output  [7:0] hv_104_out;
output   hv_104_out_ap_vld;
output  [7:0] hv_103_out;
output   hv_103_out_ap_vld;
output  [7:0] hv_102_out;
output   hv_102_out_ap_vld;
output  [7:0] hv_101_out;
output   hv_101_out_ap_vld;
output  [7:0] hv_100_out;
output   hv_100_out_ap_vld;
output  [7:0] hv_99_out;
output   hv_99_out_ap_vld;
output  [7:0] hv_97_out;
output   hv_97_out_ap_vld;
output  [7:0] hv_96_out;
output   hv_96_out_ap_vld;
output  [7:0] hv_95_out;
output   hv_95_out_ap_vld;
output  [7:0] hv_94_out;
output   hv_94_out_ap_vld;
output  [7:0] hv_93_out;
output   hv_93_out_ap_vld;
output  [7:0] hv_92_out;
output   hv_92_out_ap_vld;
output  [7:0] hv_91_out;
output   hv_91_out_ap_vld;
output  [7:0] hv_90_out;
output   hv_90_out_ap_vld;
output  [7:0] hv_89_out;
output   hv_89_out_ap_vld;
output  [7:0] hv_88_out;
output   hv_88_out_ap_vld;
output  [7:0] hv_86_out;
output   hv_86_out_ap_vld;
output  [7:0] hv_85_out;
output   hv_85_out_ap_vld;
output  [7:0] hv_84_out;
output   hv_84_out_ap_vld;
output  [7:0] hv_83_out;
output   hv_83_out_ap_vld;
output  [7:0] hv_82_out;
output   hv_82_out_ap_vld;
output  [7:0] hv_81_out;
output   hv_81_out_ap_vld;
output  [7:0] hv_80_out;
output   hv_80_out_ap_vld;
output  [7:0] hv_79_out;
output   hv_79_out_ap_vld;
output  [7:0] hv_78_out;
output   hv_78_out_ap_vld;
output  [7:0] hv_77_out;
output   hv_77_out_ap_vld;
output  [7:0] hv_75_out;
output   hv_75_out_ap_vld;
output  [7:0] hv_74_out;
output   hv_74_out_ap_vld;
output  [7:0] hv_73_out;
output   hv_73_out_ap_vld;
output  [7:0] hv_72_out;
output   hv_72_out_ap_vld;
output  [7:0] hv_71_out;
output   hv_71_out_ap_vld;
output  [7:0] hv_70_out;
output   hv_70_out_ap_vld;
output  [7:0] hv_69_out;
output   hv_69_out_ap_vld;
output  [7:0] hv_68_out;
output   hv_68_out_ap_vld;
output  [7:0] hv_67_out;
output   hv_67_out_ap_vld;
output  [7:0] hv_66_out;
output   hv_66_out_ap_vld;
output  [7:0] hv_64_out;
output   hv_64_out_ap_vld;
output  [7:0] hv_63_out;
output   hv_63_out_ap_vld;
output  [7:0] hv_62_out;
output   hv_62_out_ap_vld;
output  [7:0] hv_61_out;
output   hv_61_out_ap_vld;
output  [7:0] hv_60_out;
output   hv_60_out_ap_vld;
output  [7:0] hv_59_out;
output   hv_59_out_ap_vld;
output  [7:0] hv_58_out;
output   hv_58_out_ap_vld;
output  [7:0] hv_57_out;
output   hv_57_out_ap_vld;
output  [7:0] hv_56_out;
output   hv_56_out_ap_vld;
output  [7:0] hv_55_out;
output   hv_55_out_ap_vld;
output  [7:0] hv_53_out;
output   hv_53_out_ap_vld;
output  [7:0] hv_52_out;
output   hv_52_out_ap_vld;
output  [7:0] hv_51_out;
output   hv_51_out_ap_vld;
output  [7:0] hv_50_out;
output   hv_50_out_ap_vld;
output  [7:0] hv_49_out;
output   hv_49_out_ap_vld;
output  [7:0] hv_48_out;
output   hv_48_out_ap_vld;
output  [7:0] hv_47_out;
output   hv_47_out_ap_vld;
output  [7:0] hv_46_out;
output   hv_46_out_ap_vld;
output  [7:0] hv_45_out;
output   hv_45_out_ap_vld;
output  [7:0] hv_44_out;
output   hv_44_out_ap_vld;
output  [7:0] hv_42_out;
output   hv_42_out_ap_vld;
output  [7:0] hv_41_out;
output   hv_41_out_ap_vld;
output  [7:0] hv_40_out;
output   hv_40_out_ap_vld;
output  [7:0] hv_39_out;
output   hv_39_out_ap_vld;
output  [7:0] hv_38_out;
output   hv_38_out_ap_vld;
output  [7:0] hv_37_out;
output   hv_37_out_ap_vld;
output  [7:0] hv_36_out;
output   hv_36_out_ap_vld;
output  [7:0] hv_35_out;
output   hv_35_out_ap_vld;
output  [7:0] hv_34_out;
output   hv_34_out_ap_vld;
output  [7:0] hv_33_out;
output   hv_33_out_ap_vld;
output  [7:0] hv_31_out;
output   hv_31_out_ap_vld;
output  [7:0] hv_30_out;
output   hv_30_out_ap_vld;
output  [7:0] hv_29_out;
output   hv_29_out_ap_vld;
output  [7:0] hv_28_out;
output   hv_28_out_ap_vld;
output  [7:0] hv_27_out;
output   hv_27_out_ap_vld;
output  [7:0] hv_26_out;
output   hv_26_out_ap_vld;
output  [7:0] hv_25_out;
output   hv_25_out_ap_vld;
output  [7:0] hv_24_out;
output   hv_24_out_ap_vld;
output  [7:0] hv_23_out;
output   hv_23_out_ap_vld;
output  [7:0] hv_22_out;
output   hv_22_out_ap_vld;
output  [7:0] hv_20_out;
output   hv_20_out_ap_vld;
output  [7:0] hv_19_out;
output   hv_19_out_ap_vld;
output  [7:0] hv_18_out;
output   hv_18_out_ap_vld;
output  [7:0] hv_17_out;
output   hv_17_out_ap_vld;
output  [7:0] hv_16_out;
output   hv_16_out_ap_vld;
output  [7:0] hv_15_out;
output   hv_15_out_ap_vld;
output  [7:0] hv_14_out;
output   hv_14_out_ap_vld;
output  [7:0] hv_13_out;
output   hv_13_out_ap_vld;
output  [7:0] hv_12_out;
output   hv_12_out_ap_vld;
output  [7:0] hv_11_out;
output   hv_11_out_ap_vld;
output  [7:0] hv_9_out;
output   hv_9_out_ap_vld;
output  [7:0] hv_8_out;
output   hv_8_out_ap_vld;
output  [7:0] hv_7_out;
output   hv_7_out_ap_vld;
output  [7:0] hv_6_out;
output   hv_6_out_ap_vld;
output  [7:0] hv_5_out;
output   hv_5_out_ap_vld;
output  [7:0] hv_4_out;
output   hv_4_out_ap_vld;
output  [7:0] hv_3_out;
output   hv_3_out_ap_vld;
output  [7:0] hv_2_out;
output   hv_2_out_ap_vld;
output  [7:0] hv_1_out;
output   hv_1_out_ap_vld;
output  [7:0] hv_out;
output   hv_out_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_stream_TVALID;
reg in_stream_TREADY;
reg hv_119_out_ap_vld;
reg hv_118_out_ap_vld;
reg hv_117_out_ap_vld;
reg hv_116_out_ap_vld;
reg hv_115_out_ap_vld;
reg hv_114_out_ap_vld;
reg hv_113_out_ap_vld;
reg hv_112_out_ap_vld;
reg hv_111_out_ap_vld;
reg hv_110_out_ap_vld;
reg hv_108_out_ap_vld;
reg hv_107_out_ap_vld;
reg hv_106_out_ap_vld;
reg hv_105_out_ap_vld;
reg hv_104_out_ap_vld;
reg hv_103_out_ap_vld;
reg hv_102_out_ap_vld;
reg hv_101_out_ap_vld;
reg hv_100_out_ap_vld;
reg hv_99_out_ap_vld;
reg hv_97_out_ap_vld;
reg hv_96_out_ap_vld;
reg hv_95_out_ap_vld;
reg hv_94_out_ap_vld;
reg hv_93_out_ap_vld;
reg hv_92_out_ap_vld;
reg hv_91_out_ap_vld;
reg hv_90_out_ap_vld;
reg hv_89_out_ap_vld;
reg hv_88_out_ap_vld;
reg hv_86_out_ap_vld;
reg hv_85_out_ap_vld;
reg hv_84_out_ap_vld;
reg hv_83_out_ap_vld;
reg hv_82_out_ap_vld;
reg hv_81_out_ap_vld;
reg hv_80_out_ap_vld;
reg hv_79_out_ap_vld;
reg hv_78_out_ap_vld;
reg hv_77_out_ap_vld;
reg hv_75_out_ap_vld;
reg hv_74_out_ap_vld;
reg hv_73_out_ap_vld;
reg hv_72_out_ap_vld;
reg hv_71_out_ap_vld;
reg hv_70_out_ap_vld;
reg hv_69_out_ap_vld;
reg hv_68_out_ap_vld;
reg hv_67_out_ap_vld;
reg hv_66_out_ap_vld;
reg hv_64_out_ap_vld;
reg hv_63_out_ap_vld;
reg hv_62_out_ap_vld;
reg hv_61_out_ap_vld;
reg hv_60_out_ap_vld;
reg hv_59_out_ap_vld;
reg hv_58_out_ap_vld;
reg hv_57_out_ap_vld;
reg hv_56_out_ap_vld;
reg hv_55_out_ap_vld;
reg hv_53_out_ap_vld;
reg hv_52_out_ap_vld;
reg hv_51_out_ap_vld;
reg hv_50_out_ap_vld;
reg hv_49_out_ap_vld;
reg hv_48_out_ap_vld;
reg hv_47_out_ap_vld;
reg hv_46_out_ap_vld;
reg hv_45_out_ap_vld;
reg hv_44_out_ap_vld;
reg hv_42_out_ap_vld;
reg hv_41_out_ap_vld;
reg hv_40_out_ap_vld;
reg hv_39_out_ap_vld;
reg hv_38_out_ap_vld;
reg hv_37_out_ap_vld;
reg hv_36_out_ap_vld;
reg hv_35_out_ap_vld;
reg hv_34_out_ap_vld;
reg hv_33_out_ap_vld;
reg hv_31_out_ap_vld;
reg hv_30_out_ap_vld;
reg hv_29_out_ap_vld;
reg hv_28_out_ap_vld;
reg hv_27_out_ap_vld;
reg hv_26_out_ap_vld;
reg hv_25_out_ap_vld;
reg hv_24_out_ap_vld;
reg hv_23_out_ap_vld;
reg hv_22_out_ap_vld;
reg hv_20_out_ap_vld;
reg hv_19_out_ap_vld;
reg hv_18_out_ap_vld;
reg hv_17_out_ap_vld;
reg hv_16_out_ap_vld;
reg hv_15_out_ap_vld;
reg hv_14_out_ap_vld;
reg hv_13_out_ap_vld;
reg hv_12_out_ap_vld;
reg hv_11_out_ap_vld;
reg hv_9_out_ap_vld;
reg hv_8_out_ap_vld;
reg hv_7_out_ap_vld;
reg hv_6_out_ap_vld;
reg hv_5_out_ap_vld;
reg hv_4_out_ap_vld;
reg hv_3_out_ap_vld;
reg hv_2_out_ap_vld;
reg hv_1_out_ap_vld;
reg hv_out_ap_vld;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_d0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_d0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_d0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_d0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_d0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_q0;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0;
reg    BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0;
wire   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_q0;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter14;
wire    ap_block_pp0_stage2;
reg    in_stream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln84_reg_8036;
reg   [7:0] reg_2811;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state12_pp0_stage2_iter2;
wire    ap_block_state16_pp0_stage2_iter3;
wire    ap_block_state20_pp0_stage2_iter4;
wire    ap_block_state24_pp0_stage2_iter5;
wire    ap_block_state28_pp0_stage2_iter6;
wire    ap_block_state32_pp0_stage2_iter7;
wire    ap_block_state36_pp0_stage2_iter8;
wire    ap_block_state40_pp0_stage2_iter9;
wire    ap_block_state44_pp0_stage2_iter10;
wire    ap_block_state48_pp0_stage2_iter11;
wire    ap_block_state52_pp0_stage2_iter12;
wire    ap_block_state56_pp0_stage2_iter13;
reg    ap_block_state60_pp0_stage2_iter14;
reg    ap_block_pp0_stage2_11001;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state11_pp0_stage1_iter2;
wire    ap_block_state15_pp0_stage1_iter3;
wire    ap_block_state19_pp0_stage1_iter4;
wire    ap_block_state23_pp0_stage1_iter5;
wire    ap_block_state27_pp0_stage1_iter6;
wire    ap_block_state31_pp0_stage1_iter7;
wire    ap_block_state35_pp0_stage1_iter8;
wire    ap_block_state39_pp0_stage1_iter9;
wire    ap_block_state43_pp0_stage1_iter10;
wire    ap_block_state47_pp0_stage1_iter11;
wire    ap_block_state51_pp0_stage1_iter12;
wire    ap_block_state55_pp0_stage1_iter13;
wire    ap_block_state59_pp0_stage1_iter14;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln84_reg_8036_pp0_iter5_reg;
reg   [7:0] hv_120_reg_8026;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    ap_block_state18_pp0_stage0_iter4;
wire    ap_block_state22_pp0_stage0_iter5;
wire    ap_block_state26_pp0_stage0_iter6;
wire    ap_block_state30_pp0_stage0_iter7;
wire    ap_block_state34_pp0_stage0_iter8;
wire    ap_block_state38_pp0_stage0_iter9;
wire    ap_block_state42_pp0_stage0_iter10;
wire    ap_block_state46_pp0_stage0_iter11;
wire    ap_block_state50_pp0_stage0_iter12;
wire    ap_block_state54_pp0_stage0_iter13;
wire    ap_block_state58_pp0_stage0_iter14;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] hv_121_reg_8031;
wire   [0:0] icmp_ln84_fu_3454_p2;
reg   [0:0] icmp_ln84_reg_8036_pp0_iter1_reg;
reg   [0:0] icmp_ln84_reg_8036_pp0_iter2_reg;
reg   [0:0] icmp_ln84_reg_8036_pp0_iter3_reg;
reg   [0:0] icmp_ln84_reg_8036_pp0_iter4_reg;
reg   [0:0] icmp_ln84_reg_8036_pp0_iter6_reg;
wire   [63:0] idxprom51_fu_3468_p1;
reg   [63:0] idxprom51_reg_8040;
wire   [9:0] trunc_ln111_fu_3474_p1;
reg   [9:0] trunc_ln111_reg_8062;
reg   [9:0] trunc_ln111_reg_8062_pp0_iter1_reg;
reg   [9:0] trunc_ln111_reg_8062_pp0_iter2_reg;
reg   [9:0] trunc_ln111_reg_8062_pp0_iter3_reg;
reg   [9:0] trunc_ln111_reg_8062_pp0_iter4_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg;
wire   [0:0] icmp_ln126_2_fu_3478_p2;
reg   [0:0] icmp_ln126_2_reg_8077;
wire   [0:0] icmp_ln126_3_fu_3484_p2;
reg   [0:0] icmp_ln126_3_reg_8082;
wire   [1:0] count_3_fu_3530_p3;
reg   [1:0] count_3_reg_8087;
wire   [0:0] is_last_fu_3538_p2;
reg   [0:0] is_last_reg_8092;
reg   [0:0] is_last_reg_8092_pp0_iter1_reg;
reg   [0:0] is_last_reg_8092_pp0_iter2_reg;
reg   [0:0] is_last_reg_8092_pp0_iter3_reg;
reg   [0:0] is_last_reg_8092_pp0_iter4_reg;
reg   [0:0] is_last_reg_8092_pp0_iter5_reg;
reg   [0:0] is_last_reg_8092_pp0_iter6_reg;
reg   [0:0] is_last_reg_8092_pp0_iter7_reg;
reg   [0:0] is_last_reg_8092_pp0_iter8_reg;
reg   [0:0] is_last_reg_8092_pp0_iter9_reg;
reg   [0:0] is_last_reg_8092_pp0_iter10_reg;
reg   [0:0] is_last_reg_8092_pp0_iter11_reg;
reg   [0:0] is_last_reg_8092_pp0_iter12_reg;
reg   [0:0] is_last_reg_8092_pp0_iter13_reg;
reg   [0:0] is_last_reg_8092_pp0_iter14_reg;
wire   [31:0] col_1_fu_3543_p2;
reg   [31:0] col_1_reg_8097;
wire   [0:0] icmp_ln162_fu_3549_p2;
reg   [0:0] icmp_ln162_reg_8102;
reg   [7:0] hv_122_reg_8108;
reg   [7:0] hv_123_reg_8113;
reg   [7:0] hv_124_reg_8118;
wire   [7:0] r_fu_3582_p4;
reg   [7:0] r_reg_8123;
reg   [7:0] r_reg_8123_pp0_iter1_reg;
reg   [7:0] r_reg_8123_pp0_iter2_reg;
reg   [7:0] r_reg_8123_pp0_iter3_reg;
reg   [7:0] r_reg_8123_pp0_iter4_reg;
reg   [7:0] r_reg_8123_pp0_iter5_reg;
reg   [7:0] r_reg_8123_pp0_iter6_reg;
reg   [7:0] r_reg_8123_pp0_iter7_reg;
reg   [7:0] r_reg_8123_pp0_iter8_reg;
reg   [7:0] r_reg_8123_pp0_iter9_reg;
reg   [7:0] r_reg_8123_pp0_iter10_reg;
reg   [7:0] r_reg_8123_pp0_iter11_reg;
reg   [7:0] r_reg_8123_pp0_iter12_reg;
reg   [7:0] r_reg_8123_pp0_iter13_reg;
reg   [7:0] r_reg_8123_pp0_iter14_reg;
wire   [7:0] g_fu_3592_p4;
reg   [7:0] g_reg_8133;
reg   [7:0] g_reg_8133_pp0_iter1_reg;
reg   [7:0] g_reg_8133_pp0_iter2_reg;
reg   [7:0] g_reg_8133_pp0_iter3_reg;
reg   [7:0] g_reg_8133_pp0_iter4_reg;
reg   [7:0] g_reg_8133_pp0_iter5_reg;
reg   [7:0] g_reg_8133_pp0_iter6_reg;
reg   [7:0] g_reg_8133_pp0_iter7_reg;
reg   [7:0] g_reg_8133_pp0_iter8_reg;
reg   [7:0] g_reg_8133_pp0_iter9_reg;
reg   [7:0] g_reg_8133_pp0_iter10_reg;
reg   [7:0] g_reg_8133_pp0_iter11_reg;
reg   [7:0] g_reg_8133_pp0_iter12_reg;
reg   [7:0] g_reg_8133_pp0_iter13_reg;
reg   [7:0] g_reg_8133_pp0_iter14_reg;
wire   [7:0] b_fu_3602_p1;
reg   [7:0] b_reg_8144;
reg   [7:0] b_reg_8144_pp0_iter1_reg;
reg   [7:0] b_reg_8144_pp0_iter2_reg;
reg   [7:0] b_reg_8144_pp0_iter3_reg;
reg   [7:0] b_reg_8144_pp0_iter4_reg;
reg   [7:0] b_reg_8144_pp0_iter5_reg;
reg   [7:0] b_reg_8144_pp0_iter6_reg;
reg   [7:0] b_reg_8144_pp0_iter7_reg;
reg   [7:0] b_reg_8144_pp0_iter8_reg;
reg   [7:0] b_reg_8144_pp0_iter9_reg;
reg   [7:0] b_reg_8144_pp0_iter10_reg;
reg   [7:0] b_reg_8144_pp0_iter11_reg;
reg   [7:0] b_reg_8144_pp0_iter12_reg;
reg   [7:0] b_reg_8144_pp0_iter13_reg;
reg   [7:0] b_reg_8144_pp0_iter14_reg;
wire   [0:0] icmp_ln31_fu_3606_p2;
reg   [0:0] icmp_ln31_reg_8156;
wire   [0:0] icmp_ln34_fu_3612_p2;
reg   [0:0] icmp_ln34_reg_8161;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter1_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter2_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter1_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter3_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter1_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter2_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg;
reg   [7:0] hv_139_reg_8196;
reg   [7:0] hv_139_reg_8196_pp0_iter1_reg;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_load_reg_8202;
wire   [0:0] addr_cmp177_fu_3624_p2;
reg   [0:0] addr_cmp177_reg_8207;
wire   [0:0] addr_cmp171_fu_3632_p2;
reg   [0:0] addr_cmp171_reg_8212;
reg   [0:0] addr_cmp171_reg_8212_pp0_iter1_reg;
wire   [0:0] addr_cmp165_fu_3640_p2;
reg   [0:0] addr_cmp165_reg_8217;
reg   [0:0] addr_cmp165_reg_8217_pp0_iter1_reg;
wire   [0:0] addr_cmp159_fu_3648_p2;
reg   [0:0] addr_cmp159_reg_8222;
reg   [0:0] addr_cmp159_reg_8222_pp0_iter1_reg;
reg   [0:0] addr_cmp159_reg_8222_pp0_iter2_reg;
wire   [0:0] addr_cmp153_fu_3656_p2;
reg   [0:0] addr_cmp153_reg_8227;
reg   [0:0] addr_cmp153_reg_8227_pp0_iter1_reg;
reg   [0:0] addr_cmp153_reg_8227_pp0_iter2_reg;
reg   [0:0] addr_cmp153_reg_8227_pp0_iter3_reg;
wire   [0:0] addr_cmp_fu_3664_p2;
reg   [0:0] addr_cmp_reg_8232;
reg   [0:0] addr_cmp_reg_8232_pp0_iter1_reg;
reg   [0:0] addr_cmp_reg_8232_pp0_iter2_reg;
reg   [0:0] addr_cmp_reg_8232_pp0_iter3_reg;
reg   [0:0] addr_cmp_reg_8232_pp0_iter4_reg;
wire   [0:0] and_ln126_2_fu_3714_p2;
reg   [0:0] and_ln126_2_reg_8237;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter1_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter2_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter3_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter4_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter5_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter6_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter7_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter8_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter9_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter10_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter11_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter12_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter13_reg;
reg   [0:0] and_ln126_2_reg_8237_pp0_iter14_reg;
wire   [2:0] count_6_fu_3753_p3;
reg   [2:0] count_6_reg_8244;
wire   [0:0] icmp_ln139_4_fu_3761_p2;
reg   [0:0] icmp_ln139_4_reg_8249;
wire   [2:0] count_7_fu_3766_p2;
reg   [2:0] count_7_reg_8254;
reg   [7:0] hv_125_reg_8259;
reg   [7:0] hv_126_reg_8264;
reg   [7:0] hv_127_reg_8269;
wire   [7:0] diff_fu_3859_p2;
reg   [7:0] diff_reg_8274;
wire   [0:0] icmp_ln38_fu_3865_p2;
reg   [0:0] icmp_ln38_reg_8281;
reg   [0:0] icmp_ln38_reg_8281_pp0_iter1_reg;
reg   [0:0] icmp_ln38_reg_8281_pp0_iter2_reg;
reg   [0:0] icmp_ln38_reg_8281_pp0_iter3_reg;
reg   [0:0] icmp_ln38_reg_8281_pp0_iter4_reg;
reg   [0:0] icmp_ln38_reg_8281_pp0_iter5_reg;
wire   [0:0] icmp_ln41_fu_3871_p2;
reg   [0:0] icmp_ln41_reg_8285;
reg   [0:0] icmp_ln41_reg_8285_pp0_iter1_reg;
reg   [0:0] icmp_ln41_reg_8285_pp0_iter2_reg;
reg   [0:0] icmp_ln41_reg_8285_pp0_iter3_reg;
reg   [0:0] icmp_ln41_reg_8285_pp0_iter4_reg;
reg   [0:0] icmp_ln41_reg_8285_pp0_iter5_reg;
wire   [0:0] icmp_ln43_fu_3876_p2;
reg   [0:0] icmp_ln43_reg_8289;
reg   [0:0] icmp_ln43_reg_8289_pp0_iter1_reg;
reg   [0:0] icmp_ln43_reg_8289_pp0_iter2_reg;
reg   [0:0] icmp_ln43_reg_8289_pp0_iter3_reg;
reg   [0:0] icmp_ln43_reg_8289_pp0_iter4_reg;
reg   [0:0] icmp_ln43_reg_8289_pp0_iter5_reg;
wire   [8:0] sub_ln46_fu_3887_p2;
reg   [8:0] sub_ln46_reg_8293;
wire   [8:0] sub_ln44_fu_3896_p2;
reg   [8:0] sub_ln44_reg_8299;
wire   [8:0] sub_ln42_fu_3908_p2;
reg   [8:0] sub_ln42_reg_8305;
wire   [3:0] count_11_fu_3953_p3;
reg   [3:0] count_11_reg_8311;
wire   [0:0] icmp_ln139_7_fu_3961_p2;
reg   [0:0] icmp_ln139_7_reg_8317;
reg   [7:0] hv_128_reg_8322;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state13_pp0_stage3_iter2;
wire    ap_block_state17_pp0_stage3_iter3;
wire    ap_block_state21_pp0_stage3_iter4;
wire    ap_block_state25_pp0_stage3_iter5;
wire    ap_block_state29_pp0_stage3_iter6;
wire    ap_block_state33_pp0_stage3_iter7;
wire    ap_block_state37_pp0_stage3_iter8;
wire    ap_block_state41_pp0_stage3_iter9;
wire    ap_block_state45_pp0_stage3_iter10;
wire    ap_block_state49_pp0_stage3_iter11;
wire    ap_block_state53_pp0_stage3_iter12;
wire    ap_block_state57_pp0_stage3_iter13;
wire    ap_block_pp0_stage3_11001;
wire   [7:0] hv_149_fu_4098_p3;
reg   [7:0] hv_149_reg_8357;
reg   [7:0] hv_149_reg_8357_pp0_iter1_reg;
reg   [7:0] hv_149_reg_8357_pp0_iter2_reg;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363;
wire   [3:0] count_14_fu_4127_p3;
reg   [3:0] count_14_reg_8368;
wire   [0:0] grp_fu_2815_p2;
reg   [0:0] icmp_ln139_9_reg_8373;
wire   [3:0] add_ln139_8_fu_4135_p2;
reg   [3:0] add_ln139_8_reg_8378;
reg   [7:0] hv_130_reg_8383;
reg    ap_enable_reg_pp0_iter1;
reg   [7:0] hv_131_reg_8388;
wire   [3:0] count_18_fu_4192_p3;
reg   [3:0] count_18_reg_8393;
wire   [0:0] icmp_ln139_12_fu_4200_p2;
reg   [0:0] icmp_ln139_12_reg_8399;
reg   [7:0] hv_132_reg_8404;
reg   [7:0] hv_133_reg_8409;
wire   [4:0] zext_ln132_3_fu_4251_p1;
reg   [4:0] zext_ln132_3_reg_8414;
wire   [0:0] icmp_ln139_14_fu_4255_p2;
reg   [0:0] icmp_ln139_14_reg_8419;
wire   [4:0] count_22_fu_4260_p2;
reg   [4:0] count_22_reg_8424;
reg   [7:0] hv_134_reg_8429;
reg   [7:0] hv_135_reg_8434;
wire   [7:0] hv_159_fu_4285_p3;
reg   [7:0] hv_159_reg_8439;
reg   [7:0] hv_159_reg_8439_pp0_iter2_reg;
reg   [7:0] hv_159_reg_8439_pp0_iter3_reg;
reg   [7:0] hv_159_reg_8439_pp0_iter4_reg;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445;
wire   [4:0] count_26_fu_4332_p3;
reg   [4:0] count_26_reg_8450;
reg   [7:0] hv_136_reg_8456;
reg   [7:0] hv_137_reg_8461;
wire   [4:0] count_29_fu_4384_p3;
reg   [4:0] count_29_reg_8466;
reg   [7:0] hv_138_reg_8472;
reg    ap_enable_reg_pp0_iter2;
wire   [4:0] count_32_fu_4432_p3;
reg   [4:0] count_32_reg_8477;
reg   [7:0] hv_140_reg_8483;
wire   [7:0] hv_169_fu_4455_p3;
reg   [7:0] hv_169_reg_8488;
reg   [7:0] hv_169_reg_8488_pp0_iter3_reg;
reg   [7:0] hv_169_reg_8488_pp0_iter4_reg;
reg   [7:0] hv_169_reg_8488_pp0_iter5_reg;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494;
wire   [4:0] count_35_fu_4495_p3;
reg   [4:0] count_35_reg_8499;
reg   [7:0] hv_141_reg_8505;
reg   [7:0] hv_142_reg_8510;
wire   [4:0] count_38_fu_4542_p3;
reg   [4:0] count_38_reg_8515;
reg   [7:0] hv_143_reg_8521;
reg   [7:0] hv_144_reg_8526;
wire   [4:0] count_41_fu_4594_p3;
reg   [4:0] count_41_reg_8531;
reg   [7:0] hv_145_reg_8537;
reg    ap_enable_reg_pp0_iter3;
reg   [7:0] hv_146_reg_8542;
wire   [7:0] hv_179_fu_4621_p3;
reg   [7:0] hv_179_reg_8547;
reg   [7:0] hv_179_reg_8547_pp0_iter4_reg;
reg   [7:0] hv_179_reg_8547_pp0_iter5_reg;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553;
wire   [4:0] count_44_fu_4661_p3;
reg   [4:0] count_44_reg_8558;
reg   [7:0] hv_147_reg_8564;
reg   [7:0] hv_148_reg_8569;
wire   [5:0] count_47_fu_4717_p3;
reg   [5:0] count_47_reg_8574;
wire   [0:0] icmp_ln139_31_fu_4725_p2;
reg   [0:0] icmp_ln139_31_reg_8580;
wire   [5:0] count_50_fu_4765_p3;
reg   [5:0] count_50_reg_8585;
reg   [7:0] hv_150_reg_8591;
reg   [7:0] hv_151_reg_8597;
wire   [7:0] hv_189_fu_4782_p3;
reg   [7:0] hv_189_reg_8602;
reg   [7:0] hv_189_reg_8602_pp0_iter4_reg;
reg   [7:0] BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608;
wire   [5:0] count_53_fu_4822_p3;
reg   [5:0] count_53_reg_8613;
reg   [7:0] hv_152_reg_8619;
reg    ap_enable_reg_pp0_iter4;
reg   [7:0] hv_153_reg_8624;
wire   [5:0] count_56_fu_4869_p3;
reg   [5:0] count_56_reg_8629;
reg   [7:0] hv_154_reg_8635;
reg   [7:0] hv_155_reg_8640;
wire   [5:0] count_59_fu_4921_p3;
reg   [5:0] count_59_reg_8645;
reg   [7:0] hv_156_reg_8651;
reg   [7:0] hv_157_reg_8656;
wire   [7:0] hv_199_fu_4952_p3;
reg   [7:0] hv_199_reg_8661;
wire   [5:0] count_62_fu_4992_p3;
reg   [5:0] count_62_reg_8667;
reg   [7:0] hv_158_reg_8673;
wire   [5:0] count_65_fu_5040_p3;
reg   [5:0] count_65_reg_8678;
reg   [7:0] hv_160_reg_8684;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695;
reg   [9:0] BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg;
wire   [5:0] count_68_fu_5099_p3;
reg   [5:0] count_68_reg_8700;
reg   [7:0] hv_161_reg_8706;
reg   [7:0] hv_162_reg_8711;
wire   [5:0] count_71_fu_5146_p3;
reg   [5:0] count_71_reg_8716;
reg   [7:0] hv_163_reg_8722;
reg   [7:0] hv_164_reg_8727;
reg   [7:0] hv_165_reg_8732;
reg   [7:0] hv_166_reg_8738;
reg   [7:0] hv_167_reg_8744;
reg   [7:0] hv_168_reg_8750;
reg   [7:0] hv_170_reg_8756;
reg   [7:0] hv_171_reg_8763;
reg   [7:0] hv_172_reg_8769;
reg   [7:0] hv_173_reg_8775;
reg   [7:0] hv_174_reg_8781;
reg   [7:0] hv_175_reg_8787;
reg   [7:0] hv_176_reg_8793;
reg   [7:0] hv_177_reg_8799;
reg   [7:0] hv_178_reg_8805;
reg   [7:0] hv_180_reg_8811;
reg   [7:0] hv_181_reg_8818;
reg   [7:0] hv_182_reg_8824;
reg   [7:0] hv_183_reg_8830;
reg   [7:0] hv_184_reg_8836;
reg   [7:0] hv_185_reg_8842;
reg   [7:0] hv_186_reg_8848;
reg   [7:0] hv_187_reg_8854;
reg   [7:0] hv_188_reg_8860;
reg   [7:0] hv_190_reg_8866;
reg   [7:0] hv_191_reg_8873;
reg   [7:0] hv_192_reg_8879;
reg   [7:0] hv_193_reg_8885;
reg   [7:0] hv_194_reg_8891;
reg   [7:0] hv_195_reg_8897;
reg   [7:0] hv_196_reg_8903;
reg   [7:0] hv_197_reg_8909;
reg   [7:0] hv_198_reg_8915;
reg   [7:0] hv_200_reg_8922;
reg   [7:0] hv_201_reg_8929;
reg   [7:0] hv_202_reg_8935;
reg   [7:0] hv_203_reg_8941;
reg   [7:0] hv_204_reg_8947;
reg   [7:0] hv_205_reg_8953;
reg   [7:0] hv_206_reg_8959;
reg   [7:0] hv_207_reg_8965;
reg   [7:0] hv_208_reg_8971;
reg   [7:0] hv_210_reg_8977;
reg   [7:0] hv_211_reg_8984;
reg   [7:0] hv_212_reg_8990;
reg   [7:0] hv_213_reg_8996;
reg   [7:0] hv_214_reg_9002;
reg   [7:0] hv_215_reg_9008;
reg   [7:0] hv_216_reg_9014;
reg   [7:0] hv_217_reg_9020;
reg   [7:0] hv_218_reg_9026;
reg   [7:0] hv_220_reg_9032;
reg   [7:0] hv_221_reg_9039;
reg   [7:0] hv_222_reg_9045;
reg   [7:0] hv_223_reg_9051;
reg   [7:0] hv_224_reg_9057;
reg   [7:0] hv_225_reg_9063;
reg   [7:0] hv_226_reg_9069;
reg   [7:0] hv_227_reg_9075;
reg   [7:0] hv_228_reg_9081;
wire   [15:0] grp_fu_4015_p2;
reg   [15:0] sdiv_ln46_reg_9087;
wire   [15:0] grp_fu_4052_p2;
reg   [15:0] sdiv_ln44_reg_9092;
wire   [15:0] grp_fu_4089_p2;
reg   [15:0] hue_reg_9097;
wire   [5:0] count_74_fu_5372_p3;
reg   [5:0] count_74_reg_9102;
wire   [0:0] icmp_ln139_53_fu_5380_p2;
reg   [0:0] icmp_ln139_53_reg_9108;
wire   [0:0] icmp_ln139_64_fu_5384_p2;
reg   [0:0] icmp_ln139_64_reg_9113;
reg   [0:0] icmp_ln139_64_reg_9113_pp0_iter6_reg;
wire   [0:0] icmp_ln139_75_fu_5388_p2;
reg   [0:0] icmp_ln139_75_reg_9118;
reg   [0:0] icmp_ln139_75_reg_9118_pp0_iter6_reg;
reg   [0:0] icmp_ln139_75_reg_9118_pp0_iter7_reg;
reg   [0:0] icmp_ln139_75_reg_9118_pp0_iter8_reg;
wire   [0:0] icmp_ln139_86_fu_5392_p2;
reg   [0:0] icmp_ln139_86_reg_9123;
reg   [0:0] icmp_ln139_86_reg_9123_pp0_iter6_reg;
reg   [0:0] icmp_ln139_86_reg_9123_pp0_iter7_reg;
reg   [0:0] icmp_ln139_86_reg_9123_pp0_iter8_reg;
reg   [0:0] icmp_ln139_86_reg_9123_pp0_iter9_reg;
reg   [0:0] icmp_ln139_97_reg_9128;
reg   [0:0] icmp_ln139_97_reg_9128_pp0_iter6_reg;
reg   [0:0] icmp_ln139_97_reg_9128_pp0_iter7_reg;
reg   [0:0] icmp_ln139_97_reg_9128_pp0_iter8_reg;
reg   [0:0] icmp_ln139_97_reg_9128_pp0_iter9_reg;
reg   [0:0] icmp_ln139_97_reg_9128_pp0_iter10_reg;
reg   [0:0] icmp_ln139_97_reg_9128_pp0_iter11_reg;
wire   [16:0] hue_2_fu_5685_p2;
wire   [16:0] hue_1_fu_5694_p2;
wire  signed [16:0] sext_ln40_fu_5700_p1;
wire   [5:0] count_77_fu_5729_p3;
reg   [5:0] count_77_reg_9148;
wire   [0:0] icmp_ln139_51_fu_5737_p2;
reg   [0:0] icmp_ln139_51_reg_9154;
wire   [0:0] icmp_ln139_52_fu_5741_p2;
reg   [0:0] icmp_ln139_52_reg_9159;
wire   [0:0] icmp_ln139_54_fu_5745_p2;
reg   [0:0] icmp_ln139_54_reg_9164;
wire   [0:0] icmp_ln139_55_fu_5750_p2;
reg   [0:0] icmp_ln139_55_reg_9169;
wire   [0:0] icmp_ln139_56_fu_5754_p2;
reg   [0:0] icmp_ln139_56_reg_9174;
wire   [0:0] icmp_ln139_57_fu_5758_p2;
reg   [0:0] icmp_ln139_57_reg_9179;
wire   [0:0] icmp_ln139_58_fu_5762_p2;
reg   [0:0] icmp_ln139_58_reg_9184;
wire   [0:0] icmp_ln139_59_fu_5766_p2;
reg   [0:0] icmp_ln139_59_reg_9189;
reg   [0:0] icmp_ln139_59_reg_9189_pp0_iter6_reg;
wire   [0:0] icmp_ln139_60_fu_5770_p2;
reg   [0:0] icmp_ln139_60_reg_9194;
reg   [0:0] icmp_ln139_60_reg_9194_pp0_iter6_reg;
wire   [0:0] icmp_ln139_61_fu_5774_p2;
reg   [0:0] icmp_ln139_61_reg_9199;
reg   [0:0] icmp_ln139_61_reg_9199_pp0_iter6_reg;
wire   [0:0] icmp_ln139_62_fu_5778_p2;
reg   [0:0] icmp_ln139_62_reg_9204;
reg   [0:0] icmp_ln139_62_reg_9204_pp0_iter6_reg;
wire   [0:0] icmp_ln139_63_fu_5782_p2;
reg   [0:0] icmp_ln139_63_reg_9209;
reg   [0:0] icmp_ln139_63_reg_9209_pp0_iter6_reg;
wire   [0:0] icmp_ln139_65_fu_5786_p2;
reg   [0:0] icmp_ln139_65_reg_9214;
reg   [0:0] icmp_ln139_65_reg_9214_pp0_iter6_reg;
wire   [0:0] icmp_ln139_66_fu_5791_p2;
reg   [0:0] icmp_ln139_66_reg_9219;
reg   [0:0] icmp_ln139_66_reg_9219_pp0_iter6_reg;
wire   [0:0] icmp_ln139_67_fu_5795_p2;
reg   [0:0] icmp_ln139_67_reg_9224;
reg   [0:0] icmp_ln139_67_reg_9224_pp0_iter6_reg;
reg   [0:0] icmp_ln139_67_reg_9224_pp0_iter7_reg;
wire   [0:0] icmp_ln139_68_fu_5799_p2;
reg   [0:0] icmp_ln139_68_reg_9229;
reg   [0:0] icmp_ln139_68_reg_9229_pp0_iter6_reg;
reg   [0:0] icmp_ln139_68_reg_9229_pp0_iter7_reg;
wire   [0:0] icmp_ln139_69_fu_5803_p2;
reg   [0:0] icmp_ln139_69_reg_9234;
reg   [0:0] icmp_ln139_69_reg_9234_pp0_iter6_reg;
reg   [0:0] icmp_ln139_69_reg_9234_pp0_iter7_reg;
wire   [0:0] icmp_ln139_70_fu_5807_p2;
reg   [0:0] icmp_ln139_70_reg_9239;
reg   [0:0] icmp_ln139_70_reg_9239_pp0_iter6_reg;
reg   [0:0] icmp_ln139_70_reg_9239_pp0_iter7_reg;
wire   [0:0] icmp_ln139_71_fu_5811_p2;
reg   [0:0] icmp_ln139_71_reg_9244;
reg   [0:0] icmp_ln139_71_reg_9244_pp0_iter6_reg;
reg   [0:0] icmp_ln139_71_reg_9244_pp0_iter7_reg;
wire   [0:0] icmp_ln139_72_fu_5815_p2;
reg   [0:0] icmp_ln139_72_reg_9249;
reg   [0:0] icmp_ln139_72_reg_9249_pp0_iter6_reg;
reg   [0:0] icmp_ln139_72_reg_9249_pp0_iter7_reg;
wire   [0:0] icmp_ln139_73_fu_5819_p2;
reg   [0:0] icmp_ln139_73_reg_9254;
reg   [0:0] icmp_ln139_73_reg_9254_pp0_iter6_reg;
reg   [0:0] icmp_ln139_73_reg_9254_pp0_iter7_reg;
wire   [0:0] icmp_ln139_74_fu_5823_p2;
reg   [0:0] icmp_ln139_74_reg_9259;
reg   [0:0] icmp_ln139_74_reg_9259_pp0_iter6_reg;
reg   [0:0] icmp_ln139_74_reg_9259_pp0_iter7_reg;
wire   [0:0] icmp_ln139_76_fu_5827_p2;
reg   [0:0] icmp_ln139_76_reg_9264;
reg   [0:0] icmp_ln139_76_reg_9264_pp0_iter6_reg;
reg   [0:0] icmp_ln139_76_reg_9264_pp0_iter7_reg;
reg   [0:0] icmp_ln139_76_reg_9264_pp0_iter8_reg;
wire   [0:0] icmp_ln139_77_fu_5832_p2;
reg   [0:0] icmp_ln139_77_reg_9269;
reg   [0:0] icmp_ln139_77_reg_9269_pp0_iter6_reg;
reg   [0:0] icmp_ln139_77_reg_9269_pp0_iter7_reg;
reg   [0:0] icmp_ln139_77_reg_9269_pp0_iter8_reg;
wire   [0:0] icmp_ln139_78_fu_5836_p2;
reg   [0:0] icmp_ln139_78_reg_9274;
reg   [0:0] icmp_ln139_78_reg_9274_pp0_iter6_reg;
reg   [0:0] icmp_ln139_78_reg_9274_pp0_iter7_reg;
reg   [0:0] icmp_ln139_78_reg_9274_pp0_iter8_reg;
wire   [0:0] icmp_ln139_79_fu_5840_p2;
reg   [0:0] icmp_ln139_79_reg_9279;
reg   [0:0] icmp_ln139_79_reg_9279_pp0_iter6_reg;
reg   [0:0] icmp_ln139_79_reg_9279_pp0_iter7_reg;
reg   [0:0] icmp_ln139_79_reg_9279_pp0_iter8_reg;
wire   [0:0] icmp_ln139_80_fu_5844_p2;
reg   [0:0] icmp_ln139_80_reg_9284;
reg   [0:0] icmp_ln139_80_reg_9284_pp0_iter6_reg;
reg   [0:0] icmp_ln139_80_reg_9284_pp0_iter7_reg;
reg   [0:0] icmp_ln139_80_reg_9284_pp0_iter8_reg;
wire   [0:0] icmp_ln139_81_fu_5848_p2;
reg   [0:0] icmp_ln139_81_reg_9289;
reg   [0:0] icmp_ln139_81_reg_9289_pp0_iter6_reg;
reg   [0:0] icmp_ln139_81_reg_9289_pp0_iter7_reg;
reg   [0:0] icmp_ln139_81_reg_9289_pp0_iter8_reg;
wire   [0:0] icmp_ln139_82_fu_5852_p2;
reg   [0:0] icmp_ln139_82_reg_9294;
reg   [0:0] icmp_ln139_82_reg_9294_pp0_iter6_reg;
reg   [0:0] icmp_ln139_82_reg_9294_pp0_iter7_reg;
reg   [0:0] icmp_ln139_82_reg_9294_pp0_iter8_reg;
wire   [0:0] icmp_ln139_83_fu_5856_p2;
reg   [0:0] icmp_ln139_83_reg_9299;
reg   [0:0] icmp_ln139_83_reg_9299_pp0_iter6_reg;
reg   [0:0] icmp_ln139_83_reg_9299_pp0_iter7_reg;
reg   [0:0] icmp_ln139_83_reg_9299_pp0_iter8_reg;
reg   [0:0] icmp_ln139_83_reg_9299_pp0_iter9_reg;
wire   [0:0] icmp_ln139_84_fu_5860_p2;
reg   [0:0] icmp_ln139_84_reg_9304;
reg   [0:0] icmp_ln139_84_reg_9304_pp0_iter6_reg;
reg   [0:0] icmp_ln139_84_reg_9304_pp0_iter7_reg;
reg   [0:0] icmp_ln139_84_reg_9304_pp0_iter8_reg;
reg   [0:0] icmp_ln139_84_reg_9304_pp0_iter9_reg;
wire   [0:0] icmp_ln139_85_fu_5864_p2;
reg   [0:0] icmp_ln139_85_reg_9309;
reg   [0:0] icmp_ln139_85_reg_9309_pp0_iter6_reg;
reg   [0:0] icmp_ln139_85_reg_9309_pp0_iter7_reg;
reg   [0:0] icmp_ln139_85_reg_9309_pp0_iter8_reg;
reg   [0:0] icmp_ln139_85_reg_9309_pp0_iter9_reg;
wire   [0:0] icmp_ln139_87_fu_5868_p2;
reg   [0:0] icmp_ln139_87_reg_9314;
reg   [0:0] icmp_ln139_87_reg_9314_pp0_iter6_reg;
reg   [0:0] icmp_ln139_87_reg_9314_pp0_iter7_reg;
reg   [0:0] icmp_ln139_87_reg_9314_pp0_iter8_reg;
reg   [0:0] icmp_ln139_87_reg_9314_pp0_iter9_reg;
wire   [0:0] icmp_ln139_88_fu_5873_p2;
reg   [0:0] icmp_ln139_88_reg_9319;
reg   [0:0] icmp_ln139_88_reg_9319_pp0_iter6_reg;
reg   [0:0] icmp_ln139_88_reg_9319_pp0_iter7_reg;
reg   [0:0] icmp_ln139_88_reg_9319_pp0_iter8_reg;
reg   [0:0] icmp_ln139_88_reg_9319_pp0_iter9_reg;
wire   [0:0] icmp_ln139_89_fu_5877_p2;
reg   [0:0] icmp_ln139_89_reg_9324;
reg   [0:0] icmp_ln139_89_reg_9324_pp0_iter6_reg;
reg   [0:0] icmp_ln139_89_reg_9324_pp0_iter7_reg;
reg   [0:0] icmp_ln139_89_reg_9324_pp0_iter8_reg;
reg   [0:0] icmp_ln139_89_reg_9324_pp0_iter9_reg;
wire   [0:0] icmp_ln139_90_fu_5881_p2;
reg   [0:0] icmp_ln139_90_reg_9329;
reg   [0:0] icmp_ln139_90_reg_9329_pp0_iter6_reg;
reg   [0:0] icmp_ln139_90_reg_9329_pp0_iter7_reg;
reg   [0:0] icmp_ln139_90_reg_9329_pp0_iter8_reg;
reg   [0:0] icmp_ln139_90_reg_9329_pp0_iter9_reg;
wire   [0:0] icmp_ln139_91_fu_5885_p2;
reg   [0:0] icmp_ln139_91_reg_9334;
reg   [0:0] icmp_ln139_91_reg_9334_pp0_iter6_reg;
reg   [0:0] icmp_ln139_91_reg_9334_pp0_iter7_reg;
reg   [0:0] icmp_ln139_91_reg_9334_pp0_iter8_reg;
reg   [0:0] icmp_ln139_91_reg_9334_pp0_iter9_reg;
reg   [0:0] icmp_ln139_91_reg_9334_pp0_iter10_reg;
wire   [0:0] icmp_ln139_92_fu_5889_p2;
reg   [0:0] icmp_ln139_92_reg_9339;
reg   [0:0] icmp_ln139_92_reg_9339_pp0_iter6_reg;
reg   [0:0] icmp_ln139_92_reg_9339_pp0_iter7_reg;
reg   [0:0] icmp_ln139_92_reg_9339_pp0_iter8_reg;
reg   [0:0] icmp_ln139_92_reg_9339_pp0_iter9_reg;
reg   [0:0] icmp_ln139_92_reg_9339_pp0_iter10_reg;
wire   [0:0] icmp_ln139_93_fu_5893_p2;
reg   [0:0] icmp_ln139_93_reg_9344;
reg   [0:0] icmp_ln139_93_reg_9344_pp0_iter6_reg;
reg   [0:0] icmp_ln139_93_reg_9344_pp0_iter7_reg;
reg   [0:0] icmp_ln139_93_reg_9344_pp0_iter8_reg;
reg   [0:0] icmp_ln139_93_reg_9344_pp0_iter9_reg;
reg   [0:0] icmp_ln139_93_reg_9344_pp0_iter10_reg;
wire   [0:0] icmp_ln139_94_fu_5897_p2;
reg   [0:0] icmp_ln139_94_reg_9349;
reg   [0:0] icmp_ln139_94_reg_9349_pp0_iter6_reg;
reg   [0:0] icmp_ln139_94_reg_9349_pp0_iter7_reg;
reg   [0:0] icmp_ln139_94_reg_9349_pp0_iter8_reg;
reg   [0:0] icmp_ln139_94_reg_9349_pp0_iter9_reg;
reg   [0:0] icmp_ln139_94_reg_9349_pp0_iter10_reg;
wire   [0:0] icmp_ln139_95_fu_5901_p2;
reg   [0:0] icmp_ln139_95_reg_9354;
reg   [0:0] icmp_ln139_95_reg_9354_pp0_iter6_reg;
reg   [0:0] icmp_ln139_95_reg_9354_pp0_iter7_reg;
reg   [0:0] icmp_ln139_95_reg_9354_pp0_iter8_reg;
reg   [0:0] icmp_ln139_95_reg_9354_pp0_iter9_reg;
reg   [0:0] icmp_ln139_95_reg_9354_pp0_iter10_reg;
wire   [0:0] icmp_ln139_96_fu_5905_p2;
reg   [0:0] icmp_ln139_96_reg_9359;
reg   [0:0] icmp_ln139_96_reg_9359_pp0_iter6_reg;
reg   [0:0] icmp_ln139_96_reg_9359_pp0_iter7_reg;
reg   [0:0] icmp_ln139_96_reg_9359_pp0_iter8_reg;
reg   [0:0] icmp_ln139_96_reg_9359_pp0_iter9_reg;
reg   [0:0] icmp_ln139_96_reg_9359_pp0_iter10_reg;
wire   [0:0] icmp_ln139_98_fu_5909_p2;
reg   [0:0] icmp_ln139_98_reg_9364;
reg   [0:0] icmp_ln139_98_reg_9364_pp0_iter6_reg;
reg   [0:0] icmp_ln139_98_reg_9364_pp0_iter7_reg;
reg   [0:0] icmp_ln139_98_reg_9364_pp0_iter8_reg;
reg   [0:0] icmp_ln139_98_reg_9364_pp0_iter9_reg;
reg   [0:0] icmp_ln139_98_reg_9364_pp0_iter10_reg;
wire   [0:0] icmp_ln139_99_fu_5914_p2;
reg   [0:0] icmp_ln139_99_reg_9369;
reg   [0:0] icmp_ln139_99_reg_9369_pp0_iter6_reg;
reg   [0:0] icmp_ln139_99_reg_9369_pp0_iter7_reg;
reg   [0:0] icmp_ln139_99_reg_9369_pp0_iter8_reg;
reg   [0:0] icmp_ln139_99_reg_9369_pp0_iter9_reg;
reg   [0:0] icmp_ln139_99_reg_9369_pp0_iter10_reg;
reg   [0:0] icmp_ln139_99_reg_9369_pp0_iter11_reg;
wire   [0:0] icmp_ln139_100_fu_5918_p2;
reg   [0:0] icmp_ln139_100_reg_9374;
reg   [0:0] icmp_ln139_100_reg_9374_pp0_iter6_reg;
reg   [0:0] icmp_ln139_100_reg_9374_pp0_iter7_reg;
reg   [0:0] icmp_ln139_100_reg_9374_pp0_iter8_reg;
reg   [0:0] icmp_ln139_100_reg_9374_pp0_iter9_reg;
reg   [0:0] icmp_ln139_100_reg_9374_pp0_iter10_reg;
reg   [0:0] icmp_ln139_100_reg_9374_pp0_iter11_reg;
wire   [0:0] icmp_ln139_101_fu_5922_p2;
reg   [0:0] icmp_ln139_101_reg_9379;
reg   [0:0] icmp_ln139_101_reg_9379_pp0_iter6_reg;
reg   [0:0] icmp_ln139_101_reg_9379_pp0_iter7_reg;
reg   [0:0] icmp_ln139_101_reg_9379_pp0_iter8_reg;
reg   [0:0] icmp_ln139_101_reg_9379_pp0_iter9_reg;
reg   [0:0] icmp_ln139_101_reg_9379_pp0_iter10_reg;
reg   [0:0] icmp_ln139_101_reg_9379_pp0_iter11_reg;
wire   [0:0] icmp_ln139_102_fu_5926_p2;
reg   [0:0] icmp_ln139_102_reg_9384;
reg   [0:0] icmp_ln139_102_reg_9384_pp0_iter6_reg;
reg   [0:0] icmp_ln139_102_reg_9384_pp0_iter7_reg;
reg   [0:0] icmp_ln139_102_reg_9384_pp0_iter8_reg;
reg   [0:0] icmp_ln139_102_reg_9384_pp0_iter9_reg;
reg   [0:0] icmp_ln139_102_reg_9384_pp0_iter10_reg;
reg   [0:0] icmp_ln139_102_reg_9384_pp0_iter11_reg;
wire   [0:0] icmp_ln139_103_fu_5930_p2;
reg   [0:0] icmp_ln139_103_reg_9389;
reg   [0:0] icmp_ln139_103_reg_9389_pp0_iter6_reg;
reg   [0:0] icmp_ln139_103_reg_9389_pp0_iter7_reg;
reg   [0:0] icmp_ln139_103_reg_9389_pp0_iter8_reg;
reg   [0:0] icmp_ln139_103_reg_9389_pp0_iter9_reg;
reg   [0:0] icmp_ln139_103_reg_9389_pp0_iter10_reg;
reg   [0:0] icmp_ln139_103_reg_9389_pp0_iter11_reg;
wire   [0:0] icmp_ln139_104_fu_5934_p2;
reg   [0:0] icmp_ln139_104_reg_9394;
reg   [0:0] icmp_ln139_104_reg_9394_pp0_iter6_reg;
reg   [0:0] icmp_ln139_104_reg_9394_pp0_iter7_reg;
reg   [0:0] icmp_ln139_104_reg_9394_pp0_iter8_reg;
reg   [0:0] icmp_ln139_104_reg_9394_pp0_iter9_reg;
reg   [0:0] icmp_ln139_104_reg_9394_pp0_iter10_reg;
reg   [0:0] icmp_ln139_104_reg_9394_pp0_iter11_reg;
wire   [0:0] icmp_ln139_105_fu_5938_p2;
reg   [0:0] icmp_ln139_105_reg_9399;
reg   [0:0] icmp_ln139_105_reg_9399_pp0_iter6_reg;
reg   [0:0] icmp_ln139_105_reg_9399_pp0_iter7_reg;
reg   [0:0] icmp_ln139_105_reg_9399_pp0_iter8_reg;
reg   [0:0] icmp_ln139_105_reg_9399_pp0_iter9_reg;
reg   [0:0] icmp_ln139_105_reg_9399_pp0_iter10_reg;
reg   [0:0] icmp_ln139_105_reg_9399_pp0_iter11_reg;
wire   [0:0] icmp_ln139_106_fu_5942_p2;
reg   [0:0] icmp_ln139_106_reg_9404;
reg   [0:0] icmp_ln139_106_reg_9404_pp0_iter6_reg;
reg   [0:0] icmp_ln139_106_reg_9404_pp0_iter7_reg;
reg   [0:0] icmp_ln139_106_reg_9404_pp0_iter8_reg;
reg   [0:0] icmp_ln139_106_reg_9404_pp0_iter9_reg;
reg   [0:0] icmp_ln139_106_reg_9404_pp0_iter10_reg;
reg   [0:0] icmp_ln139_106_reg_9404_pp0_iter11_reg;
wire   [0:0] icmp_ln139_107_fu_5946_p2;
reg   [0:0] icmp_ln139_107_reg_9409;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter6_reg;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter7_reg;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter8_reg;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter9_reg;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter10_reg;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter11_reg;
reg   [0:0] icmp_ln139_107_reg_9409_pp0_iter12_reg;
wire   [0:0] icmp_ln139_108_fu_5950_p2;
reg   [0:0] icmp_ln139_108_reg_9414;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter6_reg;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter7_reg;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter8_reg;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter9_reg;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter10_reg;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter11_reg;
reg   [0:0] icmp_ln139_108_reg_9414_pp0_iter12_reg;
wire   [0:0] icmp_ln139_109_fu_5955_p2;
reg   [0:0] icmp_ln139_109_reg_9419;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter6_reg;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter7_reg;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter8_reg;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter9_reg;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter10_reg;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter11_reg;
reg   [0:0] icmp_ln139_109_reg_9419_pp0_iter12_reg;
wire   [0:0] icmp_ln139_110_fu_5960_p2;
reg   [0:0] icmp_ln139_110_reg_9424;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter6_reg;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter7_reg;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter8_reg;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter9_reg;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter10_reg;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter11_reg;
reg   [0:0] icmp_ln139_110_reg_9424_pp0_iter12_reg;
wire   [0:0] icmp_ln139_111_fu_5964_p2;
reg   [0:0] icmp_ln139_111_reg_9429;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter6_reg;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter7_reg;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter8_reg;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter9_reg;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter10_reg;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter11_reg;
reg   [0:0] icmp_ln139_111_reg_9429_pp0_iter12_reg;
wire   [0:0] icmp_ln139_112_fu_5968_p2;
reg   [0:0] icmp_ln139_112_reg_9434;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter6_reg;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter7_reg;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter8_reg;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter9_reg;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter10_reg;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter11_reg;
reg   [0:0] icmp_ln139_112_reg_9434_pp0_iter12_reg;
wire   [0:0] icmp_ln139_113_fu_5972_p2;
reg   [0:0] icmp_ln139_113_reg_9439;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter6_reg;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter7_reg;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter8_reg;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter9_reg;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter10_reg;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter11_reg;
reg   [0:0] icmp_ln139_113_reg_9439_pp0_iter12_reg;
wire   [0:0] icmp_ln139_114_fu_5976_p2;
reg   [0:0] icmp_ln139_114_reg_9444;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter6_reg;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter7_reg;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter8_reg;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter9_reg;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter10_reg;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter11_reg;
reg   [0:0] icmp_ln139_114_reg_9444_pp0_iter12_reg;
wire   [0:0] icmp_ln139_115_fu_5980_p2;
reg   [0:0] icmp_ln139_115_reg_9449;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter6_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter7_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter8_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter9_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter10_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter11_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter12_reg;
reg   [0:0] icmp_ln139_115_reg_9449_pp0_iter13_reg;
wire   [0:0] icmp_ln139_116_fu_5984_p2;
reg   [0:0] icmp_ln139_116_reg_9454;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter6_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter7_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter8_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter9_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter10_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter11_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter12_reg;
reg   [0:0] icmp_ln139_116_reg_9454_pp0_iter13_reg;
wire   [0:0] icmp_ln139_117_fu_5988_p2;
reg   [0:0] icmp_ln139_117_reg_9459;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter6_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter7_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter8_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter9_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter10_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter11_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter12_reg;
reg   [0:0] icmp_ln139_117_reg_9459_pp0_iter13_reg;
wire   [0:0] icmp_ln139_118_fu_5992_p2;
reg   [0:0] icmp_ln139_118_reg_9464;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter6_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter7_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter8_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter9_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter10_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter11_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter12_reg;
reg   [0:0] icmp_ln139_118_reg_9464_pp0_iter13_reg;
reg   [0:0] tmp_1_reg_9469;
wire   [7:0] sub_ln49_1_fu_6083_p2;
reg   [7:0] sub_ln49_1_reg_9474;
reg   [7:0] trunc_ln49_2_reg_9479;
wire   [5:0] count_80_fu_6116_p3;
reg   [5:0] count_80_reg_9484;
wire   [5:0] count_83_fu_6146_p3;
reg   [5:0] count_83_reg_9490;
wire   [0:0] icmp_ln139_119_fu_6153_p2;
reg   [0:0] icmp_ln139_119_reg_9496;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter7_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter8_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter9_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter10_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter11_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter12_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter13_reg;
reg   [0:0] icmp_ln139_119_reg_9496_pp0_iter14_reg;
wire   [5:0] count_86_fu_6180_p3;
reg   [5:0] count_86_reg_9501;
wire   [5:0] count_89_fu_6204_p3;
reg   [5:0] count_89_reg_9507;
wire   [5:0] count_92_fu_6228_p3;
reg   [5:0] count_92_reg_9513;
wire   [6:0] count_95_fu_6256_p3;
reg   [6:0] count_95_reg_9519;
wire   [6:0] count_98_fu_6280_p3;
reg   [6:0] count_98_reg_9525;
wire   [6:0] count_101_fu_6304_p3;
reg   [6:0] count_101_reg_9531;
wire   [6:0] count_104_fu_6328_p3;
reg   [6:0] count_104_reg_9537;
wire   [6:0] count_107_fu_6352_p3;
reg   [6:0] count_107_reg_9543;
wire   [6:0] count_110_fu_6376_p3;
reg   [6:0] count_110_reg_9549;
wire   [6:0] count_113_fu_6400_p3;
reg   [6:0] count_113_reg_9555;
wire   [6:0] count_116_fu_6424_p3;
reg   [6:0] count_116_reg_9561;
wire   [6:0] count_119_fu_6448_p3;
reg   [6:0] count_119_reg_9567;
wire   [6:0] count_122_fu_6472_p3;
reg   [6:0] count_122_reg_9573;
wire   [6:0] count_125_fu_6496_p3;
reg   [6:0] count_125_reg_9579;
wire   [6:0] count_128_fu_6520_p3;
reg   [6:0] count_128_reg_9585;
wire   [6:0] count_131_fu_6544_p3;
reg   [6:0] count_131_reg_9591;
wire   [6:0] count_134_fu_6568_p3;
reg   [6:0] count_134_reg_9597;
wire   [6:0] count_137_fu_6592_p3;
reg   [6:0] count_137_reg_9603;
wire   [6:0] count_140_fu_6616_p3;
reg   [6:0] count_140_reg_9609;
wire   [6:0] count_143_fu_6640_p3;
reg   [6:0] count_143_reg_9615;
wire   [6:0] count_146_fu_6664_p3;
reg   [6:0] count_146_reg_9621;
wire   [6:0] count_149_fu_6688_p3;
reg   [6:0] count_149_reg_9627;
wire   [6:0] count_152_fu_6712_p3;
reg   [6:0] count_152_reg_9633;
wire   [6:0] count_155_fu_6736_p3;
reg   [6:0] count_155_reg_9639;
wire   [6:0] count_158_fu_6760_p3;
reg   [6:0] count_158_reg_9645;
wire   [6:0] count_161_fu_6784_p3;
reg   [6:0] count_161_reg_9651;
wire   [6:0] count_164_fu_6808_p3;
reg   [6:0] count_164_reg_9657;
wire   [6:0] count_167_fu_6832_p3;
reg   [6:0] count_167_reg_9663;
wire   [6:0] count_170_fu_6856_p3;
reg   [6:0] count_170_reg_9669;
wire   [6:0] count_173_fu_6880_p3;
reg   [6:0] count_173_reg_9675;
wire   [6:0] count_176_fu_6904_p3;
reg   [6:0] count_176_reg_9681;
wire   [6:0] count_179_fu_6928_p3;
reg   [6:0] count_179_reg_9687;
wire    ap_block_pp0_stage3_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter6;
reg    ap_condition_pp0_exit_iter5_state24;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
wire   [16:0] ap_phi_reg_pp0_iter0_hue_3_reg_2744;
reg   [16:0] ap_phi_reg_pp0_iter1_hue_3_reg_2744;
reg   [16:0] ap_phi_reg_pp0_iter2_hue_3_reg_2744;
reg   [16:0] ap_phi_reg_pp0_iter3_hue_3_reg_2744;
reg   [16:0] ap_phi_reg_pp0_iter4_hue_3_reg_2744;
reg   [16:0] ap_phi_reg_pp0_iter5_hue_3_reg_2744;
reg   [16:0] ap_phi_reg_pp0_iter6_hue_3_reg_2744;
reg   [7:0] ap_phi_mux_Hv_2_phi_fu_2759_p4;
wire   [7:0] Hv_fu_6123_p3;
reg   [7:0] ap_phi_reg_pp0_iter6_Hv_2_reg_2755;
wire   [7:0] ap_phi_reg_pp0_iter0_Hv_2_reg_2755;
reg   [7:0] ap_phi_reg_pp0_iter1_Hv_2_reg_2755;
reg   [7:0] ap_phi_reg_pp0_iter2_Hv_2_reg_2755;
reg   [7:0] ap_phi_reg_pp0_iter3_Hv_2_reg_2755;
reg   [7:0] ap_phi_reg_pp0_iter4_Hv_2_reg_2755;
reg   [7:0] ap_phi_reg_pp0_iter5_Hv_2_reg_2755;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln111_fu_5065_p1;
reg   [63:0] reuse_addr_reg174_fu_614;
reg   [7:0] reuse_reg173_fu_618;
wire    ap_block_pp0_stage3;
reg   [63:0] reuse_addr_reg168_fu_622;
reg   [7:0] reuse_reg167_fu_626;
reg   [63:0] reuse_addr_reg162_fu_630;
reg   [7:0] reuse_reg161_fu_634;
reg   [63:0] reuse_addr_reg156_fu_638;
reg   [7:0] reuse_reg155_fu_642;
reg   [63:0] reuse_addr_reg150_fu_646;
reg   [7:0] reuse_reg149_fu_650;
reg   [63:0] reuse_addr_reg_fu_654;
reg   [7:0] reuse_reg_fu_658;
reg   [30:0] pix_fu_662;
wire   [30:0] pix_2_fu_3459_p2;
reg   [31:0] row_fu_666;
wire   [31:0] row_1_fu_3778_p3;
reg   [31:0] col_fu_670;
wire   [31:0] col_2_fu_3785_p3;
reg   [7:0] hv_fu_674;
wire    ap_CS_fsm_state97;
reg   [7:0] hv_11_fu_678;
reg   [7:0] hv_22_fu_682;
reg   [7:0] hv_33_fu_686;
reg   [7:0] hv_44_fu_690;
reg   [7:0] hv_55_fu_694;
reg   [7:0] hv_66_fu_698;
reg   [7:0] hv_77_fu_702;
reg   [7:0] hv_88_fu_706;
reg   [7:0] hv_99_fu_710;
reg   [7:0] hv_110_fu_714;
reg   [7:0] hv_1_fu_718;
reg   [7:0] hv_2_fu_722;
reg   [7:0] hv_3_fu_726;
reg   [7:0] hv_4_fu_730;
reg   [7:0] hv_5_fu_734;
reg   [7:0] hv_6_fu_738;
reg   [7:0] hv_7_fu_742;
reg   [7:0] hv_8_fu_746;
reg   [7:0] hv_9_fu_750;
reg   [7:0] hv_12_fu_754;
reg   [7:0] hv_13_fu_758;
reg   [7:0] hv_14_fu_762;
reg   [7:0] hv_15_fu_766;
reg   [7:0] hv_16_fu_770;
reg   [7:0] hv_17_fu_774;
reg   [7:0] hv_18_fu_778;
reg   [7:0] hv_19_fu_782;
reg   [7:0] hv_20_fu_786;
reg   [7:0] hv_23_fu_790;
reg   [7:0] hv_24_fu_794;
reg   [7:0] hv_25_fu_798;
reg   [7:0] hv_26_fu_802;
reg   [7:0] hv_27_fu_806;
reg   [7:0] hv_28_fu_810;
reg   [7:0] hv_29_fu_814;
reg   [7:0] hv_30_fu_818;
reg   [7:0] hv_31_fu_822;
reg   [7:0] hv_34_fu_826;
reg   [7:0] hv_35_fu_830;
reg   [7:0] hv_36_fu_834;
reg   [7:0] hv_37_fu_838;
reg   [7:0] hv_38_fu_842;
reg   [7:0] hv_39_fu_846;
reg   [7:0] hv_40_fu_850;
reg   [7:0] hv_41_fu_854;
reg   [7:0] hv_42_fu_858;
reg   [7:0] hv_45_fu_862;
reg   [7:0] hv_46_fu_866;
reg   [7:0] hv_47_fu_870;
reg   [7:0] hv_48_fu_874;
reg   [7:0] hv_49_fu_878;
reg   [7:0] hv_50_fu_882;
reg   [7:0] hv_51_fu_886;
reg   [7:0] hv_52_fu_890;
reg   [7:0] hv_53_fu_894;
reg   [7:0] hv_56_fu_898;
reg   [7:0] hv_57_fu_902;
reg   [7:0] hv_58_fu_906;
reg   [7:0] hv_59_fu_910;
reg   [7:0] hv_60_fu_914;
reg   [7:0] hv_61_fu_918;
reg   [7:0] hv_62_fu_922;
reg   [7:0] hv_63_fu_926;
reg   [7:0] hv_64_fu_930;
reg   [7:0] hv_67_fu_934;
reg   [7:0] hv_68_fu_938;
reg   [7:0] hv_69_fu_942;
reg   [7:0] hv_70_fu_946;
reg   [7:0] hv_71_fu_950;
reg   [7:0] hv_72_fu_954;
reg   [7:0] hv_73_fu_958;
reg   [7:0] hv_74_fu_962;
reg   [7:0] hv_75_fu_966;
reg   [7:0] hv_78_fu_970;
reg   [7:0] hv_79_fu_974;
reg   [7:0] hv_80_fu_978;
reg   [7:0] hv_81_fu_982;
reg   [7:0] hv_82_fu_986;
reg   [7:0] hv_83_fu_990;
reg   [7:0] hv_84_fu_994;
reg   [7:0] hv_85_fu_998;
reg   [7:0] hv_86_fu_1002;
reg   [7:0] hv_89_fu_1006;
reg   [7:0] hv_90_fu_1010;
reg   [7:0] hv_91_fu_1014;
reg   [7:0] hv_92_fu_1018;
reg   [7:0] hv_93_fu_1022;
reg   [7:0] hv_94_fu_1026;
reg   [7:0] hv_95_fu_1030;
reg   [7:0] hv_96_fu_1034;
reg   [7:0] hv_97_fu_1038;
reg   [7:0] hv_100_fu_1042;
reg   [7:0] hv_101_fu_1046;
reg   [7:0] hv_102_fu_1050;
reg   [7:0] hv_103_fu_1054;
reg   [7:0] hv_104_fu_1058;
reg   [7:0] hv_105_fu_1062;
reg   [7:0] hv_106_fu_1066;
reg   [7:0] hv_107_fu_1070;
reg   [7:0] hv_108_fu_1074;
reg   [7:0] hv_111_fu_1078;
reg   [7:0] hv_112_fu_1082;
reg   [7:0] hv_113_fu_1086;
reg   [7:0] hv_114_fu_1090;
reg   [7:0] hv_115_fu_1094;
reg   [7:0] hv_116_fu_1098;
reg   [7:0] hv_117_fu_1102;
reg   [7:0] hv_118_fu_1106;
reg   [7:0] hv_119_fu_1110;
reg    ap_block_pp0_stage2_01001;
wire    ap_CS_fsm_state61;
wire   [0:0] count_fu_3489_p2;
wire   [0:0] icmp_ln139_fu_3498_p2;
wire   [1:0] count_1_fu_3503_p3;
wire   [1:0] zext_ln132_fu_3494_p1;
wire   [1:0] count_2_fu_3511_p3;
wire   [0:0] icmp_ln139_1_fu_3519_p2;
wire   [1:0] add_ln139_fu_3524_p2;
wire   [0:0] icmp_ln126_1_fu_3699_p2;
wire   [0:0] icmp_ln126_fu_3693_p2;
wire   [0:0] and_ln126_1_fu_3709_p2;
wire   [0:0] and_ln126_fu_3704_p2;
wire   [2:0] zext_ln132_1_fu_3720_p1;
wire   [0:0] icmp_ln139_2_fu_3723_p2;
wire   [2:0] count_4_fu_3728_p2;
wire   [2:0] count_5_fu_3734_p3;
wire   [0:0] icmp_ln139_3_fu_3742_p2;
wire   [2:0] add_ln139_2_fu_3747_p2;
wire   [31:0] add_ln164_fu_3772_p2;
wire   [7:0] maxv_1_fu_3825_p3;
wire   [0:0] icmp_ln32_fu_3830_p2;
wire   [7:0] minv_1_fu_3842_p3;
wire   [0:0] icmp_ln35_fu_3847_p2;
wire   [7:0] maxv_3_fu_3835_p3;
wire   [7:0] minv_3_fu_3852_p3;
wire   [8:0] zext_ln43_fu_3881_p1;
wire   [8:0] zext_ln46_fu_3884_p1;
wire   [8:0] zext_ln44_fu_3893_p1;
wire   [8:0] zext_ln42_fu_3902_p1;
wire   [8:0] zext_ln42_1_fu_3905_p1;
wire   [2:0] count_8_fu_3914_p3;
wire   [0:0] icmp_ln139_5_fu_3919_p2;
wire   [2:0] add_ln139_4_fu_3924_p2;
wire   [2:0] count_9_fu_3930_p3;
wire   [3:0] zext_ln132_2_fu_3938_p1;
wire   [0:0] icmp_ln139_6_fu_3942_p2;
wire   [3:0] count_10_fu_3947_p2;
wire   [14:0] shl_ln2_fu_3984_p3;
wire   [10:0] shl_ln46_1_fu_3995_p3;
wire  signed [15:0] sext_ln46_fu_3991_p1;
wire  signed [15:0] sext_ln46_1_fu_4002_p1;
wire   [15:0] grp_fu_4015_p0;
wire   [8:0] grp_fu_4015_p1;
wire   [14:0] shl_ln1_fu_4021_p3;
wire   [10:0] shl_ln44_1_fu_4032_p3;
wire  signed [15:0] sext_ln44_fu_4028_p1;
wire  signed [15:0] sext_ln44_1_fu_4039_p1;
wire   [15:0] grp_fu_4052_p0;
wire   [8:0] grp_fu_4052_p1;
wire   [14:0] shl_ln_fu_4058_p3;
wire   [10:0] shl_ln42_1_fu_4069_p3;
wire  signed [15:0] sext_ln42_fu_4065_p1;
wire  signed [15:0] sext_ln42_1_fu_4076_p1;
wire   [15:0] grp_fu_4089_p0;
wire   [8:0] grp_fu_4089_p1;
wire   [3:0] add_ln139_6_fu_4105_p2;
wire   [3:0] count_12_fu_4110_p3;
wire   [0:0] icmp_ln139_8_fu_4116_p2;
wire   [3:0] count_13_fu_4121_p2;
wire   [3:0] count_15_fu_4157_p3;
wire   [0:0] icmp_ln139_10_fu_4162_p2;
wire   [3:0] count_16_fu_4167_p2;
wire   [3:0] count_17_fu_4173_p3;
wire   [0:0] icmp_ln139_11_fu_4181_p2;
wire   [3:0] add_ln139_10_fu_4186_p2;
wire   [3:0] count_19_fu_4221_p2;
wire   [3:0] count_20_fu_4226_p3;
wire   [0:0] icmp_ln139_13_fu_4232_p2;
wire   [3:0] add_ln139_12_fu_4237_p2;
wire   [3:0] count_21_fu_4243_p3;
wire   [4:0] count_23_fu_4297_p3;
wire   [0:0] icmp_ln139_15_fu_4302_p2;
wire   [4:0] add_ln139_14_fu_4307_p2;
wire   [4:0] count_24_fu_4313_p3;
wire   [0:0] icmp_ln139_16_fu_4321_p2;
wire   [4:0] count_25_fu_4326_p2;
wire   [0:0] icmp_ln139_17_fu_4356_p2;
wire   [4:0] add_ln139_16_fu_4361_p2;
wire   [4:0] count_27_fu_4366_p3;
wire   [0:0] icmp_ln139_18_fu_4373_p2;
wire   [4:0] count_28_fu_4378_p2;
wire   [0:0] icmp_ln139_19_fu_4405_p2;
wire   [4:0] add_ln139_18_fu_4410_p2;
wire   [4:0] count_30_fu_4415_p3;
wire   [0:0] icmp_ln139_20_fu_4422_p2;
wire   [4:0] count_31_fu_4426_p2;
wire   [0:0] icmp_ln139_21_fu_4467_p2;
wire   [4:0] add_ln139_20_fu_4472_p2;
wire   [4:0] count_33_fu_4477_p3;
wire   [0:0] icmp_ln139_22_fu_4484_p2;
wire   [4:0] count_34_fu_4489_p2;
wire   [0:0] icmp_ln139_23_fu_4514_p2;
wire   [4:0] add_ln139_22_fu_4519_p2;
wire   [4:0] count_36_fu_4524_p3;
wire   [0:0] icmp_ln139_24_fu_4531_p2;
wire   [4:0] count_37_fu_4536_p2;
wire   [0:0] icmp_ln139_25_fu_4566_p2;
wire   [4:0] add_ln139_24_fu_4571_p2;
wire   [4:0] count_39_fu_4576_p3;
wire   [0:0] icmp_ln139_26_fu_4583_p2;
wire   [4:0] count_40_fu_4588_p2;
wire   [0:0] icmp_ln139_27_fu_4633_p2;
wire   [4:0] add_ln139_26_fu_4638_p2;
wire   [4:0] count_42_fu_4643_p3;
wire   [0:0] icmp_ln139_28_fu_4650_p2;
wire   [4:0] count_43_fu_4655_p2;
wire   [0:0] icmp_ln139_29_fu_4685_p2;
wire   [4:0] add_ln139_28_fu_4690_p2;
wire   [4:0] count_45_fu_4695_p3;
wire   [5:0] zext_ln132_4_fu_4702_p1;
wire   [0:0] icmp_ln139_30_fu_4706_p2;
wire   [5:0] count_46_fu_4711_p2;
wire   [5:0] add_ln139_30_fu_4743_p2;
wire   [5:0] count_48_fu_4748_p3;
wire   [0:0] icmp_ln139_32_fu_4754_p2;
wire   [5:0] count_49_fu_4759_p2;
wire   [0:0] icmp_ln139_33_fu_4794_p2;
wire   [5:0] add_ln139_32_fu_4799_p2;
wire   [5:0] count_51_fu_4804_p3;
wire   [0:0] icmp_ln139_34_fu_4811_p2;
wire   [5:0] count_52_fu_4816_p2;
wire   [0:0] icmp_ln139_35_fu_4841_p2;
wire   [5:0] add_ln139_34_fu_4846_p2;
wire   [5:0] count_54_fu_4851_p3;
wire   [0:0] icmp_ln139_36_fu_4858_p2;
wire   [5:0] count_55_fu_4863_p2;
wire   [0:0] icmp_ln139_37_fu_4893_p2;
wire   [5:0] add_ln139_36_fu_4898_p2;
wire   [5:0] count_57_fu_4903_p3;
wire   [0:0] icmp_ln139_38_fu_4910_p2;
wire   [5:0] count_58_fu_4915_p2;
wire   [0:0] icmp_ln139_39_fu_4964_p2;
wire   [5:0] add_ln139_38_fu_4969_p2;
wire   [5:0] count_60_fu_4974_p3;
wire   [0:0] icmp_ln139_40_fu_4981_p2;
wire   [5:0] count_61_fu_4986_p2;
wire   [0:0] icmp_ln139_41_fu_5013_p2;
wire   [5:0] add_ln139_40_fu_5018_p2;
wire   [5:0] count_63_fu_5023_p3;
wire   [0:0] icmp_ln139_42_fu_5030_p2;
wire   [5:0] count_64_fu_5034_p2;
wire   [9:0] add_ln111_fu_5060_p2;
wire   [0:0] icmp_ln139_43_fu_5071_p2;
wire   [5:0] add_ln139_42_fu_5076_p2;
wire   [5:0] count_66_fu_5081_p3;
wire   [0:0] icmp_ln139_44_fu_5088_p2;
wire   [5:0] count_67_fu_5093_p2;
wire   [0:0] icmp_ln139_45_fu_5118_p2;
wire   [5:0] add_ln139_44_fu_5123_p2;
wire   [5:0] count_69_fu_5128_p3;
wire   [0:0] icmp_ln139_46_fu_5135_p2;
wire   [5:0] count_70_fu_5140_p2;
wire   [0:0] icmp_ln139_47_fu_5344_p2;
wire   [5:0] add_ln139_46_fu_5349_p2;
wire   [5:0] count_72_fu_5354_p3;
wire   [0:0] icmp_ln139_48_fu_5361_p2;
wire   [5:0] count_73_fu_5366_p2;
wire  signed [16:0] sext_ln46_2_fu_5682_p1;
wire  signed [16:0] sext_ln44_2_fu_5691_p1;
wire   [0:0] icmp_ln139_49_fu_5703_p2;
wire   [5:0] add_ln139_48_fu_5707_p2;
wire   [5:0] count_75_fu_5712_p3;
wire   [0:0] icmp_ln139_50_fu_5719_p2;
wire   [5:0] count_76_fu_5723_p2;
wire   [0:0] tmp_fu_6033_p3;
wire   [16:0] add_ln48_fu_6041_p2;
wire   [16:0] hue_4_fu_6047_p3;
wire   [8:0] trunc_ln40_fu_6055_p1;
wire   [8:0] sub_ln49_fu_6067_p2;
wire   [7:0] trunc_ln49_1_fu_6073_p4;
wire   [5:0] add_ln139_50_fu_6099_p2;
wire   [5:0] count_78_fu_6104_p3;
wire   [5:0] count_79_fu_6110_p2;
wire   [5:0] add_ln139_52_fu_6129_p2;
wire   [5:0] count_81_fu_6134_p3;
wire   [5:0] count_82_fu_6140_p2;
wire   [5:0] add_ln139_54_fu_6163_p2;
wire   [5:0] count_84_fu_6168_p3;
wire   [5:0] count_85_fu_6174_p2;
wire   [5:0] add_ln139_56_fu_6187_p2;
wire   [5:0] count_87_fu_6192_p3;
wire   [5:0] count_88_fu_6198_p2;
wire   [5:0] add_ln139_58_fu_6211_p2;
wire   [5:0] count_90_fu_6216_p3;
wire   [5:0] count_91_fu_6222_p2;
wire   [5:0] add_ln139_60_fu_6235_p2;
wire   [5:0] count_93_fu_6240_p3;
wire   [6:0] zext_ln132_5_fu_6246_p1;
wire   [6:0] count_94_fu_6250_p2;
wire   [6:0] add_ln139_62_fu_6263_p2;
wire   [6:0] count_96_fu_6268_p3;
wire   [6:0] count_97_fu_6274_p2;
wire   [6:0] add_ln139_64_fu_6287_p2;
wire   [6:0] count_99_fu_6292_p3;
wire   [6:0] count_100_fu_6298_p2;
wire   [6:0] add_ln139_66_fu_6311_p2;
wire   [6:0] count_102_fu_6316_p3;
wire   [6:0] count_103_fu_6322_p2;
wire   [6:0] add_ln139_68_fu_6335_p2;
wire   [6:0] count_105_fu_6340_p3;
wire   [6:0] count_106_fu_6346_p2;
wire   [6:0] add_ln139_70_fu_6359_p2;
wire   [6:0] count_108_fu_6364_p3;
wire   [6:0] count_109_fu_6370_p2;
wire   [6:0] add_ln139_72_fu_6383_p2;
wire   [6:0] count_111_fu_6388_p3;
wire   [6:0] count_112_fu_6394_p2;
wire   [6:0] add_ln139_74_fu_6407_p2;
wire   [6:0] count_114_fu_6412_p3;
wire   [6:0] count_115_fu_6418_p2;
wire   [6:0] add_ln139_76_fu_6431_p2;
wire   [6:0] count_117_fu_6436_p3;
wire   [6:0] count_118_fu_6442_p2;
wire   [6:0] add_ln139_78_fu_6455_p2;
wire   [6:0] count_120_fu_6460_p3;
wire   [6:0] count_121_fu_6466_p2;
wire   [6:0] add_ln139_80_fu_6479_p2;
wire   [6:0] count_123_fu_6484_p3;
wire   [6:0] count_124_fu_6490_p2;
wire   [6:0] add_ln139_82_fu_6503_p2;
wire   [6:0] count_126_fu_6508_p3;
wire   [6:0] count_127_fu_6514_p2;
wire   [6:0] add_ln139_84_fu_6527_p2;
wire   [6:0] count_129_fu_6532_p3;
wire   [6:0] count_130_fu_6538_p2;
wire   [6:0] add_ln139_86_fu_6551_p2;
wire   [6:0] count_132_fu_6556_p3;
wire   [6:0] count_133_fu_6562_p2;
wire   [6:0] add_ln139_88_fu_6575_p2;
wire   [6:0] count_135_fu_6580_p3;
wire   [6:0] count_136_fu_6586_p2;
wire   [6:0] add_ln139_90_fu_6599_p2;
wire   [6:0] count_138_fu_6604_p3;
wire   [6:0] count_139_fu_6610_p2;
wire   [6:0] add_ln139_92_fu_6623_p2;
wire   [6:0] count_141_fu_6628_p3;
wire   [6:0] count_142_fu_6634_p2;
wire   [6:0] add_ln139_94_fu_6647_p2;
wire   [6:0] count_144_fu_6652_p3;
wire   [6:0] count_145_fu_6658_p2;
wire   [6:0] add_ln139_96_fu_6671_p2;
wire   [6:0] count_147_fu_6676_p3;
wire   [6:0] count_148_fu_6682_p2;
wire   [6:0] add_ln139_98_fu_6695_p2;
wire   [6:0] count_150_fu_6700_p3;
wire   [6:0] count_151_fu_6706_p2;
wire   [6:0] add_ln139_100_fu_6719_p2;
wire   [6:0] count_153_fu_6724_p3;
wire   [6:0] count_154_fu_6730_p2;
wire   [6:0] add_ln139_102_fu_6743_p2;
wire   [6:0] count_156_fu_6748_p3;
wire   [6:0] count_157_fu_6754_p2;
wire   [6:0] add_ln139_104_fu_6767_p2;
wire   [6:0] count_159_fu_6772_p3;
wire   [6:0] count_160_fu_6778_p2;
wire   [6:0] add_ln139_106_fu_6791_p2;
wire   [6:0] count_162_fu_6796_p3;
wire   [6:0] count_163_fu_6802_p2;
wire   [6:0] add_ln139_108_fu_6815_p2;
wire   [6:0] count_165_fu_6820_p3;
wire   [6:0] count_166_fu_6826_p2;
wire   [6:0] add_ln139_110_fu_6839_p2;
wire   [6:0] count_168_fu_6844_p3;
wire   [6:0] count_169_fu_6850_p2;
wire   [6:0] add_ln139_112_fu_6863_p2;
wire   [6:0] count_171_fu_6868_p3;
wire   [6:0] count_172_fu_6874_p2;
wire   [6:0] add_ln139_114_fu_6887_p2;
wire   [6:0] count_174_fu_6892_p3;
wire   [6:0] count_175_fu_6898_p2;
wire   [6:0] add_ln139_116_fu_6911_p2;
wire   [6:0] count_177_fu_6916_p3;
wire   [6:0] count_178_fu_6922_p2;
wire   [6:0] add_ln139_118_fu_6935_p2;
wire   [6:0] count_180_fu_6940_p3;
wire   [0:0] icmp_ln142_fu_6946_p2;
wire   [7:0] select_ln142_fu_6952_p3;
wire   [7:0] select_ln142_1_fu_6959_p3;
wire   [7:0] select_ln142_2_fu_6966_p3;
wire   [7:0] out_r_fu_6973_p3;
wire   [7:0] out_g_fu_6979_p3;
wire   [7:0] out_b_fu_6985_p3;
reg    grp_fu_4015_ce;
reg    grp_fu_4052_ce;
reg    grp_fu_4089_ce;
reg   [41:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_4015_p10;
wire   [15:0] grp_fu_4052_p10;
wire   [15:0] grp_fu_4089_p10;
reg    ap_condition_930;
reg    ap_condition_1404;
reg    ap_condition_1399;
reg    ap_condition_1394;
reg    ap_condition_1984;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_d0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_d0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_d0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_d0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_d0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_q0)
);

BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1_BackGrRemoval_stream_v2_strebkb #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0),
    .ce0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0),
    .we0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0),
    .d0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0),
    .q0(BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_q0)
);

BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4015_p0),
    .din1(grp_fu_4015_p1),
    .ce(grp_fu_4015_ce),
    .dout(grp_fu_4015_p2)
);

BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4052_p0),
    .din1(grp_fu_4052_p1),
    .ce(grp_fu_4052_ce),
    .dout(grp_fu_4052_p2)
);

BackGrRemoval_stream_v2_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4089_p0),
    .din1(grp_fu_4089_p1),
    .ce(grp_fu_4089_ce),
    .dout(grp_fu_4089_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter13 == 1'b0)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter5_state24)) begin
                ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter4;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_930)) begin
        if (((icmp_ln38_reg_8281 == 1'd1) & (icmp_ln84_reg_8036 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_Hv_2_reg_2755 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter0_Hv_2_reg_2755;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1984)) begin
        if ((1'b1 == ap_condition_1394)) begin
            ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= hue_2_fu_5685_p2;
        end else if ((1'b1 == ap_condition_1399)) begin
            ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= hue_1_fu_5694_p2;
        end else if ((1'b1 == ap_condition_1404)) begin
            ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= sext_ln40_fu_5700_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_hue_3_reg_2744 <= ap_phi_reg_pp0_iter5_hue_3_reg_2744;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        col_fu_670 <= 32'd0;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_670 <= col_2_fu_3785_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_100_fu_1042 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_201;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_100_fu_1042 <= hv_101_fu_1046;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_101_fu_1046 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_202;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_101_fu_1046 <= hv_102_fu_1050;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_102_fu_1050 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_203;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_102_fu_1050 <= hv_103_fu_1054;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_103_fu_1054 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_204;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_103_fu_1054 <= hv_104_fu_1058;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_104_fu_1058 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_205;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_104_fu_1058 <= hv_105_fu_1062;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_105_fu_1062 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_206;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_105_fu_1062 <= hv_106_fu_1066;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_106_fu_1066 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_207;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_106_fu_1066 <= hv_107_fu_1070;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_107_fu_1070 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_208;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_107_fu_1070 <= hv_108_fu_1074;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_108_fu_1074 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_209;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_108_fu_1074 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_110_fu_714 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_210;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_110_fu_714 <= hv_220_reg_9032;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_111_fu_1078 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_211;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_111_fu_1078 <= hv_112_fu_1082;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_112_fu_1082 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_212;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_112_fu_1082 <= hv_113_fu_1086;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_113_fu_1086 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_213;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_113_fu_1086 <= hv_114_fu_1090;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_114_fu_1090 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_214;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_114_fu_1090 <= hv_115_fu_1094;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_115_fu_1094 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_215;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_115_fu_1094 <= hv_116_fu_1098;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_116_fu_1098 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_216;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_116_fu_1098 <= hv_117_fu_1102;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_117_fu_1102 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_217;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_117_fu_1102 <= hv_118_fu_1106;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_118_fu_1106 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_218;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_118_fu_1106 <= hv_119_fu_1110;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_119_fu_1110 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_219;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        hv_119_fu_1110 <= ap_phi_mux_Hv_2_phi_fu_2759_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_11_fu_678 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_120;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_11_fu_678 <= hv_12_fu_754;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_12_fu_754 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_121;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_12_fu_754 <= hv_13_fu_758;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_13_fu_758 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_122;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_13_fu_758 <= hv_14_fu_762;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_14_fu_762 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_123;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_14_fu_762 <= hv_15_fu_766;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_15_fu_766 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_124;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_15_fu_766 <= hv_16_fu_770;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_16_fu_770 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_125;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_16_fu_770 <= hv_17_fu_774;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_17_fu_774 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_126;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_17_fu_774 <= hv_18_fu_778;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_18_fu_778 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_127;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_18_fu_778 <= hv_19_fu_782;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_19_fu_782 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_128;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_19_fu_782 <= hv_20_fu_786;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_1_fu_718 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_111;
    end else if (((icmp_ln84_fu_3454_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hv_1_fu_718 <= hv_2_fu_722;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_20_fu_786 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_129;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_20_fu_786 <= hv_139_reg_8196_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_22_fu_682 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_130;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_22_fu_682 <= hv_23_fu_790;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_23_fu_790 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_131;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_23_fu_790 <= hv_24_fu_794;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_24_fu_794 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_132;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_24_fu_794 <= hv_25_fu_798;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_25_fu_798 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_133;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_25_fu_798 <= hv_26_fu_802;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_26_fu_802 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_134;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_26_fu_802 <= hv_27_fu_806;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_27_fu_806 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_135;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_27_fu_806 <= hv_28_fu_810;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_28_fu_810 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_136;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_28_fu_810 <= hv_29_fu_814;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_29_fu_814 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_137;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_29_fu_814 <= hv_30_fu_818;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_2_fu_722 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_112;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_2_fu_722 <= hv_3_fu_726;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_30_fu_818 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_138;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_30_fu_818 <= hv_31_fu_822;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_31_fu_822 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_139;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_31_fu_822 <= hv_149_reg_8357_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_33_fu_686 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_140;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_33_fu_686 <= hv_150_reg_8591;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_34_fu_826 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_141;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_34_fu_826 <= hv_35_fu_830;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_35_fu_830 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_142;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_35_fu_830 <= hv_36_fu_834;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_36_fu_834 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_143;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_36_fu_834 <= hv_37_fu_838;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_37_fu_838 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_144;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_37_fu_838 <= hv_38_fu_842;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_38_fu_842 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_145;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_38_fu_842 <= hv_39_fu_846;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_39_fu_846 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_146;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_39_fu_846 <= hv_40_fu_850;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_3_fu_726 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_113;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_3_fu_726 <= hv_4_fu_730;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_40_fu_850 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_147;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_40_fu_850 <= hv_41_fu_854;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_41_fu_854 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_148;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_41_fu_854 <= hv_42_fu_858;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_42_fu_858 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_149;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_42_fu_858 <= hv_159_reg_8439_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_44_fu_690 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_150;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_44_fu_690 <= hv_160_reg_8684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_45_fu_862 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_151;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_45_fu_862 <= hv_46_fu_866;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_46_fu_866 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_152;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_46_fu_866 <= hv_47_fu_870;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_47_fu_870 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_153;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_47_fu_870 <= hv_48_fu_874;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_48_fu_874 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_154;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_48_fu_874 <= hv_49_fu_878;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_49_fu_878 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_155;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_49_fu_878 <= hv_50_fu_882;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_4_fu_730 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_114;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_4_fu_730 <= hv_5_fu_734;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_50_fu_882 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_156;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_50_fu_882 <= hv_51_fu_886;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_51_fu_886 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_157;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_51_fu_886 <= hv_52_fu_890;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_52_fu_890 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_158;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_52_fu_890 <= hv_53_fu_894;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_53_fu_894 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_159;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_53_fu_894 <= hv_169_reg_8488_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_55_fu_694 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_160;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_55_fu_694 <= hv_170_reg_8756;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_56_fu_898 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_161;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_56_fu_898 <= hv_57_fu_902;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_57_fu_902 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_162;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_57_fu_902 <= hv_58_fu_906;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_58_fu_906 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_163;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_58_fu_906 <= hv_59_fu_910;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_59_fu_910 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_164;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_59_fu_910 <= hv_60_fu_914;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_5_fu_734 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_115;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_5_fu_734 <= hv_6_fu_738;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_60_fu_914 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_165;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_60_fu_914 <= hv_61_fu_918;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_61_fu_918 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_166;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_61_fu_918 <= hv_62_fu_922;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_62_fu_922 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_167;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_62_fu_922 <= hv_63_fu_926;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_63_fu_926 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_168;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_63_fu_926 <= hv_64_fu_930;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_64_fu_930 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_169;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_64_fu_930 <= hv_179_reg_8547_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_66_fu_698 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_170;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_66_fu_698 <= hv_180_reg_8811;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_67_fu_934 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_171;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_67_fu_934 <= hv_68_fu_938;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_68_fu_938 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_172;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_68_fu_938 <= hv_69_fu_942;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_69_fu_942 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_173;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_69_fu_942 <= hv_70_fu_946;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_6_fu_738 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_116;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_6_fu_738 <= hv_7_fu_742;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_70_fu_946 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_174;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_70_fu_946 <= hv_71_fu_950;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_71_fu_950 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_175;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_71_fu_950 <= hv_72_fu_954;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_72_fu_954 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_176;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_72_fu_954 <= hv_73_fu_958;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_73_fu_958 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_177;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_73_fu_958 <= hv_74_fu_962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_74_fu_962 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_178;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_74_fu_962 <= hv_75_fu_966;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_75_fu_966 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_179;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_75_fu_966 <= hv_189_reg_8602_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_77_fu_702 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_180;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_77_fu_702 <= hv_190_reg_8866;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_78_fu_970 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_181;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_78_fu_970 <= hv_79_fu_974;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_79_fu_974 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_182;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_79_fu_974 <= hv_80_fu_978;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_7_fu_742 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_117;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_7_fu_742 <= hv_8_fu_746;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_80_fu_978 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_183;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_80_fu_978 <= hv_81_fu_982;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_81_fu_982 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_184;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_81_fu_982 <= hv_82_fu_986;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_82_fu_986 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_185;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_82_fu_986 <= hv_83_fu_990;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_83_fu_990 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_186;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_83_fu_990 <= hv_84_fu_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_84_fu_994 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_187;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_84_fu_994 <= hv_85_fu_998;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_85_fu_998 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_188;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_85_fu_998 <= hv_198_reg_8915;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_86_fu_1002 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_189;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_86_fu_1002 <= hv_199_reg_8661;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_88_fu_706 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_190;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_88_fu_706 <= hv_200_reg_8922;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_89_fu_1006 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_191;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_89_fu_1006 <= hv_90_fu_1010;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_8_fu_746 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_118;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_8_fu_746 <= hv_9_fu_750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_90_fu_1010 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_192;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_90_fu_1010 <= hv_91_fu_1014;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_91_fu_1014 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_193;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_91_fu_1014 <= hv_92_fu_1018;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_92_fu_1018 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_194;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_92_fu_1018 <= hv_93_fu_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_93_fu_1022 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_195;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_93_fu_1022 <= hv_94_fu_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_94_fu_1026 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_196;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_94_fu_1026 <= hv_95_fu_1030;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_95_fu_1030 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_197;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_95_fu_1030 <= hv_96_fu_1034;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_96_fu_1034 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_198;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_96_fu_1034 <= hv_97_fu_1038;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_97_fu_1038 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_199;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_97_fu_1038 <= reg_2811;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_99_fu_710 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_200;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_99_fu_710 <= hv_210_reg_8977;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_9_fu_750 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_119;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        hv_9_fu_750 <= reg_2811;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        hv_fu_674 <= p_ZZ23BackGrRemoval_stream_v2RN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEE_110;
    end else if (((icmp_ln84_fu_3454_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hv_fu_674 <= hv_1_fu_718;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pix_fu_662 <= 31'd0;
    end else if (((icmp_ln84_fu_3454_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_fu_662 <= pix_2_fu_3459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_addr_reg150_fu_646 <= 64'd18446744073709551615;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg150_fu_646 <= idxprom51_reg_8040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_addr_reg156_fu_638 <= 64'd18446744073709551615;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg156_fu_638 <= idxprom51_reg_8040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_addr_reg162_fu_630 <= 64'd18446744073709551615;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg162_fu_630 <= idxprom51_reg_8040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_addr_reg168_fu_622 <= 64'd18446744073709551615;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg168_fu_622 <= idxprom51_reg_8040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_addr_reg174_fu_614 <= 64'd18446744073709551615;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg174_fu_614 <= idxprom51_reg_8040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_addr_reg_fu_654 <= 64'd18446744073709551615;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg_fu_654 <= idxprom51_reg_8040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_reg149_fu_650 <= 8'd0;
    end else if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        reuse_reg149_fu_650 <= hv_199_fu_4952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_reg155_fu_642 <= 8'd0;
    end else if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        reuse_reg155_fu_642 <= hv_189_fu_4782_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_reg161_fu_634 <= 8'd0;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        reuse_reg161_fu_634 <= hv_179_fu_4621_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_reg167_fu_626 <= 8'd0;
    end else if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        reuse_reg167_fu_626 <= hv_169_fu_4455_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_reg173_fu_618 <= 8'd0;
    end else if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        reuse_reg173_fu_618 <= hv_159_fu_4285_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reuse_reg_fu_658 <= 8'd0;
    end else if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_reg_fu_658 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_fu_666 <= 32'd0;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        row_fu_666 <= row_1_fu_3778_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186 <= idxprom51_reg_8040;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181 <= idxprom51_reg_8040;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176 <= idxprom51_reg_8040;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171 <= idxprom51_reg_8040;
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191 <= idxprom51_reg_8040;
        addr_cmp153_reg_8227 <= addr_cmp153_fu_3656_p2;
        addr_cmp159_reg_8222 <= addr_cmp159_fu_3648_p2;
        addr_cmp165_reg_8217 <= addr_cmp165_fu_3640_p2;
        addr_cmp171_reg_8212 <= addr_cmp171_fu_3632_p2;
        addr_cmp177_reg_8207 <= addr_cmp177_fu_3624_p2;
        addr_cmp_reg_8232 <= addr_cmp_fu_3664_p2;
        and_ln126_2_reg_8237 <= and_ln126_2_fu_3714_p2;
        b_reg_8144 <= b_fu_3602_p1;
        count_6_reg_8244 <= count_6_fu_3753_p3;
        count_7_reg_8254 <= count_7_fu_3766_p2;
        g_reg_8133 <= {{in_stream_TDATA[15:8]}};
        icmp_ln139_4_reg_8249 <= icmp_ln139_4_fu_3761_p2;
        icmp_ln31_reg_8156 <= icmp_ln31_fu_3606_p2;
        icmp_ln34_reg_8161 <= icmp_ln34_fu_3612_p2;
        r_reg_8123 <= {{in_stream_TDATA[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter1_reg;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter3_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter3_reg;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter2_reg;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter1_reg;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171;
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191;
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter2_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter1_reg;
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter2_reg;
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg;
        addr_cmp153_reg_8227_pp0_iter1_reg <= addr_cmp153_reg_8227;
        addr_cmp153_reg_8227_pp0_iter2_reg <= addr_cmp153_reg_8227_pp0_iter1_reg;
        addr_cmp153_reg_8227_pp0_iter3_reg <= addr_cmp153_reg_8227_pp0_iter2_reg;
        addr_cmp159_reg_8222_pp0_iter1_reg <= addr_cmp159_reg_8222;
        addr_cmp159_reg_8222_pp0_iter2_reg <= addr_cmp159_reg_8222_pp0_iter1_reg;
        addr_cmp165_reg_8217_pp0_iter1_reg <= addr_cmp165_reg_8217;
        addr_cmp171_reg_8212_pp0_iter1_reg <= addr_cmp171_reg_8212;
        addr_cmp_reg_8232_pp0_iter1_reg <= addr_cmp_reg_8232;
        addr_cmp_reg_8232_pp0_iter2_reg <= addr_cmp_reg_8232_pp0_iter1_reg;
        addr_cmp_reg_8232_pp0_iter3_reg <= addr_cmp_reg_8232_pp0_iter2_reg;
        addr_cmp_reg_8232_pp0_iter4_reg <= addr_cmp_reg_8232_pp0_iter3_reg;
        and_ln126_2_reg_8237_pp0_iter10_reg <= and_ln126_2_reg_8237_pp0_iter9_reg;
        and_ln126_2_reg_8237_pp0_iter11_reg <= and_ln126_2_reg_8237_pp0_iter10_reg;
        and_ln126_2_reg_8237_pp0_iter12_reg <= and_ln126_2_reg_8237_pp0_iter11_reg;
        and_ln126_2_reg_8237_pp0_iter13_reg <= and_ln126_2_reg_8237_pp0_iter12_reg;
        and_ln126_2_reg_8237_pp0_iter14_reg <= and_ln126_2_reg_8237_pp0_iter13_reg;
        and_ln126_2_reg_8237_pp0_iter1_reg <= and_ln126_2_reg_8237;
        and_ln126_2_reg_8237_pp0_iter2_reg <= and_ln126_2_reg_8237_pp0_iter1_reg;
        and_ln126_2_reg_8237_pp0_iter3_reg <= and_ln126_2_reg_8237_pp0_iter2_reg;
        and_ln126_2_reg_8237_pp0_iter4_reg <= and_ln126_2_reg_8237_pp0_iter3_reg;
        and_ln126_2_reg_8237_pp0_iter5_reg <= and_ln126_2_reg_8237_pp0_iter4_reg;
        and_ln126_2_reg_8237_pp0_iter6_reg <= and_ln126_2_reg_8237_pp0_iter5_reg;
        and_ln126_2_reg_8237_pp0_iter7_reg <= and_ln126_2_reg_8237_pp0_iter6_reg;
        and_ln126_2_reg_8237_pp0_iter8_reg <= and_ln126_2_reg_8237_pp0_iter7_reg;
        and_ln126_2_reg_8237_pp0_iter9_reg <= and_ln126_2_reg_8237_pp0_iter8_reg;
        b_reg_8144_pp0_iter10_reg <= b_reg_8144_pp0_iter9_reg;
        b_reg_8144_pp0_iter11_reg <= b_reg_8144_pp0_iter10_reg;
        b_reg_8144_pp0_iter12_reg <= b_reg_8144_pp0_iter11_reg;
        b_reg_8144_pp0_iter13_reg <= b_reg_8144_pp0_iter12_reg;
        b_reg_8144_pp0_iter14_reg <= b_reg_8144_pp0_iter13_reg;
        b_reg_8144_pp0_iter1_reg <= b_reg_8144;
        b_reg_8144_pp0_iter2_reg <= b_reg_8144_pp0_iter1_reg;
        b_reg_8144_pp0_iter3_reg <= b_reg_8144_pp0_iter2_reg;
        b_reg_8144_pp0_iter4_reg <= b_reg_8144_pp0_iter3_reg;
        b_reg_8144_pp0_iter5_reg <= b_reg_8144_pp0_iter4_reg;
        b_reg_8144_pp0_iter6_reg <= b_reg_8144_pp0_iter5_reg;
        b_reg_8144_pp0_iter7_reg <= b_reg_8144_pp0_iter6_reg;
        b_reg_8144_pp0_iter8_reg <= b_reg_8144_pp0_iter7_reg;
        b_reg_8144_pp0_iter9_reg <= b_reg_8144_pp0_iter8_reg;
        count_107_reg_9543 <= count_107_fu_6352_p3;
        count_119_reg_9567 <= count_119_fu_6448_p3;
        count_131_reg_9591 <= count_131_fu_6544_p3;
        count_143_reg_9615 <= count_143_fu_6640_p3;
        count_155_reg_9639 <= count_155_fu_6736_p3;
        count_167_reg_9663 <= count_167_fu_6832_p3;
        count_179_reg_9687 <= count_179_fu_6928_p3;
        count_83_reg_9490 <= count_83_fu_6146_p3;
        count_95_reg_9519 <= count_95_fu_6256_p3;
        g_reg_8133_pp0_iter10_reg <= g_reg_8133_pp0_iter9_reg;
        g_reg_8133_pp0_iter11_reg <= g_reg_8133_pp0_iter10_reg;
        g_reg_8133_pp0_iter12_reg <= g_reg_8133_pp0_iter11_reg;
        g_reg_8133_pp0_iter13_reg <= g_reg_8133_pp0_iter12_reg;
        g_reg_8133_pp0_iter14_reg <= g_reg_8133_pp0_iter13_reg;
        g_reg_8133_pp0_iter1_reg <= g_reg_8133;
        g_reg_8133_pp0_iter2_reg <= g_reg_8133_pp0_iter1_reg;
        g_reg_8133_pp0_iter3_reg <= g_reg_8133_pp0_iter2_reg;
        g_reg_8133_pp0_iter4_reg <= g_reg_8133_pp0_iter3_reg;
        g_reg_8133_pp0_iter5_reg <= g_reg_8133_pp0_iter4_reg;
        g_reg_8133_pp0_iter6_reg <= g_reg_8133_pp0_iter5_reg;
        g_reg_8133_pp0_iter7_reg <= g_reg_8133_pp0_iter6_reg;
        g_reg_8133_pp0_iter8_reg <= g_reg_8133_pp0_iter7_reg;
        g_reg_8133_pp0_iter9_reg <= g_reg_8133_pp0_iter8_reg;
        hv_139_reg_8196_pp0_iter1_reg <= hv_139_reg_8196;
        hv_169_reg_8488_pp0_iter3_reg <= hv_169_reg_8488;
        hv_169_reg_8488_pp0_iter4_reg <= hv_169_reg_8488_pp0_iter3_reg;
        hv_169_reg_8488_pp0_iter5_reg <= hv_169_reg_8488_pp0_iter4_reg;
        icmp_ln139_119_reg_9496 <= icmp_ln139_119_fu_6153_p2;
        icmp_ln139_119_reg_9496_pp0_iter10_reg <= icmp_ln139_119_reg_9496_pp0_iter9_reg;
        icmp_ln139_119_reg_9496_pp0_iter11_reg <= icmp_ln139_119_reg_9496_pp0_iter10_reg;
        icmp_ln139_119_reg_9496_pp0_iter12_reg <= icmp_ln139_119_reg_9496_pp0_iter11_reg;
        icmp_ln139_119_reg_9496_pp0_iter13_reg <= icmp_ln139_119_reg_9496_pp0_iter12_reg;
        icmp_ln139_119_reg_9496_pp0_iter14_reg <= icmp_ln139_119_reg_9496_pp0_iter13_reg;
        icmp_ln139_119_reg_9496_pp0_iter7_reg <= icmp_ln139_119_reg_9496;
        icmp_ln139_119_reg_9496_pp0_iter8_reg <= icmp_ln139_119_reg_9496_pp0_iter7_reg;
        icmp_ln139_119_reg_9496_pp0_iter9_reg <= icmp_ln139_119_reg_9496_pp0_iter8_reg;
        r_reg_8123_pp0_iter10_reg <= r_reg_8123_pp0_iter9_reg;
        r_reg_8123_pp0_iter11_reg <= r_reg_8123_pp0_iter10_reg;
        r_reg_8123_pp0_iter12_reg <= r_reg_8123_pp0_iter11_reg;
        r_reg_8123_pp0_iter13_reg <= r_reg_8123_pp0_iter12_reg;
        r_reg_8123_pp0_iter14_reg <= r_reg_8123_pp0_iter13_reg;
        r_reg_8123_pp0_iter1_reg <= r_reg_8123;
        r_reg_8123_pp0_iter2_reg <= r_reg_8123_pp0_iter1_reg;
        r_reg_8123_pp0_iter3_reg <= r_reg_8123_pp0_iter2_reg;
        r_reg_8123_pp0_iter4_reg <= r_reg_8123_pp0_iter3_reg;
        r_reg_8123_pp0_iter5_reg <= r_reg_8123_pp0_iter4_reg;
        r_reg_8123_pp0_iter6_reg <= r_reg_8123_pp0_iter5_reg;
        r_reg_8123_pp0_iter7_reg <= r_reg_8123_pp0_iter6_reg;
        r_reg_8123_pp0_iter8_reg <= r_reg_8123_pp0_iter7_reg;
        r_reg_8123_pp0_iter9_reg <= r_reg_8123_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'd0 == addr_cmp153_reg_8227_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'd0 == addr_cmp159_reg_8222_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'd0 == addr_cmp165_reg_8217_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == addr_cmp171_reg_8212) & (icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_fu_3454_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072 <= idxprom51_fu_3468_p1;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067 <= idxprom51_fu_3468_p1;
        col_1_reg_8097 <= col_1_fu_3543_p2;
        count_3_reg_8087 <= count_3_fu_3530_p3;
        icmp_ln126_2_reg_8077 <= icmp_ln126_2_fu_3478_p2;
        icmp_ln126_3_reg_8082 <= icmp_ln126_3_fu_3484_p2;
        icmp_ln162_reg_8102 <= icmp_ln162_fu_3549_p2;
        idxprom51_reg_8040[31 : 0] <= idxprom51_fu_3468_p1[31 : 0];
        is_last_reg_8092 <= is_last_fu_3538_p2;
        trunc_ln111_reg_8062 <= trunc_ln111_fu_3474_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg <= BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695;
        count_104_reg_9537 <= count_104_fu_6328_p3;
        count_116_reg_9561 <= count_116_fu_6424_p3;
        count_128_reg_9585 <= count_128_fu_6520_p3;
        count_140_reg_9609 <= count_140_fu_6616_p3;
        count_152_reg_9633 <= count_152_fu_6712_p3;
        count_164_reg_9657 <= count_164_fu_6808_p3;
        count_176_reg_9681 <= count_176_fu_6904_p3;
        count_80_reg_9484 <= count_80_fu_6116_p3;
        count_92_reg_9513 <= count_92_fu_6228_p3;
        hv_179_reg_8547_pp0_iter4_reg <= hv_179_reg_8547;
        hv_179_reg_8547_pp0_iter5_reg <= hv_179_reg_8547_pp0_iter4_reg;
        icmp_ln84_reg_8036 <= icmp_ln84_fu_3454_p2;
        icmp_ln84_reg_8036_pp0_iter1_reg <= icmp_ln84_reg_8036;
        icmp_ln84_reg_8036_pp0_iter2_reg <= icmp_ln84_reg_8036_pp0_iter1_reg;
        icmp_ln84_reg_8036_pp0_iter3_reg <= icmp_ln84_reg_8036_pp0_iter2_reg;
        icmp_ln84_reg_8036_pp0_iter4_reg <= icmp_ln84_reg_8036_pp0_iter3_reg;
        icmp_ln84_reg_8036_pp0_iter5_reg <= icmp_ln84_reg_8036_pp0_iter4_reg;
        icmp_ln84_reg_8036_pp0_iter6_reg <= icmp_ln84_reg_8036_pp0_iter5_reg;
        is_last_reg_8092_pp0_iter10_reg <= is_last_reg_8092_pp0_iter9_reg;
        is_last_reg_8092_pp0_iter11_reg <= is_last_reg_8092_pp0_iter10_reg;
        is_last_reg_8092_pp0_iter12_reg <= is_last_reg_8092_pp0_iter11_reg;
        is_last_reg_8092_pp0_iter13_reg <= is_last_reg_8092_pp0_iter12_reg;
        is_last_reg_8092_pp0_iter14_reg <= is_last_reg_8092_pp0_iter13_reg;
        is_last_reg_8092_pp0_iter1_reg <= is_last_reg_8092;
        is_last_reg_8092_pp0_iter2_reg <= is_last_reg_8092_pp0_iter1_reg;
        is_last_reg_8092_pp0_iter3_reg <= is_last_reg_8092_pp0_iter2_reg;
        is_last_reg_8092_pp0_iter4_reg <= is_last_reg_8092_pp0_iter3_reg;
        is_last_reg_8092_pp0_iter5_reg <= is_last_reg_8092_pp0_iter4_reg;
        is_last_reg_8092_pp0_iter6_reg <= is_last_reg_8092_pp0_iter5_reg;
        is_last_reg_8092_pp0_iter7_reg <= is_last_reg_8092_pp0_iter6_reg;
        is_last_reg_8092_pp0_iter8_reg <= is_last_reg_8092_pp0_iter7_reg;
        is_last_reg_8092_pp0_iter9_reg <= is_last_reg_8092_pp0_iter8_reg;
        trunc_ln111_reg_8062_pp0_iter1_reg <= trunc_ln111_reg_8062;
        trunc_ln111_reg_8062_pp0_iter2_reg <= trunc_ln111_reg_8062_pp0_iter1_reg;
        trunc_ln111_reg_8062_pp0_iter3_reg <= trunc_ln111_reg_8062_pp0_iter2_reg;
        trunc_ln111_reg_8062_pp0_iter4_reg <= trunc_ln111_reg_8062_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_load_reg_8202 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_q0;
        hv_139_reg_8196 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695 <= zext_ln111_fu_5065_p1;
        BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690 <= zext_ln111_fu_5065_p1;
        count_68_reg_8700 <= count_68_fu_5099_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'd0 == addr_cmp_reg_8232_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln139_8_reg_8378 <= add_ln139_8_fu_4135_p2;
        count_14_reg_8368 <= count_14_fu_4127_p3;
        hv_149_reg_8357 <= hv_149_fu_4098_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_hue_3_reg_2744 <= ap_phi_reg_pp0_iter0_hue_3_reg_2744;
        hv_128_reg_8322 <= hv_9_fu_750;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter1_Hv_2_reg_2755;
        ap_phi_reg_pp0_iter2_hue_3_reg_2744 <= ap_phi_reg_pp0_iter1_hue_3_reg_2744;
        hv_136_reg_8456 <= hv_18_fu_778;
        hv_137_reg_8461 <= hv_19_fu_782;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter2_Hv_2_reg_2755;
        ap_phi_reg_pp0_iter3_hue_3_reg_2744 <= ap_phi_reg_pp0_iter2_hue_3_reg_2744;
        hv_143_reg_8521 <= hv_26_fu_802;
        hv_144_reg_8526 <= hv_27_fu_806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter3_Hv_2_reg_2755;
        ap_phi_reg_pp0_iter4_hue_3_reg_2744 <= ap_phi_reg_pp0_iter3_hue_3_reg_2744;
        hv_150_reg_8591 <= hv_34_fu_826;
        hv_151_reg_8597 <= hv_35_fu_830;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter4_Hv_2_reg_2755;
        ap_phi_reg_pp0_iter5_hue_3_reg_2744 <= ap_phi_reg_pp0_iter4_hue_3_reg_2744;
        hv_158_reg_8673 <= hv_42_fu_858;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter6_Hv_2_reg_2755 <= ap_phi_reg_pp0_iter5_Hv_2_reg_2755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        count_101_reg_9531 <= count_101_fu_6304_p3;
        count_113_reg_9555 <= count_113_fu_6400_p3;
        count_125_reg_9579 <= count_125_fu_6496_p3;
        count_137_reg_9603 <= count_137_fu_6592_p3;
        count_149_reg_9627 <= count_149_fu_6688_p3;
        count_161_reg_9651 <= count_161_fu_6784_p3;
        count_173_reg_9675 <= count_173_fu_6880_p3;
        count_89_reg_9507 <= count_89_fu_6204_p3;
        hv_149_reg_8357_pp0_iter1_reg <= hv_149_reg_8357;
        hv_149_reg_8357_pp0_iter2_reg <= hv_149_reg_8357_pp0_iter1_reg;
        hv_189_reg_8602_pp0_iter4_reg <= hv_189_reg_8602;
        icmp_ln139_100_reg_9374_pp0_iter10_reg <= icmp_ln139_100_reg_9374_pp0_iter9_reg;
        icmp_ln139_100_reg_9374_pp0_iter11_reg <= icmp_ln139_100_reg_9374_pp0_iter10_reg;
        icmp_ln139_100_reg_9374_pp0_iter6_reg <= icmp_ln139_100_reg_9374;
        icmp_ln139_100_reg_9374_pp0_iter7_reg <= icmp_ln139_100_reg_9374_pp0_iter6_reg;
        icmp_ln139_100_reg_9374_pp0_iter8_reg <= icmp_ln139_100_reg_9374_pp0_iter7_reg;
        icmp_ln139_100_reg_9374_pp0_iter9_reg <= icmp_ln139_100_reg_9374_pp0_iter8_reg;
        icmp_ln139_101_reg_9379_pp0_iter10_reg <= icmp_ln139_101_reg_9379_pp0_iter9_reg;
        icmp_ln139_101_reg_9379_pp0_iter11_reg <= icmp_ln139_101_reg_9379_pp0_iter10_reg;
        icmp_ln139_101_reg_9379_pp0_iter6_reg <= icmp_ln139_101_reg_9379;
        icmp_ln139_101_reg_9379_pp0_iter7_reg <= icmp_ln139_101_reg_9379_pp0_iter6_reg;
        icmp_ln139_101_reg_9379_pp0_iter8_reg <= icmp_ln139_101_reg_9379_pp0_iter7_reg;
        icmp_ln139_101_reg_9379_pp0_iter9_reg <= icmp_ln139_101_reg_9379_pp0_iter8_reg;
        icmp_ln139_102_reg_9384_pp0_iter10_reg <= icmp_ln139_102_reg_9384_pp0_iter9_reg;
        icmp_ln139_102_reg_9384_pp0_iter11_reg <= icmp_ln139_102_reg_9384_pp0_iter10_reg;
        icmp_ln139_102_reg_9384_pp0_iter6_reg <= icmp_ln139_102_reg_9384;
        icmp_ln139_102_reg_9384_pp0_iter7_reg <= icmp_ln139_102_reg_9384_pp0_iter6_reg;
        icmp_ln139_102_reg_9384_pp0_iter8_reg <= icmp_ln139_102_reg_9384_pp0_iter7_reg;
        icmp_ln139_102_reg_9384_pp0_iter9_reg <= icmp_ln139_102_reg_9384_pp0_iter8_reg;
        icmp_ln139_103_reg_9389_pp0_iter10_reg <= icmp_ln139_103_reg_9389_pp0_iter9_reg;
        icmp_ln139_103_reg_9389_pp0_iter11_reg <= icmp_ln139_103_reg_9389_pp0_iter10_reg;
        icmp_ln139_103_reg_9389_pp0_iter6_reg <= icmp_ln139_103_reg_9389;
        icmp_ln139_103_reg_9389_pp0_iter7_reg <= icmp_ln139_103_reg_9389_pp0_iter6_reg;
        icmp_ln139_103_reg_9389_pp0_iter8_reg <= icmp_ln139_103_reg_9389_pp0_iter7_reg;
        icmp_ln139_103_reg_9389_pp0_iter9_reg <= icmp_ln139_103_reg_9389_pp0_iter8_reg;
        icmp_ln139_104_reg_9394_pp0_iter10_reg <= icmp_ln139_104_reg_9394_pp0_iter9_reg;
        icmp_ln139_104_reg_9394_pp0_iter11_reg <= icmp_ln139_104_reg_9394_pp0_iter10_reg;
        icmp_ln139_104_reg_9394_pp0_iter6_reg <= icmp_ln139_104_reg_9394;
        icmp_ln139_104_reg_9394_pp0_iter7_reg <= icmp_ln139_104_reg_9394_pp0_iter6_reg;
        icmp_ln139_104_reg_9394_pp0_iter8_reg <= icmp_ln139_104_reg_9394_pp0_iter7_reg;
        icmp_ln139_104_reg_9394_pp0_iter9_reg <= icmp_ln139_104_reg_9394_pp0_iter8_reg;
        icmp_ln139_105_reg_9399_pp0_iter10_reg <= icmp_ln139_105_reg_9399_pp0_iter9_reg;
        icmp_ln139_105_reg_9399_pp0_iter11_reg <= icmp_ln139_105_reg_9399_pp0_iter10_reg;
        icmp_ln139_105_reg_9399_pp0_iter6_reg <= icmp_ln139_105_reg_9399;
        icmp_ln139_105_reg_9399_pp0_iter7_reg <= icmp_ln139_105_reg_9399_pp0_iter6_reg;
        icmp_ln139_105_reg_9399_pp0_iter8_reg <= icmp_ln139_105_reg_9399_pp0_iter7_reg;
        icmp_ln139_105_reg_9399_pp0_iter9_reg <= icmp_ln139_105_reg_9399_pp0_iter8_reg;
        icmp_ln139_106_reg_9404_pp0_iter10_reg <= icmp_ln139_106_reg_9404_pp0_iter9_reg;
        icmp_ln139_106_reg_9404_pp0_iter11_reg <= icmp_ln139_106_reg_9404_pp0_iter10_reg;
        icmp_ln139_106_reg_9404_pp0_iter6_reg <= icmp_ln139_106_reg_9404;
        icmp_ln139_106_reg_9404_pp0_iter7_reg <= icmp_ln139_106_reg_9404_pp0_iter6_reg;
        icmp_ln139_106_reg_9404_pp0_iter8_reg <= icmp_ln139_106_reg_9404_pp0_iter7_reg;
        icmp_ln139_106_reg_9404_pp0_iter9_reg <= icmp_ln139_106_reg_9404_pp0_iter8_reg;
        icmp_ln139_107_reg_9409_pp0_iter10_reg <= icmp_ln139_107_reg_9409_pp0_iter9_reg;
        icmp_ln139_107_reg_9409_pp0_iter11_reg <= icmp_ln139_107_reg_9409_pp0_iter10_reg;
        icmp_ln139_107_reg_9409_pp0_iter12_reg <= icmp_ln139_107_reg_9409_pp0_iter11_reg;
        icmp_ln139_107_reg_9409_pp0_iter6_reg <= icmp_ln139_107_reg_9409;
        icmp_ln139_107_reg_9409_pp0_iter7_reg <= icmp_ln139_107_reg_9409_pp0_iter6_reg;
        icmp_ln139_107_reg_9409_pp0_iter8_reg <= icmp_ln139_107_reg_9409_pp0_iter7_reg;
        icmp_ln139_107_reg_9409_pp0_iter9_reg <= icmp_ln139_107_reg_9409_pp0_iter8_reg;
        icmp_ln139_108_reg_9414_pp0_iter10_reg <= icmp_ln139_108_reg_9414_pp0_iter9_reg;
        icmp_ln139_108_reg_9414_pp0_iter11_reg <= icmp_ln139_108_reg_9414_pp0_iter10_reg;
        icmp_ln139_108_reg_9414_pp0_iter12_reg <= icmp_ln139_108_reg_9414_pp0_iter11_reg;
        icmp_ln139_108_reg_9414_pp0_iter6_reg <= icmp_ln139_108_reg_9414;
        icmp_ln139_108_reg_9414_pp0_iter7_reg <= icmp_ln139_108_reg_9414_pp0_iter6_reg;
        icmp_ln139_108_reg_9414_pp0_iter8_reg <= icmp_ln139_108_reg_9414_pp0_iter7_reg;
        icmp_ln139_108_reg_9414_pp0_iter9_reg <= icmp_ln139_108_reg_9414_pp0_iter8_reg;
        icmp_ln139_109_reg_9419_pp0_iter10_reg <= icmp_ln139_109_reg_9419_pp0_iter9_reg;
        icmp_ln139_109_reg_9419_pp0_iter11_reg <= icmp_ln139_109_reg_9419_pp0_iter10_reg;
        icmp_ln139_109_reg_9419_pp0_iter12_reg <= icmp_ln139_109_reg_9419_pp0_iter11_reg;
        icmp_ln139_109_reg_9419_pp0_iter6_reg <= icmp_ln139_109_reg_9419;
        icmp_ln139_109_reg_9419_pp0_iter7_reg <= icmp_ln139_109_reg_9419_pp0_iter6_reg;
        icmp_ln139_109_reg_9419_pp0_iter8_reg <= icmp_ln139_109_reg_9419_pp0_iter7_reg;
        icmp_ln139_109_reg_9419_pp0_iter9_reg <= icmp_ln139_109_reg_9419_pp0_iter8_reg;
        icmp_ln139_110_reg_9424_pp0_iter10_reg <= icmp_ln139_110_reg_9424_pp0_iter9_reg;
        icmp_ln139_110_reg_9424_pp0_iter11_reg <= icmp_ln139_110_reg_9424_pp0_iter10_reg;
        icmp_ln139_110_reg_9424_pp0_iter12_reg <= icmp_ln139_110_reg_9424_pp0_iter11_reg;
        icmp_ln139_110_reg_9424_pp0_iter6_reg <= icmp_ln139_110_reg_9424;
        icmp_ln139_110_reg_9424_pp0_iter7_reg <= icmp_ln139_110_reg_9424_pp0_iter6_reg;
        icmp_ln139_110_reg_9424_pp0_iter8_reg <= icmp_ln139_110_reg_9424_pp0_iter7_reg;
        icmp_ln139_110_reg_9424_pp0_iter9_reg <= icmp_ln139_110_reg_9424_pp0_iter8_reg;
        icmp_ln139_111_reg_9429_pp0_iter10_reg <= icmp_ln139_111_reg_9429_pp0_iter9_reg;
        icmp_ln139_111_reg_9429_pp0_iter11_reg <= icmp_ln139_111_reg_9429_pp0_iter10_reg;
        icmp_ln139_111_reg_9429_pp0_iter12_reg <= icmp_ln139_111_reg_9429_pp0_iter11_reg;
        icmp_ln139_111_reg_9429_pp0_iter6_reg <= icmp_ln139_111_reg_9429;
        icmp_ln139_111_reg_9429_pp0_iter7_reg <= icmp_ln139_111_reg_9429_pp0_iter6_reg;
        icmp_ln139_111_reg_9429_pp0_iter8_reg <= icmp_ln139_111_reg_9429_pp0_iter7_reg;
        icmp_ln139_111_reg_9429_pp0_iter9_reg <= icmp_ln139_111_reg_9429_pp0_iter8_reg;
        icmp_ln139_112_reg_9434_pp0_iter10_reg <= icmp_ln139_112_reg_9434_pp0_iter9_reg;
        icmp_ln139_112_reg_9434_pp0_iter11_reg <= icmp_ln139_112_reg_9434_pp0_iter10_reg;
        icmp_ln139_112_reg_9434_pp0_iter12_reg <= icmp_ln139_112_reg_9434_pp0_iter11_reg;
        icmp_ln139_112_reg_9434_pp0_iter6_reg <= icmp_ln139_112_reg_9434;
        icmp_ln139_112_reg_9434_pp0_iter7_reg <= icmp_ln139_112_reg_9434_pp0_iter6_reg;
        icmp_ln139_112_reg_9434_pp0_iter8_reg <= icmp_ln139_112_reg_9434_pp0_iter7_reg;
        icmp_ln139_112_reg_9434_pp0_iter9_reg <= icmp_ln139_112_reg_9434_pp0_iter8_reg;
        icmp_ln139_113_reg_9439_pp0_iter10_reg <= icmp_ln139_113_reg_9439_pp0_iter9_reg;
        icmp_ln139_113_reg_9439_pp0_iter11_reg <= icmp_ln139_113_reg_9439_pp0_iter10_reg;
        icmp_ln139_113_reg_9439_pp0_iter12_reg <= icmp_ln139_113_reg_9439_pp0_iter11_reg;
        icmp_ln139_113_reg_9439_pp0_iter6_reg <= icmp_ln139_113_reg_9439;
        icmp_ln139_113_reg_9439_pp0_iter7_reg <= icmp_ln139_113_reg_9439_pp0_iter6_reg;
        icmp_ln139_113_reg_9439_pp0_iter8_reg <= icmp_ln139_113_reg_9439_pp0_iter7_reg;
        icmp_ln139_113_reg_9439_pp0_iter9_reg <= icmp_ln139_113_reg_9439_pp0_iter8_reg;
        icmp_ln139_114_reg_9444_pp0_iter10_reg <= icmp_ln139_114_reg_9444_pp0_iter9_reg;
        icmp_ln139_114_reg_9444_pp0_iter11_reg <= icmp_ln139_114_reg_9444_pp0_iter10_reg;
        icmp_ln139_114_reg_9444_pp0_iter12_reg <= icmp_ln139_114_reg_9444_pp0_iter11_reg;
        icmp_ln139_114_reg_9444_pp0_iter6_reg <= icmp_ln139_114_reg_9444;
        icmp_ln139_114_reg_9444_pp0_iter7_reg <= icmp_ln139_114_reg_9444_pp0_iter6_reg;
        icmp_ln139_114_reg_9444_pp0_iter8_reg <= icmp_ln139_114_reg_9444_pp0_iter7_reg;
        icmp_ln139_114_reg_9444_pp0_iter9_reg <= icmp_ln139_114_reg_9444_pp0_iter8_reg;
        icmp_ln139_115_reg_9449_pp0_iter10_reg <= icmp_ln139_115_reg_9449_pp0_iter9_reg;
        icmp_ln139_115_reg_9449_pp0_iter11_reg <= icmp_ln139_115_reg_9449_pp0_iter10_reg;
        icmp_ln139_115_reg_9449_pp0_iter12_reg <= icmp_ln139_115_reg_9449_pp0_iter11_reg;
        icmp_ln139_115_reg_9449_pp0_iter13_reg <= icmp_ln139_115_reg_9449_pp0_iter12_reg;
        icmp_ln139_115_reg_9449_pp0_iter6_reg <= icmp_ln139_115_reg_9449;
        icmp_ln139_115_reg_9449_pp0_iter7_reg <= icmp_ln139_115_reg_9449_pp0_iter6_reg;
        icmp_ln139_115_reg_9449_pp0_iter8_reg <= icmp_ln139_115_reg_9449_pp0_iter7_reg;
        icmp_ln139_115_reg_9449_pp0_iter9_reg <= icmp_ln139_115_reg_9449_pp0_iter8_reg;
        icmp_ln139_116_reg_9454_pp0_iter10_reg <= icmp_ln139_116_reg_9454_pp0_iter9_reg;
        icmp_ln139_116_reg_9454_pp0_iter11_reg <= icmp_ln139_116_reg_9454_pp0_iter10_reg;
        icmp_ln139_116_reg_9454_pp0_iter12_reg <= icmp_ln139_116_reg_9454_pp0_iter11_reg;
        icmp_ln139_116_reg_9454_pp0_iter13_reg <= icmp_ln139_116_reg_9454_pp0_iter12_reg;
        icmp_ln139_116_reg_9454_pp0_iter6_reg <= icmp_ln139_116_reg_9454;
        icmp_ln139_116_reg_9454_pp0_iter7_reg <= icmp_ln139_116_reg_9454_pp0_iter6_reg;
        icmp_ln139_116_reg_9454_pp0_iter8_reg <= icmp_ln139_116_reg_9454_pp0_iter7_reg;
        icmp_ln139_116_reg_9454_pp0_iter9_reg <= icmp_ln139_116_reg_9454_pp0_iter8_reg;
        icmp_ln139_117_reg_9459_pp0_iter10_reg <= icmp_ln139_117_reg_9459_pp0_iter9_reg;
        icmp_ln139_117_reg_9459_pp0_iter11_reg <= icmp_ln139_117_reg_9459_pp0_iter10_reg;
        icmp_ln139_117_reg_9459_pp0_iter12_reg <= icmp_ln139_117_reg_9459_pp0_iter11_reg;
        icmp_ln139_117_reg_9459_pp0_iter13_reg <= icmp_ln139_117_reg_9459_pp0_iter12_reg;
        icmp_ln139_117_reg_9459_pp0_iter6_reg <= icmp_ln139_117_reg_9459;
        icmp_ln139_117_reg_9459_pp0_iter7_reg <= icmp_ln139_117_reg_9459_pp0_iter6_reg;
        icmp_ln139_117_reg_9459_pp0_iter8_reg <= icmp_ln139_117_reg_9459_pp0_iter7_reg;
        icmp_ln139_117_reg_9459_pp0_iter9_reg <= icmp_ln139_117_reg_9459_pp0_iter8_reg;
        icmp_ln139_118_reg_9464_pp0_iter10_reg <= icmp_ln139_118_reg_9464_pp0_iter9_reg;
        icmp_ln139_118_reg_9464_pp0_iter11_reg <= icmp_ln139_118_reg_9464_pp0_iter10_reg;
        icmp_ln139_118_reg_9464_pp0_iter12_reg <= icmp_ln139_118_reg_9464_pp0_iter11_reg;
        icmp_ln139_118_reg_9464_pp0_iter13_reg <= icmp_ln139_118_reg_9464_pp0_iter12_reg;
        icmp_ln139_118_reg_9464_pp0_iter6_reg <= icmp_ln139_118_reg_9464;
        icmp_ln139_118_reg_9464_pp0_iter7_reg <= icmp_ln139_118_reg_9464_pp0_iter6_reg;
        icmp_ln139_118_reg_9464_pp0_iter8_reg <= icmp_ln139_118_reg_9464_pp0_iter7_reg;
        icmp_ln139_118_reg_9464_pp0_iter9_reg <= icmp_ln139_118_reg_9464_pp0_iter8_reg;
        icmp_ln139_59_reg_9189_pp0_iter6_reg <= icmp_ln139_59_reg_9189;
        icmp_ln139_60_reg_9194_pp0_iter6_reg <= icmp_ln139_60_reg_9194;
        icmp_ln139_61_reg_9199_pp0_iter6_reg <= icmp_ln139_61_reg_9199;
        icmp_ln139_62_reg_9204_pp0_iter6_reg <= icmp_ln139_62_reg_9204;
        icmp_ln139_63_reg_9209_pp0_iter6_reg <= icmp_ln139_63_reg_9209;
        icmp_ln139_65_reg_9214_pp0_iter6_reg <= icmp_ln139_65_reg_9214;
        icmp_ln139_66_reg_9219_pp0_iter6_reg <= icmp_ln139_66_reg_9219;
        icmp_ln139_67_reg_9224_pp0_iter6_reg <= icmp_ln139_67_reg_9224;
        icmp_ln139_67_reg_9224_pp0_iter7_reg <= icmp_ln139_67_reg_9224_pp0_iter6_reg;
        icmp_ln139_68_reg_9229_pp0_iter6_reg <= icmp_ln139_68_reg_9229;
        icmp_ln139_68_reg_9229_pp0_iter7_reg <= icmp_ln139_68_reg_9229_pp0_iter6_reg;
        icmp_ln139_69_reg_9234_pp0_iter6_reg <= icmp_ln139_69_reg_9234;
        icmp_ln139_69_reg_9234_pp0_iter7_reg <= icmp_ln139_69_reg_9234_pp0_iter6_reg;
        icmp_ln139_70_reg_9239_pp0_iter6_reg <= icmp_ln139_70_reg_9239;
        icmp_ln139_70_reg_9239_pp0_iter7_reg <= icmp_ln139_70_reg_9239_pp0_iter6_reg;
        icmp_ln139_71_reg_9244_pp0_iter6_reg <= icmp_ln139_71_reg_9244;
        icmp_ln139_71_reg_9244_pp0_iter7_reg <= icmp_ln139_71_reg_9244_pp0_iter6_reg;
        icmp_ln139_72_reg_9249_pp0_iter6_reg <= icmp_ln139_72_reg_9249;
        icmp_ln139_72_reg_9249_pp0_iter7_reg <= icmp_ln139_72_reg_9249_pp0_iter6_reg;
        icmp_ln139_73_reg_9254_pp0_iter6_reg <= icmp_ln139_73_reg_9254;
        icmp_ln139_73_reg_9254_pp0_iter7_reg <= icmp_ln139_73_reg_9254_pp0_iter6_reg;
        icmp_ln139_74_reg_9259_pp0_iter6_reg <= icmp_ln139_74_reg_9259;
        icmp_ln139_74_reg_9259_pp0_iter7_reg <= icmp_ln139_74_reg_9259_pp0_iter6_reg;
        icmp_ln139_76_reg_9264_pp0_iter6_reg <= icmp_ln139_76_reg_9264;
        icmp_ln139_76_reg_9264_pp0_iter7_reg <= icmp_ln139_76_reg_9264_pp0_iter6_reg;
        icmp_ln139_76_reg_9264_pp0_iter8_reg <= icmp_ln139_76_reg_9264_pp0_iter7_reg;
        icmp_ln139_77_reg_9269_pp0_iter6_reg <= icmp_ln139_77_reg_9269;
        icmp_ln139_77_reg_9269_pp0_iter7_reg <= icmp_ln139_77_reg_9269_pp0_iter6_reg;
        icmp_ln139_77_reg_9269_pp0_iter8_reg <= icmp_ln139_77_reg_9269_pp0_iter7_reg;
        icmp_ln139_78_reg_9274_pp0_iter6_reg <= icmp_ln139_78_reg_9274;
        icmp_ln139_78_reg_9274_pp0_iter7_reg <= icmp_ln139_78_reg_9274_pp0_iter6_reg;
        icmp_ln139_78_reg_9274_pp0_iter8_reg <= icmp_ln139_78_reg_9274_pp0_iter7_reg;
        icmp_ln139_79_reg_9279_pp0_iter6_reg <= icmp_ln139_79_reg_9279;
        icmp_ln139_79_reg_9279_pp0_iter7_reg <= icmp_ln139_79_reg_9279_pp0_iter6_reg;
        icmp_ln139_79_reg_9279_pp0_iter8_reg <= icmp_ln139_79_reg_9279_pp0_iter7_reg;
        icmp_ln139_80_reg_9284_pp0_iter6_reg <= icmp_ln139_80_reg_9284;
        icmp_ln139_80_reg_9284_pp0_iter7_reg <= icmp_ln139_80_reg_9284_pp0_iter6_reg;
        icmp_ln139_80_reg_9284_pp0_iter8_reg <= icmp_ln139_80_reg_9284_pp0_iter7_reg;
        icmp_ln139_81_reg_9289_pp0_iter6_reg <= icmp_ln139_81_reg_9289;
        icmp_ln139_81_reg_9289_pp0_iter7_reg <= icmp_ln139_81_reg_9289_pp0_iter6_reg;
        icmp_ln139_81_reg_9289_pp0_iter8_reg <= icmp_ln139_81_reg_9289_pp0_iter7_reg;
        icmp_ln139_82_reg_9294_pp0_iter6_reg <= icmp_ln139_82_reg_9294;
        icmp_ln139_82_reg_9294_pp0_iter7_reg <= icmp_ln139_82_reg_9294_pp0_iter6_reg;
        icmp_ln139_82_reg_9294_pp0_iter8_reg <= icmp_ln139_82_reg_9294_pp0_iter7_reg;
        icmp_ln139_83_reg_9299_pp0_iter6_reg <= icmp_ln139_83_reg_9299;
        icmp_ln139_83_reg_9299_pp0_iter7_reg <= icmp_ln139_83_reg_9299_pp0_iter6_reg;
        icmp_ln139_83_reg_9299_pp0_iter8_reg <= icmp_ln139_83_reg_9299_pp0_iter7_reg;
        icmp_ln139_83_reg_9299_pp0_iter9_reg <= icmp_ln139_83_reg_9299_pp0_iter8_reg;
        icmp_ln139_84_reg_9304_pp0_iter6_reg <= icmp_ln139_84_reg_9304;
        icmp_ln139_84_reg_9304_pp0_iter7_reg <= icmp_ln139_84_reg_9304_pp0_iter6_reg;
        icmp_ln139_84_reg_9304_pp0_iter8_reg <= icmp_ln139_84_reg_9304_pp0_iter7_reg;
        icmp_ln139_84_reg_9304_pp0_iter9_reg <= icmp_ln139_84_reg_9304_pp0_iter8_reg;
        icmp_ln139_85_reg_9309_pp0_iter6_reg <= icmp_ln139_85_reg_9309;
        icmp_ln139_85_reg_9309_pp0_iter7_reg <= icmp_ln139_85_reg_9309_pp0_iter6_reg;
        icmp_ln139_85_reg_9309_pp0_iter8_reg <= icmp_ln139_85_reg_9309_pp0_iter7_reg;
        icmp_ln139_85_reg_9309_pp0_iter9_reg <= icmp_ln139_85_reg_9309_pp0_iter8_reg;
        icmp_ln139_87_reg_9314_pp0_iter6_reg <= icmp_ln139_87_reg_9314;
        icmp_ln139_87_reg_9314_pp0_iter7_reg <= icmp_ln139_87_reg_9314_pp0_iter6_reg;
        icmp_ln139_87_reg_9314_pp0_iter8_reg <= icmp_ln139_87_reg_9314_pp0_iter7_reg;
        icmp_ln139_87_reg_9314_pp0_iter9_reg <= icmp_ln139_87_reg_9314_pp0_iter8_reg;
        icmp_ln139_88_reg_9319_pp0_iter6_reg <= icmp_ln139_88_reg_9319;
        icmp_ln139_88_reg_9319_pp0_iter7_reg <= icmp_ln139_88_reg_9319_pp0_iter6_reg;
        icmp_ln139_88_reg_9319_pp0_iter8_reg <= icmp_ln139_88_reg_9319_pp0_iter7_reg;
        icmp_ln139_88_reg_9319_pp0_iter9_reg <= icmp_ln139_88_reg_9319_pp0_iter8_reg;
        icmp_ln139_89_reg_9324_pp0_iter6_reg <= icmp_ln139_89_reg_9324;
        icmp_ln139_89_reg_9324_pp0_iter7_reg <= icmp_ln139_89_reg_9324_pp0_iter6_reg;
        icmp_ln139_89_reg_9324_pp0_iter8_reg <= icmp_ln139_89_reg_9324_pp0_iter7_reg;
        icmp_ln139_89_reg_9324_pp0_iter9_reg <= icmp_ln139_89_reg_9324_pp0_iter8_reg;
        icmp_ln139_90_reg_9329_pp0_iter6_reg <= icmp_ln139_90_reg_9329;
        icmp_ln139_90_reg_9329_pp0_iter7_reg <= icmp_ln139_90_reg_9329_pp0_iter6_reg;
        icmp_ln139_90_reg_9329_pp0_iter8_reg <= icmp_ln139_90_reg_9329_pp0_iter7_reg;
        icmp_ln139_90_reg_9329_pp0_iter9_reg <= icmp_ln139_90_reg_9329_pp0_iter8_reg;
        icmp_ln139_91_reg_9334_pp0_iter10_reg <= icmp_ln139_91_reg_9334_pp0_iter9_reg;
        icmp_ln139_91_reg_9334_pp0_iter6_reg <= icmp_ln139_91_reg_9334;
        icmp_ln139_91_reg_9334_pp0_iter7_reg <= icmp_ln139_91_reg_9334_pp0_iter6_reg;
        icmp_ln139_91_reg_9334_pp0_iter8_reg <= icmp_ln139_91_reg_9334_pp0_iter7_reg;
        icmp_ln139_91_reg_9334_pp0_iter9_reg <= icmp_ln139_91_reg_9334_pp0_iter8_reg;
        icmp_ln139_92_reg_9339_pp0_iter10_reg <= icmp_ln139_92_reg_9339_pp0_iter9_reg;
        icmp_ln139_92_reg_9339_pp0_iter6_reg <= icmp_ln139_92_reg_9339;
        icmp_ln139_92_reg_9339_pp0_iter7_reg <= icmp_ln139_92_reg_9339_pp0_iter6_reg;
        icmp_ln139_92_reg_9339_pp0_iter8_reg <= icmp_ln139_92_reg_9339_pp0_iter7_reg;
        icmp_ln139_92_reg_9339_pp0_iter9_reg <= icmp_ln139_92_reg_9339_pp0_iter8_reg;
        icmp_ln139_93_reg_9344_pp0_iter10_reg <= icmp_ln139_93_reg_9344_pp0_iter9_reg;
        icmp_ln139_93_reg_9344_pp0_iter6_reg <= icmp_ln139_93_reg_9344;
        icmp_ln139_93_reg_9344_pp0_iter7_reg <= icmp_ln139_93_reg_9344_pp0_iter6_reg;
        icmp_ln139_93_reg_9344_pp0_iter8_reg <= icmp_ln139_93_reg_9344_pp0_iter7_reg;
        icmp_ln139_93_reg_9344_pp0_iter9_reg <= icmp_ln139_93_reg_9344_pp0_iter8_reg;
        icmp_ln139_94_reg_9349_pp0_iter10_reg <= icmp_ln139_94_reg_9349_pp0_iter9_reg;
        icmp_ln139_94_reg_9349_pp0_iter6_reg <= icmp_ln139_94_reg_9349;
        icmp_ln139_94_reg_9349_pp0_iter7_reg <= icmp_ln139_94_reg_9349_pp0_iter6_reg;
        icmp_ln139_94_reg_9349_pp0_iter8_reg <= icmp_ln139_94_reg_9349_pp0_iter7_reg;
        icmp_ln139_94_reg_9349_pp0_iter9_reg <= icmp_ln139_94_reg_9349_pp0_iter8_reg;
        icmp_ln139_95_reg_9354_pp0_iter10_reg <= icmp_ln139_95_reg_9354_pp0_iter9_reg;
        icmp_ln139_95_reg_9354_pp0_iter6_reg <= icmp_ln139_95_reg_9354;
        icmp_ln139_95_reg_9354_pp0_iter7_reg <= icmp_ln139_95_reg_9354_pp0_iter6_reg;
        icmp_ln139_95_reg_9354_pp0_iter8_reg <= icmp_ln139_95_reg_9354_pp0_iter7_reg;
        icmp_ln139_95_reg_9354_pp0_iter9_reg <= icmp_ln139_95_reg_9354_pp0_iter8_reg;
        icmp_ln139_96_reg_9359_pp0_iter10_reg <= icmp_ln139_96_reg_9359_pp0_iter9_reg;
        icmp_ln139_96_reg_9359_pp0_iter6_reg <= icmp_ln139_96_reg_9359;
        icmp_ln139_96_reg_9359_pp0_iter7_reg <= icmp_ln139_96_reg_9359_pp0_iter6_reg;
        icmp_ln139_96_reg_9359_pp0_iter8_reg <= icmp_ln139_96_reg_9359_pp0_iter7_reg;
        icmp_ln139_96_reg_9359_pp0_iter9_reg <= icmp_ln139_96_reg_9359_pp0_iter8_reg;
        icmp_ln139_98_reg_9364_pp0_iter10_reg <= icmp_ln139_98_reg_9364_pp0_iter9_reg;
        icmp_ln139_98_reg_9364_pp0_iter6_reg <= icmp_ln139_98_reg_9364;
        icmp_ln139_98_reg_9364_pp0_iter7_reg <= icmp_ln139_98_reg_9364_pp0_iter6_reg;
        icmp_ln139_98_reg_9364_pp0_iter8_reg <= icmp_ln139_98_reg_9364_pp0_iter7_reg;
        icmp_ln139_98_reg_9364_pp0_iter9_reg <= icmp_ln139_98_reg_9364_pp0_iter8_reg;
        icmp_ln139_99_reg_9369_pp0_iter10_reg <= icmp_ln139_99_reg_9369_pp0_iter9_reg;
        icmp_ln139_99_reg_9369_pp0_iter11_reg <= icmp_ln139_99_reg_9369_pp0_iter10_reg;
        icmp_ln139_99_reg_9369_pp0_iter6_reg <= icmp_ln139_99_reg_9369;
        icmp_ln139_99_reg_9369_pp0_iter7_reg <= icmp_ln139_99_reg_9369_pp0_iter6_reg;
        icmp_ln139_99_reg_9369_pp0_iter8_reg <= icmp_ln139_99_reg_9369_pp0_iter7_reg;
        icmp_ln139_99_reg_9369_pp0_iter9_reg <= icmp_ln139_99_reg_9369_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_110_reg_9549 <= count_110_fu_6376_p3;
        count_122_reg_9573 <= count_122_fu_6472_p3;
        count_134_reg_9597 <= count_134_fu_6568_p3;
        count_146_reg_9621 <= count_146_fu_6664_p3;
        count_158_reg_9645 <= count_158_fu_6760_p3;
        count_170_reg_9669 <= count_170_fu_6856_p3;
        count_86_reg_9501 <= count_86_fu_6180_p3;
        count_98_reg_9525 <= count_98_fu_6280_p3;
        hv_159_reg_8439_pp0_iter2_reg <= hv_159_reg_8439;
        hv_159_reg_8439_pp0_iter3_reg <= hv_159_reg_8439_pp0_iter2_reg;
        hv_159_reg_8439_pp0_iter4_reg <= hv_159_reg_8439_pp0_iter3_reg;
        icmp_ln139_64_reg_9113_pp0_iter6_reg <= icmp_ln139_64_reg_9113;
        icmp_ln139_75_reg_9118_pp0_iter6_reg <= icmp_ln139_75_reg_9118;
        icmp_ln139_75_reg_9118_pp0_iter7_reg <= icmp_ln139_75_reg_9118_pp0_iter6_reg;
        icmp_ln139_75_reg_9118_pp0_iter8_reg <= icmp_ln139_75_reg_9118_pp0_iter7_reg;
        icmp_ln139_86_reg_9123_pp0_iter6_reg <= icmp_ln139_86_reg_9123;
        icmp_ln139_86_reg_9123_pp0_iter7_reg <= icmp_ln139_86_reg_9123_pp0_iter6_reg;
        icmp_ln139_86_reg_9123_pp0_iter8_reg <= icmp_ln139_86_reg_9123_pp0_iter7_reg;
        icmp_ln139_86_reg_9123_pp0_iter9_reg <= icmp_ln139_86_reg_9123_pp0_iter8_reg;
        icmp_ln139_97_reg_9128_pp0_iter10_reg <= icmp_ln139_97_reg_9128_pp0_iter9_reg;
        icmp_ln139_97_reg_9128_pp0_iter11_reg <= icmp_ln139_97_reg_9128_pp0_iter10_reg;
        icmp_ln139_97_reg_9128_pp0_iter6_reg <= icmp_ln139_97_reg_9128;
        icmp_ln139_97_reg_9128_pp0_iter7_reg <= icmp_ln139_97_reg_9128_pp0_iter6_reg;
        icmp_ln139_97_reg_9128_pp0_iter8_reg <= icmp_ln139_97_reg_9128_pp0_iter7_reg;
        icmp_ln139_97_reg_9128_pp0_iter9_reg <= icmp_ln139_97_reg_9128_pp0_iter8_reg;
        icmp_ln38_reg_8281_pp0_iter1_reg <= icmp_ln38_reg_8281;
        icmp_ln38_reg_8281_pp0_iter2_reg <= icmp_ln38_reg_8281_pp0_iter1_reg;
        icmp_ln38_reg_8281_pp0_iter3_reg <= icmp_ln38_reg_8281_pp0_iter2_reg;
        icmp_ln38_reg_8281_pp0_iter4_reg <= icmp_ln38_reg_8281_pp0_iter3_reg;
        icmp_ln38_reg_8281_pp0_iter5_reg <= icmp_ln38_reg_8281_pp0_iter4_reg;
        icmp_ln41_reg_8285_pp0_iter1_reg <= icmp_ln41_reg_8285;
        icmp_ln41_reg_8285_pp0_iter2_reg <= icmp_ln41_reg_8285_pp0_iter1_reg;
        icmp_ln41_reg_8285_pp0_iter3_reg <= icmp_ln41_reg_8285_pp0_iter2_reg;
        icmp_ln41_reg_8285_pp0_iter4_reg <= icmp_ln41_reg_8285_pp0_iter3_reg;
        icmp_ln41_reg_8285_pp0_iter5_reg <= icmp_ln41_reg_8285_pp0_iter4_reg;
        icmp_ln43_reg_8289_pp0_iter1_reg <= icmp_ln43_reg_8289;
        icmp_ln43_reg_8289_pp0_iter2_reg <= icmp_ln43_reg_8289_pp0_iter1_reg;
        icmp_ln43_reg_8289_pp0_iter3_reg <= icmp_ln43_reg_8289_pp0_iter2_reg;
        icmp_ln43_reg_8289_pp0_iter4_reg <= icmp_ln43_reg_8289_pp0_iter3_reg;
        icmp_ln43_reg_8289_pp0_iter5_reg <= icmp_ln43_reg_8289_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_11_reg_8311 <= count_11_fu_3953_p3;
        diff_reg_8274 <= diff_fu_3859_p2;
        icmp_ln139_7_reg_8317 <= icmp_ln139_7_fu_3961_p2;
        icmp_ln38_reg_8281 <= icmp_ln38_fu_3865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        count_18_reg_8393 <= count_18_fu_4192_p3;
        icmp_ln139_12_reg_8399 <= icmp_ln139_12_fu_4200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        count_22_reg_8424 <= count_22_fu_4260_p2;
        icmp_ln139_14_reg_8419 <= icmp_ln139_14_fu_4255_p2;
        zext_ln132_3_reg_8414[3 : 0] <= zext_ln132_3_fu_4251_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_26_reg_8450 <= count_26_fu_4332_p3;
        hv_159_reg_8439 <= hv_159_fu_4285_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        count_29_reg_8466 <= count_29_fu_4384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        count_32_reg_8477 <= count_32_fu_4432_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        count_35_reg_8499 <= count_35_fu_4495_p3;
        hv_169_reg_8488 <= hv_169_fu_4455_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_38_reg_8515 <= count_38_fu_4542_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        count_41_reg_8531 <= count_41_fu_4594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        count_44_reg_8558 <= count_44_fu_4661_p3;
        hv_179_reg_8547 <= hv_179_fu_4621_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        count_47_reg_8574 <= count_47_fu_4717_p3;
        icmp_ln139_31_reg_8580 <= icmp_ln139_31_fu_4725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_50_reg_8585 <= count_50_fu_4765_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        count_53_reg_8613 <= count_53_fu_4822_p3;
        hv_189_reg_8602 <= hv_189_fu_4782_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        count_56_reg_8629 <= count_56_fu_4869_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        count_59_reg_8645 <= count_59_fu_4921_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_62_reg_8667 <= count_62_fu_4992_p3;
        hv_199_reg_8661 <= hv_199_fu_4952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        count_65_reg_8678 <= count_65_fu_5040_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        count_71_reg_8716 <= count_71_fu_5146_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        count_74_reg_9102 <= count_74_fu_5372_p3;
        icmp_ln139_53_reg_9108 <= icmp_ln139_53_fu_5380_p2;
        icmp_ln139_64_reg_9113 <= icmp_ln139_64_fu_5384_p2;
        icmp_ln139_75_reg_9118 <= icmp_ln139_75_fu_5388_p2;
        icmp_ln139_86_reg_9123 <= icmp_ln139_86_fu_5392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        count_77_reg_9148 <= count_77_fu_5729_p3;
        icmp_ln139_100_reg_9374 <= icmp_ln139_100_fu_5918_p2;
        icmp_ln139_101_reg_9379 <= icmp_ln139_101_fu_5922_p2;
        icmp_ln139_102_reg_9384 <= icmp_ln139_102_fu_5926_p2;
        icmp_ln139_103_reg_9389 <= icmp_ln139_103_fu_5930_p2;
        icmp_ln139_104_reg_9394 <= icmp_ln139_104_fu_5934_p2;
        icmp_ln139_105_reg_9399 <= icmp_ln139_105_fu_5938_p2;
        icmp_ln139_106_reg_9404 <= icmp_ln139_106_fu_5942_p2;
        icmp_ln139_107_reg_9409 <= icmp_ln139_107_fu_5946_p2;
        icmp_ln139_108_reg_9414 <= icmp_ln139_108_fu_5950_p2;
        icmp_ln139_109_reg_9419 <= icmp_ln139_109_fu_5955_p2;
        icmp_ln139_110_reg_9424 <= icmp_ln139_110_fu_5960_p2;
        icmp_ln139_111_reg_9429 <= icmp_ln139_111_fu_5964_p2;
        icmp_ln139_112_reg_9434 <= icmp_ln139_112_fu_5968_p2;
        icmp_ln139_113_reg_9439 <= icmp_ln139_113_fu_5972_p2;
        icmp_ln139_114_reg_9444 <= icmp_ln139_114_fu_5976_p2;
        icmp_ln139_115_reg_9449 <= icmp_ln139_115_fu_5980_p2;
        icmp_ln139_116_reg_9454 <= icmp_ln139_116_fu_5984_p2;
        icmp_ln139_117_reg_9459 <= icmp_ln139_117_fu_5988_p2;
        icmp_ln139_118_reg_9464 <= icmp_ln139_118_fu_5992_p2;
        icmp_ln139_51_reg_9154 <= icmp_ln139_51_fu_5737_p2;
        icmp_ln139_52_reg_9159 <= icmp_ln139_52_fu_5741_p2;
        icmp_ln139_54_reg_9164 <= icmp_ln139_54_fu_5745_p2;
        icmp_ln139_55_reg_9169 <= icmp_ln139_55_fu_5750_p2;
        icmp_ln139_56_reg_9174 <= icmp_ln139_56_fu_5754_p2;
        icmp_ln139_57_reg_9179 <= icmp_ln139_57_fu_5758_p2;
        icmp_ln139_58_reg_9184 <= icmp_ln139_58_fu_5762_p2;
        icmp_ln139_59_reg_9189 <= icmp_ln139_59_fu_5766_p2;
        icmp_ln139_60_reg_9194 <= icmp_ln139_60_fu_5770_p2;
        icmp_ln139_61_reg_9199 <= icmp_ln139_61_fu_5774_p2;
        icmp_ln139_62_reg_9204 <= icmp_ln139_62_fu_5778_p2;
        icmp_ln139_63_reg_9209 <= icmp_ln139_63_fu_5782_p2;
        icmp_ln139_65_reg_9214 <= icmp_ln139_65_fu_5786_p2;
        icmp_ln139_66_reg_9219 <= icmp_ln139_66_fu_5791_p2;
        icmp_ln139_67_reg_9224 <= icmp_ln139_67_fu_5795_p2;
        icmp_ln139_68_reg_9229 <= icmp_ln139_68_fu_5799_p2;
        icmp_ln139_69_reg_9234 <= icmp_ln139_69_fu_5803_p2;
        icmp_ln139_70_reg_9239 <= icmp_ln139_70_fu_5807_p2;
        icmp_ln139_71_reg_9244 <= icmp_ln139_71_fu_5811_p2;
        icmp_ln139_72_reg_9249 <= icmp_ln139_72_fu_5815_p2;
        icmp_ln139_73_reg_9254 <= icmp_ln139_73_fu_5819_p2;
        icmp_ln139_74_reg_9259 <= icmp_ln139_74_fu_5823_p2;
        icmp_ln139_76_reg_9264 <= icmp_ln139_76_fu_5827_p2;
        icmp_ln139_77_reg_9269 <= icmp_ln139_77_fu_5832_p2;
        icmp_ln139_78_reg_9274 <= icmp_ln139_78_fu_5836_p2;
        icmp_ln139_79_reg_9279 <= icmp_ln139_79_fu_5840_p2;
        icmp_ln139_80_reg_9284 <= icmp_ln139_80_fu_5844_p2;
        icmp_ln139_81_reg_9289 <= icmp_ln139_81_fu_5848_p2;
        icmp_ln139_82_reg_9294 <= icmp_ln139_82_fu_5852_p2;
        icmp_ln139_83_reg_9299 <= icmp_ln139_83_fu_5856_p2;
        icmp_ln139_84_reg_9304 <= icmp_ln139_84_fu_5860_p2;
        icmp_ln139_85_reg_9309 <= icmp_ln139_85_fu_5864_p2;
        icmp_ln139_87_reg_9314 <= icmp_ln139_87_fu_5868_p2;
        icmp_ln139_88_reg_9319 <= icmp_ln139_88_fu_5873_p2;
        icmp_ln139_89_reg_9324 <= icmp_ln139_89_fu_5877_p2;
        icmp_ln139_90_reg_9329 <= icmp_ln139_90_fu_5881_p2;
        icmp_ln139_91_reg_9334 <= icmp_ln139_91_fu_5885_p2;
        icmp_ln139_92_reg_9339 <= icmp_ln139_92_fu_5889_p2;
        icmp_ln139_93_reg_9344 <= icmp_ln139_93_fu_5893_p2;
        icmp_ln139_94_reg_9349 <= icmp_ln139_94_fu_5897_p2;
        icmp_ln139_95_reg_9354 <= icmp_ln139_95_fu_5901_p2;
        icmp_ln139_96_reg_9359 <= icmp_ln139_96_fu_5905_p2;
        icmp_ln139_98_reg_9364 <= icmp_ln139_98_fu_5909_p2;
        icmp_ln139_99_reg_9369 <= icmp_ln139_99_fu_5914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_reg_8285_pp0_iter4_reg == 1'd1) & (icmp_ln38_reg_8281_pp0_iter4_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hue_reg_9097 <= grp_fu_4089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hv_120_reg_8026 <= hv_1_fu_718;
        hv_121_reg_8031 <= hv_2_fu_722;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_122_reg_8108 <= hv_3_fu_726;
        hv_123_reg_8113 <= hv_4_fu_730;
        hv_124_reg_8118 <= hv_5_fu_734;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_125_reg_8259 <= hv_6_fu_738;
        hv_126_reg_8264 <= hv_7_fu_742;
        hv_127_reg_8269 <= hv_8_fu_746;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_130_reg_8383 <= hv_12_fu_754;
        hv_131_reg_8388 <= hv_13_fu_758;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_132_reg_8404 <= hv_14_fu_762;
        hv_133_reg_8409 <= hv_15_fu_766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        hv_134_reg_8429 <= hv_16_fu_770;
        hv_135_reg_8434 <= hv_17_fu_774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_138_reg_8472 <= hv_20_fu_786;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_140_reg_8483 <= hv_23_fu_790;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hv_141_reg_8505 <= hv_24_fu_794;
        hv_142_reg_8510 <= hv_25_fu_798;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_145_reg_8537 <= hv_28_fu_810;
        hv_146_reg_8542 <= hv_29_fu_814;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        hv_147_reg_8564 <= hv_30_fu_818;
        hv_148_reg_8569 <= hv_31_fu_822;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_152_reg_8619 <= hv_36_fu_834;
        hv_153_reg_8624 <= hv_37_fu_838;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_154_reg_8635 <= hv_38_fu_842;
        hv_155_reg_8640 <= hv_39_fu_846;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hv_156_reg_8651 <= hv_40_fu_850;
        hv_157_reg_8656 <= hv_41_fu_854;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hv_160_reg_8684 <= hv_45_fu_862;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hv_161_reg_8706 <= hv_46_fu_866;
        hv_162_reg_8711 <= hv_47_fu_870;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        hv_163_reg_8722 <= hv_48_fu_874;
        hv_164_reg_8727 <= hv_49_fu_878;
        hv_165_reg_8732 <= hv_50_fu_882;
        hv_166_reg_8738 <= hv_51_fu_886;
        hv_167_reg_8744 <= hv_52_fu_890;
        hv_168_reg_8750 <= hv_53_fu_894;
        hv_170_reg_8756 <= hv_56_fu_898;
        hv_171_reg_8763 <= hv_57_fu_902;
        hv_172_reg_8769 <= hv_58_fu_906;
        hv_173_reg_8775 <= hv_59_fu_910;
        hv_174_reg_8781 <= hv_60_fu_914;
        hv_175_reg_8787 <= hv_61_fu_918;
        hv_176_reg_8793 <= hv_62_fu_922;
        hv_177_reg_8799 <= hv_63_fu_926;
        hv_178_reg_8805 <= hv_64_fu_930;
        hv_180_reg_8811 <= hv_67_fu_934;
        hv_181_reg_8818 <= hv_68_fu_938;
        hv_182_reg_8824 <= hv_69_fu_942;
        hv_183_reg_8830 <= hv_70_fu_946;
        hv_184_reg_8836 <= hv_71_fu_950;
        hv_185_reg_8842 <= hv_72_fu_954;
        hv_186_reg_8848 <= hv_73_fu_958;
        hv_187_reg_8854 <= hv_74_fu_962;
        hv_188_reg_8860 <= hv_75_fu_966;
        hv_190_reg_8866 <= hv_78_fu_970;
        hv_191_reg_8873 <= hv_79_fu_974;
        hv_192_reg_8879 <= hv_80_fu_978;
        hv_193_reg_8885 <= hv_81_fu_982;
        hv_194_reg_8891 <= hv_82_fu_986;
        hv_195_reg_8897 <= hv_83_fu_990;
        hv_196_reg_8903 <= hv_84_fu_994;
        hv_197_reg_8909 <= hv_85_fu_998;
        hv_198_reg_8915 <= hv_86_fu_1002;
        hv_200_reg_8922 <= hv_89_fu_1006;
        hv_201_reg_8929 <= hv_90_fu_1010;
        hv_202_reg_8935 <= hv_91_fu_1014;
        hv_203_reg_8941 <= hv_92_fu_1018;
        hv_204_reg_8947 <= hv_93_fu_1022;
        hv_205_reg_8953 <= hv_94_fu_1026;
        hv_206_reg_8959 <= hv_95_fu_1030;
        hv_207_reg_8965 <= hv_96_fu_1034;
        hv_208_reg_8971 <= hv_97_fu_1038;
        hv_210_reg_8977 <= hv_100_fu_1042;
        hv_211_reg_8984 <= hv_101_fu_1046;
        hv_212_reg_8990 <= hv_102_fu_1050;
        hv_213_reg_8996 <= hv_103_fu_1054;
        hv_214_reg_9002 <= hv_104_fu_1058;
        hv_215_reg_9008 <= hv_105_fu_1062;
        hv_216_reg_9014 <= hv_106_fu_1066;
        hv_217_reg_9020 <= hv_107_fu_1070;
        hv_218_reg_9026 <= hv_108_fu_1074;
        hv_220_reg_9032 <= hv_111_fu_1078;
        hv_221_reg_9039 <= hv_112_fu_1082;
        hv_222_reg_9045 <= hv_113_fu_1086;
        hv_223_reg_9051 <= hv_114_fu_1090;
        hv_224_reg_9057 <= hv_115_fu_1094;
        hv_225_reg_9063 <= hv_116_fu_1098;
        hv_226_reg_9069 <= hv_117_fu_1102;
        hv_227_reg_9075 <= hv_118_fu_1106;
        hv_228_reg_9081 <= hv_119_fu_1110;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln139_97_reg_9128 <= grp_fu_2815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln139_9_reg_8373 <= grp_fu_2815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_3865_p2 == 1'd0) & (icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln41_reg_8285 <= icmp_ln41_fu_3871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_3871_p2 == 1'd0) & (icmp_ln38_fu_3865_p2 == 1'd0) & (icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln43_reg_8289 <= icmp_ln43_fu_3876_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_2811 <= BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_8289_pp0_iter4_reg == 1'd1) & (icmp_ln41_reg_8285_pp0_iter4_reg == 1'd0) & (icmp_ln38_reg_8281_pp0_iter4_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sdiv_ln44_reg_9092 <= grp_fu_4052_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_8289_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_8285_pp0_iter4_reg == 1'd0) & (icmp_ln38_reg_8281_pp0_iter4_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sdiv_ln46_reg_9087 <= grp_fu_4015_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_3871_p2 == 1'd1) & (icmp_ln38_fu_3865_p2 == 1'd0) & (icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sub_ln42_reg_8305 <= sub_ln42_fu_3908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_3876_p2 == 1'd1) & (icmp_ln41_fu_3871_p2 == 1'd0) & (icmp_ln38_fu_3865_p2 == 1'd0) & (icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sub_ln44_reg_8299 <= sub_ln44_fu_3896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_3876_p2 == 1'd0) & (icmp_ln41_fu_3871_p2 == 1'd0) & (icmp_ln38_fu_3865_p2 == 1'd0) & (icmp_ln84_reg_8036 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sub_ln46_reg_8293 <= sub_ln46_fu_3887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_8281_pp0_iter5_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_ln49_1_reg_9474 <= sub_ln49_1_fu_6083_p2;
        tmp_1_reg_9469 <= hue_4_fu_6047_p3[32'd16];
        trunc_ln49_2_reg_9479 <= {{hue_4_fu_6047_p3[8:1]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_addr_reg_8186_pp0_iter2_reg;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_addr_reg_8181_pp0_iter1_reg;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_addr_reg_8176;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_addr_reg_8171;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_addr_reg_8072_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 = idxprom51_fu_3468_p1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_1_reg_8695;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_6_addr_reg_8067;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 = idxprom51_fu_3468_p1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 = ap_phi_mux_Hv_2_phi_fu_2759_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 = hv_149_fu_4098_p3;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 = BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_7_addr_1_reg_8690;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 = zext_ln111_fu_5065_p1;
    end else if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 = idxprom51_reg_8040;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 = BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 = BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_addr_reg_8191_pp0_iter3_reg;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0 = 1'b1;
    end else begin
        BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_condition_pp0_exit_iter5_state24 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter5_state24 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_8281_pp0_iter5_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter6_reg == 1'd0))) begin
        ap_phi_mux_Hv_2_phi_fu_2759_p4 = Hv_fu_6123_p3;
    end else begin
        ap_phi_mux_Hv_2_phi_fu_2759_p4 = ap_phi_reg_pp0_iter6_Hv_2_reg_2755;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_4015_ce = 1'b1;
    end else begin
        grp_fu_4015_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_4052_ce = 1'b1;
    end else begin
        grp_fu_4052_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_4089_ce = 1'b1;
    end else begin
        grp_fu_4089_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_100_out_ap_vld = 1'b1;
    end else begin
        hv_100_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_101_out_ap_vld = 1'b1;
    end else begin
        hv_101_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_102_out_ap_vld = 1'b1;
    end else begin
        hv_102_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_103_out_ap_vld = 1'b1;
    end else begin
        hv_103_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_104_out_ap_vld = 1'b1;
    end else begin
        hv_104_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_105_out_ap_vld = 1'b1;
    end else begin
        hv_105_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_106_out_ap_vld = 1'b1;
    end else begin
        hv_106_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_107_out_ap_vld = 1'b1;
    end else begin
        hv_107_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_108_out_ap_vld = 1'b1;
    end else begin
        hv_108_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_110_out_ap_vld = 1'b1;
    end else begin
        hv_110_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_111_out_ap_vld = 1'b1;
    end else begin
        hv_111_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_112_out_ap_vld = 1'b1;
    end else begin
        hv_112_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_113_out_ap_vld = 1'b1;
    end else begin
        hv_113_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_114_out_ap_vld = 1'b1;
    end else begin
        hv_114_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_115_out_ap_vld = 1'b1;
    end else begin
        hv_115_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_116_out_ap_vld = 1'b1;
    end else begin
        hv_116_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_117_out_ap_vld = 1'b1;
    end else begin
        hv_117_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_118_out_ap_vld = 1'b1;
    end else begin
        hv_118_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_119_out_ap_vld = 1'b1;
    end else begin
        hv_119_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_11_out_ap_vld = 1'b1;
    end else begin
        hv_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_12_out_ap_vld = 1'b1;
    end else begin
        hv_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_13_out_ap_vld = 1'b1;
    end else begin
        hv_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_14_out_ap_vld = 1'b1;
    end else begin
        hv_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_15_out_ap_vld = 1'b1;
    end else begin
        hv_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_16_out_ap_vld = 1'b1;
    end else begin
        hv_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_17_out_ap_vld = 1'b1;
    end else begin
        hv_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_18_out_ap_vld = 1'b1;
    end else begin
        hv_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_19_out_ap_vld = 1'b1;
    end else begin
        hv_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_1_out_ap_vld = 1'b1;
    end else begin
        hv_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_20_out_ap_vld = 1'b1;
    end else begin
        hv_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_22_out_ap_vld = 1'b1;
    end else begin
        hv_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_23_out_ap_vld = 1'b1;
    end else begin
        hv_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_24_out_ap_vld = 1'b1;
    end else begin
        hv_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_25_out_ap_vld = 1'b1;
    end else begin
        hv_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_26_out_ap_vld = 1'b1;
    end else begin
        hv_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_27_out_ap_vld = 1'b1;
    end else begin
        hv_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_28_out_ap_vld = 1'b1;
    end else begin
        hv_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_29_out_ap_vld = 1'b1;
    end else begin
        hv_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_2_out_ap_vld = 1'b1;
    end else begin
        hv_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_30_out_ap_vld = 1'b1;
    end else begin
        hv_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_31_out_ap_vld = 1'b1;
    end else begin
        hv_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_33_out_ap_vld = 1'b1;
    end else begin
        hv_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_34_out_ap_vld = 1'b1;
    end else begin
        hv_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_35_out_ap_vld = 1'b1;
    end else begin
        hv_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_36_out_ap_vld = 1'b1;
    end else begin
        hv_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_37_out_ap_vld = 1'b1;
    end else begin
        hv_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_38_out_ap_vld = 1'b1;
    end else begin
        hv_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_39_out_ap_vld = 1'b1;
    end else begin
        hv_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_3_out_ap_vld = 1'b1;
    end else begin
        hv_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_40_out_ap_vld = 1'b1;
    end else begin
        hv_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_41_out_ap_vld = 1'b1;
    end else begin
        hv_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_42_out_ap_vld = 1'b1;
    end else begin
        hv_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_44_out_ap_vld = 1'b1;
    end else begin
        hv_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_45_out_ap_vld = 1'b1;
    end else begin
        hv_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_46_out_ap_vld = 1'b1;
    end else begin
        hv_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_47_out_ap_vld = 1'b1;
    end else begin
        hv_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_48_out_ap_vld = 1'b1;
    end else begin
        hv_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_49_out_ap_vld = 1'b1;
    end else begin
        hv_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_4_out_ap_vld = 1'b1;
    end else begin
        hv_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_50_out_ap_vld = 1'b1;
    end else begin
        hv_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_51_out_ap_vld = 1'b1;
    end else begin
        hv_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_52_out_ap_vld = 1'b1;
    end else begin
        hv_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_53_out_ap_vld = 1'b1;
    end else begin
        hv_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_55_out_ap_vld = 1'b1;
    end else begin
        hv_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_56_out_ap_vld = 1'b1;
    end else begin
        hv_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_57_out_ap_vld = 1'b1;
    end else begin
        hv_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_58_out_ap_vld = 1'b1;
    end else begin
        hv_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_59_out_ap_vld = 1'b1;
    end else begin
        hv_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_5_out_ap_vld = 1'b1;
    end else begin
        hv_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_60_out_ap_vld = 1'b1;
    end else begin
        hv_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_61_out_ap_vld = 1'b1;
    end else begin
        hv_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_62_out_ap_vld = 1'b1;
    end else begin
        hv_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_63_out_ap_vld = 1'b1;
    end else begin
        hv_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_64_out_ap_vld = 1'b1;
    end else begin
        hv_64_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_66_out_ap_vld = 1'b1;
    end else begin
        hv_66_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_67_out_ap_vld = 1'b1;
    end else begin
        hv_67_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_68_out_ap_vld = 1'b1;
    end else begin
        hv_68_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_69_out_ap_vld = 1'b1;
    end else begin
        hv_69_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_6_out_ap_vld = 1'b1;
    end else begin
        hv_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_70_out_ap_vld = 1'b1;
    end else begin
        hv_70_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_71_out_ap_vld = 1'b1;
    end else begin
        hv_71_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_72_out_ap_vld = 1'b1;
    end else begin
        hv_72_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_73_out_ap_vld = 1'b1;
    end else begin
        hv_73_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_74_out_ap_vld = 1'b1;
    end else begin
        hv_74_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_75_out_ap_vld = 1'b1;
    end else begin
        hv_75_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_77_out_ap_vld = 1'b1;
    end else begin
        hv_77_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_78_out_ap_vld = 1'b1;
    end else begin
        hv_78_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_79_out_ap_vld = 1'b1;
    end else begin
        hv_79_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_7_out_ap_vld = 1'b1;
    end else begin
        hv_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_80_out_ap_vld = 1'b1;
    end else begin
        hv_80_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_81_out_ap_vld = 1'b1;
    end else begin
        hv_81_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_82_out_ap_vld = 1'b1;
    end else begin
        hv_82_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_83_out_ap_vld = 1'b1;
    end else begin
        hv_83_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_84_out_ap_vld = 1'b1;
    end else begin
        hv_84_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_85_out_ap_vld = 1'b1;
    end else begin
        hv_85_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_86_out_ap_vld = 1'b1;
    end else begin
        hv_86_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_88_out_ap_vld = 1'b1;
    end else begin
        hv_88_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_89_out_ap_vld = 1'b1;
    end else begin
        hv_89_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_8_out_ap_vld = 1'b1;
    end else begin
        hv_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_90_out_ap_vld = 1'b1;
    end else begin
        hv_90_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_91_out_ap_vld = 1'b1;
    end else begin
        hv_91_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_92_out_ap_vld = 1'b1;
    end else begin
        hv_92_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_93_out_ap_vld = 1'b1;
    end else begin
        hv_93_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_94_out_ap_vld = 1'b1;
    end else begin
        hv_94_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_95_out_ap_vld = 1'b1;
    end else begin
        hv_95_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_96_out_ap_vld = 1'b1;
    end else begin
        hv_96_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_97_out_ap_vld = 1'b1;
    end else begin
        hv_97_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_99_out_ap_vld = 1'b1;
    end else begin
        hv_99_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        hv_9_out_ap_vld = 1'b1;
    end else begin
        hv_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        hv_out_ap_vld = 1'b1;
    end else begin
        hv_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_stream_TDATA_blk_n = in_stream_TVALID;
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_stream_TREADY = 1'b1;
    end else begin
        in_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter13 == 1'b0)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter13 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_1_d0 = ((addr_cmp_reg_8232_pp0_iter4_reg[0:0] == 1'b1) ? reuse_reg_fu_658 : BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608);

assign BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_2_d0 = ((addr_cmp153_reg_8227_pp0_iter3_reg[0:0] == 1'b1) ? reuse_reg149_fu_650 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553);

assign BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_3_d0 = ((addr_cmp159_reg_8222_pp0_iter2_reg[0:0] == 1'b1) ? reuse_reg155_fu_642 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494);

assign BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_4_d0 = ((addr_cmp165_reg_8217_pp0_iter1_reg[0:0] == 1'b1) ? reuse_reg161_fu_634 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445);

assign BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_5_d0 = ((addr_cmp171_reg_8212_pp0_iter1_reg[0:0] == 1'b1) ? reuse_reg167_fu_626 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363);

assign Hv_fu_6123_p3 = ((tmp_1_reg_9469[0:0] == 1'b1) ? sub_ln49_1_reg_9474 : trunc_ln49_2_reg_9479);

assign add_ln111_fu_5060_p2 = (trunc_ln111_reg_8062_pp0_iter4_reg + 10'd320);

assign add_ln139_100_fu_6719_p2 = (count_152_reg_9633 + 7'd1);

assign add_ln139_102_fu_6743_p2 = (count_155_reg_9639 + 7'd1);

assign add_ln139_104_fu_6767_p2 = (count_158_reg_9645 + 7'd1);

assign add_ln139_106_fu_6791_p2 = (count_161_reg_9651 + 7'd1);

assign add_ln139_108_fu_6815_p2 = (count_164_reg_9657 + 7'd1);

assign add_ln139_10_fu_4186_p2 = (count_17_fu_4173_p3 + 4'd1);

assign add_ln139_110_fu_6839_p2 = (count_167_reg_9663 + 7'd1);

assign add_ln139_112_fu_6863_p2 = (count_170_reg_9669 + 7'd1);

assign add_ln139_114_fu_6887_p2 = (count_173_reg_9675 + 7'd1);

assign add_ln139_116_fu_6911_p2 = (count_176_reg_9681 + 7'd1);

assign add_ln139_118_fu_6935_p2 = (count_179_reg_9687 + 7'd1);

assign add_ln139_12_fu_4237_p2 = (count_20_fu_4226_p3 + 4'd1);

assign add_ln139_14_fu_4307_p2 = (count_23_fu_4297_p3 + 5'd1);

assign add_ln139_16_fu_4361_p2 = (count_26_reg_8450 + 5'd1);

assign add_ln139_18_fu_4410_p2 = (count_29_reg_8466 + 5'd1);

assign add_ln139_20_fu_4472_p2 = (count_32_reg_8477 + 5'd1);

assign add_ln139_22_fu_4519_p2 = (count_35_reg_8499 + 5'd1);

assign add_ln139_24_fu_4571_p2 = (count_38_reg_8515 + 5'd1);

assign add_ln139_26_fu_4638_p2 = (count_41_reg_8531 + 5'd1);

assign add_ln139_28_fu_4690_p2 = (count_44_reg_8558 + 5'd1);

assign add_ln139_2_fu_3747_p2 = (count_5_fu_3734_p3 + 3'd1);

assign add_ln139_30_fu_4743_p2 = (count_47_reg_8574 + 6'd1);

assign add_ln139_32_fu_4799_p2 = (count_50_reg_8585 + 6'd1);

assign add_ln139_34_fu_4846_p2 = (count_53_reg_8613 + 6'd1);

assign add_ln139_36_fu_4898_p2 = (count_56_reg_8629 + 6'd1);

assign add_ln139_38_fu_4969_p2 = (count_59_reg_8645 + 6'd1);

assign add_ln139_40_fu_5018_p2 = (count_62_reg_8667 + 6'd1);

assign add_ln139_42_fu_5076_p2 = (count_65_reg_8678 + 6'd1);

assign add_ln139_44_fu_5123_p2 = (count_68_reg_8700 + 6'd1);

assign add_ln139_46_fu_5349_p2 = (count_71_reg_8716 + 6'd1);

assign add_ln139_48_fu_5707_p2 = (count_74_reg_9102 + 6'd1);

assign add_ln139_4_fu_3924_p2 = (count_8_fu_3914_p3 + 3'd1);

assign add_ln139_50_fu_6099_p2 = (count_77_reg_9148 + 6'd1);

assign add_ln139_52_fu_6129_p2 = (count_80_reg_9484 + 6'd1);

assign add_ln139_54_fu_6163_p2 = (count_83_reg_9490 + 6'd1);

assign add_ln139_56_fu_6187_p2 = (count_86_reg_9501 + 6'd1);

assign add_ln139_58_fu_6211_p2 = (count_89_reg_9507 + 6'd1);

assign add_ln139_60_fu_6235_p2 = (count_92_reg_9513 + 6'd1);

assign add_ln139_62_fu_6263_p2 = (count_95_reg_9519 + 7'd1);

assign add_ln139_64_fu_6287_p2 = (count_98_reg_9525 + 7'd1);

assign add_ln139_66_fu_6311_p2 = (count_101_reg_9531 + 7'd1);

assign add_ln139_68_fu_6335_p2 = (count_104_reg_9537 + 7'd1);

assign add_ln139_6_fu_4105_p2 = (count_11_reg_8311 + 4'd1);

assign add_ln139_70_fu_6359_p2 = (count_107_reg_9543 + 7'd1);

assign add_ln139_72_fu_6383_p2 = (count_110_reg_9549 + 7'd1);

assign add_ln139_74_fu_6407_p2 = (count_113_reg_9555 + 7'd1);

assign add_ln139_76_fu_6431_p2 = (count_116_reg_9561 + 7'd1);

assign add_ln139_78_fu_6455_p2 = (count_119_reg_9567 + 7'd1);

assign add_ln139_80_fu_6479_p2 = (count_122_reg_9573 + 7'd1);

assign add_ln139_82_fu_6503_p2 = (count_125_reg_9579 + 7'd1);

assign add_ln139_84_fu_6527_p2 = (count_128_reg_9585 + 7'd1);

assign add_ln139_86_fu_6551_p2 = (count_131_reg_9591 + 7'd1);

assign add_ln139_88_fu_6575_p2 = (count_134_reg_9597 + 7'd1);

assign add_ln139_8_fu_4135_p2 = (count_14_fu_4127_p3 + 4'd1);

assign add_ln139_90_fu_6599_p2 = (count_137_reg_9603 + 7'd1);

assign add_ln139_92_fu_6623_p2 = (count_140_reg_9609 + 7'd1);

assign add_ln139_94_fu_6647_p2 = (count_143_reg_9615 + 7'd1);

assign add_ln139_96_fu_6671_p2 = (count_146_reg_9621 + 7'd1);

assign add_ln139_98_fu_6695_p2 = (count_149_reg_9627 + 7'd1);

assign add_ln139_fu_3524_p2 = (count_2_fu_3511_p3 + 2'd1);

assign add_ln164_fu_3772_p2 = (row_fu_666 + 32'd1);

assign add_ln48_fu_6041_p2 = (ap_phi_reg_pp0_iter6_hue_3_reg_2744 + 17'd360);

assign addr_cmp153_fu_3656_p2 = ((reuse_addr_reg150_fu_646 == idxprom51_reg_8040) ? 1'b1 : 1'b0);

assign addr_cmp159_fu_3648_p2 = ((reuse_addr_reg156_fu_638 == idxprom51_reg_8040) ? 1'b1 : 1'b0);

assign addr_cmp165_fu_3640_p2 = ((reuse_addr_reg162_fu_630 == idxprom51_reg_8040) ? 1'b1 : 1'b0);

assign addr_cmp171_fu_3632_p2 = ((reuse_addr_reg168_fu_622 == idxprom51_reg_8040) ? 1'b1 : 1'b0);

assign addr_cmp177_fu_3624_p2 = ((reuse_addr_reg174_fu_614 == idxprom51_reg_8040) ? 1'b1 : 1'b0);

assign addr_cmp_fu_3664_p2 = ((reuse_addr_reg_fu_654 == idxprom51_reg_8040) ? 1'b1 : 1'b0);

assign and_ln126_1_fu_3709_p2 = (icmp_ln126_fu_3693_p2 & icmp_ln126_2_reg_8077);

assign and_ln126_2_fu_3714_p2 = (and_ln126_fu_3704_p2 & and_ln126_1_fu_3709_p2);

assign and_ln126_fu_3704_p2 = (icmp_ln126_3_reg_8082 & icmp_ln126_1_fu_3699_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd41];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln84_reg_8036 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_stream_TVALID == 1'b0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter14 == 1'b1) & (out_stream_TREADY == 1'b0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((icmp_ln84_reg_8036 == 1'd0) & (in_stream_TVALID == 1'b0));
end

assign ap_block_state40_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state60_pp0_stage2_iter14 = (out_stream_TREADY == 1'b0);
end

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1394 = ((icmp_ln43_reg_8289_pp0_iter5_reg == 1'd0) & (icmp_ln41_reg_8285_pp0_iter5_reg == 1'd0) & (icmp_ln38_reg_8281_pp0_iter5_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1399 = ((icmp_ln43_reg_8289_pp0_iter5_reg == 1'd1) & (icmp_ln41_reg_8285_pp0_iter5_reg == 1'd0) & (icmp_ln38_reg_8281_pp0_iter5_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1404 = ((icmp_ln41_reg_8285_pp0_iter5_reg == 1'd1) & (icmp_ln38_reg_8281_pp0_iter5_reg == 1'd0) & (icmp_ln84_reg_8036_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1984 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_930 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_Hv_2_reg_2755 = 'bx;

assign ap_phi_reg_pp0_iter0_hue_3_reg_2744 = 'bx;

assign b_fu_3602_p1 = in_stream_TDATA[7:0];

assign col_1_fu_3543_p2 = (col_fu_670 + 32'd1);

assign col_2_fu_3785_p3 = ((icmp_ln162_reg_8102[0:0] == 1'b1) ? 32'd0 : col_1_reg_8097);

assign count_100_fu_6298_p2 = (count_99_fu_6292_p3 + 7'd1);

assign count_101_fu_6304_p3 = ((icmp_ln139_66_reg_9219_pp0_iter6_reg[0:0] == 1'b1) ? count_100_fu_6298_p2 : count_99_fu_6292_p3);

assign count_102_fu_6316_p3 = ((icmp_ln139_67_reg_9224_pp0_iter7_reg[0:0] == 1'b1) ? add_ln139_66_fu_6311_p2 : count_101_reg_9531);

assign count_103_fu_6322_p2 = (count_102_fu_6316_p3 + 7'd1);

assign count_104_fu_6328_p3 = ((icmp_ln139_68_reg_9229_pp0_iter7_reg[0:0] == 1'b1) ? count_103_fu_6322_p2 : count_102_fu_6316_p3);

assign count_105_fu_6340_p3 = ((icmp_ln139_69_reg_9234_pp0_iter7_reg[0:0] == 1'b1) ? add_ln139_68_fu_6335_p2 : count_104_reg_9537);

assign count_106_fu_6346_p2 = (count_105_fu_6340_p3 + 7'd1);

assign count_107_fu_6352_p3 = ((icmp_ln139_70_reg_9239_pp0_iter7_reg[0:0] == 1'b1) ? count_106_fu_6346_p2 : count_105_fu_6340_p3);

assign count_108_fu_6364_p3 = ((icmp_ln139_71_reg_9244_pp0_iter7_reg[0:0] == 1'b1) ? add_ln139_70_fu_6359_p2 : count_107_reg_9543);

assign count_109_fu_6370_p2 = (count_108_fu_6364_p3 + 7'd1);

assign count_10_fu_3947_p2 = (zext_ln132_2_fu_3938_p1 + 4'd1);

assign count_110_fu_6376_p3 = ((icmp_ln139_72_reg_9249_pp0_iter7_reg[0:0] == 1'b1) ? count_109_fu_6370_p2 : count_108_fu_6364_p3);

assign count_111_fu_6388_p3 = ((icmp_ln139_73_reg_9254_pp0_iter7_reg[0:0] == 1'b1) ? add_ln139_72_fu_6383_p2 : count_110_reg_9549);

assign count_112_fu_6394_p2 = (count_111_fu_6388_p3 + 7'd1);

assign count_113_fu_6400_p3 = ((icmp_ln139_74_reg_9259_pp0_iter7_reg[0:0] == 1'b1) ? count_112_fu_6394_p2 : count_111_fu_6388_p3);

assign count_114_fu_6412_p3 = ((icmp_ln139_75_reg_9118_pp0_iter8_reg[0:0] == 1'b1) ? add_ln139_74_fu_6407_p2 : count_113_reg_9555);

assign count_115_fu_6418_p2 = (count_114_fu_6412_p3 + 7'd1);

assign count_116_fu_6424_p3 = ((icmp_ln139_76_reg_9264_pp0_iter8_reg[0:0] == 1'b1) ? count_115_fu_6418_p2 : count_114_fu_6412_p3);

assign count_117_fu_6436_p3 = ((icmp_ln139_77_reg_9269_pp0_iter8_reg[0:0] == 1'b1) ? add_ln139_76_fu_6431_p2 : count_116_reg_9561);

assign count_118_fu_6442_p2 = (count_117_fu_6436_p3 + 7'd1);

assign count_119_fu_6448_p3 = ((icmp_ln139_78_reg_9274_pp0_iter8_reg[0:0] == 1'b1) ? count_118_fu_6442_p2 : count_117_fu_6436_p3);

assign count_11_fu_3953_p3 = ((icmp_ln139_6_fu_3942_p2[0:0] == 1'b1) ? count_10_fu_3947_p2 : zext_ln132_2_fu_3938_p1);

assign count_120_fu_6460_p3 = ((icmp_ln139_79_reg_9279_pp0_iter8_reg[0:0] == 1'b1) ? add_ln139_78_fu_6455_p2 : count_119_reg_9567);

assign count_121_fu_6466_p2 = (count_120_fu_6460_p3 + 7'd1);

assign count_122_fu_6472_p3 = ((icmp_ln139_80_reg_9284_pp0_iter8_reg[0:0] == 1'b1) ? count_121_fu_6466_p2 : count_120_fu_6460_p3);

assign count_123_fu_6484_p3 = ((icmp_ln139_81_reg_9289_pp0_iter8_reg[0:0] == 1'b1) ? add_ln139_80_fu_6479_p2 : count_122_reg_9573);

assign count_124_fu_6490_p2 = (count_123_fu_6484_p3 + 7'd1);

assign count_125_fu_6496_p3 = ((icmp_ln139_82_reg_9294_pp0_iter8_reg[0:0] == 1'b1) ? count_124_fu_6490_p2 : count_123_fu_6484_p3);

assign count_126_fu_6508_p3 = ((icmp_ln139_83_reg_9299_pp0_iter9_reg[0:0] == 1'b1) ? add_ln139_82_fu_6503_p2 : count_125_reg_9579);

assign count_127_fu_6514_p2 = (count_126_fu_6508_p3 + 7'd1);

assign count_128_fu_6520_p3 = ((icmp_ln139_84_reg_9304_pp0_iter9_reg[0:0] == 1'b1) ? count_127_fu_6514_p2 : count_126_fu_6508_p3);

assign count_129_fu_6532_p3 = ((icmp_ln139_85_reg_9309_pp0_iter9_reg[0:0] == 1'b1) ? add_ln139_84_fu_6527_p2 : count_128_reg_9585);

assign count_12_fu_4110_p3 = ((icmp_ln139_7_reg_8317[0:0] == 1'b1) ? add_ln139_6_fu_4105_p2 : count_11_reg_8311);

assign count_130_fu_6538_p2 = (count_129_fu_6532_p3 + 7'd1);

assign count_131_fu_6544_p3 = ((icmp_ln139_86_reg_9123_pp0_iter9_reg[0:0] == 1'b1) ? count_130_fu_6538_p2 : count_129_fu_6532_p3);

assign count_132_fu_6556_p3 = ((icmp_ln139_87_reg_9314_pp0_iter9_reg[0:0] == 1'b1) ? add_ln139_86_fu_6551_p2 : count_131_reg_9591);

assign count_133_fu_6562_p2 = (count_132_fu_6556_p3 + 7'd1);

assign count_134_fu_6568_p3 = ((icmp_ln139_88_reg_9319_pp0_iter9_reg[0:0] == 1'b1) ? count_133_fu_6562_p2 : count_132_fu_6556_p3);

assign count_135_fu_6580_p3 = ((icmp_ln139_89_reg_9324_pp0_iter9_reg[0:0] == 1'b1) ? add_ln139_88_fu_6575_p2 : count_134_reg_9597);

assign count_136_fu_6586_p2 = (count_135_fu_6580_p3 + 7'd1);

assign count_137_fu_6592_p3 = ((icmp_ln139_90_reg_9329_pp0_iter9_reg[0:0] == 1'b1) ? count_136_fu_6586_p2 : count_135_fu_6580_p3);

assign count_138_fu_6604_p3 = ((icmp_ln139_91_reg_9334_pp0_iter10_reg[0:0] == 1'b1) ? add_ln139_90_fu_6599_p2 : count_137_reg_9603);

assign count_139_fu_6610_p2 = (count_138_fu_6604_p3 + 7'd1);

assign count_13_fu_4121_p2 = (count_12_fu_4110_p3 + 4'd1);

assign count_140_fu_6616_p3 = ((icmp_ln139_92_reg_9339_pp0_iter10_reg[0:0] == 1'b1) ? count_139_fu_6610_p2 : count_138_fu_6604_p3);

assign count_141_fu_6628_p3 = ((icmp_ln139_93_reg_9344_pp0_iter10_reg[0:0] == 1'b1) ? add_ln139_92_fu_6623_p2 : count_140_reg_9609);

assign count_142_fu_6634_p2 = (count_141_fu_6628_p3 + 7'd1);

assign count_143_fu_6640_p3 = ((icmp_ln139_94_reg_9349_pp0_iter10_reg[0:0] == 1'b1) ? count_142_fu_6634_p2 : count_141_fu_6628_p3);

assign count_144_fu_6652_p3 = ((icmp_ln139_95_reg_9354_pp0_iter10_reg[0:0] == 1'b1) ? add_ln139_94_fu_6647_p2 : count_143_reg_9615);

assign count_145_fu_6658_p2 = (count_144_fu_6652_p3 + 7'd1);

assign count_146_fu_6664_p3 = ((icmp_ln139_96_reg_9359_pp0_iter10_reg[0:0] == 1'b1) ? count_145_fu_6658_p2 : count_144_fu_6652_p3);

assign count_147_fu_6676_p3 = ((icmp_ln139_97_reg_9128_pp0_iter11_reg[0:0] == 1'b1) ? add_ln139_96_fu_6671_p2 : count_146_reg_9621);

assign count_148_fu_6682_p2 = (count_147_fu_6676_p3 + 7'd1);

assign count_149_fu_6688_p3 = ((icmp_ln139_98_reg_9364_pp0_iter10_reg[0:0] == 1'b1) ? count_148_fu_6682_p2 : count_147_fu_6676_p3);

assign count_14_fu_4127_p3 = ((icmp_ln139_8_fu_4116_p2[0:0] == 1'b1) ? count_13_fu_4121_p2 : count_12_fu_4110_p3);

assign count_150_fu_6700_p3 = ((icmp_ln139_99_reg_9369_pp0_iter11_reg[0:0] == 1'b1) ? add_ln139_98_fu_6695_p2 : count_149_reg_9627);

assign count_151_fu_6706_p2 = (count_150_fu_6700_p3 + 7'd1);

assign count_152_fu_6712_p3 = ((icmp_ln139_100_reg_9374_pp0_iter11_reg[0:0] == 1'b1) ? count_151_fu_6706_p2 : count_150_fu_6700_p3);

assign count_153_fu_6724_p3 = ((icmp_ln139_101_reg_9379_pp0_iter11_reg[0:0] == 1'b1) ? add_ln139_100_fu_6719_p2 : count_152_reg_9633);

assign count_154_fu_6730_p2 = (count_153_fu_6724_p3 + 7'd1);

assign count_155_fu_6736_p3 = ((icmp_ln139_102_reg_9384_pp0_iter11_reg[0:0] == 1'b1) ? count_154_fu_6730_p2 : count_153_fu_6724_p3);

assign count_156_fu_6748_p3 = ((icmp_ln139_103_reg_9389_pp0_iter11_reg[0:0] == 1'b1) ? add_ln139_102_fu_6743_p2 : count_155_reg_9639);

assign count_157_fu_6754_p2 = (count_156_fu_6748_p3 + 7'd1);

assign count_158_fu_6760_p3 = ((icmp_ln139_104_reg_9394_pp0_iter11_reg[0:0] == 1'b1) ? count_157_fu_6754_p2 : count_156_fu_6748_p3);

assign count_159_fu_6772_p3 = ((icmp_ln139_105_reg_9399_pp0_iter11_reg[0:0] == 1'b1) ? add_ln139_104_fu_6767_p2 : count_158_reg_9645);

assign count_15_fu_4157_p3 = ((icmp_ln139_9_reg_8373[0:0] == 1'b1) ? add_ln139_8_reg_8378 : count_14_reg_8368);

assign count_160_fu_6778_p2 = (count_159_fu_6772_p3 + 7'd1);

assign count_161_fu_6784_p3 = ((icmp_ln139_106_reg_9404_pp0_iter11_reg[0:0] == 1'b1) ? count_160_fu_6778_p2 : count_159_fu_6772_p3);

assign count_162_fu_6796_p3 = ((icmp_ln139_107_reg_9409_pp0_iter12_reg[0:0] == 1'b1) ? add_ln139_106_fu_6791_p2 : count_161_reg_9651);

assign count_163_fu_6802_p2 = (count_162_fu_6796_p3 + 7'd1);

assign count_164_fu_6808_p3 = ((icmp_ln139_108_reg_9414_pp0_iter12_reg[0:0] == 1'b1) ? count_163_fu_6802_p2 : count_162_fu_6796_p3);

assign count_165_fu_6820_p3 = ((icmp_ln139_109_reg_9419_pp0_iter12_reg[0:0] == 1'b1) ? add_ln139_108_fu_6815_p2 : count_164_reg_9657);

assign count_166_fu_6826_p2 = (count_165_fu_6820_p3 + 7'd1);

assign count_167_fu_6832_p3 = ((icmp_ln139_110_reg_9424_pp0_iter12_reg[0:0] == 1'b1) ? count_166_fu_6826_p2 : count_165_fu_6820_p3);

assign count_168_fu_6844_p3 = ((icmp_ln139_111_reg_9429_pp0_iter12_reg[0:0] == 1'b1) ? add_ln139_110_fu_6839_p2 : count_167_reg_9663);

assign count_169_fu_6850_p2 = (count_168_fu_6844_p3 + 7'd1);

assign count_16_fu_4167_p2 = (count_15_fu_4157_p3 + 4'd1);

assign count_170_fu_6856_p3 = ((icmp_ln139_112_reg_9434_pp0_iter12_reg[0:0] == 1'b1) ? count_169_fu_6850_p2 : count_168_fu_6844_p3);

assign count_171_fu_6868_p3 = ((icmp_ln139_113_reg_9439_pp0_iter12_reg[0:0] == 1'b1) ? add_ln139_112_fu_6863_p2 : count_170_reg_9669);

assign count_172_fu_6874_p2 = (count_171_fu_6868_p3 + 7'd1);

assign count_173_fu_6880_p3 = ((icmp_ln139_114_reg_9444_pp0_iter12_reg[0:0] == 1'b1) ? count_172_fu_6874_p2 : count_171_fu_6868_p3);

assign count_174_fu_6892_p3 = ((icmp_ln139_115_reg_9449_pp0_iter13_reg[0:0] == 1'b1) ? add_ln139_114_fu_6887_p2 : count_173_reg_9675);

assign count_175_fu_6898_p2 = (count_174_fu_6892_p3 + 7'd1);

assign count_176_fu_6904_p3 = ((icmp_ln139_116_reg_9454_pp0_iter13_reg[0:0] == 1'b1) ? count_175_fu_6898_p2 : count_174_fu_6892_p3);

assign count_177_fu_6916_p3 = ((icmp_ln139_117_reg_9459_pp0_iter13_reg[0:0] == 1'b1) ? add_ln139_116_fu_6911_p2 : count_176_reg_9681);

assign count_178_fu_6922_p2 = (count_177_fu_6916_p3 + 7'd1);

assign count_179_fu_6928_p3 = ((icmp_ln139_118_reg_9464_pp0_iter13_reg[0:0] == 1'b1) ? count_178_fu_6922_p2 : count_177_fu_6916_p3);

assign count_17_fu_4173_p3 = ((icmp_ln139_10_fu_4162_p2[0:0] == 1'b1) ? count_16_fu_4167_p2 : count_15_fu_4157_p3);

assign count_180_fu_6940_p3 = ((icmp_ln139_119_reg_9496_pp0_iter14_reg[0:0] == 1'b1) ? add_ln139_118_fu_6935_p2 : count_179_reg_9687);

assign count_18_fu_4192_p3 = ((icmp_ln139_11_fu_4181_p2[0:0] == 1'b1) ? add_ln139_10_fu_4186_p2 : count_17_fu_4173_p3);

assign count_19_fu_4221_p2 = (count_18_reg_8393 + 4'd1);

assign count_1_fu_3503_p3 = ((count_fu_3489_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_20_fu_4226_p3 = ((icmp_ln139_12_reg_8399[0:0] == 1'b1) ? count_19_fu_4221_p2 : count_18_reg_8393);

assign count_21_fu_4243_p3 = ((icmp_ln139_13_fu_4232_p2[0:0] == 1'b1) ? add_ln139_12_fu_4237_p2 : count_20_fu_4226_p3);

assign count_22_fu_4260_p2 = (zext_ln132_3_fu_4251_p1 + 5'd1);

assign count_23_fu_4297_p3 = ((icmp_ln139_14_reg_8419[0:0] == 1'b1) ? count_22_reg_8424 : zext_ln132_3_reg_8414);

assign count_24_fu_4313_p3 = ((icmp_ln139_15_fu_4302_p2[0:0] == 1'b1) ? add_ln139_14_fu_4307_p2 : count_23_fu_4297_p3);

assign count_25_fu_4326_p2 = (count_24_fu_4313_p3 + 5'd1);

assign count_26_fu_4332_p3 = ((icmp_ln139_16_fu_4321_p2[0:0] == 1'b1) ? count_25_fu_4326_p2 : count_24_fu_4313_p3);

assign count_27_fu_4366_p3 = ((icmp_ln139_17_fu_4356_p2[0:0] == 1'b1) ? add_ln139_16_fu_4361_p2 : count_26_reg_8450);

assign count_28_fu_4378_p2 = (count_27_fu_4366_p3 + 5'd1);

assign count_29_fu_4384_p3 = ((icmp_ln139_18_fu_4373_p2[0:0] == 1'b1) ? count_28_fu_4378_p2 : count_27_fu_4366_p3);

assign count_2_fu_3511_p3 = ((icmp_ln139_fu_3498_p2[0:0] == 1'b1) ? count_1_fu_3503_p3 : zext_ln132_fu_3494_p1);

assign count_30_fu_4415_p3 = ((icmp_ln139_19_fu_4405_p2[0:0] == 1'b1) ? add_ln139_18_fu_4410_p2 : count_29_reg_8466);

assign count_31_fu_4426_p2 = (count_30_fu_4415_p3 + 5'd1);

assign count_32_fu_4432_p3 = ((icmp_ln139_20_fu_4422_p2[0:0] == 1'b1) ? count_31_fu_4426_p2 : count_30_fu_4415_p3);

assign count_33_fu_4477_p3 = ((icmp_ln139_21_fu_4467_p2[0:0] == 1'b1) ? add_ln139_20_fu_4472_p2 : count_32_reg_8477);

assign count_34_fu_4489_p2 = (count_33_fu_4477_p3 + 5'd1);

assign count_35_fu_4495_p3 = ((icmp_ln139_22_fu_4484_p2[0:0] == 1'b1) ? count_34_fu_4489_p2 : count_33_fu_4477_p3);

assign count_36_fu_4524_p3 = ((icmp_ln139_23_fu_4514_p2[0:0] == 1'b1) ? add_ln139_22_fu_4519_p2 : count_35_reg_8499);

assign count_37_fu_4536_p2 = (count_36_fu_4524_p3 + 5'd1);

assign count_38_fu_4542_p3 = ((icmp_ln139_24_fu_4531_p2[0:0] == 1'b1) ? count_37_fu_4536_p2 : count_36_fu_4524_p3);

assign count_39_fu_4576_p3 = ((icmp_ln139_25_fu_4566_p2[0:0] == 1'b1) ? add_ln139_24_fu_4571_p2 : count_38_reg_8515);

assign count_3_fu_3530_p3 = ((icmp_ln139_1_fu_3519_p2[0:0] == 1'b1) ? add_ln139_fu_3524_p2 : count_2_fu_3511_p3);

assign count_40_fu_4588_p2 = (count_39_fu_4576_p3 + 5'd1);

assign count_41_fu_4594_p3 = ((icmp_ln139_26_fu_4583_p2[0:0] == 1'b1) ? count_40_fu_4588_p2 : count_39_fu_4576_p3);

assign count_42_fu_4643_p3 = ((icmp_ln139_27_fu_4633_p2[0:0] == 1'b1) ? add_ln139_26_fu_4638_p2 : count_41_reg_8531);

assign count_43_fu_4655_p2 = (count_42_fu_4643_p3 + 5'd1);

assign count_44_fu_4661_p3 = ((icmp_ln139_28_fu_4650_p2[0:0] == 1'b1) ? count_43_fu_4655_p2 : count_42_fu_4643_p3);

assign count_45_fu_4695_p3 = ((icmp_ln139_29_fu_4685_p2[0:0] == 1'b1) ? add_ln139_28_fu_4690_p2 : count_44_reg_8558);

assign count_46_fu_4711_p2 = (zext_ln132_4_fu_4702_p1 + 6'd1);

assign count_47_fu_4717_p3 = ((icmp_ln139_30_fu_4706_p2[0:0] == 1'b1) ? count_46_fu_4711_p2 : zext_ln132_4_fu_4702_p1);

assign count_48_fu_4748_p3 = ((icmp_ln139_31_reg_8580[0:0] == 1'b1) ? add_ln139_30_fu_4743_p2 : count_47_reg_8574);

assign count_49_fu_4759_p2 = (count_48_fu_4748_p3 + 6'd1);

assign count_4_fu_3728_p2 = (zext_ln132_1_fu_3720_p1 + 3'd1);

assign count_50_fu_4765_p3 = ((icmp_ln139_32_fu_4754_p2[0:0] == 1'b1) ? count_49_fu_4759_p2 : count_48_fu_4748_p3);

assign count_51_fu_4804_p3 = ((icmp_ln139_33_fu_4794_p2[0:0] == 1'b1) ? add_ln139_32_fu_4799_p2 : count_50_reg_8585);

assign count_52_fu_4816_p2 = (count_51_fu_4804_p3 + 6'd1);

assign count_53_fu_4822_p3 = ((icmp_ln139_34_fu_4811_p2[0:0] == 1'b1) ? count_52_fu_4816_p2 : count_51_fu_4804_p3);

assign count_54_fu_4851_p3 = ((icmp_ln139_35_fu_4841_p2[0:0] == 1'b1) ? add_ln139_34_fu_4846_p2 : count_53_reg_8613);

assign count_55_fu_4863_p2 = (count_54_fu_4851_p3 + 6'd1);

assign count_56_fu_4869_p3 = ((icmp_ln139_36_fu_4858_p2[0:0] == 1'b1) ? count_55_fu_4863_p2 : count_54_fu_4851_p3);

assign count_57_fu_4903_p3 = ((icmp_ln139_37_fu_4893_p2[0:0] == 1'b1) ? add_ln139_36_fu_4898_p2 : count_56_reg_8629);

assign count_58_fu_4915_p2 = (count_57_fu_4903_p3 + 6'd1);

assign count_59_fu_4921_p3 = ((icmp_ln139_38_fu_4910_p2[0:0] == 1'b1) ? count_58_fu_4915_p2 : count_57_fu_4903_p3);

assign count_5_fu_3734_p3 = ((icmp_ln139_2_fu_3723_p2[0:0] == 1'b1) ? count_4_fu_3728_p2 : zext_ln132_1_fu_3720_p1);

assign count_60_fu_4974_p3 = ((icmp_ln139_39_fu_4964_p2[0:0] == 1'b1) ? add_ln139_38_fu_4969_p2 : count_59_reg_8645);

assign count_61_fu_4986_p2 = (count_60_fu_4974_p3 + 6'd1);

assign count_62_fu_4992_p3 = ((icmp_ln139_40_fu_4981_p2[0:0] == 1'b1) ? count_61_fu_4986_p2 : count_60_fu_4974_p3);

assign count_63_fu_5023_p3 = ((icmp_ln139_41_fu_5013_p2[0:0] == 1'b1) ? add_ln139_40_fu_5018_p2 : count_62_reg_8667);

assign count_64_fu_5034_p2 = (count_63_fu_5023_p3 + 6'd1);

assign count_65_fu_5040_p3 = ((icmp_ln139_42_fu_5030_p2[0:0] == 1'b1) ? count_64_fu_5034_p2 : count_63_fu_5023_p3);

assign count_66_fu_5081_p3 = ((icmp_ln139_43_fu_5071_p2[0:0] == 1'b1) ? add_ln139_42_fu_5076_p2 : count_65_reg_8678);

assign count_67_fu_5093_p2 = (count_66_fu_5081_p3 + 6'd1);

assign count_68_fu_5099_p3 = ((icmp_ln139_44_fu_5088_p2[0:0] == 1'b1) ? count_67_fu_5093_p2 : count_66_fu_5081_p3);

assign count_69_fu_5128_p3 = ((icmp_ln139_45_fu_5118_p2[0:0] == 1'b1) ? add_ln139_44_fu_5123_p2 : count_68_reg_8700);

assign count_6_fu_3753_p3 = ((icmp_ln139_3_fu_3742_p2[0:0] == 1'b1) ? add_ln139_2_fu_3747_p2 : count_5_fu_3734_p3);

assign count_70_fu_5140_p2 = (count_69_fu_5128_p3 + 6'd1);

assign count_71_fu_5146_p3 = ((icmp_ln139_46_fu_5135_p2[0:0] == 1'b1) ? count_70_fu_5140_p2 : count_69_fu_5128_p3);

assign count_72_fu_5354_p3 = ((icmp_ln139_47_fu_5344_p2[0:0] == 1'b1) ? add_ln139_46_fu_5349_p2 : count_71_reg_8716);

assign count_73_fu_5366_p2 = (count_72_fu_5354_p3 + 6'd1);

assign count_74_fu_5372_p3 = ((icmp_ln139_48_fu_5361_p2[0:0] == 1'b1) ? count_73_fu_5366_p2 : count_72_fu_5354_p3);

assign count_75_fu_5712_p3 = ((icmp_ln139_49_fu_5703_p2[0:0] == 1'b1) ? add_ln139_48_fu_5707_p2 : count_74_reg_9102);

assign count_76_fu_5723_p2 = (count_75_fu_5712_p3 + 6'd1);

assign count_77_fu_5729_p3 = ((icmp_ln139_50_fu_5719_p2[0:0] == 1'b1) ? count_76_fu_5723_p2 : count_75_fu_5712_p3);

assign count_78_fu_6104_p3 = ((icmp_ln139_51_reg_9154[0:0] == 1'b1) ? add_ln139_50_fu_6099_p2 : count_77_reg_9148);

assign count_79_fu_6110_p2 = (count_78_fu_6104_p3 + 6'd1);

assign count_7_fu_3766_p2 = (count_6_fu_3753_p3 + 3'd1);

assign count_80_fu_6116_p3 = ((icmp_ln139_52_reg_9159[0:0] == 1'b1) ? count_79_fu_6110_p2 : count_78_fu_6104_p3);

assign count_81_fu_6134_p3 = ((icmp_ln139_53_reg_9108[0:0] == 1'b1) ? add_ln139_52_fu_6129_p2 : count_80_reg_9484);

assign count_82_fu_6140_p2 = (count_81_fu_6134_p3 + 6'd1);

assign count_83_fu_6146_p3 = ((icmp_ln139_54_reg_9164[0:0] == 1'b1) ? count_82_fu_6140_p2 : count_81_fu_6134_p3);

assign count_84_fu_6168_p3 = ((icmp_ln139_55_reg_9169[0:0] == 1'b1) ? add_ln139_54_fu_6163_p2 : count_83_reg_9490);

assign count_85_fu_6174_p2 = (count_84_fu_6168_p3 + 6'd1);

assign count_86_fu_6180_p3 = ((icmp_ln139_56_reg_9174[0:0] == 1'b1) ? count_85_fu_6174_p2 : count_84_fu_6168_p3);

assign count_87_fu_6192_p3 = ((icmp_ln139_57_reg_9179[0:0] == 1'b1) ? add_ln139_56_fu_6187_p2 : count_86_reg_9501);

assign count_88_fu_6198_p2 = (count_87_fu_6192_p3 + 6'd1);

assign count_89_fu_6204_p3 = ((icmp_ln139_58_reg_9184[0:0] == 1'b1) ? count_88_fu_6198_p2 : count_87_fu_6192_p3);

assign count_8_fu_3914_p3 = ((icmp_ln139_4_reg_8249[0:0] == 1'b1) ? count_7_reg_8254 : count_6_reg_8244);

assign count_90_fu_6216_p3 = ((icmp_ln139_59_reg_9189_pp0_iter6_reg[0:0] == 1'b1) ? add_ln139_58_fu_6211_p2 : count_89_reg_9507);

assign count_91_fu_6222_p2 = (count_90_fu_6216_p3 + 6'd1);

assign count_92_fu_6228_p3 = ((icmp_ln139_60_reg_9194_pp0_iter6_reg[0:0] == 1'b1) ? count_91_fu_6222_p2 : count_90_fu_6216_p3);

assign count_93_fu_6240_p3 = ((icmp_ln139_61_reg_9199_pp0_iter6_reg[0:0] == 1'b1) ? add_ln139_60_fu_6235_p2 : count_92_reg_9513);

assign count_94_fu_6250_p2 = (zext_ln132_5_fu_6246_p1 + 7'd1);

assign count_95_fu_6256_p3 = ((icmp_ln139_62_reg_9204_pp0_iter6_reg[0:0] == 1'b1) ? count_94_fu_6250_p2 : zext_ln132_5_fu_6246_p1);

assign count_96_fu_6268_p3 = ((icmp_ln139_63_reg_9209_pp0_iter6_reg[0:0] == 1'b1) ? add_ln139_62_fu_6263_p2 : count_95_reg_9519);

assign count_97_fu_6274_p2 = (count_96_fu_6268_p3 + 7'd1);

assign count_98_fu_6280_p3 = ((icmp_ln139_64_reg_9113_pp0_iter6_reg[0:0] == 1'b1) ? count_97_fu_6274_p2 : count_96_fu_6268_p3);

assign count_99_fu_6292_p3 = ((icmp_ln139_65_reg_9214_pp0_iter6_reg[0:0] == 1'b1) ? add_ln139_64_fu_6287_p2 : count_98_reg_9525);

assign count_9_fu_3930_p3 = ((icmp_ln139_5_fu_3919_p2[0:0] == 1'b1) ? add_ln139_4_fu_3924_p2 : count_8_fu_3914_p3);

assign count_fu_3489_p2 = ((hv_fu_674 < threshold) ? 1'b1 : 1'b0);

assign diff_fu_3859_p2 = (maxv_3_fu_3835_p3 - minv_3_fu_3852_p3);

assign g_fu_3592_p4 = {{in_stream_TDATA[15:8]}};

assign grp_fu_2815_p2 = ((reg_2811 < threshold) ? 1'b1 : 1'b0);

assign grp_fu_4015_p0 = ($signed(sext_ln46_fu_3991_p1) - $signed(sext_ln46_1_fu_4002_p1));

assign grp_fu_4015_p1 = grp_fu_4015_p10;

assign grp_fu_4015_p10 = diff_reg_8274;

assign grp_fu_4052_p0 = ($signed(sext_ln44_fu_4028_p1) - $signed(sext_ln44_1_fu_4039_p1));

assign grp_fu_4052_p1 = grp_fu_4052_p10;

assign grp_fu_4052_p10 = diff_reg_8274;

assign grp_fu_4089_p0 = ($signed(sext_ln42_fu_4065_p1) - $signed(sext_ln42_1_fu_4076_p1));

assign grp_fu_4089_p1 = grp_fu_4089_p10;

assign grp_fu_4089_p10 = diff_reg_8274;

assign hue_1_fu_5694_p2 = ($signed(sext_ln44_2_fu_5691_p1) + $signed(17'd120));

assign hue_2_fu_5685_p2 = ($signed(sext_ln46_2_fu_5682_p1) + $signed(17'd240));

assign hue_4_fu_6047_p3 = ((tmp_fu_6033_p3[0:0] == 1'b1) ? add_ln48_fu_6041_p2 : ap_phi_reg_pp0_iter6_hue_3_reg_2744);

assign hv_100_out = hv_210_reg_8977;

assign hv_101_out = hv_211_reg_8984;

assign hv_102_out = hv_212_reg_8990;

assign hv_103_out = hv_213_reg_8996;

assign hv_104_out = hv_214_reg_9002;

assign hv_105_out = hv_215_reg_9008;

assign hv_106_out = hv_216_reg_9014;

assign hv_107_out = hv_217_reg_9020;

assign hv_108_out = hv_218_reg_9026;

assign hv_110_out = hv_110_fu_714;

assign hv_111_out = hv_220_reg_9032;

assign hv_112_out = hv_221_reg_9039;

assign hv_113_out = hv_222_reg_9045;

assign hv_114_out = hv_223_reg_9051;

assign hv_115_out = hv_224_reg_9057;

assign hv_116_out = hv_225_reg_9063;

assign hv_117_out = hv_226_reg_9069;

assign hv_118_out = hv_227_reg_9075;

assign hv_119_out = hv_228_reg_9081;

assign hv_11_out = hv_11_fu_678;

assign hv_12_out = hv_130_reg_8383;

assign hv_13_out = hv_131_reg_8388;

assign hv_149_fu_4098_p3 = ((addr_cmp177_reg_8207[0:0] == 1'b1) ? reuse_reg173_fu_618 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_5_load_reg_8202);

assign hv_14_out = hv_132_reg_8404;

assign hv_159_fu_4285_p3 = ((addr_cmp171_reg_8212_pp0_iter1_reg[0:0] == 1'b1) ? reuse_reg167_fu_626 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_4_load_reg_8363);

assign hv_15_out = hv_133_reg_8409;

assign hv_169_fu_4455_p3 = ((addr_cmp165_reg_8217_pp0_iter1_reg[0:0] == 1'b1) ? reuse_reg161_fu_634 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_3_load_reg_8445);

assign hv_16_out = hv_134_reg_8429;

assign hv_179_fu_4621_p3 = ((addr_cmp159_reg_8222_pp0_iter2_reg[0:0] == 1'b1) ? reuse_reg155_fu_642 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_2_load_reg_8494);

assign hv_17_out = hv_135_reg_8434;

assign hv_189_fu_4782_p3 = ((addr_cmp153_reg_8227_pp0_iter3_reg[0:0] == 1'b1) ? reuse_reg149_fu_650 : BackGrRemoval_stream_v2_stream_stream_ap_uint_8_int_int_linebuf_1_load_reg_8553);

assign hv_18_out = hv_136_reg_8456;

assign hv_199_fu_4952_p3 = ((addr_cmp_reg_8232_pp0_iter4_reg[0:0] == 1'b1) ? reuse_reg_fu_658 : BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_load_reg_8608);

assign hv_19_out = hv_137_reg_8461;

assign hv_1_out = hv_120_reg_8026;

assign hv_20_out = hv_138_reg_8472;

assign hv_22_out = hv_22_fu_682;

assign hv_23_out = hv_140_reg_8483;

assign hv_24_out = hv_141_reg_8505;

assign hv_25_out = hv_142_reg_8510;

assign hv_26_out = hv_143_reg_8521;

assign hv_27_out = hv_144_reg_8526;

assign hv_28_out = hv_145_reg_8537;

assign hv_29_out = hv_146_reg_8542;

assign hv_2_out = hv_121_reg_8031;

assign hv_30_out = hv_147_reg_8564;

assign hv_31_out = hv_148_reg_8569;

assign hv_33_out = hv_33_fu_686;

assign hv_34_out = hv_150_reg_8591;

assign hv_35_out = hv_151_reg_8597;

assign hv_36_out = hv_152_reg_8619;

assign hv_37_out = hv_153_reg_8624;

assign hv_38_out = hv_154_reg_8635;

assign hv_39_out = hv_155_reg_8640;

assign hv_3_out = hv_122_reg_8108;

assign hv_40_out = hv_156_reg_8651;

assign hv_41_out = hv_157_reg_8656;

assign hv_42_out = hv_158_reg_8673;

assign hv_44_out = hv_44_fu_690;

assign hv_45_out = hv_160_reg_8684;

assign hv_46_out = hv_161_reg_8706;

assign hv_47_out = hv_162_reg_8711;

assign hv_48_out = hv_163_reg_8722;

assign hv_49_out = hv_164_reg_8727;

assign hv_4_out = hv_123_reg_8113;

assign hv_50_out = hv_165_reg_8732;

assign hv_51_out = hv_166_reg_8738;

assign hv_52_out = hv_167_reg_8744;

assign hv_53_out = hv_168_reg_8750;

assign hv_55_out = hv_55_fu_694;

assign hv_56_out = hv_170_reg_8756;

assign hv_57_out = hv_171_reg_8763;

assign hv_58_out = hv_172_reg_8769;

assign hv_59_out = hv_173_reg_8775;

assign hv_5_out = hv_124_reg_8118;

assign hv_60_out = hv_174_reg_8781;

assign hv_61_out = hv_175_reg_8787;

assign hv_62_out = hv_176_reg_8793;

assign hv_63_out = hv_177_reg_8799;

assign hv_64_out = hv_178_reg_8805;

assign hv_66_out = hv_66_fu_698;

assign hv_67_out = hv_180_reg_8811;

assign hv_68_out = hv_181_reg_8818;

assign hv_69_out = hv_182_reg_8824;

assign hv_6_out = hv_125_reg_8259;

assign hv_70_out = hv_183_reg_8830;

assign hv_71_out = hv_184_reg_8836;

assign hv_72_out = hv_185_reg_8842;

assign hv_73_out = hv_186_reg_8848;

assign hv_74_out = hv_187_reg_8854;

assign hv_75_out = hv_188_reg_8860;

assign hv_77_out = hv_77_fu_702;

assign hv_78_out = hv_190_reg_8866;

assign hv_79_out = hv_191_reg_8873;

assign hv_7_out = hv_126_reg_8264;

assign hv_80_out = hv_192_reg_8879;

assign hv_81_out = hv_193_reg_8885;

assign hv_82_out = hv_194_reg_8891;

assign hv_83_out = hv_195_reg_8897;

assign hv_84_out = hv_196_reg_8903;

assign hv_85_out = hv_197_reg_8909;

assign hv_86_out = hv_198_reg_8915;

assign hv_88_out = hv_88_fu_706;

assign hv_89_out = hv_200_reg_8922;

assign hv_8_out = hv_127_reg_8269;

assign hv_90_out = hv_201_reg_8929;

assign hv_91_out = hv_202_reg_8935;

assign hv_92_out = hv_203_reg_8941;

assign hv_93_out = hv_204_reg_8947;

assign hv_94_out = hv_205_reg_8953;

assign hv_95_out = hv_206_reg_8959;

assign hv_96_out = hv_207_reg_8965;

assign hv_97_out = hv_208_reg_8971;

assign hv_99_out = hv_99_fu_710;

assign hv_9_out = hv_128_reg_8322;

assign hv_out = hv_fu_674;

assign icmp_ln126_1_fu_3699_p2 = (($signed(row_fu_666) < $signed(sub)) ? 1'b1 : 1'b0);

assign icmp_ln126_2_fu_3478_p2 = (($signed(col_fu_670) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign icmp_ln126_3_fu_3484_p2 = (($signed(col_fu_670) < $signed(sub81)) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_3693_p2 = (($signed(row_fu_666) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign icmp_ln139_100_fu_5918_p2 = ((hv_211_reg_8984 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_101_fu_5922_p2 = ((hv_212_reg_8990 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_102_fu_5926_p2 = ((hv_213_reg_8996 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_103_fu_5930_p2 = ((hv_214_reg_9002 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_104_fu_5934_p2 = ((hv_215_reg_9008 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_105_fu_5938_p2 = ((hv_216_reg_9014 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_106_fu_5942_p2 = ((hv_217_reg_9020 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_107_fu_5946_p2 = ((hv_218_reg_9026 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_108_fu_5950_p2 = ((BackGrRemoval_stream_v2_stream_stream_axis_0_ap_uint_8_int_int_linebuf_6_q0 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_109_fu_5955_p2 = ((hv_110_fu_714 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_10_fu_4162_p2 = ((hv_11_fu_678 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_110_fu_5960_p2 = ((hv_220_reg_9032 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_111_fu_5964_p2 = ((hv_221_reg_9039 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_112_fu_5968_p2 = ((hv_222_reg_9045 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_113_fu_5972_p2 = ((hv_223_reg_9051 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_114_fu_5976_p2 = ((hv_224_reg_9057 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_115_fu_5980_p2 = ((hv_225_reg_9063 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_116_fu_5984_p2 = ((hv_226_reg_9069 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_117_fu_5988_p2 = ((hv_227_reg_9075 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_118_fu_5992_p2 = ((hv_228_reg_9081 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_119_fu_6153_p2 = ((ap_phi_mux_Hv_2_phi_fu_2759_p4 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_11_fu_4181_p2 = ((hv_12_fu_754 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_12_fu_4200_p2 = ((hv_13_fu_758 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_13_fu_4232_p2 = ((hv_14_fu_762 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_14_fu_4255_p2 = ((hv_15_fu_766 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_15_fu_4302_p2 = ((hv_16_fu_770 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_16_fu_4321_p2 = ((hv_17_fu_774 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_17_fu_4356_p2 = ((hv_18_fu_778 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_18_fu_4373_p2 = ((hv_19_fu_782 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_19_fu_4405_p2 = ((hv_20_fu_786 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_1_fu_3519_p2 = ((hv_2_fu_722 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_20_fu_4422_p2 = ((hv_139_reg_8196_pp0_iter1_reg < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_21_fu_4467_p2 = ((hv_22_fu_682 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_22_fu_4484_p2 = ((hv_23_fu_790 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_23_fu_4514_p2 = ((hv_24_fu_794 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_24_fu_4531_p2 = ((hv_25_fu_798 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_25_fu_4566_p2 = ((hv_26_fu_802 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_26_fu_4583_p2 = ((hv_27_fu_806 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_27_fu_4633_p2 = ((hv_28_fu_810 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_28_fu_4650_p2 = ((hv_29_fu_814 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_29_fu_4685_p2 = ((hv_30_fu_818 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_2_fu_3723_p2 = ((hv_3_fu_726 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_30_fu_4706_p2 = ((hv_31_fu_822 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_31_fu_4725_p2 = ((hv_149_reg_8357_pp0_iter2_reg < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_32_fu_4754_p2 = ((hv_33_fu_686 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_33_fu_4794_p2 = ((hv_34_fu_826 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_34_fu_4811_p2 = ((hv_35_fu_830 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_35_fu_4841_p2 = ((hv_36_fu_834 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_36_fu_4858_p2 = ((hv_37_fu_838 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_37_fu_4893_p2 = ((hv_38_fu_842 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_38_fu_4910_p2 = ((hv_39_fu_846 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_39_fu_4964_p2 = ((hv_40_fu_850 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_3_fu_3742_p2 = ((hv_4_fu_730 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_40_fu_4981_p2 = ((hv_41_fu_854 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_41_fu_5013_p2 = ((hv_42_fu_858 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_42_fu_5030_p2 = ((hv_159_reg_8439_pp0_iter4_reg < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_43_fu_5071_p2 = ((hv_44_fu_690 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_44_fu_5088_p2 = ((hv_45_fu_862 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_45_fu_5118_p2 = ((hv_46_fu_866 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_46_fu_5135_p2 = ((hv_47_fu_870 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_47_fu_5344_p2 = ((hv_48_fu_874 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_48_fu_5361_p2 = ((hv_49_fu_878 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_49_fu_5703_p2 = ((hv_165_reg_8732 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_4_fu_3761_p2 = ((hv_5_fu_734 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_50_fu_5719_p2 = ((hv_166_reg_8738 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_51_fu_5737_p2 = ((hv_167_reg_8744 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_52_fu_5741_p2 = ((hv_168_reg_8750 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_53_fu_5380_p2 = ((hv_169_reg_8488_pp0_iter5_reg < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_54_fu_5745_p2 = ((hv_55_fu_694 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_55_fu_5750_p2 = ((hv_170_reg_8756 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_56_fu_5754_p2 = ((hv_171_reg_8763 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_57_fu_5758_p2 = ((hv_172_reg_8769 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_58_fu_5762_p2 = ((hv_173_reg_8775 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_59_fu_5766_p2 = ((hv_174_reg_8781 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_5_fu_3919_p2 = ((hv_6_fu_738 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_60_fu_5770_p2 = ((hv_175_reg_8787 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_61_fu_5774_p2 = ((hv_176_reg_8793 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_62_fu_5778_p2 = ((hv_177_reg_8799 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_63_fu_5782_p2 = ((hv_178_reg_8805 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_64_fu_5384_p2 = ((hv_179_reg_8547_pp0_iter5_reg < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_65_fu_5786_p2 = ((hv_66_fu_698 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_66_fu_5791_p2 = ((hv_180_reg_8811 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_67_fu_5795_p2 = ((hv_181_reg_8818 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_68_fu_5799_p2 = ((hv_182_reg_8824 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_69_fu_5803_p2 = ((hv_183_reg_8830 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_6_fu_3942_p2 = ((hv_7_fu_742 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_70_fu_5807_p2 = ((hv_184_reg_8836 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_71_fu_5811_p2 = ((hv_185_reg_8842 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_72_fu_5815_p2 = ((hv_186_reg_8848 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_73_fu_5819_p2 = ((hv_187_reg_8854 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_74_fu_5823_p2 = ((hv_188_reg_8860 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_75_fu_5388_p2 = ((hv_189_reg_8602_pp0_iter4_reg < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_76_fu_5827_p2 = ((hv_77_fu_702 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_77_fu_5832_p2 = ((hv_190_reg_8866 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_78_fu_5836_p2 = ((hv_191_reg_8873 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_79_fu_5840_p2 = ((hv_192_reg_8879 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_7_fu_3961_p2 = ((hv_8_fu_746 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_80_fu_5844_p2 = ((hv_193_reg_8885 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_81_fu_5848_p2 = ((hv_194_reg_8891 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_82_fu_5852_p2 = ((hv_195_reg_8897 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_83_fu_5856_p2 = ((hv_196_reg_8903 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_84_fu_5860_p2 = ((hv_197_reg_8909 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_85_fu_5864_p2 = ((hv_198_reg_8915 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_86_fu_5392_p2 = ((hv_199_reg_8661 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_87_fu_5868_p2 = ((hv_88_fu_706 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_88_fu_5873_p2 = ((hv_200_reg_8922 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_89_fu_5877_p2 = ((hv_201_reg_8929 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_8_fu_4116_p2 = ((hv_9_fu_750 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_90_fu_5881_p2 = ((hv_202_reg_8935 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_91_fu_5885_p2 = ((hv_203_reg_8941 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_92_fu_5889_p2 = ((hv_204_reg_8947 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_93_fu_5893_p2 = ((hv_205_reg_8953 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_94_fu_5897_p2 = ((hv_206_reg_8959 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_95_fu_5901_p2 = ((hv_207_reg_8965 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_96_fu_5905_p2 = ((hv_208_reg_8971 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_98_fu_5909_p2 = ((hv_99_fu_710 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_99_fu_5914_p2 = ((hv_210_reg_8977 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_3498_p2 = ((hv_1_fu_718 < threshold) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_6946_p2 = ((count_180_fu_6940_p3 > 7'd95) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_3549_p2 = ((col_1_fu_3543_p2 == cols) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_3606_p2 = ((g_fu_3592_p4 > r_fu_3582_p4) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_3830_p2 = ((b_reg_8144 > maxv_1_fu_3825_p3) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_3612_p2 = ((g_fu_3592_p4 < r_fu_3582_p4) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_3847_p2 = ((b_reg_8144 < minv_1_fu_3842_p3) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_3865_p2 = ((maxv_3_fu_3835_p3 == minv_3_fu_3852_p3) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_3871_p2 = ((maxv_3_fu_3835_p3 == r_reg_8123) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_3876_p2 = ((maxv_3_fu_3835_p3 == g_reg_8133) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_3454_p2 = ((pix_fu_662 == total) ? 1'b1 : 1'b0);

assign idxprom51_fu_3468_p1 = col_fu_670;

assign is_last_fu_3538_p2 = ((pix_fu_662 == sub110) ? 1'b1 : 1'b0);

assign maxv_1_fu_3825_p3 = ((icmp_ln31_reg_8156[0:0] == 1'b1) ? g_reg_8133 : r_reg_8123);

assign maxv_3_fu_3835_p3 = ((icmp_ln32_fu_3830_p2[0:0] == 1'b1) ? b_reg_8144 : maxv_1_fu_3825_p3);

assign minv_1_fu_3842_p3 = ((icmp_ln34_reg_8161[0:0] == 1'b1) ? g_reg_8133 : r_reg_8123);

assign minv_3_fu_3852_p3 = ((icmp_ln35_fu_3847_p2[0:0] == 1'b1) ? b_reg_8144 : minv_1_fu_3842_p3);

assign out_b_fu_6985_p3 = ((and_ln126_2_reg_8237_pp0_iter14_reg[0:0] == 1'b1) ? select_ln142_2_fu_6966_p3 : b_reg_8144_pp0_iter14_reg);

assign out_g_fu_6979_p3 = ((and_ln126_2_reg_8237_pp0_iter14_reg[0:0] == 1'b1) ? select_ln142_1_fu_6959_p3 : g_reg_8133_pp0_iter14_reg);

assign out_r_fu_6973_p3 = ((and_ln126_2_reg_8237_pp0_iter14_reg[0:0] == 1'b1) ? select_ln142_fu_6952_p3 : r_reg_8123_pp0_iter14_reg);

assign out_stream_TDATA = {{{out_r_fu_6973_p3}, {out_g_fu_6979_p3}}, {out_b_fu_6985_p3}};

assign out_stream_TDEST = 1'd0;

assign out_stream_TID = 1'd0;

assign out_stream_TKEEP = 3'd7;

assign out_stream_TLAST = is_last_reg_8092_pp0_iter14_reg;

assign out_stream_TSTRB = 3'd7;

assign out_stream_TUSER = 1'd0;

assign pix_2_fu_3459_p2 = (pix_fu_662 + 31'd1);

assign r_fu_3582_p4 = {{in_stream_TDATA[23:16]}};

assign row_1_fu_3778_p3 = ((icmp_ln162_reg_8102[0:0] == 1'b1) ? add_ln164_fu_3772_p2 : row_fu_666);

assign select_ln142_1_fu_6959_p3 = ((icmp_ln142_fu_6946_p2[0:0] == 1'b1) ? 8'd255 : g_reg_8133_pp0_iter14_reg);

assign select_ln142_2_fu_6966_p3 = ((icmp_ln142_fu_6946_p2[0:0] == 1'b1) ? 8'd255 : b_reg_8144_pp0_iter14_reg);

assign select_ln142_fu_6952_p3 = ((icmp_ln142_fu_6946_p2[0:0] == 1'b1) ? 8'd255 : r_reg_8123_pp0_iter14_reg);

assign sext_ln40_fu_5700_p1 = $signed(hue_reg_9097);

assign sext_ln42_1_fu_4076_p1 = $signed(shl_ln42_1_fu_4069_p3);

assign sext_ln42_fu_4065_p1 = $signed(shl_ln_fu_4058_p3);

assign sext_ln44_1_fu_4039_p1 = $signed(shl_ln44_1_fu_4032_p3);

assign sext_ln44_2_fu_5691_p1 = $signed(sdiv_ln44_reg_9092);

assign sext_ln44_fu_4028_p1 = $signed(shl_ln1_fu_4021_p3);

assign sext_ln46_1_fu_4002_p1 = $signed(shl_ln46_1_fu_3995_p3);

assign sext_ln46_2_fu_5682_p1 = $signed(sdiv_ln46_reg_9087);

assign sext_ln46_fu_3991_p1 = $signed(shl_ln2_fu_3984_p3);

assign shl_ln1_fu_4021_p3 = {{sub_ln44_reg_8299}, {6'd0}};

assign shl_ln2_fu_3984_p3 = {{sub_ln46_reg_8293}, {6'd0}};

assign shl_ln42_1_fu_4069_p3 = {{sub_ln42_reg_8305}, {2'd0}};

assign shl_ln44_1_fu_4032_p3 = {{sub_ln44_reg_8299}, {2'd0}};

assign shl_ln46_1_fu_3995_p3 = {{sub_ln46_reg_8293}, {2'd0}};

assign shl_ln_fu_4058_p3 = {{sub_ln42_reg_8305}, {6'd0}};

assign sub_ln42_fu_3908_p2 = (zext_ln42_fu_3902_p1 - zext_ln42_1_fu_3905_p1);

assign sub_ln44_fu_3896_p2 = (zext_ln44_fu_3893_p1 - zext_ln43_fu_3881_p1);

assign sub_ln46_fu_3887_p2 = (zext_ln43_fu_3881_p1 - zext_ln46_fu_3884_p1);

assign sub_ln49_1_fu_6083_p2 = (8'd0 - trunc_ln49_1_fu_6073_p4);

assign sub_ln49_fu_6067_p2 = (9'd0 - trunc_ln40_fu_6055_p1);

assign tmp_fu_6033_p3 = ap_phi_reg_pp0_iter6_hue_3_reg_2744[32'd16];

assign trunc_ln111_fu_3474_p1 = col_fu_670[9:0];

assign trunc_ln40_fu_6055_p1 = hue_4_fu_6047_p3[8:0];

assign trunc_ln49_1_fu_6073_p4 = {{sub_ln49_fu_6067_p2[8:1]}};

assign zext_ln111_fu_5065_p1 = add_ln111_fu_5060_p2;

assign zext_ln132_1_fu_3720_p1 = count_3_reg_8087;

assign zext_ln132_2_fu_3938_p1 = count_9_fu_3930_p3;

assign zext_ln132_3_fu_4251_p1 = count_21_fu_4243_p3;

assign zext_ln132_4_fu_4702_p1 = count_45_fu_4695_p3;

assign zext_ln132_5_fu_6246_p1 = count_93_fu_6240_p3;

assign zext_ln132_fu_3494_p1 = count_fu_3489_p2;

assign zext_ln42_1_fu_3905_p1 = b_reg_8144;

assign zext_ln42_fu_3902_p1 = g_reg_8133;

assign zext_ln43_fu_3881_p1 = r_reg_8123;

assign zext_ln44_fu_3893_p1 = b_reg_8144;

assign zext_ln46_fu_3884_p1 = g_reg_8133;

always @ (posedge ap_clk) begin
    idxprom51_reg_8040[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln132_3_reg_8414[4] <= 1'b0;
end

endmodule //BackGrRemoval_stream_v2_BackGrRemoval_stream_v2_Pipeline_VITIS_LOOP_84_1
