Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
| Date         : Fri Aug 28 20:58:30 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pfm_cmos_wrapper_control_sets_placed.rpt
| Design       : pfm_cmos_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   239 |
| Unused register locations in slices containing registers |   784 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             520 |          198 |
| No           | No                    | Yes                    |             609 |          199 |
| No           | Yes                   | No                     |             295 |          117 |
| Yes          | No                    | No                     |             980 |          288 |
| Yes          | No                    | Yes                    |            1095 |          320 |
| Yes          | Yes                   | No                     |            1125 |          321 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                   |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1_n_0                                                                                                                                                                             |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                                        |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                    |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                      | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                1 |              1 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                                         |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                        |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                   |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                1 |              2 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                 |                2 |              3 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                 |                2 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                |                2 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg          | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/p_5_out                                                                                                                                                                                                |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                |                2 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_rd_sts_tag_reg0                                                                                                                                                                                   |                1 |              3 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                 | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                        | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                          |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                               | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                         |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                         |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                         |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                         | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                            | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                   |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                                         | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                           |                3 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/xbar/inst/m_valid_i_i_1_n_0                                                                                                                                                                                                                   |                3 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                             |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                       | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                       |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_state_wr[3]_i_1_n_0                                                                                                                                                                                      | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                2 |              4 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                    |                2 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                3 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                3 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                          | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | pfm_cmos_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | pfm_cmos_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_rdc2pcc_cmd_ready                                                                                                                                                        | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                     |                2 |              6 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |              7 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |              7 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/sync_em2sp/FSM_onehot_state2[6]_i_1_n_0                                                                                                                                                                                              | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                5 |              7 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg4_reg[0][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg5_reg[0][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg7_reg[0][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg[7]_i_2_n_0                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_xfer_end_strb_reg_reg[7]                                                                                                                                                                                |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                2 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                    | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |                4 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg0_reg[31][0]                                                                                                                                                                    | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg1_reg[31][0]                                                                                                                                                                    | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                1 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg3_reg[31]_0[0]                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |                3 |              8 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                4 |              9 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                2 |              9 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                         | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                4 |              9 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rstint_cnt[9]_i_1_n_0                                                                                                                                                                                                    | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                3 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                5 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/write_len1                                                                                                                                                                                                              | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0                                                                                                                                                                                      |                3 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/read_len1[11]_i_1_n_0                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                3 |             10 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                6 |             11 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                4 |             11 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/rden_ram1                                                                                                                                                                                                                            | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_reg                                                                                                                                                                                                                        |                4 |             11 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/blank_cnt                                                                                                                                                                                                                            | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_reg                                                                                                                                                                                                                        |                3 |             12 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/fvdly_cnt_0                                                                                                                                                                                                                          | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_reg                                                                                                                                                                                                                        |                4 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                4 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg1_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                3 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt                                                                                                                                                                                                             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                3 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/ip2bus_mstwr_req_i_1_n_0                                                                                                                                                                                                | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                5 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/write_cnt[11]_i_1_n_0                                                                                                                                                                                                   | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                4 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg0_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                3 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg5_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                4 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/read_cnt_reg[0]                                                                                                                                                                               | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                3 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                              | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |                5 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg6_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                5 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg7_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                             |                4 |             12 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/mode_det/pixbcnt[11]_i_1_n_0                                                                                                                                                                                                         | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                4 |             12 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/mode_det/pixcnt[11]_i_1_n_0                                                                                                                                                                                                          | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                4 |             12 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/sync_em2sp/hcnt                                                                                                                                                                                                                      | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                6 |             12 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/sync_em2sp/vcnt_0                                                                                                                                                                                                                    | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                5 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/dma_cyc_cnt[11]_i_1_n_0                                                                                                                                                                                                | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                3 |             12 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/ip2bus_mstrd_req_i_1_n_0                                                                                                                                                                                               | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                5 |             12 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/sync_em2sp/addrwr_ram1_reg[11][0]                                                                                                                                                                                                    | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_reg                                                                                                                                                                                                                        |                2 |             12 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                 |                5 |             13 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/bayer2rgb_0/inst/sync_em2sp/E[0]                                                                                                                                                                                                                      | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |                4 |             13 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/wr_fifo_left                                                                                                                                                                                                           | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                4 |             14 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                 |                4 |             14 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |             14 |
|  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |                4 |             14 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                          | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                4 |             16 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |                4 |             16 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                         | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |                4 |             16 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                               | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                6 |             18 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                6 |             19 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg5_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |                8 |             20 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg0_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |                5 |             20 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |                5 |             20 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg7_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |                8 |             20 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg1_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |                6 |             20 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg6_reg[31][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |                6 |             20 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                8 |             21 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_wdc2pcc_cmd_ready                                                                                                                                                         | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                      |                5 |             22 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg5_reg[0][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg6[27]_i_1_n_0                                                                                                                                                                                                            |                4 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg4_reg[0][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/AXI_LITE_IPIF_I/p_0_in                                                                                                                                                                                                          |               10 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg3_reg[31]_0[0]                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/AXI_LITE_IPIF_I/p_0_in                                                                                                                                                                                                          |               10 |             24 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[31][0]                                                                                       | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                 |               13 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg0_reg[31][0]                                                                                                                                                                    | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/AXI_LITE_IPIF_I/p_0_in                                                                                                                                                                                                          |                7 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg1_reg[31][0]                                                                                                                                                                    | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/AXI_LITE_IPIF_I/p_0_in                                                                                                                                                                                                          |                7 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg7_reg[0][0]                                                                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg6[27]_i_1_n_0                                                                                                                                                                                                            |                8 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                  |                8 |             24 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg6[27]_i_1_n_0                                                                                                                                                                                                            |                5 |             24 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/wr_en                                                                                                                                                                                                                   | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |                5 |             25 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                  |                7 |             26 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                         | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |                9 |             28 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                        | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |               12 |             28 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/app_wr_addr                                                                                                                                                                                                             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |               10 |             32 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]                                                                                                                                                                                                    |               18 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in                                                                                                                                                                                                                           |               13 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                         | pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                5 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[12]_0                                                                                                                                                                                                              |               14 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[31]_i_1_n_0                                                                                                                                                                                                | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |               11 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                        | pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                6 |             32 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                               | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |               10 |             33 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                            | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               14 |             34 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                         |               11 |             34 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             34 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               12 |             35 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                     | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                 |                9 |             39 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                 |               10 |             42 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/processing_system7_0/inst/GPIO_O[0]                                                                                                                                                                                                                            |               15 |             43 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                   |                                                                                                                                                                                                                                                                           |                9 |             44 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                   |                                                                                                                                                                                                                                                                           |               11 |             44 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             44 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                           |               11 |             44 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                              | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                6 |             45 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0                                                                                                                                                                                                           |               11 |             45 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                           | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                        |               10 |             46 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                              | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                7 |             46 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_addr_reg1_out                                                                                                                                                           | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                       |               12 |             46 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg15_out                                                                                                                                                          | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                                                        |               13 |             46 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/sig_push_cmd_reg                                                                                                                                                                                                        | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_cmd_full_reg_reg[0]                                                                                                                                                                    |               11 |             46 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/sig_push_cmd_reg                                                                                                                                                                                                       | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]                                                                                                                                                                                     |               14 |             46 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                          |               20 |             49 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                  |               12 |             52 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                  |               13 |             52 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                 |               13 |             53 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                  | pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_reg                                                                                                                                                                                                                        |               16 |             54 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg15_out                                                                                                                                                           | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/SR[0]                                                                                                                                                                                                       |               13 |             54 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                 |               14 |             55 |
|  pfm_cmos_i/clk_wiz_0/inst/clk_out1                         | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                  |                9 |             56 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  | pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               15 |             57 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               30 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               21 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                                        | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                  |               32 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               23 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               19 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               30 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               20 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/write_cnt[11]_i_1_n_0                                                                                                                                                                                                   | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/ip2bus_mstwr_d[63]_i_2_n_0                                                                                                                                                                                                       |               20 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_reg                                                                                                                                                                                                                | pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0                                                                                                                                                                                                    |               18 |             64 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                              | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               17 |             66 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                        |                                                                                                                                                                                                                                                                           |               15 |             66 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               11 |             66 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                    | pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               15 |             67 |
|  pfm_cmos_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               34 |             91 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               52 |            129 |
|  pfm_cmos_i/processing_system7_0/inst/FCLK_CLK2             |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |              112 |            299 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    16 |
| 2      |                    10 |
| 3      |                    14 |
| 4      |                    28 |
| 5      |                     7 |
| 6      |                     6 |
| 7      |                     3 |
| 8      |                    20 |
| 9      |                     3 |
| 10     |                    14 |
| 11     |                     4 |
| 12     |                    20 |
| 13     |                     3 |
| 14     |                     5 |
| 16+    |                    86 |
+--------+-----------------------+


