

================================================================
== Vitis HLS Report for 'BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'
================================================================
* Date:           Sun Jun  9 02:29:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        zz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.116 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      401|      401|  4.010 us|  4.010 us|  401|  401|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3  |      399|      399|         5|          1|          1|   396|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     220|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|     189|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     189|     410|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------+------------------------------------+---------------------+
    |                Instance               |               Module               |      Expression     |
    +---------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1  |ama_addmuladd_5s_2ns_6ns_6ns_9_4_1  |  (i0 + i1) * i2 + i3|
    +---------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_359_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln68_2_fu_180_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln68_fu_324_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln70_1_fu_386_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln70_2_fu_287_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_227_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln72_fu_281_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln75_fu_411_p2       |         +|   0|  0|  16|           9|           1|
    |grp_fu_432_p00           |         -|   0|  0|  16|           9|           9|
    |and_ln68_fu_221_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_174_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln70_fu_195_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln72_fu_215_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln70_fu_233_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln68_1_fu_201_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln68_2_fu_372_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln68_3_fu_330_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln68_4_fu_379_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln68_fu_365_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln70_1_fu_239_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln70_2_fu_247_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln70_3_fu_399_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln70_4_fu_293_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln70_fu_392_p3    |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln68_fu_209_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 220|          88|          97|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_80                                 |   9|          2|    2|          4|
    |idx_1_fu_76                             |   9|          2|    9|         18|
    |idx_fu_84                               |   9|          2|    9|         18|
    |indvar_flatten15_fu_100                 |   9|          2|    9|         18|
    |indvar_flatten_fu_88                    |   9|          2|    4|          8|
    |indvars_iv90_fu_96                      |   9|          2|    9|         18|
    |j_fu_72                                 |   9|          2|    2|          4|
    |k_fu_92                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|   69|        138|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln68_reg_511                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_80                           |   2|   0|    2|          0|
    |icmp_ln70_reg_503                 |   1|   0|    1|          0|
    |idx_1_fu_76                       |   9|   0|    9|          0|
    |idx_fu_84                         |   9|   0|    9|          0|
    |indvar_flatten15_fu_100           |   9|   0|    9|          0|
    |indvar_flatten_fu_88              |   4|   0|    4|          0|
    |indvars_iv90_fu_96                |   9|   0|    9|          0|
    |j_fu_72                           |   2|   0|    2|          0|
    |k_fu_92                           |   6|   0|    6|          0|
    |and_ln68_reg_511                  |  64|  32|    1|          0|
    |icmp_ln70_reg_503                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 189|  64|   63|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|x_in_Addr_A     |  out|   32|        bram|                                                                  x_in|         array|
|x_in_EN_A       |  out|    1|        bram|                                                                  x_in|         array|
|x_in_WEN_A      |  out|    1|        bram|                                                                  x_in|         array|
|x_in_Din_A      |  out|    8|        bram|                                                                  x_in|         array|
|x_in_Dout_A     |   in|    8|        bram|                                                                  x_in|         array|
|inn_V_address0  |  out|    9|   ap_memory|                                                                 inn_V|         array|
|inn_V_ce0       |  out|    1|   ap_memory|                                                                 inn_V|         array|
|inn_V_we0       |  out|    1|   ap_memory|                                                                 inn_V|         array|
|inn_V_d0        |  out|    8|   ap_memory|                                                                 inn_V|         array|
+----------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

