Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 12 14:58:04 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (273)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (647)
5. checking no_input_delay (4)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (273)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 173 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (647)
--------------------------------------------------
 There are 647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.919     -910.001                    272                 2653        0.039        0.000                      0                 2653        4.020        0.000                       0                  1179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -10.919     -910.001                    272                 2653        0.039        0.000                      0                 2653        4.020        0.000                       0                  1179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          272  Failing Endpoints,  Worst Slack      -10.919ns,  Total Violation     -910.001ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.919ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.285ns  (logic 3.432ns (16.919%)  route 16.853ns (83.081%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.843    25.428    debugger/ram/write_en
    RAMB18_X1Y16         RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.179    15.077    
                         clock uncertainty           -0.035    15.042    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.510    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -25.428    
  -------------------------------------------------------------------
                         slack                                -10.919    

Slack (VIOLATED) :        -10.859ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.225ns  (logic 3.432ns (16.969%)  route 16.793ns (83.031%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.783    25.368    debugger/ram/write_en
    RAMB18_X1Y16         RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.179    15.077    
                         clock uncertainty           -0.035    15.042    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.510    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -25.368    
  -------------------------------------------------------------------
                         slack                                -10.859    

Slack (VIOLATED) :        -10.859ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.225ns  (logic 3.432ns (16.969%)  route 16.793ns (83.031%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.783    25.368    debugger/ram/write_en
    RAMB18_X1Y16         RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.179    15.077    
                         clock uncertainty           -0.035    15.042    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.510    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -25.368    
  -------------------------------------------------------------------
                         slack                                -10.859    

Slack (VIOLATED) :        -10.774ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.142ns  (logic 3.432ns (17.039%)  route 16.710ns (82.961%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.699    25.285    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.179    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.511    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -25.285    
  -------------------------------------------------------------------
                         slack                                -10.774    

Slack (VIOLATED) :        -10.774ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.142ns  (logic 3.432ns (17.039%)  route 16.710ns (82.961%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.699    25.285    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.179    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.511    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -25.285    
  -------------------------------------------------------------------
                         slack                                -10.774    

Slack (VIOLATED) :        -10.757ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.193ns  (logic 3.432ns (16.996%)  route 16.761ns (83.004%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.750    25.336    debugger/ram/write_en
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.484    14.889    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.579    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -25.336    
  -------------------------------------------------------------------
                         slack                                -10.757    

Slack (VIOLATED) :        -10.757ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.193ns  (logic 3.432ns (16.996%)  route 16.761ns (83.004%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.750    25.336    debugger/ram/write_en
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.484    14.889    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.579    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -25.336    
  -------------------------------------------------------------------
                         slack                                -10.757    

Slack (VIOLATED) :        -10.757ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.193ns  (logic 3.432ns (16.996%)  route 16.761ns (83.004%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.750    25.336    debugger/ram/write_en
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.484    14.889    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.579    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -25.336    
  -------------------------------------------------------------------
                         slack                                -10.757    

Slack (VIOLATED) :        -10.751ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.118ns  (logic 3.432ns (17.059%)  route 16.686ns (82.941%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.676    25.261    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.179    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.511    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -25.261    
  -------------------------------------------------------------------
                         slack                                -10.751    

Slack (VIOLATED) :        -10.751ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.118ns  (logic 3.432ns (17.059%)  route 16.686ns (82.941%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X51Y54         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=20, routed)          0.916     6.515    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  game_beta/game_controlunit/mem_reg_0_i_16/O
                         net (fo=36, routed)          0.900     7.539    game_beta/game_regfiles/write_data[1]
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.663 f  game_beta/game_regfiles/mem_reg_1_i_55/O
                         net (fo=1, routed)           0.797     8.460    game_beta/game_controlunit/mem_reg_1_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.584 r  game_beta/game_controlunit/mem_reg_1_i_14/O
                         net (fo=15, routed)          0.428     9.012    game_beta/game_controlunit/write_data[55]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  game_beta/game_controlunit/mem_reg_0_i_97/O
                         net (fo=93, routed)          0.946    10.082    game_beta/game_controlunit/write_data[19]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.206 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_315/O
                         net (fo=3, routed)           0.884    11.090    game_beta/game_controlunit/M_left_half_circle_q[15]_i_315_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.214 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_303/O
                         net (fo=3, routed)           0.600    11.814    game_beta/game_controlunit/M_left_half_circle_q[15]_i_303_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.938 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_274/O
                         net (fo=4, routed)           1.033    12.971    game_beta/game_controlunit/M_left_half_circle_q[15]_i_274_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_235/O
                         net (fo=5, routed)           0.485    13.580    game_beta/game_controlunit/M_left_half_circle_q[15]_i_235_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.704 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_192/O
                         net (fo=6, routed)           0.610    14.314    game_beta/game_controlunit/M_left_half_circle_q[15]_i_192_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_151/O
                         net (fo=6, routed)           0.670    15.108    game_beta/game_controlunit/M_left_half_circle_q[15]_i_151_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_117/O
                         net (fo=7, routed)           0.787    16.020    game_beta/game_controlunit/M_left_half_circle_q[15]_i_117_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.144 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_86/O
                         net (fo=4, routed)           0.603    16.746    game_beta/game_controlunit/M_left_half_circle_q[15]_i_86_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.870 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_89/O
                         net (fo=7, routed)           0.801    17.671    game_beta/game_controlunit/M_left_half_circle_q[15]_i_89_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    17.795 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_70/O
                         net (fo=1, routed)           0.810    18.605    game_beta/game_controlunit/M_left_half_circle_q[15]_i_70_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.729 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_comp/O
                         net (fo=2, routed)           0.458    19.187    game_beta/game_controlunit/M_left_half_circle_q[15]_i_50_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_comp/O
                         net (fo=2, routed)           0.826    20.137    game_beta/game_controlunit/M_left_half_circle_q[15]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.261 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_comp/O
                         net (fo=3, routed)           0.592    20.853    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.977 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_20/O
                         net (fo=1, routed)           0.433    21.410    game_beta/game_controlunit/M_left_half_circle_q[15]_i_20_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    21.534 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_13/O
                         net (fo=4, routed)           0.606    22.140    game_beta/game_controlunit/M_left_half_circle_q[15]_i_13_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.264 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_2_comp_1/O
                         net (fo=12, routed)          0.506    22.770    debugger/ram/write_data[136]
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.894 f  debugger/ram/M_waddr_q[7]_i_20/O
                         net (fo=1, routed)           0.302    23.196    debugger/ram/M_waddr_q[7]_i_20_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.124    23.320 f  debugger/ram/M_waddr_q[7]_i_4_comp_3/O
                         net (fo=1, routed)           0.808    24.128    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.252 r  debugger/force_sync/M_waddr_q[7]_i_1_comp/O
                         net (fo=11, routed)          0.209    24.461    debugger/force_sync/E[0]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.124    24.585 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.676    25.261    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.179    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.511    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -25.261    
  -------------------------------------------------------------------
                         slack                                -10.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[279]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.808%)  route 0.222ns (61.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.557     1.501    debugger/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  debugger/M_trigger_data_q_reg[279]/Q
                         net (fo=2, routed)           0.222     1.864    debugger/M_trigger_data_q_reg_n_0_[279]
    SLICE_X34Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.823     2.013    debugger/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[278]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.063     1.826    debugger/M_trigger_data_q_reg[278]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.909%)  route 0.275ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X53Y57         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_beta/game_regfiles/M_player1_score_q_reg[9]/Q
                         net (fo=33, routed)          0.275     1.923    debugger/ram/write_data[9]
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.557     1.501    debugger/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  debugger/M_trigger_data_q_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  debugger/M_trigger_data_q_reg[171]/Q
                         net (fo=2, routed)           0.235     1.877    debugger/M_trigger_data_q_reg_n_0_[171]
    SLICE_X36Y64         FDRE                                         r  debugger/M_trigger_data_q_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.824     2.014    debugger/clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  debugger/M_trigger_data_q_reg[170]/C
                         clock pessimism             -0.251     1.764    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.070     1.834    debugger/M_trigger_data_q_reg[170]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.307%)  route 0.247ns (63.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.560     1.504    debugger/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  debugger/M_trigger_data_q_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debugger/M_trigger_data_q_reg[187]/Q
                         net (fo=2, routed)           0.247     1.892    debugger/M_trigger_data_q_reg_n_0_[187]
    SLICE_X35Y56         FDRE                                         r  debugger/M_trigger_data_q_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.828     2.018    debugger/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  debugger/M_trigger_data_q_reg[186]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.070     1.838    debugger/M_trigger_data_q_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[551]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.282%)  route 0.224ns (57.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  debugger/M_trigger_data_q_reg[551]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  debugger/M_trigger_data_q_reg[551]/Q
                         net (fo=3, routed)           0.224     1.897    debugger/Q[2]
    SLICE_X50Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.838     2.028    debugger/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[550]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059     1.841    debugger/M_trigger_data_q_reg[550]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 debugger/M_waddr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.337%)  route 0.415ns (74.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.567     1.511    debugger/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  debugger/M_waddr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  debugger/M_waddr_q_reg[3]/Q
                         net (fo=7, routed)           0.415     2.067    debugger/ram/mem_reg_2_0[3]
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.246     1.821    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.004    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[436]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.636%)  route 0.278ns (66.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.558     1.502    debugger/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[436]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  debugger/M_trigger_data_q_reg[436]/Q
                         net (fo=2, routed)           0.278     1.921    debugger/M_trigger_data_q_reg_n_0_[436]
    SLICE_X35Y60         FDRE                                         r  debugger/M_trigger_data_q_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  debugger/M_trigger_data_q_reg[435]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.071     1.837    debugger/M_trigger_data_q_reg[435]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[391]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.582%)  route 0.240ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.557     1.501    debugger/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[391]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  debugger/M_trigger_data_q_reg[391]/Q
                         net (fo=2, routed)           0.240     1.905    debugger/M_trigger_data_q_reg_n_0_[391]
    SLICE_X34Y61         FDRE                                         r  debugger/M_trigger_data_q_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X34Y61         FDRE                                         r  debugger/M_trigger_data_q_reg[390]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.053     1.819    debugger/M_trigger_data_q_reg[390]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.626%)  route 0.266ns (65.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.561     1.505    debugger/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  debugger/M_trigger_data_q_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debugger/M_trigger_data_q_reg[175]/Q
                         net (fo=2, routed)           0.266     1.912    debugger/M_trigger_data_q_reg_n_0_[175]
    SLICE_X34Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.823     2.013    debugger/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  debugger/M_trigger_data_q_reg[174]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.059     1.822    debugger/M_trigger_data_q_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.620%)  route 0.292ns (66.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.564     1.508    game_beta/game_regfiles/CLK
    SLICE_X52Y55         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  game_beta/game_regfiles/M_player1_score_q_reg[6]/Q
                         net (fo=35, routed)          0.292     1.948    debugger/ram/write_data[6]
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     1.830    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y56   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y67   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y68   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y69   debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y68   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y65   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56   debugger/M_data_old_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60   debugger/M_data_old_q_reg[109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y61   debugger/M_data_old_q_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58   debugger/M_trigger_data_q_reg[161]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y75   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56   debugger/M_data_old_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y67   debugger/M_data_old_q_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y68   debugger/M_data_old_q_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y68   debugger/M_data_old_q_reg[103]/C



