[["0",{"pageContent":"Building a few houses isn’t enough to \nmake a neighborhood. You also need to   build the roads and sidewalks to connect them. Same with an integrated circuit. You can \nstick a billion transistors on an IC,   but they are useless if you \ncannot also connect them. That is what interconnects are for. They \nare wires for transmitting the electrical   signals between transistors \nand other circuit elements. For over 30 years, we used to make these \ninterconnects and their insulating layers   from aluminium and silicon dioxide, respectively. But by the late 1990s, it became \ntechnically necessary to use new   materials. Big technology transitions \nare opportunities for certain companies   to pull ahead of the rest. In this \ncase, that certain company was TSMC. In this video, we are going to look at another one","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":1,"to":10}}}}],["1",{"pageContent":"are opportunities for certain companies   to pull ahead of the rest. In this \ncase, that certain company was TSMC. In this video, we are going to look at another one \nof the semiconductor industry's major transitions:   The transition to copper/Low-K interconnects. ## Metallization Since these interconnects are made from metals,   the industry calls the process of \nlaying these down \"metallization\". As a \"back end of the line\" process,   we do this metallization after we make \nthe transistors on the silicon wafer. The step where we produce \nthose silicon transistors is   called - what else? - \"the front end of the line\". So at the start of metallization, we have \nthe wafer with its transistor circuitry   etched into silicon. To get our \ninterconnects, we then put on layers   of fine metal wiring - called “metal \nlayers” - on top of the transistors. The metal layers are separated by \nlayers of an insulating dielectric   material. The technical term for","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":9,"to":18}}}}],["2",{"pageContent":"layers” - on top of the transistors. The metal layers are separated by \nlayers of an insulating dielectric   material. The technical term for \nthese is \"intermetal dielectric   layers\" - which is as literal a \nname as you can possibly hope for. We will also need to cut holes into \nthe intermetal dielectric layers   to connect together multiple metal \nlayers. We call these cuts \"vias\". So initially, you might think of \nan integrated circuit as this flat,   idyllic landscape of silicon circuitry. Wrong, my dudes. Today's advanced ICs are \nmore like Hong Kong's old Kowloon Walled   City. Layers and layers jumbled on top of \none another, intricately interconnected. ## RC Delay We just want our interconnects to work. Is that   too much to ask? Apparently \nnot, because reality sucks. We need to talk about something known as RC delay.   The \"RC\" in RC delay stands \nfor resistance-capacitance. All wires have resistance in \nthem. Resistance impedes the   flow of electrons through the metal -","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":17,"to":28}}}}],["3",{"pageContent":"for resistance-capacitance. All wires have resistance in \nthem. Resistance impedes the   flow of electrons through the metal - \ndegrading the signal and losing energy. A wire's resistance is dependent on its \nmaterial and proportional to its length. So,   thicker, shorter, and wider \nwires have less resistance. And then there is capacitance - which refers \nto objects' abilities to store charge. Because the wires are so physically \nclose to each other and have these   insulating dielectric layers in between \nthem, the whole setup stores charge. Why? It is because the setup mimics a real-life   capacitor - two conductors \nwith a dielectric between them.   This higher, unwanted capacitance slows down \nthe interconnect's ability to carry signals. So resistance and capacitance join up to create \nsomething called RC delay. It is the extra time   for an electric signal to travel through \nan interconnect. The longer the RC delay,   the longer it takes for signals","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":27,"to":38}}}}],["4",{"pageContent":"something called RC delay. It is the extra time   for an electric signal to travel through \nan interconnect. The longer the RC delay,   the longer it takes for signals \nto propagate throughout the chip. A way that I have seen it explained is like \nfilling a bucket of water. Resistance is like   how fast we can put water into the bucket. \nAnd capacitance refers to the bucket's   literal size. How fast it takes to fill the \nbucket with water, that is our RC delay. ## Local Interconnects A single microchip has several \ntypes of interconnects within them. The lowest layers of metal wires to go on top   of the transistors are referred \nto as the \"local interconnects\". As the name implies, local interconnects \nconnect local \"blocks\" of adjacent elements.   Kind of like the small roads and \nstreets in your neighborhood. Since these interconnects don't have to go so far,   we can make them thinner and put them \ncloser to each other. But since they are   so close to the transistor layer, they","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":37,"to":47}}}}],["5",{"pageContent":"closer to each other. But since they are   so close to the transistor layer, they \nalso need to be more heat-resistant. We commonly produce these local \ninterconnects from materials   like poly-silicon, tungsten or aluminium. ## Global Interconnects Higher up on the chip, we have \n\"global interconnect\" layers. These are larger, longer connections that span \nlarge portions of the chip. So you can imagine   that they are like city avenues or even highways \n- connecting together large neighborhood blocks. These global interconnects are also used \nto deliver other signals necessary for chip   operation. Clock signals to synchronize the chip's \ndifferent parts. Power to operate the chip. So on. Because they have to cover \nlarge distances within the chip,   we want their resistance to be \nas low as possible. So we make   them to be as thick as possible and use \nlow-resistivity metals to produce them. In between the global and local metal layers,","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":47,"to":57}}}}],["6",{"pageContent":"as low as possible. So we make   them to be as thick as possible and use \nlow-resistivity metals to produce them. In between the global and local metal layers, \nwe have medium-distance metal layers. These   have a variety of names like semi-global \ninterconnects or intermodule interconnects. So on. ## Logic versus Memory You tend to find more metal layers \non logic chips than memory chips. Memories might have perhaps 3-5 metal layers. \nThere are a few reasons for this. First,   memory has a repetitive, very dense structure \nthat doesn't need a lot of interconnects. Second, memories tend to have a bumpy \nstructure. There might be things   like trench capacitors - deep holes in the \nsilicon used for storing electrical charges. Logic chips on the other hand are \nmuch more irregular, with less   device density. But it is more important \nthat they are connected the right way,   so we generally need more interconnects","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":56,"to":66}}}}],["7",{"pageContent":"much more irregular, with less   device density. But it is more important \nthat they are connected the right way,   so we generally need more interconnects \nand more metal layers. Sometimes 10-15. ## Materials In the beginning, we used silicon dioxide \nfor the intermetal dielectric layer and   aluminium for the interconnects \n- especially the global ones. The primary reason for this is that \nboth silicon dioxide and aluminium   are very easy to work with in manufacturing. You can easily lay down a good, \nthick layer of silicon dioxide   in between the metal layers thanks \nto chemical vapor deposition tools. And as for aluminium, the metal has the \nfourth lowest resistance behind silver,   copper, and gold. It also works well with the \nsilicon dioxide in a manufacturing context. Here is how we do it, we start \nwith a layer of silicon dioxide. Now we lay down a plain thick layer of \naluminium on top of the silicon dioxide. We then use lithography to transfer the","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":65,"to":76}}}}],["8",{"pageContent":"with a layer of silicon dioxide. Now we lay down a plain thick layer of \naluminium on top of the silicon dioxide. We then use lithography to transfer the \npattern over to the aluminium metal layer. And then simply etch away the parts we don't \nneed. There, we have a metal layer done. If we still have more layers to do, \nthen we need to deposit another layer   of intermetal dielectric on top of the this metal,   polishing it down so that we can start \nagain with a smooth, flat surface. Aluminium and silicon dioxide suit each other. \nWhen you lay down that aluminium metal layer   on top of the silicon dioxide dielectric, the \ntwo react to create aluminium oxide or alumina. This alumina layer acts like a protective \nsheath, preventing the rest of the aluminium   atoms from diffusing into the rest of \nthe silicon dioxide. For the first 30   years of semiconductor technology, this","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":75,"to":84}}}}],["9",{"pageContent":"sheath, preventing the rest of the aluminium   atoms from diffusing into the rest of \nthe silicon dioxide. For the first 30   years of semiconductor technology, this \nprocess worked quite well until it didn't. ## Getting Denser Over time, chips got more dense. Transistors got smaller. We were \nputting more of them onto a single chip. More transistors means more \ninterconnects. Generally,   semiconductor designers scaled the \ninterconnect system in two ways. They first shrank the size of \nthe interconnects. For instance,   pitch or the distance between two parallel wires. But this raises the electrical resistance of the   wires. More resistance means more \nRC delay, slowing down the chip. So engineers responded by simply making \nthe wires relatively taller. But there is   a limit to how much taller these wires can \nstand up over the rest of the landscape. This step-like structure is difficult to \nwork with in manufacturing. Just imagine   trying to coat and etch such","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":83,"to":93}}}}],["10",{"pageContent":"stand up over the rest of the landscape. This step-like structure is difficult to \nwork with in manufacturing. Just imagine   trying to coat and etch such \neven angles at nanometer scale. Not to mention, denser clusters \nof wires leads to more unwanted   capacitance. More capacitance means \nmore RC delay, slowing down the chip. So let's just add more more metal layers right? \nWell, this has its own set of process challenges.   These layers still have to go through the \nsemiconductor game loop of depositing thin   layers, transferring the pattern onto \nthem using lithography, and then etch. The more stacked metal layers there are,   the more chances we have to mess things \nup. The more chances to mess things up,   the worse the yield will be. And bad yields \nmake the chip less economically viable. ## The Big Problem In the beginning, manufacturers and \ndesigners did not much care about RC delay. This is because the RC delay was smaller than","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":92,"to":102}}}}],["11",{"pageContent":"make the chip less economically viable. ## The Big Problem In the beginning, manufacturers and \ndesigners did not much care about RC delay. This is because the RC delay was smaller than \nthe delays from the circuit devices themselves. But as time progressed and chips \nhave gotten more complicated, RC delay has become a more significant \ncontributor to the chip's final speed. By the mid-1990s it became clear that things \ncould not progress the same way they had before.   In 1978, IBM reported that the interconnect \npitch for the second metal layer - called   M2 - was about 20 micrometers. Remember M2 \nis a local interconnect, so the thinnest. By 1994, the interconnect pitches on the highest   global layers - which are supposed to \nbe the widest - were 1.8 micrometers. New technological changes convinced the industry \nto use aluminium interconnect technology for one   more generation - the 250 nanometer node which","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":101,"to":110}}}}],["12",{"pageContent":"be the widest - were 1.8 micrometers. New technological changes convinced the industry \nto use aluminium interconnect technology for one   more generation - the 250 nanometer node which \nstarted ramping up in 1996. But the end loomed. Looking ahead at the 100 nanometer \nprocess node scheduled a few years away,   it would take six times as long to \ntransmit a signal through a 1-millimeter   long interconnect as it would to send it \nthrough an equivalent-sized transistor. Lame. They might as well put \nthe signals on a mail pigeon. ## Copper & Low-K So we need to figure out a way to \nfix this RC delay issue. The way   the scientists came up was to replace \nthe interconnect system's materials. First, we change the low-resistivity metals in the \ninterconnects themselves from aluminium to copper. This was an obvious choice. Copper lines have 35% \nless resistance than their aluminium counterparts. Second, we can cut unwanted capacitance","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":109,"to":119}}}}],["13",{"pageContent":"interconnects themselves from aluminium to copper. This was an obvious choice. Copper lines have 35% \nless resistance than their aluminium counterparts. Second, we can cut unwanted capacitance \nby changing the material in the insulating   dielectric layer from silicon dioxide \nto another one that carries less charge. We measure a substance's ability \nto store charge using a factor   called \"dielectric constant\" or \"k-value\". So this new material needed to have a k-value \nlower than that of the traditionally used   silicon dioxide - 3.9 - it was referred \nto as \"low-K dielectric\". Creative. Together, a copper & low-K solution lets \nmanufacturers do fewer metal layers and   thinner wires - potentially cutting \nthe RC delay time by a factor of four. ## IBM's Big Announcement In September 1997, IBM shocked the semiconductor   world when they announced that they had \nsuccessfully produced copper interconnects. They had been working on the problem for","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":118,"to":127}}}}],["14",{"pageContent":"successfully produced copper interconnects. They had been working on the problem for \n15 years. As the project - code-named   \"red aluminium\" - ramped up, a team of IBM \nengineers worked 18 hours a day in secret. Engineer Ron Goldblatt recalled \nstanding at the IBM parking lot   at 3 AM, wondering if he should \nbother driving home. He says: > \"There was a real period of time when we \nlost all track of time ... they couldn't   pay someone enough to make them do it. It \nhas to be a different sense of motivation\" It was a triumphant achievement, capped \nby one of the most famous images in   semiconductor history. Six layers \nof copper interconnects. Beautiful. IBM said that they intended to mass-produce \ncopper-wired wafers by \"early\" 1998 - with   the first chips going to its critical \ncustomer Apple Computer for their Power Macs. ## Copper Problems IBM's announcement was such a big deal because","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":127,"to":137}}}}],["15",{"pageContent":"copper-wired wafers by \"early\" 1998 - with   the first chips going to its critical \ncustomer Apple Computer for their Power Macs. ## Copper Problems IBM's announcement was such a big deal because \ncopper has some serious manufacturing problems. Aluminium and silicon are good friends,   manufacturing-wise. This is \nnot the case with copper. First, copper atoms can quickly \ndiffuse into silicon or silicon   dioxide and accumulate there like \nmercury in a tuna. This hurts how   well the chip can perform. They don't \ncall it \"copper poisoning\" for nothing. So the semiconductor manufacturer must \nproduce what is called a \"diffusion   barrier\" to block off the copper \nfrom entering into the silicon. This barrier has to have special \nproperties. It must stick to both   the copper and low-K insulation layers. \nIt must not corrode. And we must be   able to easily and evenly lay it down. We","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":136,"to":146}}}}],["16",{"pageContent":"properties. It must stick to both   the copper and low-K insulation layers. \nIt must not corrode. And we must be   able to easily and evenly lay it down. We \nusually use materials made from tantalum. ## Damascene Perhaps most troublingly, you can't etch copper. Copper does not have a suitable etchant. This \nmeans that - unlike with aluminium - we cannot   just deposit a layer of copper and \netch away the parts we don't need. So we have to do something else. IBM decided to   reverse the traditional sequence. \nRather than subtract, we shall add. We start by first laying down \nthe intermetal dielectric layer. Then we do lithography to \ntransfer the interconnect   patterns - including the trenches \nand vias - onto the dielectric. After that, we etch the pattern into \nthe dielectric layer. So far, so good. Next, we apply the aforementioned diffusion \nbarrier - our protection to keep the copper   from slipping away. It is usually made from","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":145,"to":155}}}}],["17",{"pageContent":"the dielectric layer. So far, so good. Next, we apply the aforementioned diffusion \nbarrier - our protection to keep the copper   from slipping away. It is usually made from \ntantalum or some chemical compound with it. After this, we fill our trench with copper. This \nwould be done using a method like electroplating   - an electrochemical deposition process that IBM \nknew to be its secret sauce. More on that later. But we are not done! No, no. Before we finish, \nwe have to sand off any excess copper and then   apply a capping layer on top of the copper \nto keep it from diffusing where it shouldn’t. Because this method kind of reminds you of the \nfancy metal inlay techniques they used back in   the Middle Ages, this whole roundabout process \nwas named after Damascus, the capital of Syria. The damascene method. Sounds complicated \nand unintuitive? It is. Semiconductor   manufacturing is literally black magic.","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":154,"to":163}}}}],["18",{"pageContent":"was named after Damascus, the capital of Syria. The damascene method. Sounds complicated \nand unintuitive? It is. Semiconductor   manufacturing is literally black magic. \nAll of this just barely works, man. ## The Copper Road Behind IBM's ground-breaking announcement was a \nseries of cumulative technological advancements. We needed to have first discovered tantalum and \ntantalum nitride as having good diffusion barrier   properties. Research on this started in the late \n1980s and progressed through the early 1990s. And we needed to have \ninvented the damascene method,   which was not particularly intuitive. \nIBM invented this some time around 1985. But the biggest sticking point \nwas how on earth were they going   to fill the empty trenches and vias with copper. IBM tried various traditional semiconductor \nmanufacturing methods like sputtering,   physical vapor deposition, \nand chemical vapor deposition. All of these methods left defects. This was","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":162,"to":172}}}}],["19",{"pageContent":"manufacturing methods like sputtering,   physical vapor deposition, \nand chemical vapor deposition. All of these methods left defects. This was \nbecause they steadily applied copper atoms on the   trenches' side surfaces until the copper growth \nmet in the middle. You end up with seams or voids. Finally in 1989, a small group came \nacross the idea of \"super-filling\" or   \"bottoms-up growth\". Here, we fill \nthe trench from the bottom-up like   as if it were a regular liquid. This \nwas only possible with electroplating. In 1993, a small team at IBM mixed this \nwinning combo of diffusion barriers,   damascene, and electroplating to \nproduce multi-level copper wires.   This was the first inkling that we \ncan use copper instead of aluminium. However, this first damascene production method \nwas not economically viable. The throughput   and yields - particularly with the vias - \ndid not meet IBM's internal requirements. Another IBM team led by Dan Edelstein","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":171,"to":182}}}}],["20",{"pageContent":"was not economically viable. The throughput   and yields - particularly with the vias - \ndid not meet IBM's internal requirements. Another IBM team led by Dan Edelstein \nre-engineered the process recipe. It includes what is called a \"dual \ndamascene\" methodology that produced   both the trenches and vias \ntogether at the same time. In 1995, this new recipe passed internal \nrequirements and IBM committed to bringing it   to high volume production. After two more years \nof development, they made the big announcement. ## Bringing it to the Fab But Announcements of this or that breakthrough are \na dime a dozen. Show it to me working in the fab. Doing it in high volume would be \na formidable task for IBM's chip   foundry, which had suffered from \ncost-cuts throughout the 1990s. Since copper can poison the silicon and \ncause defects, we must keep it out of the   rest of the fab. So tools on the copper lines","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":181,"to":191}}}}],["21",{"pageContent":"cost-cuts throughout the 1990s. Since copper can poison the silicon and \ncause defects, we must keep it out of the   rest of the fab. So tools on the copper lines \n- lithography, metrology, otherwise - should   be isolated. A tricky task to pull off since \nmany fabs share tools across different lines. Oh also, copper easily dissolves into \nwater. Copper in water is quite toxic   so we need to install new waste disposal \ntechnologies in the fab in order to handle it. ## Rumblings At the time of the November 1997 announcement,   newspapers and others in the media declared IBM \nto some 1-3 years ahead of their competitors. Then just 2 weeks after IBM's announcement, \nMotorola announced in early October 1997 that   they too had produced copper interconnects. \nHow did everyone catch up so fast? Before 1989, IBM was the only company in the \nindustry investigating copper interconnects.   But after then, the whole industry realized","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":190,"to":199}}}}],["22",{"pageContent":"How did everyone catch up so fast? Before 1989, IBM was the only company in the \nindustry investigating copper interconnects.   But after then, the whole industry realized \nthe deficiencies of aluminium interconnects   and that something else had to replace \nit. Copper was an obvious choice. People also sensed through IBM's published \npapers and other subtle signs that Big Blue   was working on \"something\" with copper. \nSo the other companies slowly got into it. Motorola started their copper work in 1990 - \nhaving caught wind of it through their alliance   with IBM for the PowerPC chip. IBM never told \nthem anything, but Motorola guessed through   changes that IBM made to the PowerPC design rules \nthat some sort of copper breakthrough was nigh. AMD, some time in 1995. They were slow but quickly \nramped up. And AT&T - Bell Labs - around the same   time. Interestingly, AT&T developed their entire","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":198,"to":207}}}}],["23",{"pageContent":"ramped up. And AT&T - Bell Labs - around the same   time. Interestingly, AT&T developed their entire \ncopper interconnect stack separately from IBM. Perhaps most surprisingly, Intel didn't start \ntheir copper interconnect program until 1997. And that is despite their own researchers having   published a paper on using electroplating to \nproduce copper interconnects back in 1989. ## Rapid Catch-up So in the few years before IBM's big announcement, the number of published articles on copper \ninterconnect technology steadily rose. Much of this research was done through \nSematech. Sematech is an R&D consortium   that helps coordinate public-private \npartnerships around the United States. Many executives at those companies also have \npositions at Sematech. Inspired by IBM's releases,   they directed public R&D funds to universities to \nstudy the technology. The findings were released   into the public domain and the semiconductor","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":207,"to":215}}}}],["24",{"pageContent":"study the technology. The findings were released   into the public domain and the semiconductor \ncompanies hired grad students from those teams. So while IBM tried very hard to keep certain \ndetails of their work a secret - particularly   the copper fill part of it - the rest of the \nsemiconductor industry rapidly caught up. ## 180 Nanometers As I mentioned, the next leading edge node was 180 \nnanometers - scheduled for high volume in 1999. This major node saw a large series \nof technical changes. First,   180 nanometers - they called it 0.18 \nmicrons at the time - not only had   the copper interconnects but also another 30% \nreduction in feature size as per Moore's Law. Second, it was about the same time the \nfabs started receiving new 193-nanometer   DUV excimer laser lithography tools. So \nthey were learning these at the same time. And third, the 300 millimeter wafer transition \nwas supposed to happen with this node too. But   considering all the things that were","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":215,"to":225}}}}],["25",{"pageContent":"they were learning these at the same time. And third, the 300 millimeter wafer transition \nwas supposed to happen with this node too. But   considering all the things that were \nalready going on, Intel and the rest   of the industry opted to push that back \n1-2 more years to the 130 nanometer node. In 1998, IBM kicked off the 180 nanometer \ngeneration with the PowerPC 750CX. The copper interconnects indeed sped up \nthese chips from 300 to 400 Megahertz,   leapfrogging IBM to first place \nin the technological race. Coming up close behind them was Motorola. \nThey decided to do a half node in between   250 and 180 nanometers, rolling out \na 220 nanometer node in late 1998. The first chips to come out with \nthis were the PowerPC G4 chips,   which powered Apple's classic Titanium \nPowerBook G4 and iBook G4 laptops. It is important to note that the semiconductor \nmanufacturing industry had far more players back   then. Everyone had their own variant","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":224,"to":235}}}}],["26",{"pageContent":"PowerBook G4 and iBook G4 laptops. It is important to note that the semiconductor \nmanufacturing industry had far more players back   then. Everyone had their own variant \nof the 180 nanometer \"generation\",   and so people picked and chose what parts of the \nspec they wanted to adopt for their own variant. An example of this is that Intel's 180 nanometer \nprocess did not use copper interconnects. This was   for two reasons. First, like I mentioned \nearlier, they were late to copper. And second, Intel needed a process that they can \nscale - rapidly scale - to massive quantities   for their PC CPU monopoly. About 112,000 \n200-millimeter wafers per month by the year   2000. And at the time there were not enough \ncopper tools coming out of the suppliers. Intel would not implement copper interconnects \nuntil November 2000 with the following 130   nanometer node. And even then those chips had","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":234,"to":243}}}}],["27",{"pageContent":"copper tools coming out of the suppliers. Intel would not implement copper interconnects \nuntil November 2000 with the following 130   nanometer node. And even then those chips had \njust six layers out of the seven made from copper. ## TSMC and UMC Across the Pacific, we have the Asian foundries - \nthe largest of which were TSMC and UMC in Taiwan. They had started from even further behind \nthe American companies. Until 1997,   they never even seriously considered \ncopper. Now they had to very quickly learn. TSMC had struggled with their 250 nanometer \nprocess, leaving the door open for their fierce   rival. UMC was rapidly catching up. Their \nrevenue growth from 1995 to 1999 exceeded   TSMC's - putting the two companies neck to neck \nin terms of foundry market share - 30% to 27%. And critically, UMC was catching up in \nterms of capacity. At the end of 1999,   UMC had 1.7 million 8-inch wafers of capacity","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":242,"to":251}}}}],["28",{"pageContent":"in terms of foundry market share - 30% to 27%. And critically, UMC was catching up in \nterms of capacity. At the end of 1999,   UMC had 1.7 million 8-inch wafers of capacity \ncompared to TSMC's 1.9 million 8-inch wafers. UMC CEO John Hsuan said: > The trends indicate that we will pass TSMC \nin revenue sometime next year ... Right now   it's a capacity game, and if we want to pass \nthem, we have to increase our capacity ... > TSMC has stayed fairly \nflat for the past few years,   while we are growing significantly \n... We will catch them very soon TSMC Chairman and CEO Morris Chang wasn't going \nto let that happen on his watch. While ramping   up 250 nanometers, he cycled through three VPs \nof R&D before one guy finally got the job done: Dr. Chiang Shang-yi, who joined in mid-1997 and   worked day and night for \nover four straight months. Hitting the next node - 180 nanometers - \nwould require copper, but neither TSMC nor   UMC had any experience in it. How","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":250,"to":260}}}}],["29",{"pageContent":"over four straight months. Hitting the next node - 180 nanometers - \nwould require copper, but neither TSMC nor   UMC had any experience in it. How \nwere they going to learn about   this? The two companies opted for different paths. UMC decided to join an IBM-sponsored \nresearch consortium - I believe it   was the Semiconductor Research \nCorporation - to collectively do   research on copper interconnects. So \nthey benefitted from IBM's patents. TSMC, on the other hand decided to go it \nalone. A team of six elite semiconductor   scientists led a crash-effort to develop a \nTSMC-only copper interconnect implementation.   The team was Burn Lin, Yang Guanglei, \nChiang Shang-yi, Jack Sun, Douglas Yu ... And of course, Dr. Liang Mong-song (梁孟松). I did \na video about him a while back. Go watch it. Both methods worked to some extent. In \n1999, both UMC and TSMC started shipping   180-nanometer chips to fabless customers with","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":259,"to":269}}}}],["30",{"pageContent":"a video about him a while back. Go watch it. Both methods worked to some extent. In \n1999, both UMC and TSMC started shipping   180-nanometer chips to fabless customers with \nthe top two metal layers made with copper. This lagged behind IBM's 180-nanometer copper \nchips - which had six out of the seven layers   made from copper - but nevertheless it was a \ncommendable step towards full copper-ization. ## The Low-K Problem Now I want to shift gears a bit. For a while now, I have been talking about copper.   Copper copper copper. Those of you \nwho paid attention at the start,   you might have noticed that I have so \nfar ignored one other piece of the story. Copper is just half of the \ninterconnect system - the   half for addressing increasing wire resistance. We still need a good Low-K material for the   intermetal dielectric layers for \ncutting down unwanted capacitance. The big problem was that the semiconductor","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":268,"to":276}}}}],["31",{"pageContent":"cutting down unwanted capacitance. The big problem was that the semiconductor \nindustry did not have a really good Low-K   material to replace silicon dioxide. \nParticularly, one that fit well into the   process flow. The materials just kept falling \napart or failed the reliability metrics. What makes the Low-K dielectric situation so \ntricky compared to the copper situation was   that with copper, we know what we are dealing \nwith. Working with copper was challenging,   but ultimately it was just a \nmaterials engineering problem. But with Low-K we don't even \nknow what we need to engineer. ## TSMC Spins Around The semiconductor industry \ntried to do Low-K three times. First at the 250 nanometer node, they doped the \ntraditional silicon dioxide with fluorine to   create Fluorinated Silicon Glass, or FSG. FSG's \nK-value was just slightly lower than traditional   silicon dioxide - about 3.5 versus 3.9 - and","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":276,"to":286}}}}],["32",{"pageContent":"traditional silicon dioxide with fluorine to   create Fluorinated Silicon Glass, or FSG. FSG's \nK-value was just slightly lower than traditional   silicon dioxide - about 3.5 versus 3.9 - and \nyou applied it with chemical vapor deposition. At the 180 nanometer node, the industry \ntried another substance called Hydrogen   silsesquioxane or HSQ. It has a lower \nK - about 2.8. They would try applying   this HSQ material onto the wafers \nusing a technique called spin-on. Spin-on is exactly what you might think \nit is. You spin the wafer very quickly   and then pour on the Low-K dielectric \nsuch that it spreads out over the wafer.   It was seen as a cheaper way \nto produce a good, even layer. The HSQ spin-on technique passed all the internal \ntests, but in high volume production it failed to   scale. Apparently because spin-on combined \nwith the high temperatures of fab production   stressed the HSQ layer and caused it to","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":285,"to":295}}}}],["33",{"pageContent":"tests, but in high volume production it failed to   scale. Apparently because spin-on combined \nwith the high temperatures of fab production   stressed the HSQ layer and caused it to \ndistort beyond acceptable parameters. This was a major problem. TSMC \nimmediately freaked out and typed   \"git reset --hard\". Except it wasn't \nthat easy in real life. Chiang recalls: > We found out at the last moment, \nafter we already went to production.   And then it was around Christmas time and \nwe immediately tried to put the FSG back,   so again we worked days and at night, no \nbreak for Christmas, no break for New Year,   no break for Chinese New Year. All the \nway and under very high pressure ... They were not alone in this grief. \nTexas Instruments suffered through the   same situation as well. And even with all their \nefforts, TSMC still shipped 180 nanometers late. ## The Legendary 130 The next major node after 180 \nnanometers - TSMC did a minor 150   nanometer node in between - was 130","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":294,"to":305}}}}],["34",{"pageContent":"efforts, TSMC still shipped 180 nanometers late. ## The Legendary 130 The next major node after 180 \nnanometers - TSMC did a minor 150   nanometer node in between - was 130 \nnanometers. 130 would be legendary. Here, the industry expected to have completed \nthe copper interconnect transition and also have   a “true” Low-K dielectric layer material. The big \nquestion again was, what material should they use? UMC, IBM, and Infineon worked together on their \n130 nanometer node variant. On April 2000, IBM   again announces another technical breakthrough. \nThey would be adopting a proprietary new Low-K   material from Dow Chemical called SiLK - \napplied again with the spin-on technique. SiLK had a dielectric constant or K-value of \n2.6 and maybe even 2.2 - which would fulfill   fabs' needs for until the 65 nanometer node \ngeneration. It was a bold technological choice. But several in the industry - including","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":304,"to":313}}}}],["35",{"pageContent":"2.6 and maybe even 2.2 - which would fulfill   fabs' needs for until the 65 nanometer node \ngeneration. It was a bold technological choice. But several in the industry - including \nTexas Instruments - argued for another path.   TI favored a different Low-K dielectric \nmaterial called \"Black Diamond\" from   Applied Materials. Its K-value \nwas about 2.8, similar to SiLK. The catch was that Black Diamond \nwas exclusive to chemical vapor   deposition. You cannot apply it onto \nthe wafers with the spin-on technique. Makes sense. It is Applied Materials,   after all. They’ll use CVD to butter their \nbreakfast croissants if they had the choice. So the larger semiconductor industry split into \ntwo over this decision of which Low-K Dielectric   to go with for their flavors of the 130 nanometer \nnode. IBM, UMC and their affiliates, SiLK. Texas Instruments chose to go with \nBlack Diamond - which sounds like a   fast race horse or a particularly pungent perfume. TSMC as well. In their case,","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":312,"to":322}}}}],["36",{"pageContent":"node. IBM, UMC and their affiliates, SiLK. Texas Instruments chose to go with \nBlack Diamond - which sounds like a   fast race horse or a particularly pungent perfume. TSMC as well. In their case, \nliterally just because Dr.   Chiang personally swore that he would \nnever again touch the spin-on technique. Intel for their part apparently \nchose to stick with the older,   second-generation FSG technique. Again \nbecause of their larger capacity needs. In the end, the SiLK + spin-on setup failed. IBM \nfailed to ship a product with it. UMC's customers   failed to ship a product with it - a technical \ndecision with a dear financial and strategic cost. On October 2001, TSMC became the first to ship   130 nanometer chips with both copper \ninterconnects and Low-K dielectric. To ensure customers like Nvidia got their chips, \nTSMC offered an alternate FSG dielectric version.   TSMC's primary fabs for this node \nwere Fabs 6 and 12 in Hsinchu. It took some time. Yields for","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":321,"to":331}}}}],["37",{"pageContent":"TSMC offered an alternate FSG dielectric version.   TSMC's primary fabs for this node \nwere Fabs 6 and 12 in Hsinchu. It took some time. Yields for \nproducts like Nvidia's NV30   started off in the teens - but by late \n2002 they got them to 70% and higher. At the end of 2001 - soon after TSMC started \nshipping - UMC signaled defeat. They defected from   IBM and Infineon, dropping SiLK for a CVD process \nfrom Novellus Systems. It was a costly bad choice. Strangely, IBM said nothing about this \nuntil 2002. When one of their biggest   fabless customers Xilinx very publicly announced   that their higher-end FPGAs would be \ndelayed specifically because of SiLK. Their President Willem Roelandts \nlater called them out in a 2003   Business Week interview - saying that \nwhile IBM was strong in technology,   it needed to improve its manufacturing \nskills and move faster. A loss of face. IBM eventually switched to CVD too.","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":330,"to":340}}}}],["38",{"pageContent":"while IBM was strong in technology,   it needed to improve its manufacturing \nskills and move faster. A loss of face. IBM eventually switched to CVD too. \nTheir team defended the SiLK decision,   with their CTO Bernie Meyerson saying in 2003: > Quite bluntly, there were a lot of \nreasons to run with SiLK ... On the surface,   it looked like it had the potential \nto have a lower dielectric constant.   No one else was doing it at the time, and \nwe just made a decision. We ran with SiLK > Instead of throwing rocks at us, the \nindustry should be saying 'Thanks guys,   you saved us from this' A disappointing close to a promising start. \nIBM Micro's inability to capitalize on its   first hard-won innovative \nbreakthrough would cost it. ## Conclusion TSMC's monumental 130-nanometer node set the \nTaiwanese giant apart from everyone else. The Taiwanese government awarded TSMC's \nR&D team - \"研發六騎士\", or \"the Six R&D   Horsemen\" - the 2003 Outstanding Scientific and","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":339,"to":349}}}}],["39",{"pageContent":"Taiwanese giant apart from everyone else. The Taiwanese government awarded TSMC's \nR&D team - \"研發六騎士\", or \"the Six R&D   Horsemen\" - the 2003 Outstanding Scientific and \nTechnological Worker Award for their success. For years, TSMC was seen as a simple factory \nfor meeting excess demand. In other words,   producers not innovators. People did not \nparticularly respect their R&D chops. The 130 nanometer node changed \neverything. From then on,   people in the industry now knew that \nTSMC was a force to be reckoned with.","metadata":{"source":"XHrQ-Pmvwao","description":"Links:\n- The Asianometry Newsletter: https://www.asianometry.com\n- Patreon: https://www.patreon.com/Asianometry\n- Threads: https://www.threads.net/@asianometry\n- Twitter: https://twitter.com/asianometry","title":"TSMC's First Breakthrough: The Copper/Low-K Interconnect Transition","view_count":34906,"author":"Asianometry","loc":{"lines":{"from":348,"to":354}}}}]]