# RISC-V_MYTH_Workshop

For students of "Microprocessor for You in Thirty Hours" Workshop, offered by for VLSI System Design (VSD) and Redwood EDA, find here accompanying live info and links.

Refer to README at [stevehoover/RISC-V_MYTH_Workshop](https://github.com/stevehoover/RISC-V_MYTH_Workshop) for lab instructions.

Add your codes in the [calculator_solutions.tlv](calculator_solutions.tlv) and [risc-v_solutions.tlv](risc-v_solutions.tlv) files and **keep committing** to your repository after every lab.

# Day 4

## Decoding Instruction Type

![a](Screenshot%202021-06-11%20220155.png)

## Decoding Instructions

![c](Screenshot%202021-06-11%20230912.png)

# Day 5

## Three-stage pipeline

![a](Screenshot%202021-06-12%20112415.png)

![b](Screenshot%202021-06-12%20123532.png)

## Implementing branching instructions

![a](Screenshot%202021-06-12%20135818.png)

## Implementing remaining RV32I instructions

![a](Screenshot%202021-06-12%20142609.png)

## Implementing load and store instructions

![a](Screenshot%202021-06-12%20172553.png)

## Final RISC-V Core after implementing jump instructions

![a](Screenshot%202021-06-12%20172716.png)
![b](Screenshot%202021-06-12%20181633.png)
