-   Index
-   December 2017



VRCP14SD — COMPUTE APPROXIMATE RECIPROCAL OF SCALAR FLOAT64 VALUE


  Opcode/Instruction                                                    Op / En   64/32 bit Mode Support   CPUID Feature Flag   Description
  --------------------------------------------------------------------- --------- ------------------------ -------------------- -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  EVEX.NDS.LIG.66.0F38.W1 4D /r VRCP14SD xmm1 {k1}{z}, xmm2, xmm3/m64   A         V/V                      AVX512F              Computes the approximate reciprocal of the scalar double-precision floating-point value in xmm3/m64 and stores the result in xmm1 using writemask k1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].


Instruction Operand Encoding¶

  ------- --------------- --------------- --------------- --------------- -----------
  Op/En   Tuple Type      Operand 1       Operand 2       Operand 3       Operand 4
  A       Tuple1 Scalar   ModRM:reg (w)   EVEX.vvvv (r)   ModRM:r/m (r)   NA
  ------- --------------- --------------- --------------- --------------- -----------

Description¶

This instruction performs a SIMD computation of the approximate
reciprocal of the low double-precision floating-point value in the
second source operand (the third operand) stores the result in the low
quadword element of the destination operand (the first operand)
according to the writemask k1. Bits (127:64) of the XMM register
destination are copied from corresponding bits in the first source
operand (the second operand). The maximum relative error for this
approximation is less than 2⁻¹⁴. The source operand can be an XMM
register or a 64-bit memory location. The destination operand is an XMM
register.

The VRCP14SD instruction is not affected by the rounding control bits in
the MXCSR register. When a source value is a 0.0, an ∞ with the sign of
the source value is returned. A denormal source value will be treated as
zero only in case of DAZ bit set in MXCSR. Otherwise it is treated
correctly (i.e. not as a 0.0). Underflow results are flushed to zero
only in case of FTZ bit set in MXCSR. Otherwise it will be treated
correctly (i.e. correct underflow result is written) with the sign of
the operand. When a source value is a SNaN or QNaN, the SNaN is
converted to a QNaN or the source QNaN is returned. See Table 5-22 for
special-case input values.

MXCSR exception flags are not affected by this instruction and
floating-point exceptions are not reported.

A numerically exact implementation of VRCP14xx can be found at https://software.intel.com/en-us/articles/refer-¶

ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2.¶

Operation¶

VRCP14SD (EVEX version)¶

    IF k1[0] OR *no writemask*
            THEN DEST[63:0]←APPROXIMATE(1.0/SRC2[63:0]);
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[63:0] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[63:0] ← 0
            FI;
    FI;
    DEST[127:64] ← SRC1[127:64]
    DEST[MAXVL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent¶

    VRCP14SD __m128d _mm_rcp14_sd( __m128d a, __m128d b);

    VRCP14SD __m128d _mm_mask_rcp14_sd(__m128d s, __mmask8 k, __m128d a, __m128d b);

    VRCP14SD __m128d _mm_maskz_rcp14_sd( __mmask8 k, __m128d a, __m128d b);

SIMD Floating-Point Exceptions¶

None

Other Exceptions¶

See Exceptions Type E5.

This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be incomplete or b_(r)oke_(n) in
various obvious or non-obvious ways. Refer to Intel® 64 and IA-32
Architectures Software Developer’s Manual for anything serious.
