{"vcs1":{"timestamp_begin":1745916674.432132239, "rt":7.40, "ut":7.08, "st":0.24}}
{"vcselab":{"timestamp_begin":1745916681.906184472, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1745916682.224307981, "rt":0.25, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745916674.127942703}
{"VCS_COMP_START_TIME": 1745916674.127942703}
{"VCS_COMP_END_TIME": 1745916682.548854200}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373352}}
{"vcselab": {"peak_mem": 174920}}
