INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/Lab05/Lab05.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/Lab05/Lab05.srcs/sim_1/new/fulladder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test
INFO: [VRFC 10-2458] undeclared symbol s1, assumed default net type wire [C:/Users/LOPEZS/Desktop/Lab05/Lab05.srcs/sim_1/new/fulladder_test.sv:10]
