// Seed: 1895183932
module module_0;
  wire id_2;
  assign module_1.id_11 = 0;
  assign module_2.id_6  = 0;
endmodule
module module_0 (
    output wire id_0
    , id_10, id_11,
    output wire id_1,
    output wor module_1,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8
);
  assign id_1 = -id_10;
  nand primCall (id_0, id_10, id_11, id_3, id_4, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial $display(id_4 ^ 1 - 1, id_5, id_4, id_4, id_4, 1);
  assign id_6 = 1'd0;
  module_0 modCall_1 ();
  always @(posedge id_5) if (1) if (id_6) id_7 <= 1;
  assign id_8 = id_2;
endmodule
