# compile vhdl design source files
vhdl xil_defaultlib  "../../../../regfile_struct.vhd"
vhdl xil_defaultlib  "../../../../regfile_tb.vhd"

# Do not sort compile order
nosort
