/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [53:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[175] & celloutsig_1_1z[0]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 9'h000;
    else _00_ <= in_data[55:47];
  reg [2:0] _03_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_13z[6:4];
  assign out_data[98:96] = _03_;
  assign celloutsig_0_11z = in_data[90:80] & celloutsig_0_6z;
  assign celloutsig_1_7z = celloutsig_1_0z[30:11] & { celloutsig_1_0z[28:13], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_1z = _00_[4:2] & in_data[65:63];
  assign celloutsig_1_1z = in_data[133:116] / { 1'h1, in_data[190:174] };
  assign celloutsig_1_4z = in_data[161:159] === { in_data[169:168], celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_7z[8:6] <= celloutsig_1_5z[7:5];
  assign celloutsig_0_6z = { celloutsig_0_2z[0], celloutsig_0_5z } % { 1'h1, in_data[87:81], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[176:123] % { 1'h1, in_data[161:109] };
  assign celloutsig_1_13z = celloutsig_1_5z[8:1] * in_data[157:150];
  assign celloutsig_0_4z = & _00_[6:3];
  assign celloutsig_0_12z = | { celloutsig_0_11z[10:2], celloutsig_0_4z };
  assign celloutsig_0_5z = { _00_[7:5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } - { celloutsig_0_1z[2], _00_ };
  assign celloutsig_0_2z = _00_[2:0] - in_data[70:68];
  assign celloutsig_1_5z = in_data[167:159] ~^ celloutsig_1_0z[29:21];
  assign celloutsig_1_18z = { celloutsig_1_13z[6:1], celloutsig_1_10z } ~^ celloutsig_1_11z[9:3];
  assign celloutsig_1_11z = { in_data[188:180], celloutsig_1_3z } ^ celloutsig_1_0z[40:31];
  assign { out_data[134:128], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
