$date
	Sun Sep 12 21:57:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! outY $end
$var reg 1 " inA $end
$var reg 1 # inB $end
$var integer 32 $ remainder [31:0] $end
$scope module DUT $end
$var wire 1 " in_a $end
$var wire 1 # in_b $end
$var wire 1 ! out_y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 $
0#
0"
x!
$end
#5
0!
#10
1#
#15
1!
#20
0#
1"
#30
1#
#50
