/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/riscv_v_csr/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/riscv_v_csr/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/riscv_v_csr/base/
echo 15.0 > results/nangate45/riscv_v_csr/base/clock_period.txt
mkdir -p ./results/nangate45/riscv_v_csr/base ./logs/nangate45/riscv_v_csr/base ./reports/nangate45/riscv_v_csr/base ./objects/nangate45/riscv_v_csr/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_csr/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/nangate45/riscv_v_csr/base/lib/NangateOpenCellLibrary_typical.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_csr/base/clock_period.txt
Setting clock period to 15.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
60.1. Analyzing design hierarchy..
60.2. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 92e9920c4e, CPU: user 0.12s system 0.02s, MEM: 43.50 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 54% 2x read_liberty (0 sec), 39% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.19[h:]min:sec. CPU time: user 0.17 sys 0.02 (99%). Peak memory: 45824KB.
mkdir -p ./results/nangate45/riscv_v_csr/base ./logs/nangate45/riscv_v_csr/base ./reports/nangate45/riscv_v_csr/base
(export VERILOG_FILES=./results/nangate45/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_csr/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 10.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12800KB.
mkdir -p ./results/nangate45/riscv_v_csr/base ./logs/nangate45/riscv_v_csr/base ./reports/nangate45/riscv_v_csr/base ./objects/nangate45/riscv_v_csr/base
(export VERILOG_FILES=./results/nangate45/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_csr/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/riscv_v_csr/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_csr/base/clock_period.txt
Setting clock period to 15.0
synth -top riscv_v_csr -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Rerunning OPT passes. (Maybe there is more to do..)
4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.12. Executing OPT_MERGE pass (detect identical cells).
4.7.13. Executing OPT_DFF pass (perform DFF optimizations).
4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.15. Executing OPT_EXPR pass (perform const folding).
4.7.16. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_latch.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Rerunning OPT passes. (Maybe there is more to do..)
9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.12. Executing OPT_MERGE pass (detect identical cells).
9.13. Executing OPT_DFF pass (perform DFF optimizations).
9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.15. Executing OPT_EXPR pass (perform const folding).
9.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/nangate45/riscv_v_csr/base/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/riscv_v_csr/base/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 15.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/nangate45/riscv_v_csr/constraint.sdc ./results/nangate45/riscv_v_csr/base/1_synth.sdc
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: 132cae85b8, CPU: user 0.29s system 0.02s, MEM: 35.62 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 40% 2x abc (0 sec), 14% 2x read_liberty (0 sec), ...
Elapsed time: 0:00.57[h:]min:sec. CPU time: user 0.53 sys 0.03 (100%). Peak memory: 37376KB.
mkdir -p ./results/nangate45/riscv_v_csr/base ./logs/nangate45/riscv_v_csr/base ./reports/nangate45/riscv_v_csr/base
cp ./results/nangate45/riscv_v_csr/base/1_1_yosys.v ./results/nangate45/riscv_v_csr/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/nangate45/riscv_v_csr/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 3 unconstrained endpoints.
number instances in verilog is 90
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.070, 200.200).
[INFO IFP-0001] Added 2714 rows of 19999 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO RSZ-0026] Removed 5 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 274 u^2 0% utilization.
Elapsed time: 0:00.35[h:]min:sec. CPU time: user 0.31 sys 0.04 (100%). Peak memory: 122664KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers metal5 -ver_layers metal6 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.31[h:]min:sec. CPU time: user 0.28 sys 0.03 (100%). Peak memory: 121388KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/nangate45/riscv_v_csr/base/2_2_floorplan_io.odb ./results/nangate45/riscv_v_csr/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.14[h:]min:sec. CPU time: user 0.12 sys 0.03 (100%). Peak memory: 100396KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:00.32[h:]min:sec. CPU time: user 0.27 sys 0.04 (100%). Peak memory: 119600KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO TAP-0004] Inserted 5428 endcaps.
[INFO TAP-0005] Inserted 42098 tapcells.
Elapsed time: 0:00.42[h:]min:sec. CPU time: user 0.36 sys 0.05 (100%). Peak memory: 139528KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:04.23[h:]min:sec. CPU time: user 4.13 sys 0.09 (100%). Peak memory: 214968KB.
cp ./results/nangate45/riscv_v_csr/base/2_6_floorplan_pdn.odb ./results/nangate45/riscv_v_csr/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             47611
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    167
[INFO GPL-0011] NumPins:                    446
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         273.980 um^2
[INFO GPL-0019] Util:                     0.002 %
[INFO GPL-0020] StdInstsArea:           273.980 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   4479849
[INFO GPL-0032] FillerInit:NumGNets:        167
[INFO GPL-0033] FillerInit:NumGPins:        446
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        3.223 um^2
[INFO GPL-0025] IdealBinArea:             3.223 um^2
[INFO GPL-0026] IdealBinCnt:            4479193
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             47611
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    167
[INFO GPL-0011] NumPins:                    354
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         273.980 um^2
[INFO GPL-0019] Util:                     0.002 %
[INFO GPL-0020] StdInstsArea:           273.980 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   4076671
[INFO GPL-0032] FillerInit:NumGNets:        167
[INFO GPL-0033] FillerInit:NumGPins:        354
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        3.223 um^2
[INFO GPL-0025] IdealBinArea:             3.542 um^2
[INFO GPL-0026] IdealBinCnt:            4076074
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      1024   1024
[INFO GPL-0029] BinSize: (  3.711  3.711 )
[INFO GPL-0030] NumBins: 1048576
[NesterovSolve] Iter:    1 overflow: 0.817 HPWL: 347264
[NesterovSolve] Iter:   10 overflow: 0.817 HPWL: 312644
[NesterovSolve] Iter:   20 overflow: 0.817 HPWL: 311096
[NesterovSolve] Iter:   30 overflow: 0.817 HPWL: 310780
[NesterovSolve] Iter:   40 overflow: 0.817 HPWL: 310770
[NesterovSolve] Iter:   50 overflow: 0.817 HPWL: 310761
[NesterovSolve] Iter:   60 overflow: 0.817 HPWL: 310679
[NesterovSolve] Iter:   70 overflow: 0.817 HPWL: 310652
[NesterovSolve] Iter:   80 overflow: 0.817 HPWL: 310691
[NesterovSolve] Iter:   90 overflow: 0.817 HPWL: 310704
[NesterovSolve] Iter:  100 overflow: 0.817 HPWL: 310663
[NesterovSolve] Iter:  110 overflow: 0.817 HPWL: 310677
[NesterovSolve] Iter:  120 overflow: 0.817 HPWL: 310705
[NesterovSolve] Iter:  130 overflow: 0.817 HPWL: 310707
[NesterovSolve] Iter:  140 overflow: 0.817 HPWL: 310671
[NesterovSolve] Iter:  150 overflow: 0.817 HPWL: 310676
[NesterovSolve] Iter:  160 overflow: 0.817 HPWL: 310699
[NesterovSolve] Iter:  170 overflow: 0.817 HPWL: 310855
[NesterovSolve] Iter:  180 overflow: 0.817 HPWL: 311685
[NesterovSolve] Iter:  190 overflow: 0.817 HPWL: 314045
[NesterovSolve] Iter:  200 overflow: 0.817 HPWL: 319300
[NesterovSolve] Iter:  210 overflow: 0.816 HPWL: 330323
[NesterovSolve] Iter:  220 overflow: 0.813 HPWL: 349874
[NesterovSolve] Iter:  230 overflow: 0.807 HPWL: 380720
[NesterovSolve] Iter:  240 overflow: 0.796 HPWL: 433063
[NesterovSolve] Iter:  250 overflow: 0.785 HPWL: 510403
[NesterovSolve] Iter:  260 overflow: 0.772 HPWL: 637150
[NesterovSolve] Iter:  270 overflow: 0.762 HPWL: 805051
[NesterovSolve] Iter:  280 overflow: 0.760 HPWL: 1014856
[NesterovSolve] Iter:  290 overflow: 0.759 HPWL: 1257878
[NesterovSolve] Iter:  300 overflow: 0.754 HPWL: 1418777
[NesterovSolve] Iter:  310 overflow: 0.753 HPWL: 1094572
[NesterovSolve] Iter:  320 overflow: 0.779 HPWL: 579643
[NesterovSolve] Iter:  330 overflow: 0.751 HPWL: 1368762
[NesterovSolve] Iter:  340 overflow: 0.754 HPWL: 981396
[NesterovSolve] Iter:  350 overflow: 0.751 HPWL: 1361055
[NesterovSolve] Iter:  360 overflow: 0.760 HPWL: 812685
[NesterovSolve] Iter:  370 overflow: 0.672 HPWL: 774714
[NesterovSolve] Iter:  380 overflow: 0.602 HPWL: 672973
[NesterovSolve] Iter:  390 overflow: 0.579 HPWL: 688290
[NesterovSolve] Iter:  400 overflow: 0.516 HPWL: 726224
[NesterovSolve] Iter:  410 overflow: 0.475 HPWL: 781484
[NesterovSolve] Iter:  420 overflow: 0.255 HPWL: 2069027
[NesterovSolve] Iter:  430 overflow: 0.296 HPWL: 2023329
[NesterovSolve] Iter:  440 overflow: 0.175 HPWL: 2694113
[NesterovSolve] Iter:  450 overflow: 0.110 HPWL: 3038734
[NesterovSolve] Finished with Overflow: 0.062846
Elapsed time: 17:18.09[h:]min:sec. CPU time: user 1145.16 sys 1.55 (110%). Peak memory: 1613760KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           28564
[INFO PPL-0002] Number of I/O             92
[INFO PPL-0003] Number of I/O w/sink      92
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 175885.39 um.
Elapsed time: 0:00.66[h:]min:sec. CPU time: user 0.57 sys 0.09 (100%). Peak memory: 194992KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             47611
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    167
[INFO GPL-0011] NumPins:                    446
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         273.980 um^2
[INFO GPL-0019] Util:                     0.002 %
[INFO GPL-0020] StdInstsArea:           273.980 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   4479849
[INFO GPL-0032] FillerInit:NumGNets:        167
[INFO GPL-0033] FillerInit:NumGPins:        446
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        3.223 um^2
[INFO GPL-0025] IdealBinArea:             3.223 um^2
[INFO GPL-0026] IdealBinCnt:            4479193
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
global_placement -density 0.9100018993261619 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             47611
[INFO GPL-0007] NumPlaceInstances:           85
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    167
[INFO GPL-0011] NumPins:                    446
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:         273.980 um^2
[INFO GPL-0019] Util:                     0.002 %
[INFO GPL-0020] StdInstsArea:           273.980 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000012 HPWL: 354330665
[InitialPlace]  Iter: 2 CG residual: 0.00002643 HPWL: 269716062
[InitialPlace]  Iter: 3 CG residual: 0.00000208 HPWL: 57663998
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 29339701
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 27089560
[INFO GPL-0031] FillerInit:NumGCells:   4076671
[INFO GPL-0032] FillerInit:NumGNets:        167
[INFO GPL-0033] FillerInit:NumGPins:        446
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        3.223 um^2
[INFO GPL-0025] IdealBinArea:             3.542 um^2
[INFO GPL-0026] IdealBinCnt:            4076074
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      1024   1024
[INFO GPL-0029] BinSize: (  3.711  3.711 )
[INFO GPL-0030] NumBins: 1048576
[NesterovSolve] Iter:    1 overflow: 0.256 HPWL: 25557463
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 8.21e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:    1904 1904
[INFO GPL-0040] NumTiles: 3625216
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.46315394934227144
[INFO GPL-0084] 1.0%RC: 0.4580092700163098
[INFO GPL-0085] 2.0%RC: 0.45382995122128966
[INFO GPL-0086] 5.0%RC: 0.4333831393158256
[INFO GPL-0087] FinalRC: 0.4605816
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:   10 overflow: 0.214 HPWL: 25346550
[NesterovSolve] Iter:   20 overflow: 0.235 HPWL: 25142279
[NesterovSolve] Iter:   30 overflow: 0.230 HPWL: 24926786
[NesterovSolve] Iter:   40 overflow: 0.232 HPWL: 24926096
[NesterovSolve] Iter:   50 overflow: 0.229 HPWL: 24925519
[NesterovSolve] Iter:   60 overflow: 0.232 HPWL: 24926673
[NesterovSolve] Iter:   70 overflow: 0.230 HPWL: 24925309
[NesterovSolve] Iter:   80 overflow: 0.225 HPWL: 24924656
[NesterovSolve] Iter:   90 overflow: 0.220 HPWL: 24922050
[NesterovSolve] Iter:  100 overflow: 0.229 HPWL: 24925029
[NesterovSolve] Iter:  110 overflow: 0.226 HPWL: 24923997
[NesterovSolve] Iter:  120 overflow: 0.229 HPWL: 24924499
[NesterovSolve] Iter:  130 overflow: 0.228 HPWL: 24924386
[NesterovSolve] Iter:  140 overflow: 0.228 HPWL: 24924147
[NesterovSolve] Iter:  150 overflow: 0.228 HPWL: 24924265
[NesterovSolve] Iter:  160 overflow: 0.228 HPWL: 24924031
[NesterovSolve] Iter:  170 overflow: 0.228 HPWL: 24924230
[NesterovSolve] Iter:  180 overflow: 0.228 HPWL: 24924066
[NesterovSolve] Iter:  190 overflow: 0.228 HPWL: 24924114
[NesterovSolve] Iter:  200 overflow: 0.228 HPWL: 24924090
[NesterovSolve] Iter:  210 overflow: 0.228 HPWL: 24924212
[NesterovSolve] Iter:  220 overflow: 0.228 HPWL: 24924438
[NesterovSolve] Iter:  230 overflow: 0.228 HPWL: 24924814
[NesterovSolve] Iter:  240 overflow: 0.228 HPWL: 24925616
[NesterovSolve] Iter:  250 overflow: 0.229 HPWL: 24927055
[NesterovSolve] Iter:  260 overflow: 0.230 HPWL: 24933943
[NesterovSolve] Iter:  270 overflow: 0.231 HPWL: 24950325
[NesterovSolve] Iter:  280 overflow: 0.227 HPWL: 24964743
[NesterovSolve] Iter:  290 overflow: 0.223 HPWL: 25150107
[NesterovSolve] Iter:  300 overflow: 0.228 HPWL: 25336410
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 8.21e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Iter:  310 overflow: 0.181 HPWL: 25660478
[NesterovSolve] Iter:  320 overflow: 0.140 HPWL: 26581798
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 8.2e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Finished with Overflow: 0.090911
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 12916 u^2 0% utilization.
Elapsed time: 13:08.69[h:]min:sec. CPU time: user 867.30 sys 2.58 (110%). Peak memory: 4132900KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 44 input buffers.
[INFO RSZ-0028] Inserted 44 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0037] Found 3 long wires.
[INFO RSZ-0038] Inserted 18 buffers in 3 nets.
[INFO RSZ-0039] Resized 9 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 3 tie LOGIC0_X1 instances.
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 13215 u^2 0% utilization.
Instance count before 47611, after 47719
Pin count before 354, after 568
Elapsed time: 0:01.54[h:]min:sec. CPU time: user 1.37 sys 0.16 (100%). Peak memory: 320628KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement        644.8 u
average displacement        0.0 u
max displacement            8.8 u
original HPWL           14045.9 u
legalized HPWL          14562.8 u
delta HPWL                    4 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 47719 cells, 92 terminals, 275 edges, 660 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 47811, edges 275, pins 660
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 47618 fixed cells.
[INFO DPO-0318] Collected 193 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400140, 400400) - (7999380, 7999600)
[INFO DPO-0310] Assigned 193 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.912856e+07.
[INFO DPO-0302] End of matching; objective is 2.895200e+07, improvement is 0.61 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.868782e+07.
[INFO DPO-0307] End of global swaps; objective is 2.868782e+07, improvement is 0.91 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.848602e+07.
[INFO DPO-0309] End of vertical swaps; objective is 2.848602e+07, improvement is 0.70 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.840664e+07.
[INFO DPO-0305] End of reordering; objective is 2.840664e+07, improvement is 0.28 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 3860 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 3860, swaps 348, moves   991 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.840664e+07, Scratch cost 2.814127e+07, Incremental cost 2.814127e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.814127e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.93 percent.
[INFO DPO-0328] End of random improver; improvement is 0.934183 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 95 cell orientations for row compatibility.
[INFO DPO-0383] Performed 67 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.807216e+07, improvement is 0.25 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            14562.8 u
Final HPWL               14037.4 u
Delta HPWL                  -3.6 %

[INFO DPL-0020] Mirrored 3 instances
[INFO DPL-0021] HPWL before           14037.4 u
[INFO DPL-0022] HPWL after            14031.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 13215 u^2 0% utilization.
Elapsed time: 0:16.14[h:]min:sec. CPU time: user 11.98 sys 4.15 (99%). Peak memory: 8000840KB.
cp ./results/nangate45/riscv_v_csr/base/3_5_place_dp.odb ./results/nangate45/riscv_v_csr/base/3_place.odb
cp ./results/nangate45/riscv_v_csr/base/2_floorplan.sdc ./results/nangate45/riscv_v_csr/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 37 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 37.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(7977835, 4142180), (7997745, 4269020)].
[INFO CTS-0024]  Normalized sink region: [(569.845, 295.87), (571.268, 304.93)].
[INFO CTS-0025]     Width:  1.4221.
[INFO CTS-0026]     Height: 9.0600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 19
    Sub-region size: 1.4221 X 4.5300
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 0.7111 X 4.5300
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 37.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 40
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
[INFO RSZ-0058] Using max wire length 640um.
Placement Analysis
---------------------------------
total displacement         14.0 u
average displacement        0.0 u
max displacement            2.6 u
original HPWL           14137.4 u
legalized HPWL          14190.1 u
delta HPWL                    0 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14190.1 u
legalized HPWL          14190.1 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 13224 u^2 0% utilization.
Elapsed time: 0:19.43[h:]min:sec. CPU time: user 16.67 sys 2.75 (99%). Peak memory: 8046772KB.
cp ./results/nangate45/riscv_v_csr/base/4_1_cts.odb ./results/nangate45/riscv_v_csr/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/nangate45/riscv_v_csr/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 38
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical     39892608      25249755          36.71%
metal3     Horizontal   54399184      32623129          40.03%
metal4     Vertical     25387936      14173612          44.17%
metal5     Horizontal   25387936      14500860          42.88%
metal6     Vertical     25387936      14488552          42.93%
metal7     Horizontal    7254240       3235649          55.40%
metal8     Vertical      7254240       3625215          50.03%
metal9     Horizontal    3627120       3621409          0.16%
metal10    Vertical      3627120       3621409          0.16%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1105
[INFO GRT-0198] Via related Steiner nodes: 10
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1580
[INFO GRT-0112] Final usage 3D: 11452

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2        25249755          3397            0.01%             0 /  0 /  0
metal3        32623129          2882            0.01%             0 /  0 /  0
metal4        14173612           289            0.00%             0 /  0 /  0
metal5        14500860            24            0.00%             0 /  0 /  0
metal6        14488552           120            0.00%             0 /  0 /  0
metal7         3235649             0            0.00%             0 /  0 /  0
metal8         3625215             0            0.00%             0 /  0 /  0
metal9         3621409             0            0.00%             0 /  0 /  0
metal10        3621409             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total        115139590          6712            0.01%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 15262 um
[INFO GRT-0014] Routed nets: 243
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14190.1 u
legalized HPWL          14190.1 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14190.1 u
legalized HPWL          14190.1 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 13224 u^2 0% utilization.
[INFO FLW-0007] clock clk period 15.000000
[INFO FLW-0008] Clock clk period 6.484
[INFO FLW-0009] Clock clk slack 8.175
[INFO FLW-0011] Path endpoint count 158
Elapsed time: 0:38.18[h:]min:sec. CPU time: user 34.76 sys 3.63 (100%). Peak memory: 10461512KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/nangate45/riscv_v_csr/base/5_route_drc.rpt -output_maze ./results/nangate45/riscv_v_csr/base/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   riscv_v_csr
Die area:                 ( 0 0 ) ( 8000000 8000000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     47727
Number of terminals:      92
Number of snets:          2
Number of nets:           280

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 28.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 383243.
[INFO DRT-0033] via1 shape region query size = 553860.
[INFO DRT-0033] metal2 shape region query size = 369240.
[INFO DRT-0033] via2 shape region query size = 553860.
[INFO DRT-0033] metal3 shape region query size = 369240.
[INFO DRT-0033] via3 shape region query size = 553860.
[INFO DRT-0033] metal4 shape region query size = 202028.
[INFO DRT-0033] via4 shape region query size = 172720.
[INFO DRT-0033] metal5 shape region query size = 34630.
[INFO DRT-0033] via5 shape region query size = 172720.
[INFO DRT-0033] metal6 shape region query size = 34550.
[INFO DRT-0033] via6 shape region query size = 69088.
[INFO DRT-0033] metal7 shape region query size = 17526.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 60 pins.
[INFO DRT-0081]   Complete 24 unique inst patterns.
[INFO DRT-0084]   Complete 114 groups.
#scanned instances     = 47727
#unique  instances     = 28
#stdCellGenAp          = 818
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 592
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 581
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 432.42 (MB), peak = 436.20 (MB)

[INFO DRT-0157] Number of guides:     2109

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1904 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1904 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 519.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 482.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 315.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 156.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 119.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 20.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 0.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 658 vertical wires in 39 frboxes and 953 horizontal wires in 39 frboxes.
[INFO DRT-0186] Done with 198 vertical wires in 39 frboxes and 86 horizontal wires in 39 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 467.30 (MB), peak = 467.30 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 615.80 (MB), peak = 615.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 780.17 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 795.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 798.42 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 801.42 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 801.55 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 801.55 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 804.80 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 809.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 809.05 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:02, memory = 816.67 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer      metal2   via2 metal3 metal4
Cut Spacing          0      1      0      0
Metal Spacing        1      0      0      0
Recheck              3      0      0      1
Short               20      0      1      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1032.30 (MB), peak = 1032.30 (MB)
Total wire length = 14451 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 7171 um.
Total wire length on LAYER metal3 = 6263 um.
Total wire length on LAYER metal4 = 607 um.
Total wire length on LAYER metal5 = 154 um.
Total wire length on LAYER metal6 = 255 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 1492.
Up-via summary (total 1492):

---------------
 active       0
 metal1     544
 metal2     602
 metal3     198
 metal4     116
 metal5      32
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           1492


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 1032.30 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 1032.30 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1034.67 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1034.67 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:01, memory = 1034.67 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:01, memory = 1034.67 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:01, memory = 1035.80 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 1041.55 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 1041.55 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:02, memory = 1043.05 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer      metal2 metal3
Short               10      1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1043.05 (MB), peak = 1043.05 (MB)
Total wire length = 14445 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 7163 um.
Total wire length on LAYER metal3 = 6274 um.
Total wire length on LAYER metal4 = 604 um.
Total wire length on LAYER metal5 = 149 um.
Total wire length on LAYER metal6 = 253 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 1521.
Up-via summary (total 1521):

---------------
 active       0
 metal1     544
 metal2     633
 metal3     196
 metal4     116
 metal5      32
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           1521


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1043.05 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1043.05 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1046.55 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1046.55 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1046.55 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 1046.55 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 1046.55 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 1046.55 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 1046.55 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 1046.55 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal2
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1049.42 (MB), peak = 1049.42 (MB)
Total wire length = 14427 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 7157 um.
Total wire length on LAYER metal3 = 6272 um.
Total wire length on LAYER metal4 = 598 um.
Total wire length on LAYER metal5 = 148 um.
Total wire length on LAYER metal6 = 250 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 1550.
Up-via summary (total 1550):

---------------
 active       0
 metal1     544
 metal2     661
 metal3     197
 metal4     116
 metal5      32
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           1550


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 1049.42 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1056.67 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1056.67 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1056.67 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 969.11 (MB), peak = 1056.67 (MB)
Total wire length = 14427 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 7150 um.
Total wire length on LAYER metal3 = 6271 um.
Total wire length on LAYER metal4 = 607 um.
Total wire length on LAYER metal5 = 148 um.
Total wire length on LAYER metal6 = 250 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 1555.
Up-via summary (total 1555):

---------------
 active       0
 metal1     544
 metal2     664
 metal3     199
 metal4     116
 metal5      32
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           1555


[INFO DRT-0198] Complete detail routing.
Total wire length = 14427 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 7150 um.
Total wire length on LAYER metal3 = 6271 um.
Total wire length on LAYER metal4 = 607 um.
Total wire length on LAYER metal5 = 148 um.
Total wire length on LAYER metal6 = 250 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 1555.
Up-via summary (total 1555):

---------------
 active       0
 metal1     544
 metal2     664
 metal3     199
 metal4     116
 metal5      32
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           1555


[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:07, memory = 969.11 (MB), peak = 1056.67 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:12.75[h:]min:sec. CPU time: user 43.65 sys 0.80 (348%). Peak memory: 1082032KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[INFO DPL-0001] Placed 1807663 filler instances.
Elapsed time: 0:23.88[h:]min:sec. CPU time: user 19.31 sys 4.57 (99%). Peak memory: 8824416KB.
cp ./results/nangate45/riscv_v_csr/base/5_3_fillcell.odb ./results/nangate45/riscv_v_csr/base/5_route.odb
cp ./results/nangate45/riscv_v_csr/base/4_cts.sdc ./results/nangate45/riscv_v_csr/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/nangate45/riscv_v_csr/base/5_route.odb ./results/nangate45/riscv_v_csr/base/6_1_fill.odb
Elapsed time: 0:03.37[h:]min:sec. CPU time: user 2.69 sys 0.68 (100%). Peak memory: 958388KB.
cp ./results/nangate45/riscv_v_csr/base/5_route.sdc ./results/nangate45/riscv_v_csr/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_csr (max_merge_res 50.0) ...
[INFO RCX-0040] Final 772 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_csr ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 6% of 4644 wires extracted
[INFO RCX-0442] 10% of 4644 wires extracted
[INFO RCX-0442] 15% of 4644 wires extracted
[INFO RCX-0442] 22% of 4644 wires extracted
[INFO RCX-0442] 29% of 4644 wires extracted
[INFO RCX-0442] 41% of 4644 wires extracted
[INFO RCX-0442] 51% of 4644 wires extracted
[INFO RCX-0442] 55% of 4644 wires extracted
[INFO RCX-0442] 60% of 4644 wires extracted
[INFO RCX-0442] 67% of 4644 wires extracted
[INFO RCX-0442] 74% of 4644 wires extracted
[INFO RCX-0442] 81% of 4644 wires extracted
[INFO RCX-0442] 100% of 4644 wires extracted
[INFO RCX-0045] Extract 280 nets, 1015 rsegs, 1015 caps, 2107 ccs
[INFO RCX-0443] 280 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 2.40e-07 V
Worstcase IR drop: 2.02e-04 V
Percentage drop  : 0.02 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 4.30e-04 V
Average voltage  : 3.55e-07 V
Average IR drop  : 3.55e-07 V
Worstcase IR drop: 4.30e-04 V
Percentage drop  : 0.04 %
######################################
Cell type report:                       Count       Area
  Fill cell                           1807663 14424533.62
  Tap cell                              47526   12641.92
  Buffer                                    9       7.18
  Clock buffer                              5       6.65
  Timing Repair Buffer                    106     296.06
  Inverter                                  1       2.39
  Clock inverter                            3       2.93
  Sequential cell                          37     196.84
  Multi-Input combinational cell           40      70.49
  Total                               1855390 14437758.08
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 13224 u^2 0% utilization.
Elapsed time: 4:49.22[h:]min:sec. CPU time: user 284.51 sys 4.84 (100%). Peak memory: 6659332KB.
cp ./results/nangate45/riscv_v_csr/base/5_route.sdc ./results/nangate45/riscv_v_csr/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/riscv_v_csr/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/nangate45/riscv_v_csr/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/riscv_v_csr/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/*map</map-file>,g' ./objects/nangate45/riscv_v_csr/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_csr \
        -rd in_def=./results/nangate45/riscv_v_csr/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/riscv_v_csr/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/riscv_v_csr/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/riscv_v_csr/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'riscv_v_csr'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/riscv_v_csr/base/6_1_merged.gds'
Elapsed time: 0:23.04[h:]min:sec. CPU time: user 21.63 sys 1.39 (99%). Peak memory: 3707696KB.
cp results/nangate45/riscv_v_csr/base/6_1_merged.gds results/nangate45/riscv_v_csr/base/6_final.gds
./logs/nangate45/riscv_v_csr/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    0             36
1_1_yosys_canonicalize                       0             44
1_1_yosys_hier_report                        0             12
2_1_floorplan                                0            119
2_2_floorplan_io                             0            118
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          0            116
2_5_floorplan_tapcell                        0            136
2_6_floorplan_pdn                            4            209
3_1_place_gp_skip_io                      1038           1575
3_2_place_iop                                0            190
3_3_place_gp                               788           4036
3_4_place_resized                            1            313
3_5_place_dp                                16           7813
4_1_cts                                     19           7858
5_1_grt                                     38          10216
5_2_route                                   12           1056
5_3_fillcell                                23           8617
6_1_fill                                     3            935
6_1_merge                                   23           3620
6_report                                   289           6503
Total                                     2254          10216
