Protel Design System Design Rule Check
PCB File : D:\DAKT\DHS\PCB1.PcbDoc
Date     : 21/03/2024
Time     : 14:35:07

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=25mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=45mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=45mil) (Max=65mil) (Preferred=55mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (1095mil,2275mil) on Top Overlay And Pad C1-1(1095mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (1196mil,2275mil) on Top Overlay And Pad C1-2(1195mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1769.172mil,1680.001mil) on Top Overlay And Pad SW1-1(1670mil,1680.001mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1769.172mil,1680.001mil) on Top Overlay And Pad SW1-2(1870mil,1680.001mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5640.828mil,1705mil) on Top Overlay And Pad SW2-1(5740mil,1705mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5640.828mil,1705mil) on Top Overlay And Pad SW2-2(5540mil,1705mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (7119mil,2335mil) on Top Overlay And Pad C2-2(7120mil,2335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (7220mil,2335mil) on Top Overlay And Pad C2-1(7220mil,2335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C1-1(1095mil,2275mil) on Multi-Layer And Track (1095mil,2235mil)(1195mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C1-1(1095mil,2275mil) on Multi-Layer And Track (1095mil,2315mil)(1195mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C1-2(1195mil,2275mil) on Multi-Layer And Track (1095mil,2235mil)(1195mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C1-2(1195mil,2275mil) on Multi-Layer And Track (1095mil,2315mil)(1195mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C2-1(7220mil,2335mil) on Multi-Layer And Track (7120mil,2295mil)(7220mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C2-1(7220mil,2335mil) on Multi-Layer And Track (7120mil,2375mil)(7220mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C2-2(7120mil,2335mil) on Multi-Layer And Track (7120mil,2295mil)(7220mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Pad C2-2(7120mil,2335mil) on Multi-Layer And Track (7120mil,2375mil)(7220mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(3867.066mil,1461.351mil) on Multi-Layer And Track (3602.066mil,1426.351mil)(3832.066mil,1426.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(3867.066mil,1461.351mil) on Multi-Layer And Track (3602.066mil,1496.351mil)(3832.066mil,1496.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3567.066mil,1461.351mil) on Multi-Layer And Track (3602.066mil,1426.351mil)(3832.066mil,1426.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3567.066mil,1461.351mil) on Multi-Layer And Track (3602.066mil,1496.351mil)(3832.066mil,1496.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(4527.068mil,1461.351mil) on Multi-Layer And Track (4262.068mil,1426.351mil)(4492.068mil,1426.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(4527.068mil,1461.351mil) on Multi-Layer And Track (4262.068mil,1496.351mil)(4492.068mil,1496.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(4227.068mil,1461.351mil) on Multi-Layer And Track (4262.068mil,1426.351mil)(4492.068mil,1426.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(4227.068mil,1461.351mil) on Multi-Layer And Track (4262.068mil,1496.351mil)(4492.068mil,1496.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.477mil < 10mil) Between Pad D1-1(1450mil,2785mil) on Multi-Layer And Track (1450mil,2844mil)(1450mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D1-2(1450mil,3235mil) on Multi-Layer And Track (1450mil,3139mil)(1450mil,3174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.477mil < 10mil) Between Pad D2-1(1710mil,2785mil) on Multi-Layer And Track (1710mil,2844mil)(1710mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D2-2(1710mil,3235mil) on Multi-Layer And Track (1710mil,3139mil)(1710mil,3174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.482mil < 10mil) Between Pad D3-1(2375mil,2254.016mil) on Multi-Layer And Track (2420mil,2254.016mil)(2450mil,2254.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad D3-2(2675mil,2254.016mil) on Multi-Layer And Track (2600mil,2254.016mil)(2630mil,2254.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.482mil < 10mil) Between Pad D4-1(5755mil,2310mil) on Multi-Layer And Track (5680mil,2310mil)(5710mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad D4-2(5455mil,2310mil) on Multi-Layer And Track (5500mil,2310mil)(5530mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.477mil < 10mil) Between Pad D5-1(3360mil,2785mil) on Multi-Layer And Track (3360mil,2844mil)(3360mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D5-2(3360mil,3235mil) on Multi-Layer And Track (3360mil,3139mil)(3360mil,3174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.477mil < 10mil) Between Pad D6-1(3030mil,2785mil) on Multi-Layer And Track (3030mil,2844mil)(3030mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D6-2(3030mil,3235mil) on Multi-Layer And Track (3030mil,3139mil)(3030mil,3174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.477mil < 10mil) Between Pad D7-1(5485mil,2785mil) on Multi-Layer And Track (5485mil,2844mil)(5485mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D7-2(5485mil,3235mil) on Multi-Layer And Track (5485mil,3139mil)(5485mil,3174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.477mil < 10mil) Between Pad D8-1(5790mil,2785mil) on Multi-Layer And Track (5790mil,2844mil)(5790mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D8-2(5790mil,3235mil) on Multi-Layer And Track (5790mil,3139mil)(5790mil,3174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(790mil,5670mil) on Multi-Layer And Track (746mil,5595mil)(746mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS1-10(790mil,6270mil) on Multi-Layer And Track (746mil,5595mil)(746mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS1-5(1190mil,5670mil) on Multi-Layer And Track (1234mil,5595mil)(1234mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS1-6(1190mil,6270mil) on Multi-Layer And Track (1234mil,5595mil)(1234mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS2-10(3310mil,6270mil) on Multi-Layer And Track (3266mil,5595mil)(3266mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS3-10(5735mil,6270mil) on Multi-Layer And Track (5691mil,5595mil)(5691mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS3-5(6135mil,5670mil) on Multi-Layer And Track (6179mil,5595mil)(6179mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS3-6(6135mil,6270mil) on Multi-Layer And Track (6179mil,5595mil)(6179mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(1970mil,5670mil) on Multi-Layer And Track (1926mil,5595mil)(1926mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS4-10(1970mil,6270mil) on Multi-Layer And Track (1926mil,5595mil)(1926mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS4-6(2370mil,6270mil) on Multi-Layer And Track (2414mil,5595mil)(2414mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4520mil,5670mil) on Multi-Layer And Track (4476mil,5595mil)(4476mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS5-10(4520mil,6270mil) on Multi-Layer And Track (4476mil,5595mil)(4476mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS5-5(4920mil,5670mil) on Multi-Layer And Track (4964mil,5595mil)(4964mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS5-6(4920mil,6270mil) on Multi-Layer And Track (4964mil,5595mil)(4964mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Pad DS6-6(7475mil,6270mil) on Multi-Layer And Track (7519mil,5595mil)(7519mil,6345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC10-1(1900mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-10(2300mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-11(2200mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-12(2100mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-13(2000mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-14(1900mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-2(2000mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-3(2100mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-4(2200mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-5(2300mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-6(2400mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-7(2500mil,2935.5mil) on Multi-Layer And Track (1850mil,2885.5mil)(2550mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-8(2500mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC10-9(2400mil,3235.5mil) on Multi-Layer And Track (1850mil,3285.5mil)(2550mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC1-1(509.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC1-1(509.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC1-1(509.706mil,3890mil) on Multi-Layer And Track (459.706mil,3840mil)(1259.706mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-10(1109.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-10(1109.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-10(1109.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-11(1009.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-11(1009.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-11(1009.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC11-1(4550mil,2935.5mil) on Multi-Layer And Track (4500mil,2885.5mil)(5200mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-10(4950mil,3235.5mil) on Multi-Layer And Track (4500mil,3285.5mil)(5200mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-13(4650mil,3235.5mil) on Multi-Layer And Track (4500mil,3285.5mil)(5200mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-14(4550mil,3235.5mil) on Multi-Layer And Track (4500mil,3285.5mil)(5200mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-2(4650mil,2935.5mil) on Multi-Layer And Track (4500mil,2885.5mil)(5200mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-12(909.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-12(909.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-12(909.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-3(4750mil,2935.5mil) on Multi-Layer And Track (4500mil,2885.5mil)(5200mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-13(809.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-13(809.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-13(809.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-4(4850mil,2935.5mil) on Multi-Layer And Track (4500mil,2885.5mil)(5200mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-15(609.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-15(609.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-15(609.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-6(5050mil,2935.5mil) on Multi-Layer And Track (4500mil,2885.5mil)(5200mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-16(509.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-16(509.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-16(509.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-7(5150mil,2935.5mil) on Multi-Layer And Track (4500mil,2885.5mil)(5200mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC11-9(5050mil,3235.5mil) on Multi-Layer And Track (4500mil,3285.5mil)(5200mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-2(609.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-2(609.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-2(609.706mil,3890mil) on Multi-Layer And Track (459.706mil,3840mil)(1259.706mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC12-1(7085mil,2935.5mil) on Multi-Layer And Track (7035mil,2885.5mil)(7735mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-11(7385mil,3235.5mil) on Multi-Layer And Track (7035mil,3285.5mil)(7735mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-12(7285mil,3235.5mil) on Multi-Layer And Track (7035mil,3285.5mil)(7735mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-13(7185mil,3235.5mil) on Multi-Layer And Track (7035mil,3285.5mil)(7735mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-14(7085mil,3235.5mil) on Multi-Layer And Track (7035mil,3285.5mil)(7735mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-2(7185mil,2935.5mil) on Multi-Layer And Track (7035mil,2885.5mil)(7735mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-3(7285mil,2935.5mil) on Multi-Layer And Track (7035mil,2885.5mil)(7735mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-4(7385mil,2935.5mil) on Multi-Layer And Track (7035mil,2885.5mil)(7735mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-5(7485mil,2935.5mil) on Multi-Layer And Track (7035mil,2885.5mil)(7735mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-6(7585mil,2935.5mil) on Multi-Layer And Track (7035mil,2885.5mil)(7735mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC12-8(7685mil,3235.5mil) on Multi-Layer And Track (7035mil,3285.5mil)(7735mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC13-1(6095mil,2025mil) on Multi-Layer And Track (6045mil,1975mil)(6745mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-10(6495mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-11(6395mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-12(6295mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-13(6195mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-14(6095mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-3(6295mil,2025mil) on Multi-Layer And Track (6045mil,1975mil)(6745mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-4(6395mil,2025mil) on Multi-Layer And Track (6045mil,1975mil)(6745mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-5(6495mil,2025mil) on Multi-Layer And Track (6045mil,1975mil)(6745mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-6(6595mil,2025mil) on Multi-Layer And Track (6045mil,1975mil)(6745mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-7(6695mil,2025mil) on Multi-Layer And Track (6045mil,1975mil)(6745mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-8(6695mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC13-9(6595mil,2325mil) on Multi-Layer And Track (6045mil,2375mil)(6745mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-5(909.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-5(909.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-5(909.706mil,3890mil) on Multi-Layer And Track (459.706mil,3840mil)(1259.706mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-6(1009.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-6(1009.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-6(1009.706mil,3890mil) on Multi-Layer And Track (459.706mil,3840mil)(1259.706mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-7(1109.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-7(1109.706mil,3890mil) on Multi-Layer And Track (409.706mil,3940mil)(1309.706mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-7(1109.706mil,3890mil) on Multi-Layer And Track (459.706mil,3840mil)(1259.706mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-9(1209.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-9(1209.706mil,4190mil) on Multi-Layer And Track (409.706mil,4140mil)(1309.706mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC1-9(1209.706mil,4190mil) on Multi-Layer And Track (459.706mil,4240mil)(1259.706mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC2-1(3101.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC2-1(3101.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC2-1(3101.824mil,3890mil) on Multi-Layer And Track (3051.824mil,3840mil)(3851.824mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-10(3701.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-10(3701.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-10(3701.824mil,4190mil) on Multi-Layer And Track (3051.824mil,4240mil)(3851.824mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-11(3601.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-11(3601.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-11(3601.824mil,4190mil) on Multi-Layer And Track (3051.824mil,4240mil)(3851.824mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-12(3501.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-12(3501.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-12(3501.824mil,4190mil) on Multi-Layer And Track (3051.824mil,4240mil)(3851.824mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-13(3401.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-13(3401.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-13(3401.824mil,4190mil) on Multi-Layer And Track (3051.824mil,4240mil)(3851.824mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-14(3301.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-14(3301.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-14(3301.824mil,4190mil) on Multi-Layer And Track (3051.824mil,4240mil)(3851.824mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-15(3201.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-15(3201.824mil,4190mil) on Multi-Layer And Track (3001.824mil,4140mil)(3901.824mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-15(3201.824mil,4190mil) on Multi-Layer And Track (3051.824mil,4240mil)(3851.824mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-2(3201.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-2(3201.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-2(3201.824mil,3890mil) on Multi-Layer And Track (3051.824mil,3840mil)(3851.824mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-3(3301.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-3(3301.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-3(3301.824mil,3890mil) on Multi-Layer And Track (3051.824mil,3840mil)(3851.824mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-4(3401.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-4(3401.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-4(3401.824mil,3890mil) on Multi-Layer And Track (3051.824mil,3840mil)(3851.824mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-7(3701.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-7(3701.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-7(3701.824mil,3890mil) on Multi-Layer And Track (3051.824mil,3840mil)(3851.824mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-8(3801.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-8(3801.824mil,3890mil) on Multi-Layer And Track (3001.824mil,3940mil)(3901.824mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC2-8(3801.824mil,3890mil) on Multi-Layer And Track (3051.824mil,3840mil)(3851.824mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC3-1(5693.941mil,3890mil) on Multi-Layer And Track (5593.941mil,3940mil)(6493.941mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC3-1(5693.941mil,3890mil) on Multi-Layer And Track (5593.941mil,3940mil)(6493.941mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC3-1(5693.941mil,3890mil) on Multi-Layer And Track (5643.941mil,3840mil)(6443.941mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-10(6293.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-10(6293.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-10(6293.941mil,4190mil) on Multi-Layer And Track (5643.941mil,4240mil)(6443.941mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-11(6193.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-11(6193.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-11(6193.941mil,4190mil) on Multi-Layer And Track (5643.941mil,4240mil)(6443.941mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-12(6093.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-12(6093.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-12(6093.941mil,4190mil) on Multi-Layer And Track (5643.941mil,4240mil)(6443.941mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-15(5793.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-15(5793.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-15(5793.941mil,4190mil) on Multi-Layer And Track (5643.941mil,4240mil)(6443.941mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-16(5693.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-16(5693.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-16(5693.941mil,4190mil) on Multi-Layer And Track (5643.941mil,4240mil)(6443.941mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-4(5993.941mil,3890mil) on Multi-Layer And Track (5593.941mil,3940mil)(6493.941mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-4(5993.941mil,3890mil) on Multi-Layer And Track (5593.941mil,3940mil)(6493.941mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-4(5993.941mil,3890mil) on Multi-Layer And Track (5643.941mil,3840mil)(6443.941mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-5(6093.941mil,3890mil) on Multi-Layer And Track (5593.941mil,3940mil)(6493.941mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-5(6093.941mil,3890mil) on Multi-Layer And Track (5593.941mil,3940mil)(6493.941mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-5(6093.941mil,3890mil) on Multi-Layer And Track (5643.941mil,3840mil)(6443.941mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-8(6393.941mil,3890mil) on Multi-Layer And Track (5643.941mil,3840mil)(6443.941mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-9(6393.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-9(6393.941mil,4190mil) on Multi-Layer And Track (5593.941mil,4140mil)(6493.941mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC3-9(6393.941mil,4190mil) on Multi-Layer And Track (5643.941mil,4240mil)(6443.941mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC4-1(600mil,2935.5mil) on Multi-Layer And Track (550mil,2885.5mil)(1250mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-10(1000mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-11(900mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-12(800mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-13(700mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-14(600mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-2(700mil,2935.5mil) on Multi-Layer And Track (550mil,2885.5mil)(1250mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-4(900mil,2935.5mil) on Multi-Layer And Track (550mil,2885.5mil)(1250mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-5(1000mil,2935.5mil) on Multi-Layer And Track (550mil,2885.5mil)(1250mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-6(1100mil,2935.5mil) on Multi-Layer And Track (550mil,2885.5mil)(1250mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-7(1200mil,2935.5mil) on Multi-Layer And Track (550mil,2885.5mil)(1250mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-8(1200mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC4-9(1100mil,3235.5mil) on Multi-Layer And Track (550mil,3285.5mil)(1250mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC5-1(3615mil,2935.5mil) on Multi-Layer And Track (3565mil,2885.5mil)(4265mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-10(4015mil,3235.5mil) on Multi-Layer And Track (3565mil,3285.5mil)(4265mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-12(3815mil,3235.5mil) on Multi-Layer And Track (3565mil,3285.5mil)(4265mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-13(3715mil,3235.5mil) on Multi-Layer And Track (3565mil,3285.5mil)(4265mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-3(3815mil,2935.5mil) on Multi-Layer And Track (3565mil,2885.5mil)(4265mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-4(3915mil,2935.5mil) on Multi-Layer And Track (3565mil,2885.5mil)(4265mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-5(4015mil,2935.5mil) on Multi-Layer And Track (3565mil,2885.5mil)(4265mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-6(4115mil,2935.5mil) on Multi-Layer And Track (3565mil,2885.5mil)(4265mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-8(4215mil,3235.5mil) on Multi-Layer And Track (3565mil,3285.5mil)(4265mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC5-9(4115mil,3235.5mil) on Multi-Layer And Track (3565mil,3285.5mil)(4265mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC6-1(6125mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-10(6525mil,3235.5mil) on Multi-Layer And Track (6075mil,3285.5mil)(6775mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-11(6425mil,3235.5mil) on Multi-Layer And Track (6075mil,3285.5mil)(6775mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-14(6125mil,3235.5mil) on Multi-Layer And Track (6075mil,3285.5mil)(6775mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-2(6225mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-3(6325mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-4(6425mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-5(6525mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-6(6625mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-7(6725mil,2935.5mil) on Multi-Layer And Track (6075mil,2885.5mil)(6775mil,2885.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC6-8(6725mil,3235.5mil) on Multi-Layer And Track (6075mil,3285.5mil)(6775mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC7-1(1805.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC7-1(1805.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC7-1(1805.765mil,3890mil) on Multi-Layer And Track (1755.765mil,3840mil)(2555.765mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-13(2105.765mil,4190mil) on Multi-Layer And Track (1705.765mil,4140mil)(2605.765mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-13(2105.765mil,4190mil) on Multi-Layer And Track (1705.765mil,4140mil)(2605.765mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-13(2105.765mil,4190mil) on Multi-Layer And Track (1755.765mil,4240mil)(2555.765mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-15(1905.765mil,4190mil) on Multi-Layer And Track (1705.765mil,4140mil)(2605.765mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-15(1905.765mil,4190mil) on Multi-Layer And Track (1705.765mil,4140mil)(2605.765mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-15(1905.765mil,4190mil) on Multi-Layer And Track (1755.765mil,4240mil)(2555.765mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-16(1805.765mil,4190mil) on Multi-Layer And Track (1705.765mil,4140mil)(2605.765mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-16(1805.765mil,4190mil) on Multi-Layer And Track (1705.765mil,4140mil)(2605.765mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-16(1805.765mil,4190mil) on Multi-Layer And Track (1755.765mil,4240mil)(2555.765mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-4(2105.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-4(2105.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-4(2105.765mil,3890mil) on Multi-Layer And Track (1755.765mil,3840mil)(2555.765mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-5(2205.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-5(2205.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-5(2205.765mil,3890mil) on Multi-Layer And Track (1755.765mil,3840mil)(2555.765mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-6(2305.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-6(2305.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-6(2305.765mil,3890mil) on Multi-Layer And Track (1755.765mil,3840mil)(2555.765mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-7(2405.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-7(2405.765mil,3890mil) on Multi-Layer And Track (1705.765mil,3940mil)(2605.765mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC7-7(2405.765mil,3890mil) on Multi-Layer And Track (1755.765mil,3840mil)(2555.765mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC8-1(4397.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC8-1(4397.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-10(4997.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-10(4997.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-10(4997.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-12(4797.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-12(4797.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-12(4797.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-13(4697.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-13(4697.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-13(4697.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-14(4597.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-14(4597.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-14(4597.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-15(4497.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-15(4497.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-15(4497.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-16(4397.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-16(4397.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-16(4397.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-3(4597.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-4(4697.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-4(4697.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-4(4697.882mil,3890mil) on Multi-Layer And Track (4347.882mil,3840mil)(5147.882mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-7(4997.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-7(4997.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-7(4997.882mil,3890mil) on Multi-Layer And Track (4347.882mil,3840mil)(5147.882mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-8(5097.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-8(5097.882mil,3890mil) on Multi-Layer And Track (4297.882mil,3940mil)(5197.882mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-8(5097.882mil,3890mil) on Multi-Layer And Track (4347.882mil,3840mil)(5147.882mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-9(5097.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-9(5097.882mil,4190mil) on Multi-Layer And Track (4297.882mil,4140mil)(5197.882mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC8-9(5097.882mil,4190mil) on Multi-Layer And Track (4347.882mil,4240mil)(5147.882mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC9-1(6990mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC9-1(6990mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad IC9-1(6990mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-11(7490mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-11(7490mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-11(7490mil,4190mil) on Multi-Layer And Track (6940mil,4240mil)(7740mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-12(7390mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-12(7390mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-12(7390mil,4190mil) on Multi-Layer And Track (6940mil,4240mil)(7740mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-15(7090mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-15(7090mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-15(7090mil,4190mil) on Multi-Layer And Track (6940mil,4240mil)(7740mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-16(6990mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-16(6990mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-16(6990mil,4190mil) on Multi-Layer And Track (6940mil,4240mil)(7740mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-2(7090mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-2(7090mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-2(7090mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-4(7290mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-4(7290mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-4(7290mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-5(7390mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-5(7390mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-5(7390mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-6(7490mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-6(7490mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-6(7490mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-7(7590mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-7(7590mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-7(7590mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-8(7690mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-8(7690mil,3890mil) on Multi-Layer And Track (6890mil,3940mil)(7790mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-8(7690mil,3890mil) on Multi-Layer And Track (6940mil,3840mil)(7740mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-9(7690mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-9(7690mil,4190mil) on Multi-Layer And Track (6890mil,4140mil)(7790mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.616mil < 10mil) Between Pad IC9-9(7690mil,4190mil) on Multi-Layer And Track (6940mil,4240mil)(7740mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-1(7870mil,1755mil) on Multi-Layer And Track (7720mil,1750mil)(8050mil,1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-3(8070mil,1655mil) on Multi-Layer And Track (8050mil,1205mil)(8050mil,1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(1121.665mil,4720mil) on Multi-Layer And Track (1122.665mil,4762mil)(1122.665mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1121.665mil,5120mil) on Multi-Layer And Track (1122.665mil,5038mil)(1122.665mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(823.333mil,4720mil) on Multi-Layer And Track (824.333mil,4762mil)(824.333mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3618.333mil,4720mil) on Multi-Layer And Track (3619.333mil,4762mil)(3619.333mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(3618.333mil,5120mil) on Multi-Layer And Track (3619.333mil,5038mil)(3619.333mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(823.333mil,5120mil) on Multi-Layer And Track (824.333mil,5038mil)(824.333mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(6110mil,4720mil) on Multi-Layer And Track (6111mil,4762mil)(6111mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(6110mil,5120mil) on Multi-Layer And Track (6111mil,5038mil)(6111mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(972.5mil,4720mil) on Multi-Layer And Track (973.5mil,4762mil)(973.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(972.5mil,5120mil) on Multi-Layer And Track (973.5mil,5038mil)(973.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(3475mil,4720mil) on Multi-Layer And Track (3476mil,4762mil)(3476mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(3475mil,5120mil) on Multi-Layer And Track (3476mil,5038mil)(3476mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(5960mil,4720mil) on Multi-Layer And Track (5961mil,4762mil)(5961mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(5960mil,5120mil) on Multi-Layer And Track (5961mil,5038mil)(5961mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(525mil,4720mil) on Multi-Layer And Track (526mil,4762mil)(526mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(525mil,5120mil) on Multi-Layer And Track (526mil,5038mil)(526mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(3045mil,4720mil) on Multi-Layer And Track (3046mil,4762mil)(3046mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(3045mil,5120mil) on Multi-Layer And Track (3046mil,5038mil)(3046mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(5510mil,4720mil) on Multi-Layer And Track (5511mil,4762mil)(5511mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(5510mil,5120mil) on Multi-Layer And Track (5511mil,5038mil)(5511mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(674.165mil,4720mil) on Multi-Layer And Track (675.165mil,4762mil)(675.165mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(674.165mil,5120mil) on Multi-Layer And Track (675.165mil,5038mil)(675.165mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(3188.333mil,4720mil) on Multi-Layer And Track (3189.333mil,4762mil)(3189.333mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3188.333mil,5120mil) on Multi-Layer And Track (3189.333mil,5038mil)(3189.333mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(5660mil,4720mil) on Multi-Layer And Track (5661mil,4762mil)(5661mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(5660mil,5120mil) on Multi-Layer And Track (5661mil,5038mil)(5661mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3331.665mil,5120mil) on Multi-Layer And Track (3332.665mil,5038mil)(3332.665mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(2069.998mil,4720mil) on Multi-Layer And Track (2070.998mil,4762mil)(2070.998mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(2069.998mil,5120mil) on Multi-Layer And Track (2070.998mil,5038mil)(2070.998mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(4550mil,4720mil) on Multi-Layer And Track (4551mil,4762mil)(4551mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4550mil,5120mil) on Multi-Layer And Track (4551mil,5038mil)(4551mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(7135mil,4720mil) on Multi-Layer And Track (7136mil,4762mil)(7136mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(7135mil,5120mil) on Multi-Layer And Track (7136mil,5038mil)(7136mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2512.498mil,4720mil) on Multi-Layer And Track (2513.498mil,4762mil)(2513.498mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2512.498mil,5120mil) on Multi-Layer And Track (2513.498mil,5038mil)(2513.498mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(4977.5mil,4720mil) on Multi-Layer And Track (4978.5mil,4762mil)(4978.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(4977.5mil,5120mil) on Multi-Layer And Track (4978.5mil,5038mil)(4978.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(7592.5mil,4720mil) on Multi-Layer And Track (7593.5mil,4762mil)(7593.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(7592.5mil,5120mil) on Multi-Layer And Track (7593.5mil,5038mil)(7593.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(2660mil,4720mil) on Multi-Layer And Track (2661mil,4762mil)(2661mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2660mil,5120mil) on Multi-Layer And Track (2661mil,5038mil)(2661mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(5120mil,4720mil) on Multi-Layer And Track (5121mil,4762mil)(5121mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(5120mil,5120mil) on Multi-Layer And Track (5121mil,5038mil)(5121mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(7745mil,4720mil) on Multi-Layer And Track (7746mil,4762mil)(7746mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(5810mil,4720mil) on Multi-Layer And Track (5811mil,4762mil)(5811mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(2365mil,4720mil) on Multi-Layer And Track (2366mil,4762mil)(2366mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(2365mil,5120mil) on Multi-Layer And Track (2366mil,5038mil)(2366mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(5810mil,5120mil) on Multi-Layer And Track (5811mil,5038mil)(5811mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-1(4834.998mil,4720mil) on Multi-Layer And Track (4835.998mil,4762mil)(4835.998mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(4834.998mil,5120mil) on Multi-Layer And Track (4835.998mil,5038mil)(4835.998mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(7440mil,4720mil) on Multi-Layer And Track (7441mil,4762mil)(7441mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(7440mil,5120mil) on Multi-Layer And Track (7441mil,5038mil)(7441mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(2217.5mil,4720mil) on Multi-Layer And Track (2218.5mil,4762mil)(2218.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(2217.5mil,5120mil) on Multi-Layer And Track (2218.5mil,5038mil)(2218.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(4692.5mil,4720mil) on Multi-Layer And Track (4693.5mil,4762mil)(4693.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(7287.5mil,4720mil) on Multi-Layer And Track (7288.5mil,4762mil)(7288.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(7287.5mil,5120mil) on Multi-Layer And Track (7288.5mil,5038mil)(7288.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(1775mil,4720mil) on Multi-Layer And Track (1776mil,4762mil)(1776mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(4265mil,4720mil) on Multi-Layer And Track (4266mil,4762mil)(4266mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(4265mil,5120mil) on Multi-Layer And Track (4266mil,5038mil)(4266mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-1(6830mil,4720mil) on Multi-Layer And Track (6831mil,4762mil)(6831mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-2(6830mil,5120mil) on Multi-Layer And Track (6831mil,5038mil)(6831mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-1(1922.5mil,4720mil) on Multi-Layer And Track (1923.5mil,4762mil)(1923.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-2(1922.5mil,5120mil) on Multi-Layer And Track (1923.5mil,5038mil)(1923.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(1270.833mil,4720mil) on Multi-Layer And Track (1271.833mil,4762mil)(1271.833mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(4407.498mil,4720mil) on Multi-Layer And Track (4408.498mil,4762mil)(4408.498mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(4407.498mil,5120mil) on Multi-Layer And Track (4408.498mil,5038mil)(4408.498mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(1270.833mil,5120mil) on Multi-Layer And Track (1271.833mil,5038mil)(1271.833mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(6982.5mil,4720mil) on Multi-Layer And Track (6983.5mil,4762mil)(6983.5mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(6982.5mil,5120mil) on Multi-Layer And Track (6983.5mil,5038mil)(6983.5mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(2325mil,1758.296mil) on Multi-Layer And Track (2367mil,1757.296mil)(2408mil,1757.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(2725mil,1758.296mil) on Multi-Layer And Track (2643mil,1757.296mil)(2681mil,1757.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(5875mil,1390.001mil) on Multi-Layer And Track (5792mil,1391.001mil)(5833mil,1391.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5475mil,1390.001mil) on Multi-Layer And Track (5519mil,1391.001mil)(5557mil,1391.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-1(875mil,1758.296mil) on Multi-Layer And Track (917mil,1757.296mil)(958mil,1757.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-2(1275mil,1758.296mil) on Multi-Layer And Track (1193mil,1757.296mil)(1231mil,1757.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-1(7410mil,1450.001mil) on Multi-Layer And Track (7327mil,1451.001mil)(7368mil,1451.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-2(7010mil,1450.001mil) on Multi-Layer And Track (7054mil,1451.001mil)(7092mil,1451.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R47-2(4645mil,1793.296mil) on Multi-Layer And Track (4563mil,1792.296mil)(4601mil,1792.296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R48-1(3940mil,1793.31mil) on Multi-Layer And Text "X1" (3888mil,1724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R48-1(3940mil,1793.31mil) on Multi-Layer And Track (3857mil,1794.31mil)(3898mil,1794.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R48-2(3540mil,1793.31mil) on Multi-Layer And Track (3584mil,1794.31mil)(3622mil,1794.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3761.664mil,4720mil) on Multi-Layer And Track (3762.664mil,4762mil)(3762.664mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(3761.664mil,5120mil) on Multi-Layer And Track (3762.664mil,5038mil)(3762.664mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(6260mil,5120mil) on Multi-Layer And Track (6261mil,5038mil)(6261mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(1420mil,4720mil) on Multi-Layer And Track (1421mil,4762mil)(1421mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(1420mil,5120mil) on Multi-Layer And Track (1421mil,5038mil)(1421mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3905mil,4720mil) on Multi-Layer And Track (3906mil,4762mil)(3906mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3905mil,5120mil) on Multi-Layer And Track (3906mil,5038mil)(3906mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(6410mil,4720mil) on Multi-Layer And Track (6411mil,4762mil)(6411mil,4803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(6410mil,5120mil) on Multi-Layer And Track (6411mil,5038mil)(6411mil,5076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(1670mil,1680.001mil) on Multi-Layer And Track (1645mil,1555.001mil)(1645mil,1805.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(1870mil,1680.001mil) on Multi-Layer And Track (1895mil,1555.001mil)(1895mil,1805.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(5740mil,1705mil) on Multi-Layer And Track (5765mil,1580mil)(5765mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-2(5540mil,1705mil) on Multi-Layer And Track (5515mil,1580mil)(5515mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U1-1(4375mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-10(3775mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-11(3875mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-12(3975mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-13(4075mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-14(4175mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-15(4275mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-16(4375mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-2(4275mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-3(4175mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-4(4075mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-5(3975mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-6(3875mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-7(3775mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-8(3675mil,2465mil) on Multi-Layer And Track (3625mil,2515mil)(4425mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-9(3675mil,2165mil) on Multi-Layer And Track (3625mil,2115mil)(4424mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U2-1(1500mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-10(1900mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-11(1800mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-12(1700mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-13(1600mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-14(1500mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-2(1600mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-3(1700mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-4(1800mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-5(1900mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-6(2000mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-7(2100mil,1965mil) on Multi-Layer And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-8(2100mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-9(2000mil,2265mil) on Multi-Layer And Track (1450mil,2315mil)(2150mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U3-1(6075mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-10(6475mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-11(6375mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-12(6275mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-13(6175mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-14(6075mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-2(6175mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-3(6275mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-4(6375mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-5(6475mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-6(6575mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-7(6675mil,1455mil) on Multi-Layer And Track (6025mil,1405mil)(6725mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-8(6675mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-9(6575mil,1755mil) on Multi-Layer And Track (6025mil,1805mil)(6725mil,1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad X1-1(3995mil,1600mil) on Multi-Layer And Track (4043mil,1599mil)(4074mil,1599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(4195mil,1600mil) on Multi-Layer And Text "C4" (4198mil,1539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.007mil < 10mil) Between Pad X1-2(4195mil,1600mil) on Multi-Layer And Track (4115mil,1599mil)(4145mil,1599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.007mil]
Rule Violations :475

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4225.268mil,1603.386mil) on Top Overlay And Text "C4" (4198mil,1539mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (783mil,5196mil) on Top Overlay And Text "R19" (634mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (1081mil,5196mil) on Top Overlay And Text "R4" (1231mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (3578mil,5196mil) on Top Overlay And Text "R14" (3435mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.042mil < 10mil) Between Text "R11" (3578mil,5196mil) on Top Overlay And Text "R5" (3721mil,5196mil) on Top Overlay Silk Text to Silk Clearance [3.042mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (6070mil,5196mil) on Top Overlay And Text "R15" (5920mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (6070mil,5196mil) on Top Overlay And Text "R6" (6220mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (485mil,5196mil) on Top Overlay And Text "R19" (634mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R17" (3005mil,5196mil) on Top Overlay And Text "R20" (3148mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (5470mil,5196mil) on Top Overlay And Text "R21" (5620mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3291mil,5196mil) on Top Overlay And Text "R20" (3148mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (2030mil,5197mil) on Top Overlay And Text "R34" (2177mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (2030mil,5197mil) on Top Overlay And Text "R40" (1882mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23" (4510mil,5196mil) on Top Overlay And Text "R35" (4652mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23" (4510mil,5196mil) on Top Overlay And Text "R41" (4367mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R26" (4937mil,5196mil) on Top Overlay And Text "R29" (5080mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R26" (4937mil,5196mil) on Top Overlay And Text "R32" (4795mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R27" (7552mil,5197mil) on Top Overlay And Text "R30" (7705mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R27" (7552mil,5197mil) on Top Overlay And Text "R33" (7400mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R31" (2325mil,5197mil) on Top Overlay And Text "R34" (2177mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (4795mil,5196mil) on Top Overlay And Text "R35" (4652mil,5196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R33" (7400mil,5197mil) on Top Overlay And Text "R36" (7247mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R37" (1735mil,5197mil) on Top Overlay And Text "R40" (1882mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R39" (6790mil,5197mil) on Top Overlay And Text "R42" (6942mil,5197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.519mil < 10mil) Between Text "SW1" (1628mil,1839mil) on Top Overlay And Track (1450mil,1915mil)(2150mil,1915mil) on Top Overlay Silk Text to Silk Clearance [7.519mil]
Rule Violations :25

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02