LISTING FOR LOGIC DESCRIPTION FILE: 6303CPLD.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Mar 02 19:41:35 2024

  1:Name     6303CPLD ;
  2:PartNo   00 ;
  3:Date     3/2/2024 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  Cal Poly Pomona ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g16v8a ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN   19  =   A13                      ; /*                                 */ 
 13:PIN   18  =   A14                      ; /*                                 */ 
 14:PIN   17  =   A15                      ; /*                                 */ 
 15:PIN   14  =   RW                      ; /*                                 */ 
 16:PIN   13  =   Eclk                      ; /*                                 */ 
 17:
 18:/* *************** OUTPUT PINS *********************/
 19:PIN   16  =   Romce                      ; /*                                 */ 
 20:PIN   12  =   Rom                      ; /*                                 */ 
 21:
 22:
 23:Romce = !A15;
 24:Rom = !(RW # Eclk);
 25:
 26:
 27:



Jedec Fuse Checksum       (13c4)
Jedec Transmit Checksum   (86d2)
[0007cc] Please note: invalid download format:  hl
