INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abates/project_2/project_2.srcs/sim_1/new/barallelShiftLeft_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity barallelShiftLeft_TB
