Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 12:58:21 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: generateClocks[0].clk/CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: generateClocks[1].clk/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.219        0.000                      0                   73        0.217        0.000                      0                   73        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  CLK10MHZ_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  CLK10MHZ_clk_wiz_0       94.219        0.000                      0                   73        0.217        0.000                      0                   73       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK10MHZ_clk_wiz_0
  To Clock:  CLK10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.219ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.952ns (18.299%)  route 4.251ns (81.701%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.314     4.381    generateClocks[0].clk/CLK
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    98.579    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[21]/C
                         clock pessimism              0.599    99.178    
                         clock uncertainty           -0.149    99.029    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    98.600    generateClocks[0].clk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 94.219    

Slack (MET) :             94.219ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.952ns (18.299%)  route 4.251ns (81.701%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.314     4.381    generateClocks[0].clk/CLK
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    98.579    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
                         clock pessimism              0.599    99.178    
                         clock uncertainty           -0.149    99.029    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    98.600    generateClocks[0].clk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 94.219    

Slack (MET) :             94.334ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.952ns (18.799%)  route 4.112ns (81.201%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.175     4.242    generateClocks[0].clk/CLK
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[17]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 94.334    

Slack (MET) :             94.334ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.952ns (18.799%)  route 4.112ns (81.201%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.175     4.242    generateClocks[0].clk/CLK
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 94.334    

Slack (MET) :             94.334ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.952ns (18.799%)  route 4.112ns (81.201%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.175     4.242    generateClocks[0].clk/CLK
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[19]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 94.334    

Slack (MET) :             94.334ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.952ns (18.799%)  route 4.112ns (81.201%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.175     4.242    generateClocks[0].clk/CLK
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 94.334    

Slack (MET) :             94.346ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.952ns (18.844%)  route 4.100ns (81.156%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.163     4.230    generateClocks[0].clk/CLK
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[13]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 94.346    

Slack (MET) :             94.346ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.952ns (18.844%)  route 4.100ns (81.156%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.163     4.230    generateClocks[0].clk/CLK
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[14]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 94.346    

Slack (MET) :             94.346ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.952ns (18.844%)  route 4.100ns (81.156%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.163     4.230    generateClocks[0].clk/CLK
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[15]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 94.346    

Slack (MET) :             94.346ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.952ns (18.844%)  route 4.100ns (81.156%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.718    -0.822    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y65          FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.366 r  generateClocks[0].clk/counter_reg[22]/Q
                         net (fo=2, routed)           0.868     0.502    generateClocks[0].clk/counter_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  generateClocks[0].clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     1.426    generateClocks[0].clk/counter[0]_i_6_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.550 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.306     1.855    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.979 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.964     2.943    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.067 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          1.163     4.230    generateClocks[0].clk/CLK
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[16]/C
                         clock pessimism              0.575    99.155    
                         clock uncertainty           -0.149    99.006    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    98.577    generateClocks[0].clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         98.577    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 94.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.593    -0.571    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y77          FDRE                                         r  generateClocks[1].clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  generateClocks[1].clk/counter_reg[5]/Q
                         net (fo=3, routed)           0.162    -0.268    generateClocks[1].clk/counter_reg_n_0_[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  generateClocks[1].clk/CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.223    generateClocks[1].clk/CLK_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  generateClocks[1].clk/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.814    generateClocks[1].clk/CLK10MHZ
    SLICE_X6Y76          FDRE                                         r  generateClocks[1].clk/CLK_reg/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.120    -0.440    generateClocks[1].clk/CLK_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.600    -0.564    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  generateClocks[0].clk/counter_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.306    generateClocks[0].clk/counter_reg_n_0_[16]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  generateClocks[0].clk/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.198    generateClocks[0].clk/counter0_carry__2_n_4
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[16]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.459    generateClocks[0].clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.573    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y76          FDRE                                         r  generateClocks[1].clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  generateClocks[1].clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.315    generateClocks[1].clk/counter_reg_n_0_[4]
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  generateClocks[1].clk/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.207    generateClocks[1].clk/counter0_carry_n_4
    SLICE_X7Y76          FDRE                                         r  generateClocks[1].clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.814    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y76          FDRE                                         r  generateClocks[1].clk/counter_reg[4]/C
                         clock pessimism              0.241    -0.573    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.105    -0.468    generateClocks[1].clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.600    -0.564    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  generateClocks[0].clk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117    -0.306    generateClocks[0].clk/counter_reg_n_0_[20]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  generateClocks[0].clk/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.198    generateClocks[0].clk/counter0_carry__3_n_4
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y64          FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105    -0.459    generateClocks[0].clk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.602    -0.562    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y61          FDRE                                         r  generateClocks[0].clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  generateClocks[0].clk/counter_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.304    generateClocks[0].clk/counter_reg_n_0_[8]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  generateClocks[0].clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.196    generateClocks[0].clk/counter0_carry__0_n_4
    SLICE_X1Y61          FDRE                                         r  generateClocks[0].clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.875    -0.798    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y61          FDRE                                         r  generateClocks[0].clk/counter_reg[8]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105    -0.457    generateClocks[0].clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.602    -0.562    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y60          FDRE                                         r  generateClocks[0].clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  generateClocks[0].clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.301    generateClocks[0].clk/counter_reg_n_0_[4]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  generateClocks[0].clk/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.193    generateClocks[0].clk/counter0_carry_n_4
    SLICE_X1Y60          FDRE                                         r  generateClocks[0].clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.875    -0.798    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y60          FDRE                                         r  generateClocks[0].clk/counter_reg[4]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105    -0.457    generateClocks[0].clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.593    -0.571    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y78          FDRE                                         r  generateClocks[1].clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  generateClocks[1].clk/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.310    generateClocks[1].clk/counter_reg_n_0_[12]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.202 r  generateClocks[1].clk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.202    generateClocks[1].clk/counter0_carry__1_n_4
    SLICE_X7Y78          FDRE                                         r  generateClocks[1].clk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.811    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y78          FDRE                                         r  generateClocks[1].clk/counter_reg[12]/C
                         clock pessimism              0.240    -0.571    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.105    -0.466    generateClocks[1].clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.601    -0.563    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y62          FDRE                                         r  generateClocks[0].clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  generateClocks[0].clk/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.302    generateClocks[0].clk/counter_reg_n_0_[12]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  generateClocks[0].clk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.194    generateClocks[0].clk/counter0_carry__1_n_4
    SLICE_X1Y62          FDRE                                         r  generateClocks[0].clk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.873    -0.800    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y62          FDRE                                         r  generateClocks[0].clk/counter_reg[12]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105    -0.458    generateClocks[0].clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.593    -0.571    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y77          FDRE                                         r  generateClocks[1].clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  generateClocks[1].clk/counter_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.310    generateClocks[1].clk/counter_reg_n_0_[8]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.202 r  generateClocks[1].clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.202    generateClocks[1].clk/counter0_carry__0_n_4
    SLICE_X7Y77          FDRE                                         r  generateClocks[1].clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.812    generateClocks[1].clk/CLK10MHZ
    SLICE_X7Y77          FDRE                                         r  generateClocks[1].clk/counter_reg[8]/C
                         clock pessimism              0.241    -0.571    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.105    -0.466    generateClocks[1].clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.600    -0.564    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  generateClocks[0].clk/counter_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.307    generateClocks[0].clk/counter_reg_n_0_[13]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.192 r  generateClocks[0].clk/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.192    generateClocks[0].clk/counter0_carry__2_n_7
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    generateClocks[0].clk/CLK10MHZ
    SLICE_X1Y63          FDRE                                         r  generateClocks[0].clk/counter_reg[13]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.459    generateClocks[0].clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK10MHZ_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y63      generateClocks[0].clk/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y63      generateClocks[0].clk/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y62      generateClocks[0].clk/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y62      generateClocks[0].clk/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y62      generateClocks[0].clk/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y63      generateClocks[0].clk/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y63      generateClocks[0].clk/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y63      generateClocks[0].clk/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y63      generateClocks[0].clk/CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y63      generateClocks[0].clk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y62      generateClocks[0].clk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y62      generateClocks[0].clk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y62      generateClocks[0].clk/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y63      generateClocks[0].clk/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y63      generateClocks[0].clk/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y63      generateClocks[0].clk/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y63      generateClocks[0].clk/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y64      generateClocks[0].clk/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y61      generateClocks[0].clk/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y61      generateClocks[0].clk/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y61      generateClocks[0].clk/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y61      generateClocks[0].clk/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y76      generateClocks[1].clk/CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y76      generateClocks[1].clk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y76      generateClocks[1].clk/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y76      generateClocks[1].clk/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y76      generateClocks[1].clk/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y76      generateClocks[1].clk/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBOUT



