`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  6 2022 16:18:56 CEST (Sep  6 2022 14:18:56 UTC)

module fir_And_1Ux1U_1U_4_0(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  AN2XD1BWP g8(.A1 (in2), .A2 (in1), .Z (out1));
endmodule


