Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 18 22:58:24 2023
| Host         : DESKTOP-DLEFTN6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file coffee_machine_control_sets_placed.rpt
| Design       : coffee_machine
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           22 |
| Yes          | No                    | No                     |              32 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  slowClk_BUFG    |                              | FSM_onehot_careBCD_reg_n_0_[0]          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                              |                                         |                3 |              9 |         3.00 |
|  slowClk_BUFG    |                              |                                         |                9 |             13 |         1.44 |
|  clock_IBUF_BUFG |                              | clear                                   |                5 |             18 |         3.60 |
|  slowClk_BUFG    | countdown_value[31]_i_2_n_0  | countdown_value[31]_i_1_n_0             |                8 |             29 |         3.62 |
|  slowClk_BUFG    |                              | insufficient_countdown_timer            |               16 |             32 |         2.00 |
|  slowClk_BUFG    | balance[31]_i_1_n_0          |                                         |               15 |             32 |         2.13 |
|  slowClk_BUFG    | insufficient_countdown_timer | insufficient_countdown_timer[0]_i_1_n_0 |                8 |             32 |         4.00 |
+------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+


