INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ing electronica - unal/7_semestre/digital_electronics_2/project_1/project_1.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ing electronica - unal/7_semestre/digital_electronics_2/project_1/project_1.srcs/sim_1/new/and_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate_tb
