# Day 04: 6502 CPU ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£æ¦‚è«–

## ğŸ¯ å­¦ç¿’ç›®æ¨™

- 6502 CPUã®æ­´å²ã¨ç‰¹å¾´ã‚’ç†è§£ã™ã‚‹
- ãƒ¬ã‚¸ã‚¹ã‚¿æ§‹æˆã¨ãã®å½¹å‰²ã‚’å­¦ã¶
- ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—ã¨ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ã®åŸºæœ¬ã‚’ç†è§£ã™ã‚‹
- å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«ã®æµã‚Œã‚’æŠŠæ¡ã™ã‚‹

## ğŸ“š ç†è«–å­¦ç¿’

### 6502 CPUã®æ­´å²

**é–‹ç™ºèƒŒæ™¯:**
- 1975å¹´ã«MOS Technologyç¤¾ãŒé–‹ç™º
- å½“æ™‚ã¨ã—ã¦ã¯é©æ–°çš„ãªä½ä¾¡æ ¼ ($25)
- Apple II, Commodore 64, NESç­‰ã§ä½¿ç”¨
- ã‚·ãƒ³ãƒ—ãƒ«ãªè¨­è¨ˆã§æ•™è‚²ç”¨é€”ã«ã‚‚æœ€é©

### ãƒ¬ã‚¸ã‚¹ã‚¿æ§‹æˆ

**8bit ãƒ¬ã‚¸ã‚¹ã‚¿:**
- **A (Accumulator)**: æ¼”ç®—ã®ä¸»å½¹ã€å¤šãã®å‘½ä»¤ã§ä½¿ç”¨
- **X, Y (Index)**: ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ã§ã®ã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ç”¨
- **SP (Stack Pointer)**: ã‚¹ã‚¿ãƒƒã‚¯ä½ç½®ã‚’æŒ‡ç¤º (0x0100-0x01FF)

**16bit ãƒ¬ã‚¸ã‚¹ã‚¿:**
- **PC (Program Counter)**: æ¬¡ã«å®Ÿè¡Œã™ã‚‹å‘½ä»¤ã®ã‚¢ãƒ‰ãƒ¬ã‚¹

**1bit ãƒ•ãƒ©ã‚° (Pãƒ¬ã‚¸ã‚¹ã‚¿):**
- **N (Negative)**: çµæœãŒè² æ•°ã®æ™‚ã‚»ãƒƒãƒˆ
- **V (Overflow)**: ç¬¦å·ã‚ã‚Šã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼ã§ã‚»ãƒƒãƒˆ
- **B (Break)**: BRKå‘½ä»¤å®Ÿè¡Œæ™‚ã«ã‚»ãƒƒãƒˆ
- **D (Decimal)**: BCDæ¼”ç®—ãƒ¢ãƒ¼ãƒ‰ (é€šå¸¸ã¯æœªä½¿ç”¨)
- **I (Interrupt)**: å‰²ã‚Šè¾¼ã¿ç¦æ­¢ãƒ•ãƒ©ã‚°
- **Z (Zero)**: çµæœãŒã‚¼ãƒ­ã®æ™‚ã‚»ãƒƒãƒˆ
- **C (Carry)**: ã‚­ãƒ£ãƒªãƒ¼/ãƒœãƒ­ãƒ¼ã§ã‚»ãƒƒãƒˆ

### ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—ã®åŸºæœ¬

```
0x0000-0x00FF : Zero Page (é«˜é€Ÿã‚¢ã‚¯ã‚»ã‚¹é ˜åŸŸ)
0x0100-0x01FF : Stack (ã‚¹ã‚¿ãƒƒã‚¯é ˜åŸŸ)
0x0200-0x7FFF : General RAM
0x8000-0xFFFF : Program ROM (é€šå¸¸)
```

## ğŸ› ï¸ å®Ÿç¿’1: 6502ãƒ¬ã‚¸ã‚¹ã‚¿ã‚»ãƒƒãƒˆ

### SystemVerilogã§ã®å®Ÿè£…

```systemverilog
module cpu_registers (
    input  logic clk,
    input  logic rst_n,

    // ãƒ¬ã‚¸ã‚¹ã‚¿åˆ¶å¾¡
    input  logic a_write,
    input  logic x_write,
    input  logic y_write,
    input  logic sp_write,
    input  logic pc_write,
    input  logic p_write,

    // ãƒ‡ãƒ¼ã‚¿ãƒã‚¹
    input  logic [7:0]  data_in,
    input  logic [15:0] addr_in,

    // ãƒ¬ã‚¸ã‚¹ã‚¿å‡ºåŠ›
    output logic [7:0]  reg_a,
    output logic [7:0]  reg_x,
    output logic [7:0]  reg_y,
    output logic [7:0]  reg_sp,
    output logic [15:0] reg_pc,
    output logic [7:0]  reg_p
);

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            reg_a  <= 8'h00;
            reg_x  <= 8'h00;
            reg_y  <= 8'h00;
            reg_sp <= 8'hFF;  // ã‚¹ã‚¿ãƒƒã‚¯ã¯ä¸Šä½ã‹ã‚‰
            reg_pc <= 16'h0200;  // ãƒ—ãƒ­ã‚°ãƒ©ãƒ é–‹å§‹ã‚¢ãƒ‰ãƒ¬ã‚¹
            reg_p  <= 8'h20;     // å‰²ã‚Šè¾¼ã¿ç¦æ­¢çŠ¶æ…‹ã§é–‹å§‹
        end else begin
            if (a_write)  reg_a  <= data_in;
            if (x_write)  reg_x  <= data_in;
            if (y_write)  reg_y  <= data_in;
            if (sp_write) reg_sp <= data_in;
            if (pc_write) reg_pc <= addr_in;
            if (p_write)  reg_p  <= data_in;
        end
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’2: ç°¡å˜ãªå‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€

### åŸºæœ¬çš„ãªå‘½ä»¤ã®åˆ†é¡

```systemverilog
module simple_decoder (
    input  logic [7:0] opcode,
    output logic is_load,      // LDA, LDX, LDY
    output logic is_store,     // STA, STX, STY
    output logic is_transfer,  // TAX, TAY, TXA, etc.
    output logic is_arithmetic // ADC, SBC
);

    always_comb begin
        // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤
        is_load = 1'b0;
        is_store = 1'b0;
        is_transfer = 1'b0;
        is_arithmetic = 1'b0;

        case (opcode)
            // LDAå‘½ä»¤ç¾¤
            8'hA9, 8'hA5, 8'hB5, 8'hAD, 8'hBD, 8'hB9, 8'hA1, 8'hB1:
                is_load = 1'b1;

            // STAå‘½ä»¤ç¾¤
            8'h85, 8'h95, 8'h8D, 8'h9D, 8'h99, 8'h81, 8'h91:
                is_store = 1'b1;

            // TODO: ä»–ã®å‘½ä»¤ã‚°ãƒ«ãƒ¼ãƒ—ã‚’å®Ÿè£…

            default: begin
                // æœªçŸ¥ã®å‘½ä»¤
            end
        endcase
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’3: ãƒ•ãƒ©ã‚°è¨ˆç®—ãƒ­ã‚¸ãƒƒã‚¯

### N, Z ãƒ•ãƒ©ã‚°ã®å®Ÿè£…

```systemverilog
module flag_calculator (
    input  logic [7:0] result,
    input  logic [7:0] operand_a,
    input  logic [7:0] operand_b,
    input  logic       operation,  // 0:ADD, 1:SUB

    output logic flag_n,  // Negative
    output logic flag_z,  // Zero
    output logic flag_c,  // Carry
    output logic flag_v   // Overflow
);

    logic [8:0] temp_result;

    always_comb begin
        // 9bitã§è¨ˆç®—ã—ã¦ã‚­ãƒ£ãƒªãƒ¼ã‚’æ¤œå‡º
        if (operation) begin
            temp_result = {1'b0, operand_a} - {1'b0, operand_b};
        end else begin
            temp_result = {1'b0, operand_a} + {1'b0, operand_b};
        end

        // ãƒ•ãƒ©ã‚°è¨ˆç®—
        flag_n = result[7];              // æœ€ä¸Šä½ãƒ“ãƒƒãƒˆ
        flag_z = (result == 8'h00);      // ã‚¼ãƒ­åˆ¤å®š
        flag_c = temp_result[8];         // ã‚­ãƒ£ãƒªãƒ¼

        // ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼åˆ¤å®š (ç¬¦å·ä»˜ãæ¼”ç®—)
        flag_v = (operand_a[7] == operand_b[7]) &&
                 (operand_a[7] != result[7]);
    end

endmodule
```

## ğŸ“ èª²é¡Œ

### åŸºç¤èª²é¡Œ
1. å…¨ãƒ¬ã‚¸ã‚¹ã‚¿ã®å‹•ä½œç¢ºèªãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ
2. ä¸»è¦å‘½ä»¤ã®åˆ†é¡æ©Ÿèƒ½æ‹¡å¼µ
3. å…¨ãƒ•ãƒ©ã‚°ã®è¨ˆç®—ãƒ­ã‚¸ãƒƒã‚¯å®Ÿè£…

### ç™ºå±•èª²é¡Œ
1. ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰åˆ¤å®šå™¨
2. å‘½ä»¤é•·è¨ˆç®—å™¨
3. ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿

## ğŸ“š é‡è¦ãªãƒã‚¤ãƒ³ãƒˆ

### 6502ã®ç‰¹å¾´
- **ã‚·ãƒ³ãƒ—ãƒ«ãªè¨­è¨ˆ**: è¤‡é›‘ãªå‘½ä»¤ã¯ãªã—
- **ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—ãƒ‰I/O**: ç‰¹åˆ¥ãªI/Oå‘½ä»¤ã¯ä¸è¦
- **ã‚¼ãƒ­ãƒšãƒ¼ã‚¸**: é«˜é€Ÿã‚¢ã‚¯ã‚»ã‚¹å¯èƒ½ãªæœ€åˆã®256ãƒã‚¤ãƒˆ
- **ã‚¹ã‚¿ãƒƒã‚¯å›ºå®š**: 0x0100-0x01FFã«å›ºå®š

### ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®åˆ©ç‚¹
- **æ•™è‚²çš„ä¾¡å€¤**: ç†è§£ã—ã‚„ã™ã„æ§‹é€ 
- **å®Ÿè£…ã‚³ã‚¹ãƒˆ**: å°‘ãªã„ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ•°
- **ãƒ—ãƒ­ã‚°ãƒ©ãƒãƒ“ãƒªãƒ†ã‚£**: ç›´æ„Ÿçš„ãªå‘½ä»¤ã‚»ãƒƒãƒˆ

## ğŸ“š ä»Šæ—¥å­¦ã‚“ã ã“ã¨

- [ ] 6502 CPUã®æ­´å²ã¨ç‰¹å¾´
- [ ] ãƒ¬ã‚¸ã‚¹ã‚¿æ§‹æˆã¨å½¹å‰²
- [ ] ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—ã®åŸºæœ¬
- [ ] å‘½ä»¤åˆ†é¡ã®æ–¹æ³•
- [ ] ãƒ•ãƒ©ã‚°è¨ˆç®—ã®ä»•çµ„ã¿

## ğŸ¯ æ˜æ—¥ã®äºˆç¿’

Day 05ã§ã¯6502ã®å‘½ä»¤ã‚»ãƒƒãƒˆã¨ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã‚’è©³ã—ãå­¦ç¿’ã—ã¾ã™:
- 13ç¨®é¡ã®ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰
- ä¸»è¦å‘½ä»¤ã®å‹•ä½œ
- æœ‰åŠ¹ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®—