<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTHCTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTHCTL, Counter-timer Hyp Control register</h1><p>The CNTHCTL characteristics are:</p><h2>Purpose</h2>
          <p>Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 modes to the physical counter and the Non-secure EL1 physical timer.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Generic Timer registers functional group.</li><li>The Virtualization registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>There are no traps or enables affecting this register.</p><h2>Configuration</h2><p>AArch32 System register CNTHCTL
                is architecturally mapped to
              AArch64 System register <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CNTHCTL is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTHCTL bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#EVNTI">EVNTI</a></td><td class="lr" colspan="1"><a href="#EVNTDIR">EVNTDIR</a></td><td class="lr" colspan="1"><a href="#EVNTEN">EVNTEN</a></td><td class="lr" colspan="1"><a href="#PL1PCEN">PL1PCEN</a></td><td class="lr" colspan="1"><a href="#PL1PCTEN">PL1PCTEN</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EVNTI">EVNTI, bits [7:4]
                  </h4>
              <p>Selects which bit (0 to 15) of the counter register <a href="AArch32-cntpct.html">CNTPCT</a> is the trigger for the event stream generated from that counter, when that stream is enabled.</p>
            <h4 id="EVNTDIR">EVNTDIR, bit [3]
              </h4>
              <p>Controls which transition of the counter register <a href="AArch32-cntpct.html">CNTPCT</a> trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</p>
            <table class="valuetable"><tr><th>EVNTDIR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>A 0 to 1 transition of the trigger bit triggers an event.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A 1 to 0 transition of the trigger bit triggers an event.</p>
                </td></tr></table><h4 id="EVNTEN">EVNTEN, bit [2]
              </h4>
              <p>Enables the generation of an event stream from the counter register <a href="AArch32-cntpct.html">CNTPCT</a>:</p>
            <table class="valuetable"><tr><th>EVNTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Disables the event stream.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Enables the event stream.</p>
                </td></tr></table><h4 id="PL1PCEN">PL1PCEN, bit [1]
              </h4>
              <p>Traps Non-secure EL0 and EL1 accesses to the physical timer registers to Hyp mode.</p>
            <table class="valuetable"><tr><th>PL1PCEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure EL0 and EL1 accesses to the <a href="AArch32-cntp_ctl.html">CNTP_CTL</a>, <a href="AArch32-cntp_cval.html">CNTP_CVAL</a>, and <a href="AArch32-cntp_tval.html">CNTP_TVAL</a> are trapped to Hyp mode, unless the it is trapped by <a href="AArch32-cntkctl.html">CNTKCTL</a>.PL0PTEN.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table>
              <p>If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.</p>
            <h4 id="PL1PCTEN">PL1PCTEN, bit [0]
              </h4>
              <p>Traps Non-secure EL0 and EL1 accesses to the physical counter register to Hyp mode.</p>
            <table class="valuetable"><tr><th>PL1PCTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure EL0 and EL1 accesses to the <a href="AArch32-cntpct.html">CNTPCT</a> are trapped to Hyp mode, unless it is trapped by <a href="AArch32-cntkctl.html">CNTKCTL</a>.PL0PCTEN.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table>
              <p>If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.</p>
            <h2>Accessing the CNTHCTL</h2><p>To access the CNTHCTL:</p><p class="asm-code">MRC p15,4,&lt;Rt&gt;,c14,c1,0 ; Read CNTHCTL into Rt</p><p class="asm-code">MCR p15,4,&lt;Rt&gt;,c14,c1,0 ; Write Rt to CNTHCTL</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>100</td><td>1110</td><td>0001</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
