-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    W_buf_6_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_6_ce0 : OUT STD_LOGIC;
    W_buf_6_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1319_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_0_ce0 : OUT STD_LOGIC;
    Y_buf_0_0_we0 : OUT STD_LOGIC;
    Y_buf_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_1_ce0 : OUT STD_LOGIC;
    Y_buf_0_1_we0 : OUT STD_LOGIC;
    Y_buf_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_2_ce0 : OUT STD_LOGIC;
    Y_buf_0_2_we0 : OUT STD_LOGIC;
    Y_buf_0_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_3_ce0 : OUT STD_LOGIC;
    Y_buf_0_3_we0 : OUT STD_LOGIC;
    Y_buf_0_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_4_ce0 : OUT STD_LOGIC;
    Y_buf_0_4_we0 : OUT STD_LOGIC;
    Y_buf_0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_5_ce0 : OUT STD_LOGIC;
    Y_buf_0_5_we0 : OUT STD_LOGIC;
    Y_buf_0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_6_ce0 : OUT STD_LOGIC;
    Y_buf_0_6_we0 : OUT STD_LOGIC;
    Y_buf_0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_0_ce0 : OUT STD_LOGIC;
    Y_buf_1_0_we0 : OUT STD_LOGIC;
    Y_buf_1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_1_ce0 : OUT STD_LOGIC;
    Y_buf_1_1_we0 : OUT STD_LOGIC;
    Y_buf_1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_2_ce0 : OUT STD_LOGIC;
    Y_buf_1_2_we0 : OUT STD_LOGIC;
    Y_buf_1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_3_ce0 : OUT STD_LOGIC;
    Y_buf_1_3_we0 : OUT STD_LOGIC;
    Y_buf_1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_4_ce0 : OUT STD_LOGIC;
    Y_buf_1_4_we0 : OUT STD_LOGIC;
    Y_buf_1_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_5_ce0 : OUT STD_LOGIC;
    Y_buf_1_5_we0 : OUT STD_LOGIC;
    Y_buf_1_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_6_ce0 : OUT STD_LOGIC;
    Y_buf_1_6_we0 : OUT STD_LOGIC;
    Y_buf_1_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_0_ce0 : OUT STD_LOGIC;
    Y_buf_2_0_we0 : OUT STD_LOGIC;
    Y_buf_2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_1_ce0 : OUT STD_LOGIC;
    Y_buf_2_1_we0 : OUT STD_LOGIC;
    Y_buf_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_2_ce0 : OUT STD_LOGIC;
    Y_buf_2_2_we0 : OUT STD_LOGIC;
    Y_buf_2_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_3_ce0 : OUT STD_LOGIC;
    Y_buf_2_3_we0 : OUT STD_LOGIC;
    Y_buf_2_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_4_ce0 : OUT STD_LOGIC;
    Y_buf_2_4_we0 : OUT STD_LOGIC;
    Y_buf_2_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_5_ce0 : OUT STD_LOGIC;
    Y_buf_2_5_we0 : OUT STD_LOGIC;
    Y_buf_2_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_6_ce0 : OUT STD_LOGIC;
    Y_buf_2_6_we0 : OUT STD_LOGIC;
    Y_buf_2_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_0_ce0 : OUT STD_LOGIC;
    Y_buf_3_0_we0 : OUT STD_LOGIC;
    Y_buf_3_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_1_ce0 : OUT STD_LOGIC;
    Y_buf_3_1_we0 : OUT STD_LOGIC;
    Y_buf_3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_2_ce0 : OUT STD_LOGIC;
    Y_buf_3_2_we0 : OUT STD_LOGIC;
    Y_buf_3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_3_ce0 : OUT STD_LOGIC;
    Y_buf_3_3_we0 : OUT STD_LOGIC;
    Y_buf_3_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_4_ce0 : OUT STD_LOGIC;
    Y_buf_3_4_we0 : OUT STD_LOGIC;
    Y_buf_3_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_5_ce0 : OUT STD_LOGIC;
    Y_buf_3_5_we0 : OUT STD_LOGIC;
    Y_buf_3_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_6_ce0 : OUT STD_LOGIC;
    Y_buf_3_6_we0 : OUT STD_LOGIC;
    Y_buf_3_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_0_ce0 : OUT STD_LOGIC;
    W_buf_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_0_ce0 : OUT STD_LOGIC;
    W_buf_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_0_ce0 : OUT STD_LOGIC;
    W_buf_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_0_ce0 : OUT STD_LOGIC;
    W_buf_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_0_ce0 : OUT STD_LOGIC;
    W_buf_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_0_ce0 : OUT STD_LOGIC;
    W_buf_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_6_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_0_ce0 : OUT STD_LOGIC;
    W_buf_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_6_ce0 : OUT STD_LOGIC;
    W_buf_0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_6_ce0 : OUT STD_LOGIC;
    W_buf_1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_6_ce0 : OUT STD_LOGIC;
    W_buf_2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_6_ce0 : OUT STD_LOGIC;
    W_buf_3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_6_ce0 : OUT STD_LOGIC;
    W_buf_4_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_6_ce0 : OUT STD_LOGIC;
    W_buf_5_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_1_ce0 : OUT STD_LOGIC;
    W_buf_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_2_ce0 : OUT STD_LOGIC;
    W_buf_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_3_ce0 : OUT STD_LOGIC;
    W_buf_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_4_ce0 : OUT STD_LOGIC;
    W_buf_0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_0_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_0_5_ce0 : OUT STD_LOGIC;
    W_buf_0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_1_ce0 : OUT STD_LOGIC;
    W_buf_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_2_ce0 : OUT STD_LOGIC;
    W_buf_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_3_ce0 : OUT STD_LOGIC;
    W_buf_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_4_ce0 : OUT STD_LOGIC;
    W_buf_1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_1_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_1_5_ce0 : OUT STD_LOGIC;
    W_buf_1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_1_ce0 : OUT STD_LOGIC;
    W_buf_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_2_ce0 : OUT STD_LOGIC;
    W_buf_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_3_ce0 : OUT STD_LOGIC;
    W_buf_2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_4_ce0 : OUT STD_LOGIC;
    W_buf_2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_2_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_2_5_ce0 : OUT STD_LOGIC;
    W_buf_2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_1_ce0 : OUT STD_LOGIC;
    W_buf_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_2_ce0 : OUT STD_LOGIC;
    W_buf_3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_3_ce0 : OUT STD_LOGIC;
    W_buf_3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_4_ce0 : OUT STD_LOGIC;
    W_buf_3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_3_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_3_5_ce0 : OUT STD_LOGIC;
    W_buf_3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_1_ce0 : OUT STD_LOGIC;
    W_buf_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_2_ce0 : OUT STD_LOGIC;
    W_buf_4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_3_ce0 : OUT STD_LOGIC;
    W_buf_4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_4_ce0 : OUT STD_LOGIC;
    W_buf_4_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_4_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_4_5_ce0 : OUT STD_LOGIC;
    W_buf_4_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_1_ce0 : OUT STD_LOGIC;
    W_buf_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_2_ce0 : OUT STD_LOGIC;
    W_buf_5_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_3_ce0 : OUT STD_LOGIC;
    W_buf_5_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_4_ce0 : OUT STD_LOGIC;
    W_buf_5_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_5_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_5_5_ce0 : OUT STD_LOGIC;
    W_buf_5_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_6_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_1_ce0 : OUT STD_LOGIC;
    W_buf_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_6_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_2_ce0 : OUT STD_LOGIC;
    W_buf_6_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_6_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_3_ce0 : OUT STD_LOGIC;
    W_buf_6_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_6_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_4_ce0 : OUT STD_LOGIC;
    W_buf_6_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_6_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    W_buf_6_5_ce0 : OUT STD_LOGIC;
    W_buf_6_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_0_ce0 : OUT STD_LOGIC;
    X_buf_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_0_ce1 : OUT STD_LOGIC;
    X_buf_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_1_ce0 : OUT STD_LOGIC;
    X_buf_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_1_ce1 : OUT STD_LOGIC;
    X_buf_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_2_ce0 : OUT STD_LOGIC;
    X_buf_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_2_ce1 : OUT STD_LOGIC;
    X_buf_0_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_3_ce0 : OUT STD_LOGIC;
    X_buf_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_3_ce1 : OUT STD_LOGIC;
    X_buf_0_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_4_ce0 : OUT STD_LOGIC;
    X_buf_0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_4_ce1 : OUT STD_LOGIC;
    X_buf_0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_5_ce0 : OUT STD_LOGIC;
    X_buf_0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_5_ce1 : OUT STD_LOGIC;
    X_buf_0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_6_ce0 : OUT STD_LOGIC;
    X_buf_0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_0_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_0_6_ce1 : OUT STD_LOGIC;
    X_buf_0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_0_ce0 : OUT STD_LOGIC;
    X_buf_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_0_ce1 : OUT STD_LOGIC;
    X_buf_1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_1_ce0 : OUT STD_LOGIC;
    X_buf_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_1_ce1 : OUT STD_LOGIC;
    X_buf_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_2_ce0 : OUT STD_LOGIC;
    X_buf_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_2_ce1 : OUT STD_LOGIC;
    X_buf_1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_3_ce0 : OUT STD_LOGIC;
    X_buf_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_3_ce1 : OUT STD_LOGIC;
    X_buf_1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_4_ce0 : OUT STD_LOGIC;
    X_buf_1_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_4_ce1 : OUT STD_LOGIC;
    X_buf_1_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_5_ce0 : OUT STD_LOGIC;
    X_buf_1_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_5_ce1 : OUT STD_LOGIC;
    X_buf_1_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_6_ce0 : OUT STD_LOGIC;
    X_buf_1_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_1_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_1_6_ce1 : OUT STD_LOGIC;
    X_buf_1_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_0_ce0 : OUT STD_LOGIC;
    X_buf_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_0_ce1 : OUT STD_LOGIC;
    X_buf_2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_1_ce0 : OUT STD_LOGIC;
    X_buf_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_1_ce1 : OUT STD_LOGIC;
    X_buf_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_2_ce0 : OUT STD_LOGIC;
    X_buf_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_2_ce1 : OUT STD_LOGIC;
    X_buf_2_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_3_ce0 : OUT STD_LOGIC;
    X_buf_2_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_3_ce1 : OUT STD_LOGIC;
    X_buf_2_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_4_ce0 : OUT STD_LOGIC;
    X_buf_2_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_4_ce1 : OUT STD_LOGIC;
    X_buf_2_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_5_ce0 : OUT STD_LOGIC;
    X_buf_2_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_5_ce1 : OUT STD_LOGIC;
    X_buf_2_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_6_ce0 : OUT STD_LOGIC;
    X_buf_2_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_2_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_2_6_ce1 : OUT STD_LOGIC;
    X_buf_2_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_0_ce0 : OUT STD_LOGIC;
    X_buf_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_0_ce1 : OUT STD_LOGIC;
    X_buf_3_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_1_ce0 : OUT STD_LOGIC;
    X_buf_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_1_ce1 : OUT STD_LOGIC;
    X_buf_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_2_ce0 : OUT STD_LOGIC;
    X_buf_3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_2_ce1 : OUT STD_LOGIC;
    X_buf_3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_3_ce0 : OUT STD_LOGIC;
    X_buf_3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_3_ce1 : OUT STD_LOGIC;
    X_buf_3_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_4_ce0 : OUT STD_LOGIC;
    X_buf_3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_4_ce1 : OUT STD_LOGIC;
    X_buf_3_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_5_ce0 : OUT STD_LOGIC;
    X_buf_3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_5_ce1 : OUT STD_LOGIC;
    X_buf_3_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_6_ce0 : OUT STD_LOGIC;
    X_buf_3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_3_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_3_6_ce1 : OUT STD_LOGIC;
    X_buf_3_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_0_ce0 : OUT STD_LOGIC;
    X_buf_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_0_ce1 : OUT STD_LOGIC;
    X_buf_4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_1_ce0 : OUT STD_LOGIC;
    X_buf_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_1_ce1 : OUT STD_LOGIC;
    X_buf_4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_2_ce0 : OUT STD_LOGIC;
    X_buf_4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_2_ce1 : OUT STD_LOGIC;
    X_buf_4_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_3_ce0 : OUT STD_LOGIC;
    X_buf_4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_3_ce1 : OUT STD_LOGIC;
    X_buf_4_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_4_ce0 : OUT STD_LOGIC;
    X_buf_4_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_4_ce1 : OUT STD_LOGIC;
    X_buf_4_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_5_ce0 : OUT STD_LOGIC;
    X_buf_4_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_5_ce1 : OUT STD_LOGIC;
    X_buf_4_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_6_ce0 : OUT STD_LOGIC;
    X_buf_4_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_4_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_4_6_ce1 : OUT STD_LOGIC;
    X_buf_4_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_0_ce0 : OUT STD_LOGIC;
    X_buf_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_0_ce1 : OUT STD_LOGIC;
    X_buf_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_1_ce0 : OUT STD_LOGIC;
    X_buf_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_1_ce1 : OUT STD_LOGIC;
    X_buf_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_2_ce0 : OUT STD_LOGIC;
    X_buf_5_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_2_ce1 : OUT STD_LOGIC;
    X_buf_5_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_3_ce0 : OUT STD_LOGIC;
    X_buf_5_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_3_ce1 : OUT STD_LOGIC;
    X_buf_5_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_4_ce0 : OUT STD_LOGIC;
    X_buf_5_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_4_ce1 : OUT STD_LOGIC;
    X_buf_5_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_5_ce0 : OUT STD_LOGIC;
    X_buf_5_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_5_ce1 : OUT STD_LOGIC;
    X_buf_5_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_6_ce0 : OUT STD_LOGIC;
    X_buf_5_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_5_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_5_6_ce1 : OUT STD_LOGIC;
    X_buf_5_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_0_ce0 : OUT STD_LOGIC;
    X_buf_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_0_ce1 : OUT STD_LOGIC;
    X_buf_6_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_1_ce0 : OUT STD_LOGIC;
    X_buf_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_1_ce1 : OUT STD_LOGIC;
    X_buf_6_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_2_ce0 : OUT STD_LOGIC;
    X_buf_6_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_2_ce1 : OUT STD_LOGIC;
    X_buf_6_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_3_ce0 : OUT STD_LOGIC;
    X_buf_6_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_3_ce1 : OUT STD_LOGIC;
    X_buf_6_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_4_ce0 : OUT STD_LOGIC;
    X_buf_6_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_4_ce1 : OUT STD_LOGIC;
    X_buf_6_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_5_ce0 : OUT STD_LOGIC;
    X_buf_6_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_5_ce1 : OUT STD_LOGIC;
    X_buf_6_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_6_ce0 : OUT STD_LOGIC;
    X_buf_6_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    X_buf_6_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_buf_6_6_ce1 : OUT STD_LOGIC;
    X_buf_6_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tiled_conv_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv19_42090 : STD_LOGIC_VECTOR (18 downto 0) := "1000010000010010000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv15_2DF0 : STD_LOGIC_VECTOR (14 downto 0) := "010110111110000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv11_24C : STD_LOGIC_VECTOR (10 downto 0) := "01001001100";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv8_93 : STD_LOGIC_VECTOR (7 downto 0) := "10010011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv13_4A : STD_LOGIC_VECTOR (12 downto 0) := "0000001001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv11_25 : STD_LOGIC_VECTOR (10 downto 0) := "00000100101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal icmp_ln35_reg_5905 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal chan_1_reg_5865 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal chan_1_reg_5865_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal kernel_1_reg_5872 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_reg_5877 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_1_reg_5877_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten2679_load_reg_5885 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln35_fu_3261_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln35_reg_5890 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_53_fu_3293_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_53_reg_5895 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln35_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_5905_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_5905_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_fu_3319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_5909 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_5909_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_5909_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_2_fu_3325_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln35_2_reg_5928 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln35_2_reg_5928_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln35_2_reg_5928_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln35_fu_3339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_reg_5935 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_5944 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_5_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_5_reg_5949 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_5_reg_5949_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_5_reg_5949_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_fu_3357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_reg_5964 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_reg_5973 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal h_1_reg_5979 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_54_fu_3373_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_54_reg_5984 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_load_reg_5989 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln35_fu_3382_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln35_reg_5994 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln35_1_fu_3388_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln35_1_reg_6000 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln38_fu_3446_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln38_reg_6011 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln38_reg_6011_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln38_fu_3452_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln38_reg_6018 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln38_1_fu_3475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_1_reg_6023 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln38_7_fu_3480_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln38_7_reg_6029 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln38_4_fu_3498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_4_reg_6034 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_4_reg_6034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_4_reg_6034_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln41_fu_3504_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln41_reg_6046 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln41_fu_3514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_reg_6051 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_1_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_1_reg_6056 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_3524_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_reg_6061 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_69_fu_3543_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_69_reg_6067 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln41_2_fu_3554_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_2_reg_6072 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_2_reg_6072_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_2_reg_6072_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_2_reg_6072_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln41_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln41_reg_6081 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_3_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_3_reg_6087 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_3_reg_6087_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_3_reg_6087_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln48_1_fu_3586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln48_1_reg_6101 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_1_fu_3592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_1_reg_6106 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_1_reg_6106_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_1_reg_6106_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_11_fu_3618_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln35_11_reg_6117 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal select_ln38_12_fu_3645_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln38_12_reg_6125 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln41_1_fu_3650_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln41_1_reg_6130 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln41_1_reg_6130_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln41_1_reg_6130_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal W_buf_6_6_load_1_reg_6137 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln48_fu_3693_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln48_reg_6142 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln48_2_fu_3702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln48_2_reg_6147 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_1_fu_3729_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln48_1_reg_6157 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln48_1_reg_6157_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln48_3_fu_3748_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_3_reg_6163 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln51_fu_3760_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln51_reg_6168 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_fu_3780_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_reg_6173 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_reg_6173_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_reg_6173_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_6_fu_3800_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_6_reg_6185 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_6_reg_6185_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_6_reg_6185_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln57_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_6192 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_6192_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_6192_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_6192_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_fu_3861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_reg_6196 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_reg_6196_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_reg_6196_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_reg_6196_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln62_fu_3867_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln62_reg_6200 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln62_reg_6200_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln48_3_cast_fu_3889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln48_3_cast_reg_6206 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln48_3_cast_reg_6206_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln48_4_fu_3893_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln48_4_reg_6263 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln48_4_reg_6263_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln48_4_reg_6263_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_mid1_fu_3903_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_mid1_reg_6268 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_36_reg_6274 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_39_reg_6280 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_43_reg_6286 : STD_LOGIC_VECTOR (3 downto 0);
    signal W_buf_6_6_load_3_reg_6293 : STD_LOGIC_VECTOR (15 downto 0);
    signal W_buf_6_6_load_3_reg_6293_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_6298 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_47_reg_6304 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_49_reg_6310 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_57_fu_4187_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_57_reg_6318 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_reg_6324 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_65_fu_4241_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_65_reg_6330 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_77_fu_4294_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_77_reg_6338 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln48_6_fu_4300_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln48_6_reg_6344 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_55_reg_6349 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln1317_fu_4591_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1317_reg_6355 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln51_4_fu_4597_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln51_4_reg_6360 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln51_5_fu_4604_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln51_5_reg_6365 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3333_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal urem_ln35_reg_6370 : STD_LOGIC_VECTOR (4 downto 0);
    signal urem_ln35_reg_6370_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln35_1_fu_4611_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln35_1_reg_6378 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln35_1_reg_6378_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_51_fu_4719_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_51_reg_6872 : STD_LOGIC_VECTOR (2 downto 0);
    signal X_buf_0_0_load_reg_6877 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_1_load_reg_6882 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_2_load_reg_6887 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_3_load_reg_6892 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_4_load_reg_6897 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_5_load_reg_6902 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_6_load_reg_6907 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_0_load_reg_6912 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_1_load_reg_6917 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_2_load_reg_6922 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_3_load_reg_6927 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_4_load_reg_6932 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_5_load_reg_6937 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_6_load_reg_6942 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_0_load_reg_6947 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_1_load_reg_6952 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_2_load_reg_6957 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_3_load_reg_6962 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_4_load_reg_6967 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_5_load_reg_6972 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_6_load_reg_6977 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_0_load_reg_6982 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_1_load_reg_6987 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_2_load_reg_6992 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_3_load_reg_6997 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_4_load_reg_7002 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_5_load_reg_7007 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_6_load_reg_7012 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_0_load_reg_7017 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_1_load_reg_7022 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_2_load_reg_7027 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_3_load_reg_7032 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_4_load_reg_7037 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_5_load_reg_7042 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_6_load_reg_7047 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_0_load_reg_7052 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_1_load_reg_7057 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_2_load_reg_7062 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_3_load_reg_7067 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_4_load_reg_7072 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_5_load_reg_7077 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_6_load_reg_7082 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_0_load_reg_7087 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_1_load_reg_7092 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_2_load_reg_7097 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_3_load_reg_7102 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_4_load_reg_7107 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_5_load_reg_7112 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_6_load_reg_7117 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_0_load_1_reg_7122 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_1_load_1_reg_7127 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_2_load_1_reg_7132 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_3_load_1_reg_7137 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_4_load_1_reg_7142 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_5_load_1_reg_7147 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_0_6_load_1_reg_7152 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_0_load_1_reg_7157 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_1_load_1_reg_7162 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_2_load_1_reg_7167 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_3_load_1_reg_7172 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_4_load_1_reg_7177 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_5_load_1_reg_7182 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_1_6_load_1_reg_7187 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_0_load_1_reg_7192 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_1_load_1_reg_7197 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_2_load_1_reg_7202 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_3_load_1_reg_7207 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_4_load_1_reg_7212 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_5_load_1_reg_7217 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_2_6_load_1_reg_7222 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_0_load_1_reg_7227 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_1_load_1_reg_7232 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_2_load_1_reg_7237 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_3_load_1_reg_7242 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_4_load_1_reg_7247 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_5_load_1_reg_7252 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_3_6_load_1_reg_7257 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_0_load_1_reg_7262 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_1_load_1_reg_7267 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_2_load_1_reg_7272 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_3_load_1_reg_7277 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_4_load_1_reg_7282 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_5_load_1_reg_7287 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_4_6_load_1_reg_7292 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_0_load_1_reg_7297 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_1_load_1_reg_7302 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_2_load_1_reg_7307 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_3_load_1_reg_7312 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_4_load_1_reg_7317 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_5_load_1_reg_7322 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_5_6_load_1_reg_7327 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_0_load_1_reg_7332 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_1_load_1_reg_7337 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_2_load_1_reg_7342 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_3_load_1_reg_7347 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_4_load_1_reg_7352 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_5_load_1_reg_7357 : STD_LOGIC_VECTOR (15 downto 0);
    signal X_buf_6_6_load_1_reg_7362 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3407_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal urem_ln35_1_reg_7367 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1317_1_fu_4763_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1317_1_reg_7612 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_4768_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_7617 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_4781_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_7622 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_4794_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_7627 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_4807_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_reg_7632 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_4820_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_7637 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_4833_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_7642 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_4846_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_7647 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_4859_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_7652 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_4872_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_7657 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_4885_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_7662 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_4898_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_7667 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_4911_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_7672 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_4924_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_7677 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_4937_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_7682 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_7687 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln38_1_fu_4985_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_7693 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3639_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_mid11800_reg_7698 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3873_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal urem_ln1317_reg_7703 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_34_fu_5176_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_7959 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_5195_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_7964 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_buf_0_0_addr_reg_7969 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_0_1_addr_reg_7974 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_0_2_addr_reg_7979 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_0_3_addr_reg_7984 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_0_4_addr_reg_7989 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_0_5_addr_reg_7994 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_0_6_addr_reg_7999 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_0_addr_reg_8004 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_1_addr_reg_8009 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_2_addr_reg_8014 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_3_addr_reg_8019 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_4_addr_reg_8024 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_5_addr_reg_8029 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_1_6_addr_reg_8034 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_0_addr_reg_8039 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_1_addr_reg_8044 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_2_addr_reg_8049 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_3_addr_reg_8054 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_4_addr_reg_8059 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_5_addr_reg_8064 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_2_6_addr_reg_8069 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_0_addr_reg_8074 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_1_addr_reg_8079 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_2_addr_reg_8084 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_3_addr_reg_8089 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_4_addr_reg_8094 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_5_addr_reg_8099 : STD_LOGIC_VECTOR (6 downto 0);
    signal Y_buf_3_6_addr_reg_8104 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln51_2_fu_5315_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln51_2_reg_8109 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_19_fu_5322_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_8114 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_5341_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_8119 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_5360_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_reg_8124 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_5379_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_reg_8129 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_5398_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_8134 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_5417_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_8139 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_5436_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_8144 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_5455_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_reg_8149 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_5468_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_reg_8154 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_1_fu_5560_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_1_reg_8159 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5724_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_reg_8164 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1393_fu_5628_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln1393_reg_8170 : STD_LOGIC_VECTOR (28 downto 0);
    signal sub_ln1466_fu_5631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sub_ln1466_fu_5631_p2 : signal is "no";
    signal sub_ln1466_reg_8175 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1316_fu_5742_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln1316_reg_8180 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln864_2_reg_8188 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln864_1_reg_8223 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter2_stage2 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal p_cast12_fu_3299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln41_1_fu_3549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal p_cast17_fu_3724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln51_4_cast_fu_4615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln51_53_cast_fu_4667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1317_4_fu_4992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast14_fu_5255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_420 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln55_fu_4042_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_424 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_428 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln51_7_fu_4053_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal chan_fu_432 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten568_fu_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln48_9_fu_4066_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_fu_440 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten1194_fu_444 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln41_9_fu_3920_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal w_fu_448 : STD_LOGIC_VECTOR (5 downto 0);
    signal ow_fu_452 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten2012_fu_456 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln38_13_fu_3933_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal h_fu_460 : STD_LOGIC_VECTOR (5 downto 0);
    signal oh_fu_464 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten2679_fu_468 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln35_2_fu_3879_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln1466_1_fu_5642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1466_fu_5672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3265_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_3275_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_cast2_fu_3271_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_52_fu_3283_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal chan_cast_fu_3289_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln35_1_fu_3313_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3333_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3333_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln51_fu_3369_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3407_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3407_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln55_fu_3413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_fu_3424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_fu_3435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3458_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3458_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln38_fu_3470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_6_fu_3394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln35_2_fu_3419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_3_fu_3430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_4_fu_3441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_68_fu_3510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_3535_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln41_cast8_fu_3531_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln38_5_fu_3464_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln38_2_fu_3486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_3_fu_3492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln48_fu_3580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_2_fu_3568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_3598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs913_fu_3608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_fu_3603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_fu_3613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3639_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3639_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_70_fu_3659_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl3_fu_3663_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln41_2_cast_fu_3655_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln38_fu_3623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln38_6_fu_3628_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln38_1_fu_3634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln48_fu_3698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_fu_3671_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln48_cast_fu_3714_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_74_fu_3718_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal notlhs_mid1_fu_3735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_fu_3677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_3_fu_3682_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln41_1_fu_3688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_fu_3707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln51_fu_3766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln51_1_fu_3770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln51_2_fu_3775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_mid1_fu_3787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_fu_3755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln57_fu_3811_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_3821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln57_1_fu_3815_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_3829_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln57_fu_3837_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln48_2_fu_3741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_fu_3849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_1_fu_3855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_1_fu_3793_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_cast_fu_3807_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3873_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3873_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln41_4_fu_3884_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln51_1_fu_3900_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3908_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3908_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln41_1_fu_3914_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln38_2_fu_3927_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_fu_3979_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul21_fu_3988_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul21_fu_3988_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul21_fu_3988_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_fu_4007_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_fu_4007_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_fu_4007_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul142_fu_4026_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul142_fu_4026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul142_fu_4026_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln51_1_fu_4047_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln48_1_fu_4060_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul24_fu_4091_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul24_fu_4091_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul24_fu_4091_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_mid11674_fu_4107_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul38_fu_4116_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul38_fu_4116_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul38_fu_4116_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul35_fu_4135_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul35_fu_4135_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul35_fu_4135_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_38_fu_4151_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_40_cast_fu_4158_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_41_cast_fu_4162_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_55_fu_4165_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_56_fu_4175_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_fu_4179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast4_fu_4171_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln35_8_fu_4193_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul41_fu_4205_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul41_fu_4205_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul41_fu_4205_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_52_fu_4230_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_50_fu_4237_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid4_cast7_fu_4227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid4_fu_4221_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln35_1_fu_4198_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln38_9_fu_4247_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_53_fu_4261_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_cast_fu_4268_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_mid4_cast9_fu_4224_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_75_fu_4272_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_76_fu_4282_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl4_fu_4286_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast10_fu_4278_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_6_fu_4254_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul29_fu_4310_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul29_fu_4310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul29_fu_4310_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_cast_fu_4329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln41_fu_4335_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_4326_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_4332_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_44_fu_4365_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_48_fu_4372_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid_cast6_fu_4362_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_63_fu_4376_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_58_fu_4338_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_59_fu_4343_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid2_fu_4396_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln35_4_fu_4348_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln38_3_fu_4402_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_mid3_fu_4413_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln35_5_fu_4355_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln38_4_fu_4419_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln38_fu_4399_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln38_1_fu_4416_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_66_fu_4430_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln35_9_fu_4382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_67_fu_4435_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln35_10_fu_4389_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_4_cast_fu_4409_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln38_2_fu_4426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_72_fu_4454_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_10_fu_4440_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_73_fu_4459_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_11_fu_4447_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_4478_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_78_fu_4489_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_7_fu_4464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_79_fu_4494_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_8_fu_4471_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_cast_fu_4485_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_mid5_cast_fu_4516_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_80_fu_4519_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_81_fu_4529_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl5_fu_4533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast11_fu_4525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_82_fu_4541_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid5_fu_4513_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln51_3_fu_4559_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1317_fu_4565_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1317_fu_4569_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1317_fu_4579_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl6_fu_4583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1317_1_fu_4575_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_83_fu_4547_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln48_7_fu_4499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_84_fu_4553_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln48_8_fu_4506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3265_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3458_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln38_fu_4729_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln35_3_fu_4723_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1317_fu_4743_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1317_fu_4743_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1317_fu_4743_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_57_fu_4749_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1317_3_fu_4759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_2_fu_4733_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln35_fu_4963_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln35_fu_4963_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln35_fu_4963_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln35_fu_4953_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln38_1_fu_4979_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_fu_5044_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_5063_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_5082_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_5101_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_5120_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_5139_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_5158_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_5226_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_41_fu_5219_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_46_fu_5233_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_61_fu_5237_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln38_2_cast_fu_5246_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_64_fu_5249_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln38_1_fu_5287_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_62_fu_5243_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln38_8_fu_5290_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln41_5_fu_5297_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3908_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln51_fu_5311_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln48_5_fu_5304_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_5484_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_5503_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_5522_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_5541_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_5573_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_3_fu_5592_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal rhs_fu_5607_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_1_fu_5616_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_5732_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_2_fu_5656_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln1393_1_fu_5663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1393_fu_5667_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter3_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul142_fu_4026_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul21_fu_3988_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul24_fu_4091_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul29_fu_4310_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul35_fu_4135_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul38_fu_4116_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul41_fu_4205_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_fu_4007_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1317_fu_4743_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln35_fu_4963_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_urem_6ns_4ns_3_10_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component tiled_conv_urem_5ns_4ns_5_9_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component tiled_conv_urem_6ns_4ns_6_10_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component tiled_conv_mul_6ns_8ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component tiled_conv_mux_73_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component tiled_conv_mux_76_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_mux_75_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_mux_43_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_mac_muladd_16s_16s_29s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tiled_conv_mul_mul_16s_16s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component tiled_conv_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_6ns_4ns_3_10_1_U126 : component tiled_conv_urem_6ns_4ns_3_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => w_fu_448,
        din1 => grp_fu_3265_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3265_p2);

    urem_5ns_4ns_5_9_1_U127 : component tiled_conv_urem_5ns_4ns_5_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        dout_WIDTH => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3333_p0,
        din1 => grp_fu_3333_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3333_p2);

    urem_6ns_4ns_3_10_1_U128 : component tiled_conv_urem_6ns_4ns_3_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3407_p0,
        din1 => grp_fu_3407_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3407_p2);

    urem_6ns_4ns_3_10_1_U129 : component tiled_conv_urem_6ns_4ns_3_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3458_p0,
        din1 => grp_fu_3458_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3458_p2);

    urem_6ns_4ns_3_10_1_U130 : component tiled_conv_urem_6ns_4ns_3_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3639_p0,
        din1 => grp_fu_3639_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3639_p2);

    urem_6ns_4ns_6_10_1_U131 : component tiled_conv_urem_6ns_4ns_6_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        dout_WIDTH => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3873_p0,
        din1 => grp_fu_3873_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3873_p2);

    urem_6ns_4ns_3_10_1_U132 : component tiled_conv_urem_6ns_4ns_3_10_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3908_p0,
        din1 => grp_fu_3908_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_3908_p2);

    mul_6ns_8ns_13_1_1_U133 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul21_fu_3988_p0,
        din1 => mul21_fu_3988_p1,
        dout => mul21_fu_3988_p2);

    mul_6ns_8ns_13_1_1_U134 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_fu_4007_p0,
        din1 => mul_fu_4007_p1,
        dout => mul_fu_4007_p2);

    mul_6ns_8ns_13_1_1_U135 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul142_fu_4026_p0,
        din1 => mul142_fu_4026_p1,
        dout => mul142_fu_4026_p2);

    mul_6ns_8ns_13_1_1_U136 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul24_fu_4091_p0,
        din1 => mul24_fu_4091_p1,
        dout => mul24_fu_4091_p2);

    mul_6ns_8ns_13_1_1_U137 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul38_fu_4116_p0,
        din1 => mul38_fu_4116_p1,
        dout => mul38_fu_4116_p2);

    mul_6ns_8ns_13_1_1_U138 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul35_fu_4135_p0,
        din1 => mul35_fu_4135_p1,
        dout => mul35_fu_4135_p2);

    mul_6ns_8ns_13_1_1_U139 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul41_fu_4205_p0,
        din1 => mul41_fu_4205_p1,
        dout => mul41_fu_4205_p2);

    mul_6ns_8ns_13_1_1_U140 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul29_fu_4310_p0,
        din1 => mul29_fu_4310_p1,
        dout => mul29_fu_4310_p2);

    mul_6ns_8ns_13_1_1_U141 : component tiled_conv_mul_6ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln1317_fu_4743_p0,
        din1 => mul_ln1317_fu_4743_p1,
        dout => mul_ln1317_fu_4743_p2);

    mux_73_16_1_1_U142 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_0_6_load_1_reg_7152,
        din1 => X_buf_0_0_load_1_reg_7122,
        din2 => X_buf_0_1_load_1_reg_7127,
        din3 => X_buf_0_2_load_1_reg_7132,
        din4 => X_buf_0_3_load_1_reg_7137,
        din5 => X_buf_0_4_load_1_reg_7142,
        din6 => X_buf_0_5_load_1_reg_7147,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_12_fu_4768_p9);

    mux_73_16_1_1_U143 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_1_6_load_1_reg_7187,
        din1 => X_buf_1_0_load_1_reg_7157,
        din2 => X_buf_1_1_load_1_reg_7162,
        din3 => X_buf_1_2_load_1_reg_7167,
        din4 => X_buf_1_3_load_1_reg_7172,
        din5 => X_buf_1_4_load_1_reg_7177,
        din6 => X_buf_1_5_load_1_reg_7182,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_13_fu_4781_p9);

    mux_73_16_1_1_U144 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_2_6_load_1_reg_7222,
        din1 => X_buf_2_0_load_1_reg_7192,
        din2 => X_buf_2_1_load_1_reg_7197,
        din3 => X_buf_2_2_load_1_reg_7202,
        din4 => X_buf_2_3_load_1_reg_7207,
        din5 => X_buf_2_4_load_1_reg_7212,
        din6 => X_buf_2_5_load_1_reg_7217,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_14_fu_4794_p9);

    mux_73_16_1_1_U145 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_3_6_load_1_reg_7257,
        din1 => X_buf_3_0_load_1_reg_7227,
        din2 => X_buf_3_1_load_1_reg_7232,
        din3 => X_buf_3_2_load_1_reg_7237,
        din4 => X_buf_3_3_load_1_reg_7242,
        din5 => X_buf_3_4_load_1_reg_7247,
        din6 => X_buf_3_5_load_1_reg_7252,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_15_fu_4807_p9);

    mux_73_16_1_1_U146 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_4_6_load_1_reg_7292,
        din1 => X_buf_4_0_load_1_reg_7262,
        din2 => X_buf_4_1_load_1_reg_7267,
        din3 => X_buf_4_2_load_1_reg_7272,
        din4 => X_buf_4_3_load_1_reg_7277,
        din5 => X_buf_4_4_load_1_reg_7282,
        din6 => X_buf_4_5_load_1_reg_7287,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_16_fu_4820_p9);

    mux_73_16_1_1_U147 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_5_6_load_1_reg_7327,
        din1 => X_buf_5_0_load_1_reg_7297,
        din2 => X_buf_5_1_load_1_reg_7302,
        din3 => X_buf_5_2_load_1_reg_7307,
        din4 => X_buf_5_3_load_1_reg_7312,
        din5 => X_buf_5_4_load_1_reg_7317,
        din6 => X_buf_5_5_load_1_reg_7322,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_17_fu_4833_p9);

    mux_73_16_1_1_U148 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_6_6_load_1_reg_7362,
        din1 => X_buf_6_0_load_1_reg_7332,
        din2 => X_buf_6_1_load_1_reg_7337,
        din3 => X_buf_6_2_load_1_reg_7342,
        din4 => X_buf_6_3_load_1_reg_7347,
        din5 => X_buf_6_4_load_1_reg_7352,
        din6 => X_buf_6_5_load_1_reg_7357,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_18_fu_4846_p9);

    mux_73_16_1_1_U149 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_0_0_load_reg_6877,
        din1 => X_buf_0_1_load_reg_6882,
        din2 => X_buf_0_2_load_reg_6887,
        din3 => X_buf_0_3_load_reg_6892,
        din4 => X_buf_0_4_load_reg_6897,
        din5 => X_buf_0_5_load_reg_6902,
        din6 => X_buf_0_6_load_reg_6907,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_fu_4859_p9);

    mux_73_16_1_1_U150 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_1_0_load_reg_6912,
        din1 => X_buf_1_1_load_reg_6917,
        din2 => X_buf_1_2_load_reg_6922,
        din3 => X_buf_1_3_load_reg_6927,
        din4 => X_buf_1_4_load_reg_6932,
        din5 => X_buf_1_5_load_reg_6937,
        din6 => X_buf_1_6_load_reg_6942,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_5_fu_4872_p9);

    mux_73_16_1_1_U151 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_2_0_load_reg_6947,
        din1 => X_buf_2_1_load_reg_6952,
        din2 => X_buf_2_2_load_reg_6957,
        din3 => X_buf_2_3_load_reg_6962,
        din4 => X_buf_2_4_load_reg_6967,
        din5 => X_buf_2_5_load_reg_6972,
        din6 => X_buf_2_6_load_reg_6977,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_6_fu_4885_p9);

    mux_73_16_1_1_U152 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_3_0_load_reg_6982,
        din1 => X_buf_3_1_load_reg_6987,
        din2 => X_buf_3_2_load_reg_6992,
        din3 => X_buf_3_3_load_reg_6997,
        din4 => X_buf_3_4_load_reg_7002,
        din5 => X_buf_3_5_load_reg_7007,
        din6 => X_buf_3_6_load_reg_7012,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_7_fu_4898_p9);

    mux_73_16_1_1_U153 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_4_0_load_reg_7017,
        din1 => X_buf_4_1_load_reg_7022,
        din2 => X_buf_4_2_load_reg_7027,
        din3 => X_buf_4_3_load_reg_7032,
        din4 => X_buf_4_4_load_reg_7037,
        din5 => X_buf_4_5_load_reg_7042,
        din6 => X_buf_4_6_load_reg_7047,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_8_fu_4911_p9);

    mux_73_16_1_1_U154 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_5_0_load_reg_7052,
        din1 => X_buf_5_1_load_reg_7057,
        din2 => X_buf_5_2_load_reg_7062,
        din3 => X_buf_5_3_load_reg_7067,
        din4 => X_buf_5_4_load_reg_7072,
        din5 => X_buf_5_5_load_reg_7077,
        din6 => X_buf_5_6_load_reg_7082,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_9_fu_4924_p9);

    mux_73_16_1_1_U155 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_6_0_load_reg_7087,
        din1 => X_buf_6_1_load_reg_7092,
        din2 => X_buf_6_2_load_reg_7097,
        din3 => X_buf_6_3_load_reg_7102,
        din4 => X_buf_6_4_load_reg_7107,
        din5 => X_buf_6_5_load_reg_7112,
        din6 => X_buf_6_6_load_reg_7117,
        din7 => select_ln38_2_fu_4733_p3,
        dout => tmp_s_fu_4937_p9);

    mul_5ns_7ns_11_1_1_U156 : component tiled_conv_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln35_fu_4963_p0,
        din1 => mul_ln35_fu_4963_p1,
        dout => mul_ln35_fu_4963_p2);

    mux_73_16_1_1_U157 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_0_0_q0,
        din1 => W_buf_0_1_q0,
        din2 => W_buf_0_2_q0,
        din3 => W_buf_0_3_q0,
        din4 => W_buf_0_4_q0,
        din5 => W_buf_0_5_q0,
        din6 => W_buf_0_6_q0,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_26_fu_5044_p9);

    mux_73_16_1_1_U158 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_1_0_q0,
        din1 => W_buf_1_1_q0,
        din2 => W_buf_1_2_q0,
        din3 => W_buf_1_3_q0,
        din4 => W_buf_1_4_q0,
        din5 => W_buf_1_5_q0,
        din6 => W_buf_1_6_q0,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_27_fu_5063_p9);

    mux_73_16_1_1_U159 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_2_0_q0,
        din1 => W_buf_2_1_q0,
        din2 => W_buf_2_2_q0,
        din3 => W_buf_2_3_q0,
        din4 => W_buf_2_4_q0,
        din5 => W_buf_2_5_q0,
        din6 => W_buf_2_6_q0,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_29_fu_5082_p9);

    mux_73_16_1_1_U160 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_3_0_q0,
        din1 => W_buf_3_1_q0,
        din2 => W_buf_3_2_q0,
        din3 => W_buf_3_3_q0,
        din4 => W_buf_3_4_q0,
        din5 => W_buf_3_5_q0,
        din6 => W_buf_3_6_q0,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_30_fu_5101_p9);

    mux_73_16_1_1_U161 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_4_0_q0,
        din1 => W_buf_4_1_q0,
        din2 => W_buf_4_2_q0,
        din3 => W_buf_4_3_q0,
        din4 => W_buf_4_4_q0,
        din5 => W_buf_4_5_q0,
        din6 => W_buf_4_6_q0,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_31_fu_5120_p9);

    mux_73_16_1_1_U162 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_5_0_q0,
        din1 => W_buf_5_1_q0,
        din2 => W_buf_5_2_q0,
        din3 => W_buf_5_3_q0,
        din4 => W_buf_5_4_q0,
        din5 => W_buf_5_5_q0,
        din6 => W_buf_5_6_q0,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_32_fu_5139_p9);

    mux_73_16_1_1_U163 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_6_0_q0,
        din1 => W_buf_6_1_q0,
        din2 => W_buf_6_2_q0,
        din3 => W_buf_6_3_q0,
        din4 => W_buf_6_4_q0,
        din5 => W_buf_6_5_q0,
        din6 => W_buf_6_6_load_3_reg_6293_pp0_iter2_reg,
        din7 => select_ln51_reg_6173_pp0_iter2_reg,
        dout => tmp_33_fu_5158_p9);

    mux_73_16_1_1_U164 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_26_fu_5044_p9,
        din1 => tmp_27_fu_5063_p9,
        din2 => tmp_29_fu_5082_p9,
        din3 => tmp_30_fu_5101_p9,
        din4 => tmp_31_fu_5120_p9,
        din5 => tmp_32_fu_5139_p9,
        din6 => tmp_33_fu_5158_p9,
        din7 => select_ln51_6_reg_6185_pp0_iter2_reg,
        dout => tmp_34_fu_5176_p9);

    mux_73_16_1_1_U165 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => W_buf_0_0_q0,
        din1 => W_buf_1_0_q0,
        din2 => W_buf_2_0_q0,
        din3 => W_buf_3_0_q0,
        din4 => W_buf_4_0_q0,
        din5 => W_buf_5_0_q0,
        din6 => W_buf_6_0_q0,
        din7 => select_ln51_6_reg_6185_pp0_iter2_reg,
        dout => tmp_2_fu_5195_p9);

    mux_76_16_1_1_U166 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_0_0_q0,
        din1 => X_buf_0_1_q0,
        din2 => X_buf_0_2_q0,
        din3 => X_buf_0_3_q0,
        din4 => X_buf_0_4_q0,
        din5 => X_buf_0_5_q0,
        din6 => X_buf_0_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_19_fu_5322_p9);

    mux_76_16_1_1_U167 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_1_0_q0,
        din1 => X_buf_1_1_q0,
        din2 => X_buf_1_2_q0,
        din3 => X_buf_1_3_q0,
        din4 => X_buf_1_4_q0,
        din5 => X_buf_1_5_q0,
        din6 => X_buf_1_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_20_fu_5341_p9);

    mux_76_16_1_1_U168 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_2_0_q0,
        din1 => X_buf_2_1_q0,
        din2 => X_buf_2_2_q0,
        din3 => X_buf_2_3_q0,
        din4 => X_buf_2_4_q0,
        din5 => X_buf_2_5_q0,
        din6 => X_buf_2_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_21_fu_5360_p9);

    mux_76_16_1_1_U169 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_3_0_q0,
        din1 => X_buf_3_1_q0,
        din2 => X_buf_3_2_q0,
        din3 => X_buf_3_3_q0,
        din4 => X_buf_3_4_q0,
        din5 => X_buf_3_5_q0,
        din6 => X_buf_3_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_22_fu_5379_p9);

    mux_76_16_1_1_U170 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_4_0_q0,
        din1 => X_buf_4_1_q0,
        din2 => X_buf_4_2_q0,
        din3 => X_buf_4_3_q0,
        din4 => X_buf_4_4_q0,
        din5 => X_buf_4_5_q0,
        din6 => X_buf_4_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_23_fu_5398_p9);

    mux_76_16_1_1_U171 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_5_0_q0,
        din1 => X_buf_5_1_q0,
        din2 => X_buf_5_2_q0,
        din3 => X_buf_5_3_q0,
        din4 => X_buf_5_4_q0,
        din5 => X_buf_5_5_q0,
        din6 => X_buf_5_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_24_fu_5417_p9);

    mux_76_16_1_1_U172 : component tiled_conv_mux_76_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 6,
        dout_WIDTH => 16)
    port map (
        din0 => X_buf_6_0_q0,
        din1 => X_buf_6_1_q0,
        din2 => X_buf_6_2_q0,
        din3 => X_buf_6_3_q0,
        din4 => X_buf_6_4_q0,
        din5 => X_buf_6_5_q0,
        din6 => X_buf_6_6_q0,
        din7 => urem_ln1317_reg_7703,
        dout => tmp_25_fu_5436_p9);

    mux_73_16_1_1_U173 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_12_reg_7617,
        din1 => tmp_13_reg_7622,
        din2 => tmp_14_reg_7627,
        din3 => tmp_15_reg_7632,
        din4 => tmp_16_reg_7637,
        din5 => tmp_17_reg_7642,
        din6 => tmp_18_reg_7647,
        din7 => select_ln51_2_fu_5315_p3,
        dout => r_V_1_fu_5455_p9);

    mux_73_16_1_1_U174 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_reg_7652,
        din1 => tmp_5_reg_7657,
        din2 => tmp_6_reg_7662,
        din3 => tmp_7_reg_7667,
        din4 => tmp_8_reg_7672,
        din5 => tmp_9_reg_7677,
        din6 => tmp_s_reg_7682,
        din7 => select_ln51_2_fu_5315_p3,
        dout => r_V_fu_5468_p9);

    mux_75_16_1_1_U175 : component tiled_conv_mux_75_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => Y_buf_0_0_q0,
        din1 => Y_buf_0_1_q0,
        din2 => Y_buf_0_2_q0,
        din3 => Y_buf_0_3_q0,
        din4 => Y_buf_0_4_q0,
        din5 => Y_buf_0_5_q0,
        din6 => Y_buf_0_6_q0,
        din7 => urem_ln35_reg_6370_pp0_iter3_reg,
        dout => tmp_3_fu_5484_p9);

    mux_75_16_1_1_U176 : component tiled_conv_mux_75_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => Y_buf_1_0_q0,
        din1 => Y_buf_1_1_q0,
        din2 => Y_buf_1_2_q0,
        din3 => Y_buf_1_3_q0,
        din4 => Y_buf_1_4_q0,
        din5 => Y_buf_1_5_q0,
        din6 => Y_buf_1_6_q0,
        din7 => urem_ln35_reg_6370_pp0_iter3_reg,
        dout => tmp_4_fu_5503_p9);

    mux_75_16_1_1_U177 : component tiled_conv_mux_75_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => Y_buf_2_0_q0,
        din1 => Y_buf_2_1_q0,
        din2 => Y_buf_2_2_q0,
        din3 => Y_buf_2_3_q0,
        din4 => Y_buf_2_4_q0,
        din5 => Y_buf_2_5_q0,
        din6 => Y_buf_2_6_q0,
        din7 => urem_ln35_reg_6370_pp0_iter3_reg,
        dout => tmp_1_fu_5522_p9);

    mux_75_16_1_1_U178 : component tiled_conv_mux_75_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => Y_buf_3_0_q0,
        din1 => Y_buf_3_1_q0,
        din2 => Y_buf_3_2_q0,
        din3 => Y_buf_3_3_q0,
        din4 => Y_buf_3_4_q0,
        din5 => Y_buf_3_5_q0,
        din6 => Y_buf_3_6_q0,
        din7 => urem_ln35_reg_6370_pp0_iter3_reg,
        dout => tmp_10_fu_5541_p9);

    mux_43_16_1_1_U179 : component tiled_conv_mux_43_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_3_fu_5484_p9,
        din1 => tmp_4_fu_5503_p9,
        din2 => tmp_1_fu_5522_p9,
        din3 => tmp_10_fu_5541_p9,
        din4 => select_ln41_1_reg_6130_pp0_iter2_reg,
        dout => lhs_1_fu_5560_p6);

    mux_73_16_1_1_U180 : component tiled_conv_mux_73_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_19_reg_8114,
        din1 => tmp_20_reg_8119,
        din2 => tmp_21_reg_8124,
        din3 => tmp_22_reg_8129,
        din4 => tmp_23_reg_8134,
        din5 => tmp_24_reg_8139,
        din6 => tmp_25_reg_8144,
        din7 => select_ln51_2_reg_8109,
        dout => r_V_3_fu_5573_p9);

    mux_43_16_1_1_U181 : component tiled_conv_mux_43_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => p_read3,
        din4 => select_ln41_1_reg_6130_pp0_iter2_reg,
        dout => rhs_fu_5607_p6);

    mac_muladd_16s_16s_29s_32_1_1_U182 : component tiled_conv_mac_muladd_16s_16s_29s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_34_reg_7959,
        din1 => r_V_3_fu_5573_p9,
        din2 => lhs_3_fu_5592_p3,
        dout => grp_fu_5724_p3);

    mac_muladd_16s_16s_29s_32_1_1_U183 : component tiled_conv_mac_muladd_16s_16s_29s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln48_4_reg_6263_pp0_iter3_reg,
        din1 => r_V_1_reg_8149,
        din2 => rhs_1_fu_5616_p3,
        dout => grp_fu_5732_p3);

    mul_mul_16s_16s_29_1_1_U184 : component tiled_conv_mul_mul_16s_16s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp_2_reg_7964,
        din1 => r_V_reg_8154,
        dout => mul_ln1316_fu_5742_p2);

    flow_control_loop_pipe_sequential_init_U : component tiled_conv_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage2)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    chan_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    chan_fu_432 <= ap_const_lv2_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    chan_fu_432 <= select_ln48_1_reg_6157;
                end if;
            end if; 
        end if;
    end process;

    h_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    h_fu_460 <= ap_const_lv6_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    h_fu_460 <= select_ln35_11_reg_6117;
                end if;
            end if; 
        end if;
    end process;

    i_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_424 <= ap_const_lv3_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_424 <= select_ln51_6_reg_6185;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten1194_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten1194_fu_444 <= ap_const_lv11_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten1194_fu_444 <= select_ln41_9_fu_3920_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten2012_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten2012_fu_456 <= ap_const_lv15_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten2012_fu_456 <= select_ln38_13_fu_3933_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten2679_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten2679_fu_468 <= ap_const_lv19_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten2679_fu_468 <= add_ln35_2_fu_3879_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten568_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten568_fu_436 <= ap_const_lv8_0;
            elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten568_fu_436 <= select_ln48_9_fu_4066_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_fu_428 <= ap_const_lv6_0;
            elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten_fu_428 <= select_ln51_7_fu_4053_p3;
            end if; 
        end if;
    end process;

    j_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_fu_420 <= ap_const_lv3_0;
            elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                j_fu_420 <= add_ln55_fu_4042_p2;
            end if; 
        end if;
    end process;

    kernel_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    kernel_fu_440 <= ap_const_lv3_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    kernel_fu_440 <= select_ln41_1_reg_6130;
                end if;
            end if; 
        end if;
    end process;

    oh_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    oh_fu_464 <= ap_const_lv5_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    oh_fu_464 <= select_ln35_2_reg_5928;
                end if;
            end if; 
        end if;
    end process;

    ow_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    ow_fu_452 <= ap_const_lv5_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ow_fu_452 <= select_ln38_1_fu_4985_p3;
                end if;
            end if; 
        end if;
    end process;

    w_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    w_fu_448 <= ap_const_lv6_0;
                elsif (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    w_fu_448 <= select_ln38_12_reg_6125;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                W_buf_6_6_load_1_reg_6137 <= W_buf_6_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                W_buf_6_6_load_3_reg_6293 <= W_buf_6_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                W_buf_6_6_load_3_reg_6293_pp0_iter2_reg <= W_buf_6_6_load_3_reg_6293;
                Y_buf_0_0_addr_reg_7969 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_0_1_addr_reg_7974 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_0_2_addr_reg_7979 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_0_3_addr_reg_7984 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_0_4_addr_reg_7989 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_0_5_addr_reg_7994 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_0_6_addr_reg_7999 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_0_addr_reg_8004 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_1_addr_reg_8009 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_2_addr_reg_8014 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_3_addr_reg_8019 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_4_addr_reg_8024 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_5_addr_reg_8029 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_1_6_addr_reg_8034 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_0_addr_reg_8039 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_1_addr_reg_8044 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_2_addr_reg_8049 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_3_addr_reg_8054 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_4_addr_reg_8059 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_5_addr_reg_8064 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_2_6_addr_reg_8069 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_0_addr_reg_8074 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_1_addr_reg_8079 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_2_addr_reg_8084 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_3_addr_reg_8089 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_4_addr_reg_8094 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_5_addr_reg_8099 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                Y_buf_3_6_addr_reg_8104 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
                and_ln35_5_reg_5949_pp0_iter1_reg <= and_ln35_5_reg_5949;
                and_ln35_5_reg_5949_pp0_iter2_reg <= and_ln35_5_reg_5949_pp0_iter1_reg;
                chan_1_reg_5865 <= chan_fu_432;
                chan_1_reg_5865_pp0_iter1_reg <= chan_1_reg_5865;
                empty_53_reg_5895 <= empty_53_fu_3293_p2;
                icmp_ln35_reg_5905 <= icmp_ln35_fu_3304_p2;
                icmp_ln35_reg_5905_pp0_iter1_reg <= icmp_ln35_reg_5905;
                icmp_ln35_reg_5905_pp0_iter2_reg <= icmp_ln35_reg_5905_pp0_iter1_reg;
                icmp_ln38_reg_5909_pp0_iter1_reg <= icmp_ln38_reg_5909;
                icmp_ln38_reg_5909_pp0_iter2_reg <= icmp_ln38_reg_5909_pp0_iter1_reg;
                indvar_flatten2679_load_reg_5885 <= indvar_flatten2679_fu_468;
                kernel_1_reg_5872 <= kernel_fu_440;
                select_ln35_2_reg_5928_pp0_iter1_reg <= select_ln35_2_reg_5928;
                select_ln35_2_reg_5928_pp0_iter2_reg <= select_ln35_2_reg_5928_pp0_iter1_reg;
                select_ln51_2_reg_8109 <= select_ln51_2_fu_5315_p3;
                tmp_36_reg_6274 <= mul21_fu_3988_p2(12 downto 9);
                tmp_39_reg_6280 <= mul_fu_4007_p2(12 downto 9);
                trunc_ln35_1_reg_6378_pp0_iter3_reg <= trunc_ln35_1_reg_6378;
                trunc_ln35_reg_5890 <= trunc_ln35_fu_3261_p1;
                urem_ln35_reg_6370_pp0_iter3_reg <= urem_ln35_reg_6370;
                w_1_reg_5877 <= w_fu_448;
                w_1_reg_5877_pp0_iter1_reg <= w_1_reg_5877;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                X_buf_0_0_load_1_reg_7122 <= X_buf_0_0_q0;
                X_buf_0_0_load_reg_6877 <= X_buf_0_0_q1;
                X_buf_0_1_load_1_reg_7127 <= X_buf_0_1_q0;
                X_buf_0_1_load_reg_6882 <= X_buf_0_1_q1;
                X_buf_0_2_load_1_reg_7132 <= X_buf_0_2_q0;
                X_buf_0_2_load_reg_6887 <= X_buf_0_2_q1;
                X_buf_0_3_load_1_reg_7137 <= X_buf_0_3_q0;
                X_buf_0_3_load_reg_6892 <= X_buf_0_3_q1;
                X_buf_0_4_load_1_reg_7142 <= X_buf_0_4_q0;
                X_buf_0_4_load_reg_6897 <= X_buf_0_4_q1;
                X_buf_0_5_load_1_reg_7147 <= X_buf_0_5_q0;
                X_buf_0_5_load_reg_6902 <= X_buf_0_5_q1;
                X_buf_0_6_load_1_reg_7152 <= X_buf_0_6_q0;
                X_buf_0_6_load_reg_6907 <= X_buf_0_6_q1;
                X_buf_1_0_load_1_reg_7157 <= X_buf_1_0_q0;
                X_buf_1_0_load_reg_6912 <= X_buf_1_0_q1;
                X_buf_1_1_load_1_reg_7162 <= X_buf_1_1_q0;
                X_buf_1_1_load_reg_6917 <= X_buf_1_1_q1;
                X_buf_1_2_load_1_reg_7167 <= X_buf_1_2_q0;
                X_buf_1_2_load_reg_6922 <= X_buf_1_2_q1;
                X_buf_1_3_load_1_reg_7172 <= X_buf_1_3_q0;
                X_buf_1_3_load_reg_6927 <= X_buf_1_3_q1;
                X_buf_1_4_load_1_reg_7177 <= X_buf_1_4_q0;
                X_buf_1_4_load_reg_6932 <= X_buf_1_4_q1;
                X_buf_1_5_load_1_reg_7182 <= X_buf_1_5_q0;
                X_buf_1_5_load_reg_6937 <= X_buf_1_5_q1;
                X_buf_1_6_load_1_reg_7187 <= X_buf_1_6_q0;
                X_buf_1_6_load_reg_6942 <= X_buf_1_6_q1;
                X_buf_2_0_load_1_reg_7192 <= X_buf_2_0_q0;
                X_buf_2_0_load_reg_6947 <= X_buf_2_0_q1;
                X_buf_2_1_load_1_reg_7197 <= X_buf_2_1_q0;
                X_buf_2_1_load_reg_6952 <= X_buf_2_1_q1;
                X_buf_2_2_load_1_reg_7202 <= X_buf_2_2_q0;
                X_buf_2_2_load_reg_6957 <= X_buf_2_2_q1;
                X_buf_2_3_load_1_reg_7207 <= X_buf_2_3_q0;
                X_buf_2_3_load_reg_6962 <= X_buf_2_3_q1;
                X_buf_2_4_load_1_reg_7212 <= X_buf_2_4_q0;
                X_buf_2_4_load_reg_6967 <= X_buf_2_4_q1;
                X_buf_2_5_load_1_reg_7217 <= X_buf_2_5_q0;
                X_buf_2_5_load_reg_6972 <= X_buf_2_5_q1;
                X_buf_2_6_load_1_reg_7222 <= X_buf_2_6_q0;
                X_buf_2_6_load_reg_6977 <= X_buf_2_6_q1;
                X_buf_3_0_load_1_reg_7227 <= X_buf_3_0_q0;
                X_buf_3_0_load_reg_6982 <= X_buf_3_0_q1;
                X_buf_3_1_load_1_reg_7232 <= X_buf_3_1_q0;
                X_buf_3_1_load_reg_6987 <= X_buf_3_1_q1;
                X_buf_3_2_load_1_reg_7237 <= X_buf_3_2_q0;
                X_buf_3_2_load_reg_6992 <= X_buf_3_2_q1;
                X_buf_3_3_load_1_reg_7242 <= X_buf_3_3_q0;
                X_buf_3_3_load_reg_6997 <= X_buf_3_3_q1;
                X_buf_3_4_load_1_reg_7247 <= X_buf_3_4_q0;
                X_buf_3_4_load_reg_7002 <= X_buf_3_4_q1;
                X_buf_3_5_load_1_reg_7252 <= X_buf_3_5_q0;
                X_buf_3_5_load_reg_7007 <= X_buf_3_5_q1;
                X_buf_3_6_load_1_reg_7257 <= X_buf_3_6_q0;
                X_buf_3_6_load_reg_7012 <= X_buf_3_6_q1;
                X_buf_4_0_load_1_reg_7262 <= X_buf_4_0_q0;
                X_buf_4_0_load_reg_7017 <= X_buf_4_0_q1;
                X_buf_4_1_load_1_reg_7267 <= X_buf_4_1_q0;
                X_buf_4_1_load_reg_7022 <= X_buf_4_1_q1;
                X_buf_4_2_load_1_reg_7272 <= X_buf_4_2_q0;
                X_buf_4_2_load_reg_7027 <= X_buf_4_2_q1;
                X_buf_4_3_load_1_reg_7277 <= X_buf_4_3_q0;
                X_buf_4_3_load_reg_7032 <= X_buf_4_3_q1;
                X_buf_4_4_load_1_reg_7282 <= X_buf_4_4_q0;
                X_buf_4_4_load_reg_7037 <= X_buf_4_4_q1;
                X_buf_4_5_load_1_reg_7287 <= X_buf_4_5_q0;
                X_buf_4_5_load_reg_7042 <= X_buf_4_5_q1;
                X_buf_4_6_load_1_reg_7292 <= X_buf_4_6_q0;
                X_buf_4_6_load_reg_7047 <= X_buf_4_6_q1;
                X_buf_5_0_load_1_reg_7297 <= X_buf_5_0_q0;
                X_buf_5_0_load_reg_7052 <= X_buf_5_0_q1;
                X_buf_5_1_load_1_reg_7302 <= X_buf_5_1_q0;
                X_buf_5_1_load_reg_7057 <= X_buf_5_1_q1;
                X_buf_5_2_load_1_reg_7307 <= X_buf_5_2_q0;
                X_buf_5_2_load_reg_7062 <= X_buf_5_2_q1;
                X_buf_5_3_load_1_reg_7312 <= X_buf_5_3_q0;
                X_buf_5_3_load_reg_7067 <= X_buf_5_3_q1;
                X_buf_5_4_load_1_reg_7317 <= X_buf_5_4_q0;
                X_buf_5_4_load_reg_7072 <= X_buf_5_4_q1;
                X_buf_5_5_load_1_reg_7322 <= X_buf_5_5_q0;
                X_buf_5_5_load_reg_7077 <= X_buf_5_5_q1;
                X_buf_5_6_load_1_reg_7327 <= X_buf_5_6_q0;
                X_buf_5_6_load_reg_7082 <= X_buf_5_6_q1;
                X_buf_6_0_load_1_reg_7332 <= X_buf_6_0_q0;
                X_buf_6_0_load_reg_7087 <= X_buf_6_0_q1;
                X_buf_6_1_load_1_reg_7337 <= X_buf_6_1_q0;
                X_buf_6_1_load_reg_7092 <= X_buf_6_1_q1;
                X_buf_6_2_load_1_reg_7342 <= X_buf_6_2_q0;
                X_buf_6_2_load_reg_7097 <= X_buf_6_2_q1;
                X_buf_6_3_load_1_reg_7347 <= X_buf_6_3_q0;
                X_buf_6_3_load_reg_7102 <= X_buf_6_3_q1;
                X_buf_6_4_load_1_reg_7352 <= X_buf_6_4_q0;
                X_buf_6_4_load_reg_7107 <= X_buf_6_4_q1;
                X_buf_6_5_load_1_reg_7357 <= X_buf_6_5_q0;
                X_buf_6_5_load_reg_7112 <= X_buf_6_5_q1;
                X_buf_6_6_load_1_reg_7362 <= X_buf_6_6_q0;
                X_buf_6_6_load_reg_7117 <= X_buf_6_6_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_reg_6192_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter1_reg) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                add_ln1317_1_reg_7612 <= add_ln1317_1_fu_4763_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln35_reg_5994 <= add_ln35_fu_3382_p2;
                add_ln38_reg_6011 <= add_ln38_fu_3446_p2;
                add_ln41_reg_6046 <= add_ln41_fu_3504_p2;
                and_ln38_4_reg_6034 <= and_ln38_4_fu_3498_p2;
                and_ln41_3_reg_6087 <= and_ln41_3_fu_3574_p2;
                and_ln48_1_reg_6106 <= and_ln48_1_fu_3592_p2;
                empty_69_reg_6067 <= empty_69_fu_3543_p2;
                j_load_reg_5989 <= j_fu_420;
                or_ln38_1_reg_6023 <= or_ln38_1_fu_3475_p2;
                or_ln41_1_reg_6056 <= or_ln41_1_fu_3519_p2;
                or_ln41_reg_6051 <= or_ln41_fu_3514_p2;
                or_ln48_1_reg_6101 <= or_ln48_1_fu_3586_p2;
                select_ln35_1_reg_6000 <= select_ln35_1_fu_3388_p3;
                select_ln38_7_reg_6029 <= select_ln38_7_fu_3480_p3;
                select_ln38_reg_6018 <= select_ln38_fu_3452_p3;
                select_ln41_2_reg_6072 <= select_ln41_2_fu_3554_p3;
                select_ln41_reg_6061 <= select_ln41_fu_3524_p3;
                xor_ln41_reg_6081 <= xor_ln41_fu_3562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln38_reg_6011_pp0_iter1_reg <= add_ln38_reg_6011;
                and_ln38_4_reg_6034_pp0_iter1_reg <= and_ln38_4_reg_6034;
                and_ln38_4_reg_6034_pp0_iter2_reg <= and_ln38_4_reg_6034_pp0_iter1_reg;
                and_ln41_3_reg_6087_pp0_iter1_reg <= and_ln41_3_reg_6087;
                and_ln41_3_reg_6087_pp0_iter2_reg <= and_ln41_3_reg_6087_pp0_iter1_reg;
                and_ln48_1_reg_6106_pp0_iter1_reg <= and_ln48_1_reg_6106;
                and_ln48_1_reg_6106_pp0_iter2_reg <= and_ln48_1_reg_6106_pp0_iter1_reg;
                empty_54_reg_5984 <= empty_54_fu_3373_p2;
                h_1_reg_5979 <= h_fu_460;
                i_3_reg_5973 <= i_fu_424;
                select_ln41_2_reg_6072_pp0_iter1_reg <= select_ln41_2_reg_6072;
                select_ln41_2_reg_6072_pp0_iter2_reg <= select_ln41_2_reg_6072_pp0_iter1_reg;
                select_ln41_2_reg_6072_pp0_iter3_reg <= select_ln41_2_reg_6072_pp0_iter2_reg;
                tmp_35_reg_6298 <= mul24_fu_4091_p2(12 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln48_reg_6142 <= add_ln48_fu_3693_p2;
                add_ln51_reg_6168 <= add_ln51_fu_3760_p2;
                icmp_ln57_reg_6192 <= icmp_ln57_fu_3843_p2;
                or_ln48_2_reg_6147 <= or_ln48_2_fu_3702_p2;
                select_ln35_11_reg_6117 <= select_ln35_11_fu_3618_p3;
                select_ln38_12_reg_6125 <= select_ln38_12_fu_3645_p3;
                select_ln41_1_reg_6130 <= select_ln41_1_fu_3650_p3;
                select_ln48_1_reg_6157 <= select_ln48_1_fu_3729_p3;
                select_ln48_3_reg_6163 <= select_ln48_3_fu_3748_p3;
                select_ln51_6_reg_6185 <= select_ln51_6_fu_3800_p3;
                select_ln51_reg_6173 <= select_ln51_fu_3780_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_fu_3843_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln59_fu_3861_p2))) then
                add_ln62_reg_6200 <= add_ln62_fu_3867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln62_reg_6200_pp0_iter1_reg <= add_ln62_reg_6200;
                and_ln59_reg_6196_pp0_iter1_reg <= and_ln59_reg_6196;
                and_ln59_reg_6196_pp0_iter2_reg <= and_ln59_reg_6196_pp0_iter1_reg;
                and_ln59_reg_6196_pp0_iter3_reg <= and_ln59_reg_6196_pp0_iter2_reg;
                empty_57_reg_6318 <= empty_57_fu_4187_p2;
                icmp_ln57_reg_6192_pp0_iter1_reg <= icmp_ln57_reg_6192;
                icmp_ln57_reg_6192_pp0_iter2_reg <= icmp_ln57_reg_6192_pp0_iter1_reg;
                icmp_ln57_reg_6192_pp0_iter3_reg <= icmp_ln57_reg_6192_pp0_iter2_reg;
                select_ln41_1_reg_6130_pp0_iter1_reg <= select_ln41_1_reg_6130;
                select_ln41_1_reg_6130_pp0_iter2_reg <= select_ln41_1_reg_6130_pp0_iter1_reg;
                select_ln48_1_reg_6157_pp0_iter1_reg <= select_ln48_1_reg_6157;
                select_ln51_6_reg_6185_pp0_iter1_reg <= select_ln51_6_reg_6185;
                select_ln51_6_reg_6185_pp0_iter2_reg <= select_ln51_6_reg_6185_pp0_iter1_reg;
                select_ln51_reg_6173_pp0_iter1_reg <= select_ln51_reg_6173;
                select_ln51_reg_6173_pp0_iter2_reg <= select_ln51_reg_6173_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln35_fu_3304_p2 = ap_const_lv1_0))) then
                and_ln35_5_reg_5949 <= and_ln35_5_fu_3351_p2;
                icmp_ln38_reg_5909 <= icmp_ln38_fu_3319_p2;
                icmp_ln41_reg_5944 <= icmp_ln41_fu_3345_p2;
                or_ln38_reg_5964 <= or_ln38_fu_3357_p2;
                select_ln35_2_reg_5928 <= select_ln35_2_fu_3325_p3;
                xor_ln35_reg_5935 <= xor_ln35_fu_3339_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_fu_3843_p2 = ap_const_lv1_0))) then
                and_ln59_reg_6196 <= and_ln59_fu_3861_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln38_reg_5909_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln35_5_reg_5949_pp0_iter2_reg))) then
                empty_51_reg_6872 <= empty_51_fu_4719_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln35_reg_5905_pp0_iter1_reg = ap_const_lv1_0))) then
                empty_65_reg_6330 <= empty_65_fu_4241_p2;
                empty_77_reg_6338 <= empty_77_fu_4294_p2;
                tmp_45_reg_6324 <= mul41_fu_4205_p2(12 downto 9);
                tmp_55_reg_6349 <= mul29_fu_4310_p2(12 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0))) then
                lhs_1_reg_8159 <= lhs_1_fu_5560_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1))) then
                mul_ln1316_reg_8180 <= mul_ln1316_fu_5742_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln48_1_reg_6106_pp0_iter2_reg) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                p_mid11800_reg_7698 <= grp_fu_3639_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_mid1_reg_6268 <= p_mid1_fu_3903_p2;
                    select_ln48_3_cast_reg_6206(3 downto 0) <= select_ln48_3_cast_fu_3889_p1(3 downto 0);
                select_ln48_4_reg_6263 <= select_ln48_4_fu_3893_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0))) then
                r_V_1_reg_8149 <= r_V_1_fu_5455_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1))) then
                r_V_reg_8154 <= r_V_fu_5468_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg))) then
                ret_V_reg_8164 <= grp_fu_5724_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                select_ln38_1_reg_7693 <= select_ln38_1_fu_4985_p3;
                tmp_40_reg_7687 <= mul_ln35_fu_4963_p2(10 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    select_ln48_3_cast_reg_6206_pp0_iter2_reg(3 downto 0) <= select_ln48_3_cast_reg_6206(3 downto 0);
                select_ln48_4_reg_6263_pp0_iter2_reg <= select_ln48_4_reg_6263;
                select_ln48_4_reg_6263_pp0_iter3_reg <= select_ln48_4_reg_6263_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = and_ln48_1_reg_6106_pp0_iter1_reg) and (icmp_ln35_reg_5905_pp0_iter1_reg = ap_const_lv1_0))) then
                    select_ln48_6_reg_6344(3 downto 0) <= select_ln48_6_fu_4300_p3(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_5905_pp0_iter1_reg = ap_const_lv1_0))) then
                select_ln51_4_reg_6360 <= select_ln51_4_fu_4597_p3;
                select_ln51_5_reg_6365 <= select_ln51_5_fu_4604_p3;
                sub_ln1317_reg_6355 <= sub_ln1317_fu_4591_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0))) then
                sub_ln1466_reg_8175 <= sub_ln1466_fu_5631_p2;
                trunc_ln1393_reg_8170 <= trunc_ln1393_fu_5628_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_reg_6192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_12_reg_7617 <= tmp_12_fu_4768_p9;
                tmp_13_reg_7622 <= tmp_13_fu_4781_p9;
                tmp_14_reg_7627 <= tmp_14_fu_4794_p9;
                tmp_15_reg_7632 <= tmp_15_fu_4807_p9;
                tmp_16_reg_7637 <= tmp_16_fu_4820_p9;
                tmp_17_reg_7642 <= tmp_17_fu_4833_p9;
                tmp_18_reg_7647 <= tmp_18_fu_4846_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg))) then
                tmp_19_reg_8114 <= tmp_19_fu_5322_p9;
                tmp_20_reg_8119 <= tmp_20_fu_5341_p9;
                tmp_21_reg_8124 <= tmp_21_fu_5360_p9;
                tmp_22_reg_8129 <= tmp_22_fu_5379_p9;
                tmp_23_reg_8134 <= tmp_23_fu_5398_p9;
                tmp_24_reg_8139 <= tmp_24_fu_5417_p9;
                tmp_25_reg_8144 <= tmp_25_fu_5436_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_2_reg_7964 <= tmp_2_fu_5195_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_34_reg_7959 <= tmp_34_fu_5176_p9;
                urem_ln1317_reg_7703 <= grp_fu_3873_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_reg_5905 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_43_reg_6286 <= mul142_fu_4026_p2(12 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln35_reg_5905_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_47_reg_6304 <= mul38_fu_4116_p2(12 downto 9);
                tmp_49_reg_6310 <= mul35_fu_4135_p2(12 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_reg_6192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_5_reg_7657 <= tmp_5_fu_4872_p9;
                tmp_6_reg_7662 <= tmp_6_fu_4885_p9;
                tmp_7_reg_7667 <= tmp_7_fu_4898_p9;
                tmp_8_reg_7672 <= tmp_8_fu_4911_p9;
                tmp_9_reg_7677 <= tmp_9_fu_4924_p9;
                tmp_reg_7652 <= tmp_fu_4859_p9;
                tmp_s_reg_7682 <= tmp_s_fu_4937_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln35_reg_5905_pp0_iter1_reg = ap_const_lv1_0))) then
                trunc_ln35_1_reg_6378 <= trunc_ln35_1_fu_4611_p1;
                urem_ln35_reg_6370 <= grp_fu_3333_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0))) then
                trunc_ln864_1_reg_8223 <= add_ln1393_fu_5667_p2(28 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg))) then
                trunc_ln864_2_reg_8188 <= ret_V_reg_8164(28 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = and_ln35_5_reg_5949_pp0_iter2_reg) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_0))) then
                urem_ln35_1_reg_7367 <= grp_fu_3407_p2;
            end if;
        end if;
    end process;
    select_ln48_3_cast_reg_6206(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    select_ln48_3_cast_reg_6206_pp0_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    select_ln48_6_reg_6344(5 downto 4) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter3_stage0, ap_idle_pp0_0to2, ap_idle_pp0_1to4, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    W_buf_0_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_0_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_0_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_0_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_0_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_0_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_0_6_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_0_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_0_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_1_6_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_1_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_1_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_2_6_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_2_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_2_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_3_6_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_3_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_3_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_4_6_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_4_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_4_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_5_6_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_5_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_5_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_5_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_6_0_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_6_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_0_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_6_1_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_6_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_1_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_6_2_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_6_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_2_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_6_3_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_6_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_3_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_6_4_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_6_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_4_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W_buf_6_5_address0 <= select_ln48_3_cast_reg_6206_pp0_iter2_reg(4 - 1 downto 0);

    W_buf_6_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_5_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_buf_6_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, select_ln48_3_cast_fu_3889_p1, p_cast12_fu_3299_p1, ap_block_pp0_stage1, zext_ln41_1_fu_3549_p1, ap_block_pp0_stage2, p_cast17_fu_3724_p1, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            W_buf_6_6_address0 <= select_ln48_3_cast_fu_3889_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            W_buf_6_6_address0 <= p_cast17_fu_3724_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            W_buf_6_6_address0 <= zext_ln41_1_fu_3549_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            W_buf_6_6_address0 <= p_cast12_fu_3299_p1(4 - 1 downto 0);
        else 
            W_buf_6_6_address0 <= "XXXX";
        end if; 
    end process;


    W_buf_6_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            W_buf_6_6_ce0 <= ap_const_logic_1;
        else 
            W_buf_6_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_0_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_0_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_0_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_0_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_0_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_0_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_0_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_0_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_1_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_1_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_1_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_1_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_1_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_1_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_1_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_2_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_2_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_2_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_2_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_2_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_2_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_2_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_3_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_3_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_3_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_3_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_3_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_3_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_3_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_3_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_4_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_4_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_4_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_4_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_4_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_4_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_4_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_4_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_5_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_5_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_5_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_5_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_5_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_5_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_5_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_5_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_5_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_0_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_0_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_0_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_0_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_0_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_0_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_1_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_1_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_1_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_1_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_1_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_1_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_2_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_2_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_2_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_2_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_2_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_2_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_3_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_3_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_3_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_3_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_3_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_3_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_4_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_4_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_4_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_4_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_4_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_4_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_5_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_5_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_5_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_5_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_5_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_5_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, select_ln51_53_cast_fu_4667_p1, zext_ln1317_4_fu_4992_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            X_buf_6_6_address0 <= zext_ln1317_4_fu_4992_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_6_address0 <= select_ln51_53_cast_fu_4667_p1(8 - 1 downto 0);
        else 
            X_buf_6_6_address0 <= "XXXXXXXX";
        end if; 
    end process;

    X_buf_6_6_address1 <= select_ln51_4_cast_fu_4615_p1(8 - 1 downto 0);

    X_buf_6_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            X_buf_6_6_ce0 <= ap_const_logic_1;
        else 
            X_buf_6_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    X_buf_6_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            X_buf_6_6_ce1 <= ap_const_logic_1;
        else 
            X_buf_6_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_0_addr_reg_7969, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_0_address0 <= Y_buf_0_0_addr_reg_7969;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_0_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_0_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_0_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_0_0_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_0_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_0_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_0_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_1_addr_reg_7974, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_1_address0 <= Y_buf_0_1_addr_reg_7974;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_1_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_1_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_1_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_0_1_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_1_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_1_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_1_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_2_addr_reg_7979, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_2_address0 <= Y_buf_0_2_addr_reg_7979;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_2_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_2_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_2_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_0_2_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_2_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_2_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_2_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_3_addr_reg_7984, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_3_address0 <= Y_buf_0_3_addr_reg_7984;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_3_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_3_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_3_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_0_3_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_3_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_3_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_3_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_4_addr_reg_7989, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_4_address0 <= Y_buf_0_4_addr_reg_7989;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_4_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_4_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_4_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_0_4_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_4_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_4_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_4_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_5_addr_reg_7994, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_5_address0 <= Y_buf_0_5_addr_reg_7994;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_5_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_5_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_5_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_0_5_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))) then 
            Y_buf_0_5_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) then 
            Y_buf_0_5_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_5_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_0_5_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_0_6_addr_reg_7999, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_0_6_address0 <= Y_buf_0_6_addr_reg_7999;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_0_6_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_0_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_0_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_0_6_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_0_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))))) then 
            Y_buf_0_6_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))))) then 
            Y_buf_0_6_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0))))) then 
            Y_buf_0_6_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_0_6_d0 <= ap_const_lv16_0;
        else 
            Y_buf_0_6_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_0_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_0) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_0_6_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_0_addr_reg_8004, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_0_address0 <= Y_buf_1_0_addr_reg_8004;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_0_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_0_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_0_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_1_0_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_0_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_0_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_0_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_1_addr_reg_8009, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_1_address0 <= Y_buf_1_1_addr_reg_8009;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_1_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_1_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_1_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_1_1_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_1_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_1_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_1_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_2_addr_reg_8014, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_2_address0 <= Y_buf_1_2_addr_reg_8014;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_2_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_2_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_2_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_1_2_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_2_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_2_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_2_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_3_addr_reg_8019, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_3_address0 <= Y_buf_1_3_addr_reg_8019;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_3_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_3_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_3_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_1_3_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_3_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_3_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_3_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_4_addr_reg_8024, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_4_address0 <= Y_buf_1_4_addr_reg_8024;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_4_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_4_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_4_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_1_4_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_4_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_4_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_4_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_5_addr_reg_8029, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_5_address0 <= Y_buf_1_5_addr_reg_8029;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_5_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_5_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_5_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_1_5_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))) then 
            Y_buf_1_5_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) then 
            Y_buf_1_5_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_5_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_1_5_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_1_6_addr_reg_8034, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_1_6_address0 <= Y_buf_1_6_addr_reg_8034;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_1_6_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_1_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_1_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_1_6_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_1_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))))) then 
            Y_buf_1_6_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))))) then 
            Y_buf_1_6_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1))))) then 
            Y_buf_1_6_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_1_6_d0 <= ap_const_lv16_0;
        else 
            Y_buf_1_6_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_1_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_1_6_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_0_addr_reg_8039, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_0_address0 <= Y_buf_2_0_addr_reg_8039;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_0_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_0_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_0_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_2_0_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_0_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_0_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_0_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_1_addr_reg_8044, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_1_address0 <= Y_buf_2_1_addr_reg_8044;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_1_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_1_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_1_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_2_1_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_1_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_1_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_1_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_2_addr_reg_8049, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_2_address0 <= Y_buf_2_2_addr_reg_8049;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_2_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_2_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_2_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_2_2_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_2_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_2_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_2_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_3_addr_reg_8054, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_3_address0 <= Y_buf_2_3_addr_reg_8054;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_3_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_3_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_3_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_2_3_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_3_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_3_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_3_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_4_addr_reg_8059, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_4_address0 <= Y_buf_2_4_addr_reg_8059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_4_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_4_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_4_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_2_4_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_4_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_4_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_4_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_5_addr_reg_8064, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_5_address0 <= Y_buf_2_5_addr_reg_8064;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_5_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_5_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_5_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_2_5_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))) then 
            Y_buf_2_5_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) then 
            Y_buf_2_5_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_5_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_2_5_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_2_6_addr_reg_8069, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_2_6_address0 <= Y_buf_2_6_addr_reg_8069;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_2_6_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_2_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_2_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_2_6_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_2_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))))) then 
            Y_buf_2_6_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))))) then 
            Y_buf_2_6_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2))))) then 
            Y_buf_2_6_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_2_6_d0 <= ap_const_lv16_0;
        else 
            Y_buf_2_6_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_2_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_2_6_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_0_addr_reg_8074, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_0_address0 <= Y_buf_3_0_addr_reg_8074;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_0_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_0_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_0_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_3_0_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_0_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_0_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_0) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_0_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_1_addr_reg_8079, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_1_address0 <= Y_buf_3_1_addr_reg_8079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_1_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_1_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_1_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_3_1_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_1_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_1_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_1) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_1_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_2_addr_reg_8084, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_2_address0 <= Y_buf_3_2_addr_reg_8084;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_2_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_2_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_2_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_3_2_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_2_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_2_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_2) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_2_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_3_addr_reg_8089, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_3_address0 <= Y_buf_3_3_addr_reg_8089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_3_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_3_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_3_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_3_3_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_3_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_3_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_3) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_3_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_4_addr_reg_8094, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_4_address0 <= Y_buf_3_4_addr_reg_8094;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_4_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_4_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_4_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_3_4_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_4_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_4_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_4) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_4_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_5_addr_reg_8099, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_5_address0 <= Y_buf_3_5_addr_reg_8099;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_5_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_5_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_5_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))) then 
            Y_buf_3_5_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))) then 
            Y_buf_3_5_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) then 
            Y_buf_3_5_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_5_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_5) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) then 
            Y_buf_3_5_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, Y_buf_3_6_addr_reg_8104, ap_block_pp0_stage1, ap_block_pp0_stage3, ap_block_pp0_stage0, p_cast14_fu_5255_p1, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_3_6_address0 <= Y_buf_3_6_addr_reg_8104;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Y_buf_3_6_address0 <= p_cast14_fu_5255_p1(7 - 1 downto 0);
        else 
            Y_buf_3_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    Y_buf_3_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_3_6_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_3_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, select_ln41_2_reg_6072_pp0_iter3_reg, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, mul_ln1316_reg_8180, trunc_ln864_2_reg_8188, trunc_ln864_1_reg_8223, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))))) then 
            Y_buf_3_6_d0 <= trunc_ln864_1_reg_8223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg))))) then 
            Y_buf_3_6_d0 <= trunc_ln864_2_reg_8188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3))))) then 
            Y_buf_3_6_d0 <= mul_ln1316_reg_8180(28 downto 13);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))))) then 
            Y_buf_3_6_d0 <= ap_const_lv16_0;
        else 
            Y_buf_3_6_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_3_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, select_ln41_2_reg_6072_pp0_iter3_reg, ap_block_pp0_stage3_11001, icmp_ln57_reg_6192_pp0_iter2_reg, icmp_ln57_reg_6192_pp0_iter3_reg, and_ln59_reg_6196_pp0_iter2_reg, and_ln59_reg_6196_pp0_iter3_reg, trunc_ln35_1_reg_6378_pp0_iter3_reg, icmp_ln1466_1_fu_5642_p2, icmp_ln1466_fu_5672_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_1) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter2_reg) and (icmp_ln1466_fu_5672_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)) or ((icmp_ln1466_1_fu_5642_p2 = ap_const_lv1_1) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter2_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter2_reg)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln59_reg_6196_pp0_iter3_reg) and (trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_6) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)) or ((trunc_ln35_1_reg_6378_pp0_iter3_reg = ap_const_lv3_7) and (icmp_ln57_reg_6192_pp0_iter3_reg = ap_const_lv1_0) and (select_ln41_2_reg_6072_pp0_iter3_reg = ap_const_lv2_3) and (ap_const_lv1_0 = and_ln59_reg_6196_pp0_iter3_reg)))))) then 
            Y_buf_3_6_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1317_1_fu_4763_p2 <= std_logic_vector(unsigned(sub_ln1317_reg_6355) + unsigned(zext_ln1317_3_fu_4759_p1));
    add_ln1317_fu_4569_p2 <= std_logic_vector(unsigned(tmp_54_cast_fu_4485_p1) + unsigned(zext_ln1317_fu_4565_p1));
    add_ln1393_fu_5667_p2 <= std_logic_vector(signed(lhs_2_fu_5656_p3) + signed(trunc_ln1393_reg_8170));
    add_ln35_1_fu_3313_p2 <= std_logic_vector(unsigned(oh_fu_464) + unsigned(ap_const_lv5_1));
    add_ln35_2_fu_3879_p2 <= std_logic_vector(unsigned(indvar_flatten2679_load_reg_5885) + unsigned(ap_const_lv19_1));
    add_ln35_fu_3382_p2 <= std_logic_vector(unsigned(h_fu_460) + unsigned(ap_const_lv6_2));
    add_ln38_1_fu_4979_p2 <= std_logic_vector(unsigned(select_ln35_fu_4953_p3) + unsigned(ap_const_lv5_1));
    add_ln38_2_fu_3927_p2 <= std_logic_vector(unsigned(indvar_flatten2012_fu_456) + unsigned(ap_const_lv15_1));
    add_ln38_fu_3446_p2 <= std_logic_vector(unsigned(select_ln35_1_fu_3388_p3) + unsigned(ap_const_lv6_2));
    add_ln41_1_fu_3914_p2 <= std_logic_vector(unsigned(indvar_flatten1194_fu_444) + unsigned(ap_const_lv11_1));
    add_ln41_cast8_fu_3531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln41_fu_3504_p2),4));
    add_ln41_fu_3504_p2 <= std_logic_vector(unsigned(select_ln38_fu_3452_p3) + unsigned(ap_const_lv3_1));
    add_ln48_1_fu_4060_p2 <= std_logic_vector(unsigned(indvar_flatten568_fu_436) + unsigned(ap_const_lv8_1));
    add_ln48_cast_fu_3714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_fu_3693_p2),4));
    add_ln48_fu_3693_p2 <= std_logic_vector(unsigned(select_ln41_reg_6061) + unsigned(ap_const_lv2_1));
    add_ln51_1_fu_4047_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_428) + unsigned(ap_const_lv6_1));
    add_ln51_fu_3760_p2 <= std_logic_vector(unsigned(select_ln48_fu_3707_p3) + unsigned(ap_const_lv3_1));
    add_ln55_fu_4042_p2 <= std_logic_vector(unsigned(select_ln51_reg_6173) + unsigned(ap_const_lv3_1));
    add_ln62_fu_3867_p2 <= std_logic_vector(unsigned(j_cast_fu_3807_p1) + unsigned(select_ln38_12_fu_3645_p3));
    and_ln35_1_fu_3613_p2 <= (xor_ln35_reg_5935 and notrhs913_fu_3608_p2);
    and_ln35_2_fu_3419_p2 <= (xor_ln35_reg_5935 and icmp_ln55_fu_3413_p2);
    and_ln35_3_fu_3430_p2 <= (xor_ln35_reg_5935 and icmp_ln51_fu_3424_p2);
    and_ln35_4_fu_3441_p2 <= (xor_ln35_reg_5935 and icmp_ln48_fu_3435_p2);
    and_ln35_5_fu_3351_p2 <= (xor_ln35_fu_3339_p2 and icmp_ln41_fu_3345_p2);
    and_ln35_fu_3603_p2 <= (xor_ln35_reg_5935 and notlhs_fu_3598_p2);
    and_ln38_1_fu_3634_p2 <= (or_ln38_1_reg_6023 and and_ln35_1_fu_3613_p2);
    and_ln38_2_fu_3486_p2 <= (or_ln38_1_fu_3475_p2 and and_ln35_2_fu_3419_p2);
    and_ln38_3_fu_3492_p2 <= (or_ln38_1_fu_3475_p2 and and_ln35_3_fu_3430_p2);
    and_ln38_4_fu_3498_p2 <= (or_ln38_1_fu_3475_p2 and and_ln35_4_fu_3441_p2);
    and_ln38_fu_3623_p2 <= (or_ln38_1_reg_6023 and and_ln35_fu_3603_p2);
    and_ln41_1_fu_3688_p2 <= (xor_ln41_reg_6081 and and_ln38_1_fu_3634_p2);
    and_ln41_2_fu_3568_p2 <= (xor_ln41_fu_3562_p2 and and_ln38_2_fu_3486_p2);
    and_ln41_3_fu_3574_p2 <= (xor_ln41_fu_3562_p2 and and_ln38_3_fu_3492_p2);
    and_ln41_fu_3677_p2 <= (xor_ln41_reg_6081 and and_ln38_fu_3623_p2);
    and_ln48_1_fu_3592_p2 <= (or_ln48_1_fu_3586_p2 and and_ln41_2_fu_3568_p2);
    and_ln48_fu_3755_p2 <= (or_ln48_1_reg_6101 and and_ln41_1_fu_3688_p2);
    and_ln59_1_fu_3855_p2 <= (select_ln48_2_fu_3741_p3 and icmp_ln59_fu_3849_p2);
    and_ln59_fu_3861_p2 <= (select_ln51_1_fu_3793_p3 and and_ln59_1_fu_3855_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, icmp_ln35_reg_5905)
    begin
        if (((icmp_ln35_reg_5905 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage2_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln35_reg_5905_pp0_iter2_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, icmp_ln35_reg_5905_pp0_iter2_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_5905_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    chan_cast_fu_3289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(chan_fu_432),4));
    empty_51_fu_4719_p1 <= grp_fu_3265_p2(3 - 1 downto 0);
    empty_52_fu_3283_p2 <= std_logic_vector(unsigned(tmp_11_fu_3275_p3) - unsigned(kernel_cast2_fu_3271_p1));
    empty_53_fu_3293_p2 <= std_logic_vector(unsigned(empty_52_fu_3283_p2) + unsigned(chan_cast_fu_3289_p1));
    empty_54_fu_3373_p2 <= std_logic_vector(unsigned(zext_ln51_fu_3369_p1) + unsigned(h_fu_460));
    empty_55_fu_4165_p2 <= std_logic_vector(unsigned(tmp_40_cast_fu_4158_p1) + unsigned(tmp_41_cast_fu_4162_p1));
    empty_56_fu_4175_p1 <= empty_55_fu_4165_p2(5 - 1 downto 0);
    empty_57_fu_4187_p2 <= std_logic_vector(unsigned(p_shl_fu_4179_p3) - unsigned(p_cast4_fu_4171_p1));
    empty_58_fu_4338_p2 <= std_logic_vector(unsigned(empty_57_reg_6318) + unsigned(tmp_28_cast_fu_4329_p1));
    empty_59_fu_4343_p2 <= std_logic_vector(unsigned(empty_57_reg_6318) + unsigned(zext_ln41_fu_4335_p1));
    empty_61_fu_5237_p2 <= std_logic_vector(unsigned(tmp_41_fu_5219_p3) + unsigned(tmp_46_fu_5233_p1));
    empty_62_fu_5243_p1 <= urem_ln35_1_reg_7367(3 - 1 downto 0);
    empty_63_fu_4376_p2 <= std_logic_vector(unsigned(tmp_48_fu_4372_p1) - unsigned(p_mid_cast6_fu_4362_p1));
    empty_64_fu_5249_p2 <= std_logic_vector(unsigned(empty_61_fu_5237_p2) + unsigned(select_ln38_2_cast_fu_5246_p1));
    empty_65_fu_4241_p2 <= std_logic_vector(unsigned(tmp_50_fu_4237_p1) - unsigned(p_mid4_cast7_fu_4227_p1));
    empty_66_fu_4430_p2 <= std_logic_vector(unsigned(empty_65_reg_6330) + unsigned(zext_ln38_fu_4399_p1));
    empty_67_fu_4435_p2 <= std_logic_vector(unsigned(empty_65_reg_6330) + unsigned(zext_ln38_1_fu_4416_p1));
    empty_68_fu_3510_p1 <= add_ln41_fu_3504_p2(2 - 1 downto 0);
    empty_69_fu_3543_p2 <= std_logic_vector(unsigned(tmp_51_fu_3535_p3) - unsigned(add_ln41_cast8_fu_3531_p1));
    empty_70_fu_3659_p1 <= select_ln41_1_fu_3650_p3(2 - 1 downto 0);
    empty_71_fu_3671_p2 <= std_logic_vector(unsigned(p_shl3_fu_3663_p3) - unsigned(select_ln41_2_cast_fu_3655_p1));
    empty_72_fu_4454_p2 <= std_logic_vector(unsigned(empty_65_reg_6330) + unsigned(select_ln38_4_cast_fu_4409_p1));
    empty_73_fu_4459_p2 <= std_logic_vector(unsigned(empty_65_reg_6330) + unsigned(zext_ln38_2_fu_4426_p1));
    empty_74_fu_3718_p2 <= std_logic_vector(unsigned(empty_71_fu_3671_p2) + unsigned(add_ln48_cast_fu_3714_p1));
    empty_75_fu_4272_p2 <= std_logic_vector(unsigned(tmp_53_cast_fu_4268_p1) + unsigned(p_mid4_cast9_fu_4224_p1));
    empty_76_fu_4282_p1 <= empty_75_fu_4272_p2(5 - 1 downto 0);
    empty_77_fu_4294_p2 <= std_logic_vector(unsigned(p_shl4_fu_4286_p3) - unsigned(p_cast10_fu_4278_p1));
    empty_78_fu_4489_p2 <= std_logic_vector(unsigned(empty_77_reg_6338) + unsigned(select_ln38_4_cast_fu_4409_p1));
    empty_79_fu_4494_p2 <= std_logic_vector(unsigned(empty_77_reg_6338) + unsigned(zext_ln38_2_fu_4426_p1));
    empty_80_fu_4519_p2 <= std_logic_vector(unsigned(tmp_54_cast_fu_4485_p1) + unsigned(p_mid5_cast_fu_4516_p1));
    empty_81_fu_4529_p1 <= empty_80_fu_4519_p2(5 - 1 downto 0);
    empty_82_fu_4541_p2 <= std_logic_vector(unsigned(p_shl5_fu_4533_p3) - unsigned(p_cast11_fu_4525_p1));
    empty_83_fu_4547_p2 <= std_logic_vector(unsigned(empty_82_fu_4541_p2) + unsigned(select_ln38_4_cast_fu_4409_p1));
    empty_84_fu_4553_p2 <= std_logic_vector(unsigned(empty_82_fu_4541_p2) + unsigned(zext_ln38_2_fu_4426_p1));
    empty_fu_3979_p2 <= std_logic_vector(unsigned(w_1_reg_5877) + unsigned(ap_const_lv6_6));
    grp_fu_3265_p1 <= ap_const_lv6_7(4 - 1 downto 0);
    grp_fu_3333_p0 <= 
        add_ln35_1_fu_3313_p2 when (icmp_ln38_fu_3319_p2(0) = '1') else 
        oh_fu_464;
    grp_fu_3333_p1 <= ap_const_lv5_7(4 - 1 downto 0);
    grp_fu_3407_p0 <= 
        add_ln35_fu_3382_p2 when (icmp_ln38_reg_5909(0) = '1') else 
        empty_54_fu_3373_p2;
    grp_fu_3407_p1 <= ap_const_lv6_7(4 - 1 downto 0);
    grp_fu_3458_p0 <= std_logic_vector(unsigned(select_ln35_1_fu_3388_p3) + unsigned(ap_const_lv6_2));
    grp_fu_3458_p1 <= ap_const_lv6_7(4 - 1 downto 0);
    grp_fu_3639_p0 <= 
        add_ln35_reg_5994 when (icmp_ln38_reg_5909(0) = '1') else 
        h_1_reg_5979;
    grp_fu_3639_p1 <= ap_const_lv6_7(4 - 1 downto 0);
    grp_fu_3873_p0 <= std_logic_vector(unsigned(j_cast_fu_3807_p1) + unsigned(select_ln38_12_fu_3645_p3));
    grp_fu_3873_p1 <= ap_const_lv6_7(4 - 1 downto 0);
    grp_fu_3908_p0 <= std_logic_vector(unsigned(zext_ln51_1_fu_3900_p1) + unsigned(select_ln35_11_reg_6117));
    grp_fu_3908_p1 <= ap_const_lv6_7(4 - 1 downto 0);
    icmp_ln1466_1_fu_5642_p2 <= "1" when (ret_V_reg_8164 = ap_const_lv32_0) else "0";
    icmp_ln1466_fu_5672_p2 <= "1" when (sext_ln1393_1_fu_5663_p1 = sub_ln1466_reg_8175) else "0";
    icmp_ln35_fu_3304_p2 <= "1" when (indvar_flatten2679_fu_468 = ap_const_lv19_42090) else "0";
    icmp_ln38_fu_3319_p2 <= "1" when (indvar_flatten2012_fu_456 = ap_const_lv15_2DF0) else "0";
    icmp_ln41_fu_3345_p2 <= "1" when (indvar_flatten1194_fu_444 = ap_const_lv11_24C) else "0";
    icmp_ln48_fu_3435_p2 <= "1" when (indvar_flatten568_fu_436 = ap_const_lv8_93) else "0";
    icmp_ln51_fu_3424_p2 <= "1" when (indvar_flatten_fu_428 = ap_const_lv6_31) else "0";
    icmp_ln55_fu_3413_p2 <= "1" when (j_fu_420 = ap_const_lv3_7) else "0";
    icmp_ln57_fu_3843_p2 <= "1" when (or_ln57_fu_3837_p2 = ap_const_lv3_0) else "0";
    icmp_ln59_fu_3849_p2 <= "1" when (select_ln51_fu_3780_p3 = ap_const_lv3_6) else "0";
    j_cast_fu_3807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln51_fu_3780_p3),6));
    kernel_cast2_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_fu_440),4));
    lhs_2_fu_5656_p3 <= (lhs_1_reg_8159 & ap_const_lv13_0);
    lhs_3_fu_5592_p3 <= (lhs_1_fu_5560_p6 & ap_const_lv13_0);
    mul142_fu_4026_p0 <= mul142_fu_4026_p00(6 - 1 downto 0);
    mul142_fu_4026_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln35_reg_5994),13));
    mul142_fu_4026_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul21_fu_3988_p0 <= mul21_fu_3988_p00(6 - 1 downto 0);
    mul21_fu_3988_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_3979_p2),13));
    mul21_fu_3988_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul24_fu_4091_p0 <= mul24_fu_4091_p00(6 - 1 downto 0);
    mul24_fu_4091_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_1_reg_5877_pp0_iter1_reg),13));
    mul24_fu_4091_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul29_fu_4310_p0 <= mul29_fu_4310_p00(6 - 1 downto 0);
    mul29_fu_4310_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_mid1_reg_6268),13));
    mul29_fu_4310_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul35_fu_4135_p0 <= mul35_fu_4135_p00(6 - 1 downto 0);
    mul35_fu_4135_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln35_11_reg_6117),13));
    mul35_fu_4135_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul38_fu_4116_p0 <= mul38_fu_4116_p00(6 - 1 downto 0);
    mul38_fu_4116_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_mid11674_fu_4107_p2),13));
    mul38_fu_4116_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul41_fu_4205_p0 <= mul41_fu_4205_p00(6 - 1 downto 0);
    mul41_fu_4205_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_reg_6011_pp0_iter1_reg),13));
    mul41_fu_4205_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul_fu_4007_p0 <= mul_fu_4007_p00(6 - 1 downto 0);
    mul_fu_4007_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_54_reg_5984),13));
    mul_fu_4007_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul_ln1317_fu_4743_p0 <= mul_ln1317_fu_4743_p00(6 - 1 downto 0);
    mul_ln1317_fu_4743_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln62_reg_6200_pp0_iter1_reg),13));
    mul_ln1317_fu_4743_p1 <= ap_const_lv13_4A(8 - 1 downto 0);
    mul_ln35_fu_4963_p0 <= mul_ln35_fu_4963_p00(5 - 1 downto 0);
    mul_ln35_fu_4963_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln35_2_reg_5928_pp0_iter2_reg),11));
    mul_ln35_fu_4963_p1 <= ap_const_lv11_25(7 - 1 downto 0);
    notlhs_fu_3598_p2 <= "1" when (chan_1_reg_5865 = ap_const_lv2_2) else "0";
    notlhs_mid1_fu_3735_p2 <= "1" when (add_ln48_fu_3693_p2 = ap_const_lv2_2) else "0";
    notrhs913_fu_3608_p2 <= "1" when (i_3_reg_5973 = ap_const_lv3_6) else "0";
    notrhs_mid1_fu_3787_p2 <= "1" when (add_ln51_fu_3760_p2 = ap_const_lv3_6) else "0";
    or_ln38_1_fu_3475_p2 <= (xor_ln38_fu_3470_p2 or icmp_ln38_reg_5909);
    or_ln38_fu_3357_p2 <= (icmp_ln38_fu_3319_p2 or and_ln35_5_fu_3351_p2);
    or_ln41_1_fu_3519_p2 <= (or_ln41_fu_3514_p2 or icmp_ln38_reg_5909);
    or_ln41_fu_3514_p2 <= (and_ln38_4_fu_3498_p2 or and_ln35_5_reg_5949);
    or_ln48_1_fu_3586_p2 <= (xor_ln48_fu_3580_p2 or and_ln38_4_fu_3498_p2);
    or_ln48_2_fu_3702_p2 <= (or_ln48_fu_3698_p2 or or_ln38_reg_5964);
    or_ln48_fu_3698_p2 <= (and_ln41_3_reg_6087 or and_ln38_4_reg_6034);
    or_ln51_1_fu_3770_p2 <= (or_ln51_fu_3766_p2 or or_ln41_reg_6051);
    or_ln51_2_fu_3775_p2 <= (or_ln51_1_fu_3770_p2 or icmp_ln38_reg_5909);
    or_ln51_fu_3766_p2 <= (and_ln48_1_reg_6106 or and_ln41_3_reg_6087);
    or_ln57_1_fu_3815_p2 <= (trunc_ln57_fu_3811_p1 or select_ln48_1_fu_3729_p3);
    or_ln57_fu_3837_p2 <= (tmp1_fu_3829_p3 or select_ln51_6_fu_3800_p3);
    p_cast10_fu_4278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_75_fu_4272_p2),8));
    p_cast11_fu_4525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_80_fu_4519_p2),8));
    p_cast12_fu_3299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_53_fu_3293_p2),64));
    p_cast14_fu_5255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_64_fu_5249_p2),64));
    p_cast17_fu_3724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_74_fu_3718_p2),64));
    p_cast4_fu_4171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_55_fu_4165_p2),8));
    p_mid11674_fu_4107_p2 <= std_logic_vector(unsigned(select_ln35_1_reg_6000) + unsigned(ap_const_lv6_8));
    p_mid1_fu_3903_p2 <= std_logic_vector(unsigned(zext_ln51_1_fu_3900_p1) + unsigned(select_ln35_11_reg_6117));
    p_mid2_fu_4396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_6324),6));
    p_mid3_fu_4413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_6304),6));
    p_mid4_cast7_fu_4227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_6310),8));
    p_mid4_cast9_fu_4224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_6310),7));
    p_mid4_fu_4221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_6310),6));
    p_mid5_cast_fu_4516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_6349),7));
    p_mid5_fu_4513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_6349),6));
    p_mid_cast6_fu_4362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_6286),8));
    p_shl3_fu_3663_p3 <= (empty_70_fu_3659_p1 & ap_const_lv2_0);
    p_shl4_fu_4286_p3 <= (empty_76_fu_4282_p1 & ap_const_lv3_0);
    p_shl5_fu_4533_p3 <= (empty_81_fu_4529_p1 & ap_const_lv3_0);
    p_shl6_fu_4583_p3 <= (trunc_ln1317_fu_4579_p1 & ap_const_lv3_0);
    p_shl_fu_4179_p3 <= (empty_56_fu_4175_p1 & ap_const_lv3_0);
    rhs_1_fu_5616_p3 <= (rhs_fu_5607_p6 & ap_const_lv13_0);
    select_ln35_10_fu_4389_p3 <= 
        empty_63_fu_4376_p2 when (icmp_ln38_reg_5909_pp0_iter1_reg(0) = '1') else 
        empty_59_fu_4343_p2;
    select_ln35_11_fu_3618_p3 <= 
        add_ln35_reg_5994 when (icmp_ln38_reg_5909(0) = '1') else 
        h_1_reg_5979;
    select_ln35_1_fu_3388_p3 <= 
        ap_const_lv6_0 when (icmp_ln38_reg_5909(0) = '1') else 
        w_1_reg_5877;
    select_ln35_2_fu_3325_p3 <= 
        add_ln35_1_fu_3313_p2 when (icmp_ln38_fu_3319_p2(0) = '1') else 
        oh_fu_464;
    select_ln35_3_fu_4723_p3 <= 
        ap_const_lv3_0 when (icmp_ln38_reg_5909_pp0_iter2_reg(0) = '1') else 
        empty_51_reg_6872;
    select_ln35_4_fu_4348_p3 <= 
        ap_const_lv6_0 when (icmp_ln38_reg_5909_pp0_iter1_reg(0) = '1') else 
        tmp_28_fu_4326_p1;
    select_ln35_5_fu_4355_p3 <= 
        ap_const_lv6_0 when (icmp_ln38_reg_5909_pp0_iter1_reg(0) = '1') else 
        tmp_37_fu_4332_p1;
    select_ln35_6_fu_3394_p3 <= 
        sext_ln1319_2 when (icmp_ln38_reg_5909(0) = '1') else 
        W_buf_6_6_q0;
    select_ln35_8_fu_4193_p3 <= 
        tmp_43_reg_6286 when (icmp_ln38_reg_5909_pp0_iter1_reg(0) = '1') else 
        tmp_39_reg_6280;
    select_ln35_9_fu_4382_p3 <= 
        empty_63_fu_4376_p2 when (icmp_ln38_reg_5909_pp0_iter1_reg(0) = '1') else 
        empty_58_fu_4338_p2;
    select_ln35_fu_4953_p3 <= 
        ap_const_lv5_0 when (icmp_ln38_reg_5909_pp0_iter2_reg(0) = '1') else 
        ow_fu_452;
    select_ln38_10_fu_4440_p3 <= 
        empty_66_fu_4430_p2 when (and_ln35_5_reg_5949_pp0_iter1_reg(0) = '1') else 
        select_ln35_9_fu_4382_p3;
    select_ln38_11_fu_4447_p3 <= 
        empty_67_fu_4435_p2 when (and_ln35_5_reg_5949_pp0_iter1_reg(0) = '1') else 
        select_ln35_10_fu_4389_p3;
    select_ln38_12_fu_3645_p3 <= 
        add_ln38_reg_6011 when (and_ln35_5_reg_5949(0) = '1') else 
        select_ln35_1_reg_6000;
    select_ln38_13_fu_3933_p3 <= 
        ap_const_lv15_1 when (icmp_ln38_reg_5909(0) = '1') else 
        add_ln38_2_fu_3927_p2;
    select_ln38_1_fu_4985_p3 <= 
        add_ln38_1_fu_4979_p2 when (and_ln35_5_reg_5949_pp0_iter2_reg(0) = '1') else 
        select_ln35_fu_4953_p3;
    select_ln38_2_cast_fu_5246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_1_reg_7693),7));
    select_ln38_2_fu_4733_p3 <= 
        trunc_ln38_fu_4729_p1 when (and_ln35_5_reg_5949_pp0_iter2_reg(0) = '1') else 
        select_ln35_3_fu_4723_p3;
    select_ln38_3_fu_4402_p3 <= 
        p_mid2_fu_4396_p1 when (and_ln35_5_reg_5949_pp0_iter1_reg(0) = '1') else 
        select_ln35_4_fu_4348_p3;
    select_ln38_4_cast_fu_4409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_3_fu_4402_p3),8));
    select_ln38_4_fu_4419_p3 <= 
        p_mid3_fu_4413_p1 when (and_ln35_5_reg_5949_pp0_iter1_reg(0) = '1') else 
        select_ln35_5_fu_4355_p3;
    select_ln38_5_fu_3464_p3 <= 
        ap_const_lv2_0 when (or_ln38_reg_5964(0) = '1') else 
        trunc_ln35_reg_5890;
    select_ln38_6_fu_3628_p3 <= 
        ap_const_lv4_0 when (or_ln38_reg_5964(0) = '1') else 
        empty_53_reg_5895;
    select_ln38_7_fu_3480_p3 <= 
        sext_ln1319_2 when (and_ln35_5_reg_5949(0) = '1') else 
        select_ln35_6_fu_3394_p3;
    select_ln38_8_fu_5290_p3 <= 
        trunc_ln38_1_fu_5287_p1 when (and_ln35_5_reg_5949_pp0_iter2_reg(0) = '1') else 
        empty_62_fu_5243_p1;
    select_ln38_9_fu_4247_p3 <= 
        p_mid4_fu_4221_p1 when (and_ln35_5_reg_5949_pp0_iter1_reg(0) = '1') else 
        zext_ln35_1_fu_4198_p1;
    select_ln38_fu_3452_p3 <= 
        ap_const_lv3_0 when (or_ln38_reg_5964(0) = '1') else 
        kernel_1_reg_5872;
    select_ln41_1_fu_3650_p3 <= 
        add_ln41_reg_6046 when (and_ln38_4_reg_6034(0) = '1') else 
        select_ln38_reg_6018;
    select_ln41_2_cast_fu_3655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_1_fu_3650_p3),4));
    select_ln41_2_fu_3554_p3 <= 
        empty_68_fu_3510_p1 when (and_ln38_4_fu_3498_p2(0) = '1') else 
        select_ln38_5_fu_3464_p3;
    select_ln41_3_fu_3682_p3 <= 
        empty_69_reg_6067 when (and_ln38_4_reg_6034(0) = '1') else 
        select_ln38_6_fu_3628_p3;
    select_ln41_4_fu_3884_p3 <= 
        W_buf_6_6_load_1_reg_6137 when (and_ln38_4_reg_6034(0) = '1') else 
        select_ln38_7_reg_6029;
    select_ln41_5_fu_5297_p3 <= 
        trunc_ln38_1_fu_5287_p1 when (and_ln38_4_reg_6034_pp0_iter2_reg(0) = '1') else 
        select_ln38_8_fu_5290_p3;
    select_ln41_6_fu_4254_p3 <= 
        p_mid4_fu_4221_p1 when (and_ln38_4_reg_6034_pp0_iter1_reg(0) = '1') else 
        select_ln38_9_fu_4247_p3;
    select_ln41_7_fu_4464_p3 <= 
        empty_72_fu_4454_p2 when (and_ln38_4_reg_6034_pp0_iter1_reg(0) = '1') else 
        select_ln38_10_fu_4440_p3;
    select_ln41_8_fu_4471_p3 <= 
        empty_73_fu_4459_p2 when (and_ln38_4_reg_6034_pp0_iter1_reg(0) = '1') else 
        select_ln38_11_fu_4447_p3;
    select_ln41_9_fu_3920_p3 <= 
        ap_const_lv11_1 when (or_ln38_reg_5964(0) = '1') else 
        add_ln41_1_fu_3914_p2;
    select_ln41_fu_3524_p3 <= 
        ap_const_lv2_0 when (or_ln41_1_fu_3519_p2(0) = '1') else 
        chan_1_reg_5865;
    select_ln48_1_fu_3729_p3 <= 
        add_ln48_fu_3693_p2 when (and_ln41_3_reg_6087(0) = '1') else 
        select_ln41_reg_6061;
    select_ln48_2_fu_3741_p3 <= 
        notlhs_mid1_fu_3735_p2 when (and_ln41_3_reg_6087(0) = '1') else 
        and_ln41_fu_3677_p2;
    select_ln48_3_cast_fu_3889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_3_reg_6163),64));
    select_ln48_3_fu_3748_p3 <= 
        empty_74_fu_3718_p2 when (and_ln41_3_reg_6087(0) = '1') else 
        select_ln41_3_fu_3682_p3;
    select_ln48_4_fu_3893_p3 <= 
        W_buf_6_6_q0 when (and_ln41_3_reg_6087(0) = '1') else 
        select_ln41_4_fu_3884_p3;
    select_ln48_5_fu_5304_p3 <= 
        trunc_ln38_1_fu_5287_p1 when (and_ln41_3_reg_6087_pp0_iter2_reg(0) = '1') else 
        select_ln41_5_fu_5297_p3;
    select_ln48_6_fu_4300_p3 <= 
        p_mid4_fu_4221_p1 when (and_ln41_3_reg_6087_pp0_iter1_reg(0) = '1') else 
        select_ln41_6_fu_4254_p3;
    select_ln48_7_fu_4499_p3 <= 
        empty_78_fu_4489_p2 when (and_ln41_3_reg_6087_pp0_iter1_reg(0) = '1') else 
        select_ln41_7_fu_4464_p3;
    select_ln48_8_fu_4506_p3 <= 
        empty_79_fu_4494_p2 when (and_ln41_3_reg_6087_pp0_iter1_reg(0) = '1') else 
        select_ln41_8_fu_4471_p3;
    select_ln48_9_fu_4066_p3 <= 
        ap_const_lv8_1 when (or_ln41_1_reg_6056(0) = '1') else 
        add_ln48_1_fu_4060_p2;
    select_ln48_fu_3707_p3 <= 
        ap_const_lv3_0 when (or_ln48_2_fu_3702_p2(0) = '1') else 
        i_3_reg_5973;
    select_ln51_1_fu_3793_p3 <= 
        notrhs_mid1_fu_3787_p2 when (and_ln48_1_reg_6106(0) = '1') else 
        and_ln48_fu_3755_p2;
    select_ln51_2_fu_5315_p3 <= 
        trunc_ln51_fu_5311_p1 when (and_ln48_1_reg_6106_pp0_iter2_reg(0) = '1') else 
        select_ln48_5_fu_5304_p3;
    select_ln51_3_fu_4559_p3 <= 
        p_mid5_fu_4513_p1 when (and_ln48_1_reg_6106_pp0_iter1_reg(0) = '1') else 
        select_ln48_6_reg_6344;
    select_ln51_4_cast_fu_4615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln51_4_reg_6360),64));
    select_ln51_4_fu_4597_p3 <= 
        empty_83_fu_4547_p2 when (and_ln48_1_reg_6106_pp0_iter1_reg(0) = '1') else 
        select_ln48_7_fu_4499_p3;
    select_ln51_53_cast_fu_4667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln51_5_reg_6365),64));
    select_ln51_5_fu_4604_p3 <= 
        empty_84_fu_4553_p2 when (and_ln48_1_reg_6106_pp0_iter1_reg(0) = '1') else 
        select_ln48_8_fu_4506_p3;
    select_ln51_6_fu_3800_p3 <= 
        add_ln51_fu_3760_p2 when (and_ln48_1_reg_6106(0) = '1') else 
        select_ln48_fu_3707_p3;
    select_ln51_7_fu_4053_p3 <= 
        ap_const_lv6_1 when (or_ln48_2_reg_6147(0) = '1') else 
        add_ln51_1_fu_4047_p2;
    select_ln51_fu_3780_p3 <= 
        ap_const_lv3_0 when (or_ln51_2_fu_3775_p2(0) = '1') else 
        j_load_reg_5989;
        sext_ln1393_1_fu_5663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_2_fu_5656_p3),32));

    sub_ln1317_fu_4591_p2 <= std_logic_vector(unsigned(p_shl6_fu_4583_p3) - unsigned(zext_ln1317_1_fu_4575_p1));
    sub_ln1466_fu_5631_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_fu_5732_p3));
    tmp1_fu_3829_p3 <= (tmp_56_fu_3821_p3 & or_ln57_1_fu_3815_p2);
    tmp_11_fu_3275_p3 <= (trunc_ln35_fu_3261_p1 & ap_const_lv2_0);
    tmp_28_cast_fu_4329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_reg_6298),8));
    tmp_28_fu_4326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_reg_6298),6));
    tmp_37_fu_4332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_reg_6274),6));
    tmp_38_fu_4151_p3 <= (chan_1_reg_5865_pp0_iter1_reg & ap_const_lv3_0);
    tmp_40_cast_fu_4158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_4151_p3),7));
    tmp_41_cast_fu_4162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_reg_6280),7));
    tmp_41_fu_5219_p3 <= (tmp_40_reg_7687 & ap_const_lv4_0);
    tmp_42_fu_5226_p3 <= (tmp_40_reg_7687 & ap_const_lv2_0);
    tmp_44_fu_4365_p3 <= (tmp_43_reg_6286 & ap_const_lv3_0);
    tmp_46_fu_5233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_5226_p3),7));
    tmp_48_fu_4372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_4365_p3),8));
    tmp_50_fu_4237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_4230_p3),8));
    tmp_51_fu_3535_p3 <= (empty_68_fu_3510_p1 & ap_const_lv2_0);
    tmp_52_fu_4230_p3 <= (tmp_49_reg_6310 & ap_const_lv3_0);
    tmp_53_cast_fu_4268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_4261_p3),7));
    tmp_53_fu_4261_p3 <= (add_ln48_reg_6142 & ap_const_lv3_0);
    tmp_54_cast_fu_4485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_4478_p3),7));
    tmp_54_fu_4478_p3 <= (select_ln48_1_reg_6157_pp0_iter1_reg & ap_const_lv3_0);
    tmp_56_fu_3821_p3 <= select_ln51_fu_3780_p3(2 downto 2);
    tmp_57_fu_4749_p4 <= mul_ln1317_fu_4743_p2(12 downto 9);
    trunc_ln1317_fu_4579_p1 <= add_ln1317_fu_4569_p2(5 - 1 downto 0);
    trunc_ln1393_fu_5628_p1 <= grp_fu_5732_p3(29 - 1 downto 0);
    trunc_ln35_1_fu_4611_p1 <= grp_fu_3333_p2(3 - 1 downto 0);
    trunc_ln35_fu_3261_p1 <= kernel_fu_440(2 - 1 downto 0);
    trunc_ln38_1_fu_5287_p1 <= p_mid11800_reg_7698(3 - 1 downto 0);
    trunc_ln38_fu_4729_p1 <= grp_fu_3458_p2(3 - 1 downto 0);
    trunc_ln51_fu_5311_p1 <= grp_fu_3908_p2(3 - 1 downto 0);
    trunc_ln57_fu_3811_p1 <= select_ln51_fu_3780_p3(2 - 1 downto 0);
    xor_ln35_fu_3339_p2 <= (icmp_ln38_fu_3319_p2 xor ap_const_lv1_1);
    xor_ln38_fu_3470_p2 <= (icmp_ln41_reg_5944 xor ap_const_lv1_1);
    xor_ln41_fu_3562_p2 <= (ap_const_lv1_1 xor and_ln38_4_fu_3498_p2);
    xor_ln48_fu_3580_p2 <= (ap_const_lv1_1 xor and_ln38_3_fu_3492_p2);
    zext_ln1317_1_fu_4575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1317_fu_4569_p2),8));
    zext_ln1317_3_fu_4759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_4749_p4),8));
    zext_ln1317_4_fu_4992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1317_1_reg_7612),64));
    zext_ln1317_fu_4565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln51_3_fu_4559_p3),7));
    zext_ln35_1_fu_4198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln35_8_fu_4193_p3),6));
    zext_ln38_1_fu_4416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_6304),8));
    zext_ln38_2_fu_4426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_4_fu_4419_p3),8));
    zext_ln38_fu_4399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_6324),8));
    zext_ln41_1_fu_3549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_69_fu_3543_p2),64));
    zext_ln41_fu_4335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_reg_6274),8));
    zext_ln51_1_fu_3900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln51_reg_6168),6));
    zext_ln51_fu_3369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_424),6));
end behav;
