HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CD638 ||@W:Signal busyadt7301 is undriven ||top.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/100||CONNECTOR.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\CONNECTOR.vhd'/linenumber/58
Implementation;Synthesis|| CL169 ||@W:Pruning register cnt_5(2 downto 0)  ||top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/114||AD7782CTRL.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\AD7782IF\AD7782CTRL.vhd'/linenumber/208
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/115||AD7782CTRL.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\AD7782IF\AD7782CTRL.vhd'/linenumber/208
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/127||EEPROM93LC66CTRL.vhd(367);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\EEPROM93LC66\EEPROM93LC66CTRL.vhd'/linenumber/367
Implementation;Synthesis|| CD638 ||@W:Signal overflow is undriven ||top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/131||COMPCTRL.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/58
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 4 of dataIN_4(7 downto 0) -- not in use ... ||top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/135||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit uartout(6) to a constant 0||top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/137||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit uartout(4) to a constant 0||top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/138||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register uartout(4)  ||top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/139||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register uartout(6)  ||top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/140||COMPCTRL.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd'/linenumber/81
Implementation;Synthesis|| CL169 ||@W:Pruning register tmp_5  ||top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/149||receiver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\uart\receiver.vhd'/linenumber/50
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sCLK|GLA_inferred_clock which controls 519 sequential elements including CONNECTOR_0.u1.sff.tmp. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/336||sync_flipflop.vhd(20);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\uart\sync_flipflop.vhd'/linenumber/20
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.bsyCnt.state[0],  because it is equivalent to instance CONNECTOR_0.m1.bsyCnt.delayOut||top.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/372||busycounter.vhd(32);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\busycounter.vhd'/linenumber/32
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_1[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_1[5]||top.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/373||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_1[5],  because it is equivalent to instance CONNECTOR_0.m1.uartout_1[1]||top.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/374||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_7[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_6[7]||top.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/375||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_5[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_3[7]||top.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/376||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_4[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_2[7]||top.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/377||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_3[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_1[7]||top.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/378||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_2[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl[7]||top.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/379||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_1[2],  because it is equivalent to instance CONNECTOR_0.m1.uartout_1[0]||top.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/380||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONNECTOR_0.m1.uartout_cl_6[7],  because it is equivalent to instance CONNECTOR_0.m1.uartout_cl_1[7]||top.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/381||compctrl.vhd(81);liberoaction://cross_probe/hdl/file/'c:\users\matze\documents\igloo\common\compctrl.vhd'/linenumber/81
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sCLK|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:sCLK_0.GLA"||top.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/588||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||top.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/605||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||top.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\matze\Documents\igloo\system\teamprojekt2\synthesis\top.srr'/linenumber/607||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 23 Warning(s)||top.srr;liberoaction://open_report/file/top.srr||(null);(null)
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_prgdata_log.rpt;liberoaction://open_report/file/top_prgdata_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Warning(s)||top_program.log;liberoaction://open_report/file/top_program.log||(null);(null)
