	component jtag_uart is
		port (
			clk_clk                 : in  std_logic                     := 'X';             -- clk
			jtag_uart_o_chipselect  : in  std_logic                     := 'X';             -- chipselect
			jtag_uart_o_address     : in  std_logic                     := 'X';             -- address
			jtag_uart_o_read_n      : in  std_logic                     := 'X';             -- read_n
			jtag_uart_o_readdata    : out std_logic_vector(31 downto 0);                    -- readdata
			jtag_uart_o_write_n     : in  std_logic                     := 'X';             -- write_n
			jtag_uart_o_writedata   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			jtag_uart_o_waitrequest : out std_logic;                                        -- waitrequest
			reset_reset_n           : in  std_logic                     := 'X'              -- reset_n
		);
	end component jtag_uart;

