{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543498493874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543498493884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 21:34:53 2018 " "Processing started: Thu Nov 29 21:34:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543498493884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543498493884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine -c selecting_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine -c selecting_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543498493884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543498494304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543498494304 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "selecting_machine.v(77) " "Verilog HDL Module Instantiation warning at selecting_machine.v(77): ignored dangling comma in List of Port Connections" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1543498504485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file selecting_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine " "Found entity 1: selecting_machine" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543498504495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543498504495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543498504495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543498504495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543498504495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543498504495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine " "Elaborating entity \"selecting_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543498504525 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "digit_scan selecting_machine.v(8) " "Output port \"digit_scan\" at selecting_machine.v(8) has no driver" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543498504525 "|selecting_machine"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "digit_cath selecting_machine.v(9) " "Output port \"digit_cath\" at selecting_machine.v(9) has no driver" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543498504525 "|selecting_machine"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row selecting_machine.v(10) " "Output port \"row\" at selecting_machine.v(10) has no driver" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543498504525 "|selecting_machine"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "col selecting_machine.v(11) " "Output port \"col\" at selecting_machine.v(11) has no driver" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543498504525 "|selecting_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "selecting_machine.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504535 "|selecting_machine|frequency_divider:u_clk_chinese"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_5\"" {  } { { "selecting_machine.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504535 "|selecting_machine|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_4\"" {  } { { "selecting_machine.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504545 "|selecting_machine|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_3\"" {  } { { "selecting_machine.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504555 "|selecting_machine|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "selecting_machine.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504565 "|selecting_machine|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_1\"" {  } { { "selecting_machine.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504575 "|selecting_machine|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_0\"" {  } { { "selecting_machine.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider.v(16) " "Verilog HDL assignment warning at frequency_divider.v(16): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/frequency_divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543498504645 "|selecting_machine|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "selecting_machine.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543498504655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] GND " "Pin \"digit_scan\[0\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[1\] GND " "Pin \"digit_scan\[1\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[2\] GND " "Pin \"digit_scan\[2\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[3\] GND " "Pin \"digit_scan\[3\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[4\] GND " "Pin \"digit_scan\[4\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[5\] GND " "Pin \"digit_scan\[5\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[6\] GND " "Pin \"digit_scan\[6\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[0\] GND " "Pin \"digit_cath\[0\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_cath[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[1\] GND " "Pin \"digit_cath\[1\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_cath[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[2\] GND " "Pin \"digit_cath\[2\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_cath[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[3\] GND " "Pin \"digit_cath\[3\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_cath[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[4\] GND " "Pin \"digit_cath\[4\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_cath[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[5\] GND " "Pin \"digit_cath\[5\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|digit_cath[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] GND " "Pin \"row\[4\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[5\] GND " "Pin \"row\[5\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] GND " "Pin \"row\[6\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] GND " "Pin \"row\[7\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[0\] GND " "Pin \"col\[0\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[1\] GND " "Pin \"col\[1\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[2\] GND " "Pin \"col\[2\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[3\] GND " "Pin \"col\[3\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[4\] GND " "Pin \"col\[4\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[5\] GND " "Pin \"col\[5\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[6\] GND " "Pin \"col\[6\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[7\] GND " "Pin \"col\[7\]\" is stuck at GND" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543498504805 "|selecting_machine|col[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543498504805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[3\] " "No output dependent on input pin \"BTN\[3\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[4\] " "No output dependent on input pin \"BTN\[4\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[5\] " "No output dependent on input pin \"BTN\[5\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[6\] " "No output dependent on input pin \"BTN\[6\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[7\] " "No output dependent on input pin \"BTN\[7\]\"" {  } { { "selecting_machine.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine/selecting_machine.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543498504815 "|selecting_machine|BTN[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543498504815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543498504815 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543498504815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543498504815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543498504845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 21:35:04 2018 " "Processing ended: Thu Nov 29 21:35:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543498504845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543498504845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543498504845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543498504845 ""}
