

================================================================
== Vivado HLS Report for 'ma_unitdatax_request'
================================================================
* Date:           Fri Oct 30 21:10:53 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1563| 10.000 ns | 15.630 us |    1|  1563|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|         2|          -|          -|    70|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 8 2 
2 --> 3 4 
3 --> 2 
4 --> 15 12 9 5 8 
5 --> 6 
6 --> 8 7 
7 --> 8 
8 --> 
9 --> 10 
10 --> 8 11 
11 --> 8 
12 --> 13 
13 --> 8 14 
14 --> 8 
15 --> 16 
16 --> 8 17 
17 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !60"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !66"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !70"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !76"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !82"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !86"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !90"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %t_slot), !map !94"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %d_rate), !map !100"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %tx_power_lvl), !map !104"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %expiry_time), !map !108"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)"   --->   Operation 30 'read' 'c_identifier_channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)"   --->   Operation 31 'read' 'c_identifier_operati' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)"   --->   Operation 32 'read' 's_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)"   --->   Operation 33 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%llc_data = alloca [70 x i8], align 16" [fyp/MA_UNITDATAX_request.c:31]   --->   Operation 34 'alloca' 'llc_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mac_data = alloca [100 x i8], align 16" [fyp/MA_UNITDATAX_request.c:32]   --->   Operation 35 'alloca' 'mac_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%xor_ln14 = xor i1 %s_class_read, true" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 37 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln14 = or i1 %tmp, %xor_ln14" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 38 'or' 'or_ln14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %or_ln14, label %._crit_edge, label %1" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.47ns)   --->   "%icmp_ln22 = icmp eq i8 %c_identifier_operati, 17" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 40 'icmp' 'icmp_ln22' <Predicate = (!or_ln14)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.47ns)   --->   "%icmp_ln22_1 = icmp eq i8 %c_identifier_channel, -78" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 41 'icmp' 'icmp_ln22_1' <Predicate = (!or_ln14)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln22 = and i1 %icmp_ln22, %icmp_ln22_1" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 42 'and' 'and_ln22' <Predicate = (!or_ln14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %and_ln22, label %2, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 43 'br' <Predicate = (!or_ln14)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7P(i7* %d_rate)" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 44 'read' 'd_rate_read' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.46ns)   --->   "%empty = icmp eq i7 %d_rate_read, 24" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 45 'icmp' 'empty' <Predicate = (!or_ln14 & and_ln22)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%empty_9 = icmp eq i7 %d_rate_read, 12" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 46 'icmp' 'empty_9' <Predicate = (!or_ln14 & and_ln22)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = or i1 %empty_9, %empty" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 47 'or' 'empty_10' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.46ns)   --->   "%empty_11 = icmp eq i7 %d_rate_read, 6" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 48 'icmp' 'empty_11' <Predicate = (!or_ln14 & and_ln22)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_12 = or i1 %empty_11, %empty_10" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 49 'or' 'empty_12' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %._crit_edge10, label %._crit_edge13" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 50 'br' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4P(i4* %tx_power_lvl)" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 51 'read' 'tx_power_lvl_read' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.44ns)   --->   "%empty_13 = icmp eq i4 %tx_power_lvl_read, -1" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 52 'icmp' 'empty_13' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.44ns)   --->   "%empty_14 = icmp eq i4 %tx_power_lvl_read, -2" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 53 'icmp' 'empty_14' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_15 = or i1 %empty_14, %empty_13" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 54 'or' 'empty_15' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.44ns)   --->   "%empty_16 = icmp eq i4 %tx_power_lvl_read, -3" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 55 'icmp' 'empty_16' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_17 = or i1 %empty_16, %empty_15" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 56 'or' 'empty_17' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.44ns)   --->   "%empty_18 = icmp eq i4 %tx_power_lvl_read, -4" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 57 'icmp' 'empty_18' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_19 = or i1 %empty_18, %empty_17" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 58 'or' 'empty_19' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.44ns)   --->   "%empty_20 = icmp eq i4 %tx_power_lvl_read, -5" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 59 'icmp' 'empty_20' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_21 = or i1 %empty_20, %empty_19" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 60 'or' 'empty_21' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.44ns)   --->   "%empty_22 = icmp eq i4 %tx_power_lvl_read, -6" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 61 'icmp' 'empty_22' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_23 = or i1 %empty_22, %empty_21" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 62 'or' 'empty_23' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.44ns)   --->   "%empty_24 = icmp eq i4 %tx_power_lvl_read, -7" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 63 'icmp' 'empty_24' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = or i1 %empty_24, %empty_23" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 64 'or' 'empty_25' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.44ns)   --->   "%empty_26 = icmp eq i4 %tx_power_lvl_read, 0" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 65 'icmp' 'empty_26' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_27 = or i1 %empty_26, %empty_25" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 66 'or' 'empty_27' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %._crit_edge13, label %.preheader.preheader" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 67 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 68 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27)> <Delay = 1.66>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:28]   --->   Operation 69 'br' <Predicate = (!or_ln14 & and_ln22 & empty_27) | (!or_ln14 & and_ln22 & !empty_12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.46ns)   --->   "%icmp_ln34 = icmp eq i7 %i_0, -58" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 71 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 72 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.03ns)   --->   "%i = add i7 %i_0, 1" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 73 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %4, label %3" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %i_0 to i64" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 75 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln35" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 76 'getelementptr' 'data_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 77 'load' 'data_load' <Predicate = (!icmp_ln34)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%seq_number_load = load i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:38]   --->   Operation 78 'load' 'seq_number_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.22ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:38]   --->   Operation 79 'call' <Predicate = (icmp_ln34)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 80 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 80 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln35" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 81 'getelementptr' 'llc_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.16ns)   --->   "store i8 %data_load, i8* %llc_data_addr, align 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.96>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:38]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [1/1] (1.77ns)   --->   "%add_ln40 = add i4 %up_read, -1" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 85 'add' 'add_ln40' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln40, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 86 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.18ns)   --->   "%icmp_ln40 = icmp eq i3 %tmp_1, 0" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 87 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %5, label %7" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.44ns)   --->   "%empty_30 = icmp eq i4 %up_read, 3"   --->   Operation 89 'icmp' 'empty_30' <Predicate = (!icmp_ln40)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.44ns)   --->   "%empty_31 = icmp eq i4 %up_read, 0"   --->   Operation 90 'icmp' 'empty_31' <Predicate = (!icmp_ln40)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%empty_32 = or i1 %empty_31, %empty_30"   --->   Operation 91 'or' 'empty_32' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %empty_32, label %._crit_edge19, label %9"   --->   Operation 92 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %up_read to i3" [fyp/MA_UNITDATAX_request.c:66]   --->   Operation 93 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln40 & !empty_32)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns)   --->   "%icmp_ln66 = icmp slt i3 %trunc_ln66, -2" [fyp/MA_UNITDATAX_request.c:66]   --->   Operation 94 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln40 & !empty_32)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %10, label %12" [fyp/MA_UNITDATAX_request.c:66]   --->   Operation 95 'br' <Predicate = (!icmp_ln40 & !empty_32)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.77ns)   --->   "%add_ln79 = add i4 %up_read, -6" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 96 'add' 'add_ln79' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln79, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 97 'partselect' 'tmp_3' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.18ns)   --->   "%icmp_ln79 = icmp eq i3 %tmp_3, 0" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 98 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %13, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 99 'br' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.33>
ST_5 : Operation 100 [2/2] (5.33ns)   --->   "%enqueue_res_vo = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 100 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 7.18>
ST_6 : Operation 101 [1/2] (0.00ns)   --->   "%enqueue_res_vo = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 101 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_vo, label %14, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%medium_state_load_3 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 103 'load' 'medium_state_load_3' <Predicate = (enqueue_res_vo)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_3, label %._crit_edge26, label %hls_label_03" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 104 'br' <Predicate = (enqueue_res_vo)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%rand_state_load_3 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 105 'load' 'rand_state_load_3' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%low_6 = trunc i32 %rand_state_load_3 to i15" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 106 'trunc' 'low_6' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i15 %low_6 to i32" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 107 'zext' 'zext_ln5_3' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (5.57ns)   --->   "%low_7 = mul i32 %zext_ln5_3, 48271" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 108 'mul' 'low_7' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%high_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_3, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 109 'partselect' 'high_6' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%high_10 = zext i17 %high_6 to i32" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 110 'zext' 'high_10' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_11 = mul i32 48271, %high_10" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 111 'mul' 'high_11' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_11, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 112 'partselect' 'trunc_ln10_3' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.81>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_7, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 113 'specfucore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%trunc_ln9_3 = trunc i32 %high_11 to i16" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 114 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_6 = zext i16 %trunc_ln9_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 115 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.14ns)   --->   "%add_ln10_3 = add i16 15, %trunc_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 116 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_7 = zext i16 %add_ln10_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 117 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%x_9 = shl i32 %zext_ln10_6, %zext_ln10_7" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 118 'shl' 'x_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_10 = add i32 %low_7, %x_9" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 119 'add' 'x_10' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = trunc i32 %x_10 to i31" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 120 'trunc' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_10, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 121 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.42>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_i_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 122 'specregionbegin' 'tmp_i_i2' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i2) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 123 'specregionend' 'empty_35' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i31 %trunc_ln11_3 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 124 'zext' 'zext_ln12_3' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i1 %tmp_6 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 125 'zext' 'zext_ln12_7' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (2.66ns)   --->   "%x_11 = add i32 %zext_ln12_7, %zext_ln12_3" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 126 'add' 'x_11' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.75ns)   --->   "store i32 %x_11, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 127 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 1.75>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge26" [fyp/MA_UNITDATAX_request.c:84]   --->   Operation 128 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (2.13ns)   --->   "%add_ln86 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 129 'add' 'add_ln86' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.75ns)   --->   "store i12 %add_ln86, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 130 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo)> <Delay = 1.75>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 131 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 132 'specregionbegin' 'tmp_i_i1' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i1) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 133 'specregionend' 'empty_34' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i31 %trunc_ln11_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 134 'zext' 'zext_ln12_2' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i1 %tmp_5 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 135 'zext' 'zext_ln12_6' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (2.66ns)   --->   "%x_8 = add i32 %zext_ln12_6, %zext_ln12_2" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 136 'add' 'x_8' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (1.75ns)   --->   "store i32 %x_8, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 137 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 1.75>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge23" [fyp/MA_UNITDATAX_request.c:71]   --->   Operation 138 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.13ns)   --->   "%add_ln73 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 139 'add' 'add_ln73' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (1.75ns)   --->   "store i12 %add_ln73, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 140 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi)> <Delay = 1.75>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 141 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_i_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 142 'specregionbegin' 'tmp_i_i3' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i3) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 143 'specregionend' 'empty_33' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %trunc_ln11_1 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 144 'zext' 'zext_ln12_1' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i1 %tmp_4 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 145 'zext' 'zext_ln12_5' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (2.66ns)   --->   "%x_5 = add i32 %zext_ln12_5, %zext_ln12_1" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 146 'add' 'x_5' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (1.75ns)   --->   "store i32 %x_5, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 147 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 1.75>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge21" [fyp/MA_UNITDATAX_request.c:58]   --->   Operation 148 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (2.13ns)   --->   "%add_ln60 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 149 'add' 'add_ln60' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.75ns)   --->   "store i12 %add_ln60, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 150 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be)> <Delay = 1.75>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 151 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 152 'specregionbegin' 'tmp_i_i' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 153 'specregionend' 'empty_29' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 154 'zext' 'zext_ln12' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i1 %tmp_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 155 'zext' 'zext_ln12_4' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln12_4, %zext_ln12" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 156 'add' 'x_2' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.75ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 157 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 1.75>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge17" [fyp/MA_UNITDATAX_request.c:45]   --->   Operation 158 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (2.13ns)   --->   "%add_ln47 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 159 'add' 'add_ln47' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (1.75ns)   --->   "store i12 %add_ln47, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 160 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk)> <Delay = 1.75>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 161 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_request.c:94]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 5.33>
ST_9 : Operation 163 [2/2] (5.33ns)   --->   "%enqueue_res_vi = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 163 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 7.18>
ST_10 : Operation 164 [1/2] (0.00ns)   --->   "%enqueue_res_vi = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 164 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_vi, label %11, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%medium_state_load_2 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 166 'load' 'medium_state_load_2' <Predicate = (enqueue_res_vi)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_2, label %._crit_edge23, label %hls_label_02" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 167 'br' <Predicate = (enqueue_res_vi)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%rand_state_load_2 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 168 'load' 'rand_state_load_2' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%low_4 = trunc i32 %rand_state_load_2 to i15" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 169 'trunc' 'low_4' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i15 %low_4 to i32" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 170 'zext' 'zext_ln5_2' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (5.57ns)   --->   "%low_5 = mul i32 %zext_ln5_2, 48271" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 171 'mul' 'low_5' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%high_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_2, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 172 'partselect' 'high_4' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%high_8 = zext i17 %high_4 to i32" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 173 'zext' 'high_8' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_9 = mul i32 48271, %high_8" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 174 'mul' 'high_9' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_9, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 175 'partselect' 'trunc_ln10_2' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.81>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_5, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 176 'specfucore' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%trunc_ln9_2 = trunc i32 %high_9 to i16" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 177 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_4 = zext i16 %trunc_ln9_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 178 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (2.14ns)   --->   "%add_ln10_2 = add i16 15, %trunc_ln10_2" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 179 'add' 'add_ln10_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_5 = zext i16 %add_ln10_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 180 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%x_6 = shl i32 %zext_ln10_4, %zext_ln10_5" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 181 'shl' 'x_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_7 = add i32 %low_5, %x_6" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 182 'add' 'x_7' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %x_7 to i31" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 183 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 184 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 5.33>
ST_12 : Operation 185 [2/2] (5.33ns)   --->   "%enqueue_res_be = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:54]   --->   Operation 185 'call' 'enqueue_res_be' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.18>
ST_13 : Operation 186 [1/2] (0.00ns)   --->   "%enqueue_res_be = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:54]   --->   Operation 186 'call' 'enqueue_res_be' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_be, label %8, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%medium_state_load_1 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 188 'load' 'medium_state_load_1' <Predicate = (enqueue_res_be)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_1, label %._crit_edge21, label %hls_label_01" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 189 'br' <Predicate = (enqueue_res_be)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%rand_state_load_1 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 190 'load' 'rand_state_load_1' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%low_2 = trunc i32 %rand_state_load_1 to i15" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 191 'trunc' 'low_2' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i15 %low_2 to i32" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 192 'zext' 'zext_ln5_1' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (5.57ns)   --->   "%low_3 = mul i32 %zext_ln5_1, 48271" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 193 'mul' 'low_3' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%high_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_1, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 194 'partselect' 'high_2' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%high_5 = zext i17 %high_2 to i32" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 195 'zext' 'high_5' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_7 = mul i32 48271, %high_5" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 196 'mul' 'high_7' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_7, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 197 'partselect' 'trunc_ln10_1' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.81>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_3, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 198 'specfucore' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%trunc_ln9_1 = trunc i32 %high_7 to i16" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 199 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_2 = zext i16 %trunc_ln9_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 200 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (2.14ns)   --->   "%add_ln10_1 = add i16 15, %trunc_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 201 'add' 'add_ln10_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_3 = zext i16 %add_ln10_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 202 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%x_3 = shl i32 %zext_ln10_2, %zext_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 203 'shl' 'x_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_4 = add i32 %low_3, %x_3" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 204 'add' 'x_4' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i32 %x_4 to i31" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 205 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 206 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 5.33>
ST_15 : Operation 207 [2/2] (5.33ns)   --->   "%enqueue_res_bk = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 207 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 7.18>
ST_16 : Operation 208 [1/2] (0.00ns)   --->   "%enqueue_res_bk = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 208 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_bk, label %6, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%medium_state_load = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 210 'load' 'medium_state_load' <Predicate = (enqueue_res_bk)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %medium_state_load, label %._crit_edge17, label %hls_label_0" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 211 'br' <Predicate = (enqueue_res_bk)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 212 'load' 'rand_state_load' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 213 'trunc' 'low' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 214 'zext' 'zext_ln5' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 215 'mul' 'low_1' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 216 'partselect' 'high' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 217 'zext' 'high_1' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_3 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 218 'mul' 'high_3' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_3, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 219 'partselect' 'trunc_ln1' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 5.81>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 220 'specfucore' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_3 to i16" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 221 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 222 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 223 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 224 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 225 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 226 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 227 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 228 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'tx_power_lvl' (fyp/MA_UNITDATAX_request.c:26) [67]  (0 ns)
	'icmp' operation ('empty_20', fyp/MA_UNITDATAX_request.c:26) [75]  (1.44 ns)
	'or' operation ('empty_21', fyp/MA_UNITDATAX_request.c:26) [76]  (0 ns)
	'or' operation ('empty_23', fyp/MA_UNITDATAX_request.c:26) [78]  (0.978 ns)
	'or' operation ('empty_25', fyp/MA_UNITDATAX_request.c:26) [80]  (0 ns)
	'or' operation ('empty_27', fyp/MA_UNITDATAX_request.c:26) [82]  (0.978 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'load' operation ('seq_number_load', fyp/MA_UNITDATAX_request.c:38) on static variable 'seq_number' [100]  (0 ns)
	'call' operation ('call_ln38', fyp/MA_UNITDATAX_request.c:38) to 'compose_mac_frame' [101]  (2.23 ns)

 <State 3>: 4.33ns
The critical path consists of the following:
	'load' operation ('data_load', fyp/MA_UNITDATAX_request.c:35) on array 'data' [95]  (2.16 ns)
	'store' operation ('store_ln35', fyp/MA_UNITDATAX_request.c:35) of variable 'data_load', fyp/MA_UNITDATAX_request.c:35 on array 'llc_data', fyp/MA_UNITDATAX_request.c:31 [97]  (2.16 ns)

 <State 4>: 2.97ns
The critical path consists of the following:
	'add' operation ('add_ln40', fyp/MA_UNITDATAX_request.c:40) [102]  (1.78 ns)
	'icmp' operation ('icmp_ln40', fyp/MA_UNITDATAX_request.c:40) [104]  (1.19 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'call' operation ('enqueue_res_vo', fyp/MA_UNITDATAX_request.c:80) to 'enqueue_dequeue_fram' [121]  (5.33 ns)

 <State 6>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load_3', fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) on static variable 'rand_state' [127]  (0 ns)
	'mul' operation of DSP[136] ('high', fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) [136]  (7.18 ns)

 <State 7>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10_3', fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) [140]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) [142]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) [143]  (3.67 ns)

 <State 8>: 4.42ns
The critical path consists of the following:
	'add' operation ('x', fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) [148]  (2.67 ns)
	'store' operation ('store_ln13', fyp/r_n_g.c:13->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83) of variable 'x', fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83 on static variable 'rand_state' [149]  (1.75 ns)

 <State 9>: 5.33ns
The critical path consists of the following:
	'call' operation ('enqueue_res_vi', fyp/MA_UNITDATAX_request.c:67) to 'enqueue_dequeue_fram' [156]  (5.33 ns)

 <State 10>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load_2', fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70) on static variable 'rand_state' [162]  (0 ns)
	'mul' operation of DSP[171] ('high', fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70) [171]  (7.18 ns)

 <State 11>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10_2', fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70) [175]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70) [177]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70) [178]  (3.67 ns)

 <State 12>: 5.33ns
The critical path consists of the following:
	'call' operation ('enqueue_res_be', fyp/MA_UNITDATAX_request.c:54) to 'enqueue_dequeue_fram' [191]  (5.33 ns)

 <State 13>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load_1', fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57) on static variable 'rand_state' [197]  (0 ns)
	'mul' operation of DSP[206] ('high', fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57) [206]  (7.18 ns)

 <State 14>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10_1', fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57) [210]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57) [212]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57) [213]  (3.67 ns)

 <State 15>: 5.33ns
The critical path consists of the following:
	'call' operation ('enqueue_res_bk', fyp/MA_UNITDATAX_request.c:41) to 'enqueue_dequeue_fram' [226]  (5.33 ns)

 <State 16>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load', fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44) on static variable 'rand_state' [232]  (0 ns)
	'mul' operation of DSP[241] ('high', fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44) [241]  (7.18 ns)

 <State 17>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10', fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44) [245]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44) [247]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44) [248]  (3.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
