--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml IMEM.twx IMEM.ncd -o IMEM.twr IMEM.pcf -ucf IMEM.ucf

Design file:              IMEM.ncd
Physical constraint file: IMEM.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Read_Address<0>|instruction<0> |    7.518|
Read_Address<0>|instruction<1> |    7.515|
Read_Address<0>|instruction<3> |    7.336|
Read_Address<0>|instruction<5> |    7.350|
Read_Address<0>|instruction<6> |    7.331|
Read_Address<0>|instruction<7> |    7.759|
Read_Address<1>|instruction<0> |    7.381|
Read_Address<1>|instruction<1> |    7.283|
Read_Address<1>|instruction<4> |    7.116|
Read_Address<1>|instruction<5> |    7.082|
Read_Address<1>|instruction<6> |    7.159|
Read_Address<1>|instruction<7> |    7.491|
Read_Address<2>|instruction<0> |    8.321|
Read_Address<2>|instruction<1> |    8.321|
Read_Address<2>|instruction<3> |    8.142|
Read_Address<2>|instruction<4> |    6.955|
Read_Address<2>|instruction<5> |    8.139|
Read_Address<2>|instruction<6> |    8.096|
Read_Address<2>|instruction<7> |    8.548|
Read_Address<3>|instruction<0> |    7.379|
Read_Address<3>|instruction<1> |    7.227|
Read_Address<3>|instruction<3> |    7.048|
Read_Address<3>|instruction<4> |    7.114|
Read_Address<3>|instruction<5> |    7.048|
Read_Address<3>|instruction<6> |    7.188|
Read_Address<3>|instruction<7> |    7.457|
---------------+---------------+---------+


Analysis completed Thu Jun 18 14:49:26 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



