
2025_STM32F407_PulseOneTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099b8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009b40  08009b40  0000ab40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b5c  08009b5c  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009b5c  08009b5c  0000ab5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b64  08009b64  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b64  08009b64  0000ab64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b68  08009b68  0000ab68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009b6c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a64  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ae0  20000ae0  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019250  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d74  00000000  00000000  000242fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001698  00000000  00000000  00028070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001178  00000000  00000000  00029708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243c6  00000000  00000000  0002a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ced1  00000000  00000000  0004ec46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4127  00000000  00000000  0006bb17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013fc3e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000634c  00000000  00000000  0013fc84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  00145fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009b28 	.word	0x08009b28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009b28 	.word	0x08009b28

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fd44 	bl	8000f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f826 	bl	800054c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f9d2 	bl	80008a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f88c 	bl	8000620 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8b8 	bl	800067c <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8e6 	bl	80006dc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f008 feb4 	bl	800927c <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000514:	f000 f918 	bl	8000748 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  //Start timer in one pulse mode

  HAL_TIM_OnePulse_Start(&htim1, TIM_CHANNEL_1);
 8000518:	2100      	movs	r1, #0
 800051a:	480a      	ldr	r0, [pc, #40]	@ (8000544 <main+0x50>)
 800051c:	f004 fefa 	bl	8005314 <HAL_TIM_OnePulse_Start>

  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	2120      	movs	r1, #32
 8000524:	4808      	ldr	r0, [pc, #32]	@ (8000548 <main+0x54>)
 8000526:	f001 f871 	bl	800160c <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800052a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800052e:	f000 fd9b 	bl	8001068 <HAL_Delay>
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_SET);
 8000532:	2201      	movs	r2, #1
 8000534:	2120      	movs	r1, #32
 8000536:	4804      	ldr	r0, [pc, #16]	@ (8000548 <main+0x54>)
 8000538:	f001 f868 	bl	800160c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800053c:	f008 fec4 	bl	80092c8 <MX_USB_HOST_Process>
 8000540:	e7fc      	b.n	800053c <main+0x48>
 8000542:	bf00      	nop
 8000544:	2000018c 	.word	0x2000018c
 8000548:	40020800 	.word	0x40020800

0800054c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b094      	sub	sp, #80	@ 0x50
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	f107 0320 	add.w	r3, r7, #32
 8000556:	2230      	movs	r2, #48	@ 0x30
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f009 fa56 	bl	8009a0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000560:	f107 030c 	add.w	r3, r7, #12
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000570:	2300      	movs	r3, #0
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	4b28      	ldr	r3, [pc, #160]	@ (8000618 <SystemClock_Config+0xcc>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000578:	4a27      	ldr	r2, [pc, #156]	@ (8000618 <SystemClock_Config+0xcc>)
 800057a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800057e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000580:	4b25      	ldr	r3, [pc, #148]	@ (8000618 <SystemClock_Config+0xcc>)
 8000582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000588:	60bb      	str	r3, [r7, #8]
 800058a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800058c:	2300      	movs	r3, #0
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	4b22      	ldr	r3, [pc, #136]	@ (800061c <SystemClock_Config+0xd0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <SystemClock_Config+0xd0>)
 8000596:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800059a:	6013      	str	r3, [r2, #0]
 800059c:	4b1f      	ldr	r3, [pc, #124]	@ (800061c <SystemClock_Config+0xd0>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005a8:	2301      	movs	r3, #1
 80005aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b2:	2302      	movs	r3, #2
 80005b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005bc:	2308      	movs	r3, #8
 80005be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005c0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005c6:	2302      	movs	r3, #2
 80005c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ca:	2307      	movs	r3, #7
 80005cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ce:	f107 0320 	add.w	r3, r7, #32
 80005d2:	4618      	mov	r0, r3
 80005d4:	f003 ff4c 	bl	8004470 <HAL_RCC_OscConfig>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005de:	f000 fa65 	bl	8000aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e2:	230f      	movs	r3, #15
 80005e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e6:	2302      	movs	r3, #2
 80005e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ea:	2300      	movs	r3, #0
 80005ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005fa:	f107 030c 	add.w	r3, r7, #12
 80005fe:	2105      	movs	r1, #5
 8000600:	4618      	mov	r0, r3
 8000602:	f004 f9ad 	bl	8004960 <HAL_RCC_ClockConfig>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800060c:	f000 fa4e 	bl	8000aac <Error_Handler>
  }
}
 8000610:	bf00      	nop
 8000612:	3750      	adds	r7, #80	@ 0x50
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	40023800 	.word	0x40023800
 800061c:	40007000 	.word	0x40007000

08000620 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000624:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <MX_I2C1_Init+0x50>)
 8000626:	4a13      	ldr	r2, [pc, #76]	@ (8000674 <MX_I2C1_Init+0x54>)
 8000628:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800062a:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <MX_I2C1_Init+0x50>)
 800062c:	4a12      	ldr	r2, [pc, #72]	@ (8000678 <MX_I2C1_Init+0x58>)
 800062e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000630:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <MX_I2C1_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000636:	4b0e      	ldr	r3, [pc, #56]	@ (8000670 <MX_I2C1_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800063c:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <MX_I2C1_Init+0x50>)
 800063e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000642:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000644:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <MX_I2C1_Init+0x50>)
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <MX_I2C1_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000650:	4b07      	ldr	r3, [pc, #28]	@ (8000670 <MX_I2C1_Init+0x50>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000656:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <MX_I2C1_Init+0x50>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800065c:	4804      	ldr	r0, [pc, #16]	@ (8000670 <MX_I2C1_Init+0x50>)
 800065e:	f003 f923 	bl	80038a8 <HAL_I2C_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000668:	f000 fa20 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000098 	.word	0x20000098
 8000674:	40005400 	.word	0x40005400
 8000678:	000186a0 	.word	0x000186a0

0800067c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000680:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <MX_I2S3_Init+0x54>)
 8000682:	4a14      	ldr	r2, [pc, #80]	@ (80006d4 <MX_I2S3_Init+0x58>)
 8000684:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000686:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <MX_I2S3_Init+0x54>)
 8000688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800068c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800068e:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <MX_I2S3_Init+0x54>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000694:	4b0e      	ldr	r3, [pc, #56]	@ (80006d0 <MX_I2S3_Init+0x54>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800069a:	4b0d      	ldr	r3, [pc, #52]	@ (80006d0 <MX_I2S3_Init+0x54>)
 800069c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006a0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006a2:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <MX_I2S3_Init+0x54>)
 80006a4:	4a0c      	ldr	r2, [pc, #48]	@ (80006d8 <MX_I2S3_Init+0x5c>)
 80006a6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006a8:	4b09      	ldr	r3, [pc, #36]	@ (80006d0 <MX_I2S3_Init+0x54>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006ae:	4b08      	ldr	r3, [pc, #32]	@ (80006d0 <MX_I2S3_Init+0x54>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <MX_I2S3_Init+0x54>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006ba:	4805      	ldr	r0, [pc, #20]	@ (80006d0 <MX_I2S3_Init+0x54>)
 80006bc:	f003 fa38 	bl	8003b30 <HAL_I2S_Init>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006c6:	f000 f9f1 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200000ec 	.word	0x200000ec
 80006d4:	40003c00 	.word	0x40003c00
 80006d8:	00017700 	.word	0x00017700

080006dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006e0:	4b17      	ldr	r3, [pc, #92]	@ (8000740 <MX_SPI1_Init+0x64>)
 80006e2:	4a18      	ldr	r2, [pc, #96]	@ (8000744 <MX_SPI1_Init+0x68>)
 80006e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e6:	4b16      	ldr	r3, [pc, #88]	@ (8000740 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ee:	4b14      	ldr	r3, [pc, #80]	@ (8000740 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000700:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <MX_SPI1_Init+0x64>)
 8000708:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800070c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800070e:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <MX_SPI1_Init+0x64>)
 8000710:	2200      	movs	r2, #0
 8000712:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000714:	4b0a      	ldr	r3, [pc, #40]	@ (8000740 <MX_SPI1_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800071a:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <MX_SPI1_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000720:	4b07      	ldr	r3, [pc, #28]	@ (8000740 <MX_SPI1_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000726:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <MX_SPI1_Init+0x64>)
 8000728:	220a      	movs	r2, #10
 800072a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800072c:	4804      	ldr	r0, [pc, #16]	@ (8000740 <MX_SPI1_Init+0x64>)
 800072e:	f004 fc65 	bl	8004ffc <HAL_SPI_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000738:	f000 f9b8 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000134 	.word	0x20000134
 8000744:	40013000 	.word	0x40013000

08000748 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b096      	sub	sp, #88	@ 0x58
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800074e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800075e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000768:	f107 0320 	add.w	r3, r7, #32
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
 8000778:	615a      	str	r2, [r3, #20]
 800077a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800077c:	463b      	mov	r3, r7
 800077e:	2220      	movs	r2, #32
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f009 f942 	bl	8009a0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000788:	4b45      	ldr	r3, [pc, #276]	@ (80008a0 <MX_TIM1_Init+0x158>)
 800078a:	4a46      	ldr	r2, [pc, #280]	@ (80008a4 <MX_TIM1_Init+0x15c>)
 800078c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 800078e:	4b44      	ldr	r3, [pc, #272]	@ (80008a0 <MX_TIM1_Init+0x158>)
 8000790:	22a7      	movs	r2, #167	@ 0xa7
 8000792:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000794:	4b42      	ldr	r3, [pc, #264]	@ (80008a0 <MX_TIM1_Init+0x158>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000-1;
 800079a:	4b41      	ldr	r3, [pc, #260]	@ (80008a0 <MX_TIM1_Init+0x158>)
 800079c:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80007a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a2:	4b3f      	ldr	r3, [pc, #252]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007a8:	4b3d      	ldr	r3, [pc, #244]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ae:	4b3c      	ldr	r3, [pc, #240]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007b4:	483a      	ldr	r0, [pc, #232]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007b6:	f004 fcaa 	bl	800510e <HAL_TIM_Base_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80007c0:	f000 f974 	bl	8000aac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007c4:	4836      	ldr	r0, [pc, #216]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007c6:	f004 fcf1 	bl	80051ac <HAL_TIM_PWM_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80007d0:	f000 f96c 	bl	8000aac <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 80007d4:	2108      	movs	r1, #8
 80007d6:	4832      	ldr	r0, [pc, #200]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007d8:	f004 fd41 	bl	800525e <HAL_TIM_OnePulse_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80007e2:	f000 f963 	bl	8000aac <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80007e6:	2306      	movs	r3, #6
 80007e8:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80007ea:	2360      	movs	r3, #96	@ 0x60
 80007ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 80007ee:	2300      	movs	r3, #0
 80007f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sSlaveConfig.TriggerFilter = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80007f6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80007fa:	4619      	mov	r1, r3
 80007fc:	4828      	ldr	r0, [pc, #160]	@ (80008a0 <MX_TIM1_Init+0x158>)
 80007fe:	f004 fead 	bl	800555c <HAL_TIM_SlaveConfigSynchro>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000808:	f000 f950 	bl	8000aac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080c:	2300      	movs	r3, #0
 800080e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000810:	2300      	movs	r3, #0
 8000812:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000814:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000818:	4619      	mov	r1, r3
 800081a:	4821      	ldr	r0, [pc, #132]	@ (80008a0 <MX_TIM1_Init+0x158>)
 800081c:	f005 fa72 	bl	8005d04 <HAL_TIMEx_MasterConfigSynchronization>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 8000826:	f000 f941 	bl	8000aac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800082a:	2370      	movs	r3, #112	@ 0x70
 800082c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 10000-1;
 800082e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8000832:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000834:	2300      	movs	r3, #0
 8000836:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000838:	2300      	movs	r3, #0
 800083a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000840:	2300      	movs	r3, #0
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000844:	2300      	movs	r3, #0
 8000846:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000848:	f107 0320 	add.w	r3, r7, #32
 800084c:	2200      	movs	r2, #0
 800084e:	4619      	mov	r1, r3
 8000850:	4813      	ldr	r0, [pc, #76]	@ (80008a0 <MX_TIM1_Init+0x158>)
 8000852:	f004 fdc1 	bl	80053d8 <HAL_TIM_PWM_ConfigChannel>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 800085c:	f000 f926 	bl	8000aac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000868:	2300      	movs	r3, #0
 800086a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000874:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000878:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800087e:	463b      	mov	r3, r7
 8000880:	4619      	mov	r1, r3
 8000882:	4807      	ldr	r0, [pc, #28]	@ (80008a0 <MX_TIM1_Init+0x158>)
 8000884:	f005 faba 	bl	8005dfc <HAL_TIMEx_ConfigBreakDeadTime>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 800088e:	f000 f90d 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000892:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <MX_TIM1_Init+0x158>)
 8000894:	f000 fa90 	bl	8000db8 <HAL_TIM_MspPostInit>

}
 8000898:	bf00      	nop
 800089a:	3758      	adds	r7, #88	@ 0x58
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	2000018c 	.word	0x2000018c
 80008a4:	40010000 	.word	0x40010000

080008a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08c      	sub	sp, #48	@ 0x30
 80008ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
 80008bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
 80008c2:	4b74      	ldr	r3, [pc, #464]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	4a73      	ldr	r2, [pc, #460]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008c8:	f043 0310 	orr.w	r3, r3, #16
 80008cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ce:	4b71      	ldr	r3, [pc, #452]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	f003 0310 	and.w	r3, r3, #16
 80008d6:	61bb      	str	r3, [r7, #24]
 80008d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
 80008de:	4b6d      	ldr	r3, [pc, #436]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	4a6c      	ldr	r2, [pc, #432]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ea:	4b6a      	ldr	r3, [pc, #424]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	f003 0304 	and.w	r3, r3, #4
 80008f2:	617b      	str	r3, [r7, #20]
 80008f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	613b      	str	r3, [r7, #16]
 80008fa:	4b66      	ldr	r3, [pc, #408]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	4a65      	ldr	r2, [pc, #404]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000904:	6313      	str	r3, [r2, #48]	@ 0x30
 8000906:	4b63      	ldr	r3, [pc, #396]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	4b5f      	ldr	r3, [pc, #380]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a5e      	ldr	r2, [pc, #376]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b5c      	ldr	r3, [pc, #368]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	60bb      	str	r3, [r7, #8]
 8000932:	4b58      	ldr	r3, [pc, #352]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a57      	ldr	r2, [pc, #348]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000938:	f043 0302 	orr.w	r3, r3, #2
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b55      	ldr	r3, [pc, #340]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0302 	and.w	r3, r3, #2
 8000946:	60bb      	str	r3, [r7, #8]
 8000948:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	4b51      	ldr	r3, [pc, #324]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a50      	ldr	r2, [pc, #320]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 8000954:	f043 0308 	orr.w	r3, r3, #8
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b4e      	ldr	r3, [pc, #312]	@ (8000a94 <MX_GPIO_Init+0x1ec>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0308 	and.w	r3, r3, #8
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2108      	movs	r1, #8
 800096a:	484b      	ldr	r0, [pc, #300]	@ (8000a98 <MX_GPIO_Init+0x1f0>)
 800096c:	f000 fe4e 	bl	800160c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000970:	2201      	movs	r2, #1
 8000972:	2101      	movs	r1, #1
 8000974:	4849      	ldr	r0, [pc, #292]	@ (8000a9c <MX_GPIO_Init+0x1f4>)
 8000976:	f000 fe49 	bl	800160c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	2120      	movs	r1, #32
 800097e:	4847      	ldr	r0, [pc, #284]	@ (8000a9c <MX_GPIO_Init+0x1f4>)
 8000980:	f000 fe44 	bl	800160c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000984:	2200      	movs	r2, #0
 8000986:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800098a:	4845      	ldr	r0, [pc, #276]	@ (8000aa0 <MX_GPIO_Init+0x1f8>)
 800098c:	f000 fe3e 	bl	800160c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000990:	2308      	movs	r3, #8
 8000992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000994:	2301      	movs	r3, #1
 8000996:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	2300      	movs	r3, #0
 800099e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	483c      	ldr	r0, [pc, #240]	@ (8000a98 <MX_GPIO_Init+0x1f0>)
 80009a8:	f000 fc94 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PULSE_TRIG_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|PULSE_TRIG_Pin;
 80009ac:	2321      	movs	r3, #33	@ 0x21
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b0:	2301      	movs	r3, #1
 80009b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	4836      	ldr	r0, [pc, #216]	@ (8000a9c <MX_GPIO_Init+0x1f4>)
 80009c4:	f000 fc86 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009c8:	2308      	movs	r3, #8
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009d8:	2305      	movs	r3, #5
 80009da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	482e      	ldr	r0, [pc, #184]	@ (8000a9c <MX_GPIO_Init+0x1f4>)
 80009e4:	f000 fc76 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e8:	2301      	movs	r3, #1
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ec:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	4829      	ldr	r0, [pc, #164]	@ (8000aa4 <MX_GPIO_Init+0x1fc>)
 80009fe:	f000 fc69 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a02:	2304      	movs	r3, #4
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	4824      	ldr	r0, [pc, #144]	@ (8000aa8 <MX_GPIO_Init+0x200>)
 8000a16:	f000 fc5d 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	2302      	movs	r3, #2
 8000a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a2c:	2305      	movs	r3, #5
 8000a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	4619      	mov	r1, r3
 8000a36:	481c      	ldr	r0, [pc, #112]	@ (8000aa8 <MX_GPIO_Init+0x200>)
 8000a38:	f000 fc4c 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a3c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a40:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	4619      	mov	r1, r3
 8000a54:	4812      	ldr	r0, [pc, #72]	@ (8000aa0 <MX_GPIO_Init+0x1f8>)
 8000a56:	f000 fc3d 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a5a:	2320      	movs	r3, #32
 8000a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f107 031c 	add.w	r3, r7, #28
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	480c      	ldr	r0, [pc, #48]	@ (8000aa0 <MX_GPIO_Init+0x1f8>)
 8000a6e:	f000 fc31 	bl	80012d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a72:	2302      	movs	r3, #2
 8000a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a76:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <MX_GPIO_Init+0x1f0>)
 8000a88:	f000 fc24 	bl	80012d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a8c:	bf00      	nop
 8000a8e:	3730      	adds	r7, #48	@ 0x30
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40021000 	.word	0x40021000
 8000a9c:	40020800 	.word	0x40020800
 8000aa0:	40020c00 	.word	0x40020c00
 8000aa4:	40020000 	.word	0x40020000
 8000aa8:	40020400 	.word	0x40020400

08000aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab0:	b672      	cpsid	i
}
 8000ab2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <Error_Handler+0x8>

08000ab8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <HAL_MspInit+0x4c>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8000b04 <HAL_MspInit+0x4c>)
 8000ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <HAL_MspInit+0x4c>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	603b      	str	r3, [r7, #0]
 8000ade:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <HAL_MspInit+0x4c>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae2:	4a08      	ldr	r2, [pc, #32]	@ (8000b04 <HAL_MspInit+0x4c>)
 8000ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aea:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <HAL_MspInit+0x4c>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000af6:	2007      	movs	r0, #7
 8000af8:	f000 fbaa 	bl	8001250 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40023800 	.word	0x40023800

08000b08 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	@ 0x28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a19      	ldr	r2, [pc, #100]	@ (8000b8c <HAL_I2C_MspInit+0x84>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d12c      	bne.n	8000b84 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <HAL_I2C_MspInit+0x88>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <HAL_I2C_MspInit+0x88>)
 8000b34:	f043 0302 	orr.w	r3, r3, #2
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <HAL_I2C_MspInit+0x88>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b46:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b4c:	2312      	movs	r3, #18
 8000b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b50:	2301      	movs	r3, #1
 8000b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2300      	movs	r3, #0
 8000b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b58:	2304      	movs	r3, #4
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	4619      	mov	r1, r3
 8000b62:	480c      	ldr	r0, [pc, #48]	@ (8000b94 <HAL_I2C_MspInit+0x8c>)
 8000b64:	f000 fbb6 	bl	80012d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <HAL_I2C_MspInit+0x88>)
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b70:	4a07      	ldr	r2, [pc, #28]	@ (8000b90 <HAL_I2C_MspInit+0x88>)
 8000b72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b76:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b78:	4b05      	ldr	r3, [pc, #20]	@ (8000b90 <HAL_I2C_MspInit+0x88>)
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	@ 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40020400 	.word	0x40020400

08000b98 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08e      	sub	sp, #56	@ 0x38
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a31      	ldr	r2, [pc, #196]	@ (8000c88 <HAL_I2S_MspInit+0xf0>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d15a      	bne.n	8000c7e <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000bcc:	23c0      	movs	r3, #192	@ 0xc0
 8000bce:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bd4:	f107 0314 	add.w	r3, r7, #20
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f004 f8cd 	bl	8004d78 <HAL_RCCEx_PeriphCLKConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000be4:	f7ff ff62 	bl	8000aac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000be8:	2300      	movs	r3, #0
 8000bea:	613b      	str	r3, [r7, #16]
 8000bec:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf0:	4a26      	ldr	r2, [pc, #152]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000bf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bf8:	4b24      	ldr	r3, [pc, #144]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c00:	613b      	str	r3, [r7, #16]
 8000c02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c04:	2300      	movs	r3, #0
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	4b20      	ldr	r3, [pc, #128]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0c:	4a1f      	ldr	r2, [pc, #124]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000c0e:	f043 0301 	orr.w	r3, r3, #1
 8000c12:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c14:	4b1d      	ldr	r3, [pc, #116]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c18:	f003 0301 	and.w	r3, r3, #1
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c20:	2300      	movs	r3, #0
 8000c22:	60bb      	str	r3, [r7, #8]
 8000c24:	4b19      	ldr	r3, [pc, #100]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c28:	4a18      	ldr	r2, [pc, #96]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000c2a:	f043 0304 	orr.w	r3, r3, #4
 8000c2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c30:	4b16      	ldr	r3, [pc, #88]	@ (8000c8c <HAL_I2S_MspInit+0xf4>)
 8000c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c34:	f003 0304 	and.w	r3, r3, #4
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c3c:	2310      	movs	r3, #16
 8000c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c40:	2302      	movs	r3, #2
 8000c42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c4c:	2306      	movs	r3, #6
 8000c4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c54:	4619      	mov	r1, r3
 8000c56:	480e      	ldr	r0, [pc, #56]	@ (8000c90 <HAL_I2S_MspInit+0xf8>)
 8000c58:	f000 fb3c 	bl	80012d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c5c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c62:	2302      	movs	r3, #2
 8000c64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c6e:	2306      	movs	r3, #6
 8000c70:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c76:	4619      	mov	r1, r3
 8000c78:	4806      	ldr	r0, [pc, #24]	@ (8000c94 <HAL_I2S_MspInit+0xfc>)
 8000c7a:	f000 fb2b 	bl	80012d4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000c7e:	bf00      	nop
 8000c80:	3738      	adds	r7, #56	@ 0x38
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40003c00 	.word	0x40003c00
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40020000 	.word	0x40020000
 8000c94:	40020800 	.word	0x40020800

08000c98 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	@ 0x28
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a19      	ldr	r2, [pc, #100]	@ (8000d1c <HAL_SPI_MspInit+0x84>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d12b      	bne.n	8000d12 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	613b      	str	r3, [r7, #16]
 8000cbe:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cc2:	4a17      	ldr	r2, [pc, #92]	@ (8000d20 <HAL_SPI_MspInit+0x88>)
 8000cc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <HAL_SPI_MspInit+0x88>)
 8000ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	4b11      	ldr	r3, [pc, #68]	@ (8000d20 <HAL_SPI_MspInit+0x88>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cde:	4a10      	ldr	r2, [pc, #64]	@ (8000d20 <HAL_SPI_MspInit+0x88>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <HAL_SPI_MspInit+0x88>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cf2:	23e0      	movs	r3, #224	@ 0xe0
 8000cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d02:	2305      	movs	r3, #5
 8000d04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d06:	f107 0314 	add.w	r3, r7, #20
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <HAL_SPI_MspInit+0x8c>)
 8000d0e:	f000 fae1 	bl	80012d4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000d12:	bf00      	nop
 8000d14:	3728      	adds	r7, #40	@ 0x28
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40013000 	.word	0x40013000
 8000d20:	40023800 	.word	0x40023800
 8000d24:	40020000 	.word	0x40020000

08000d28 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	@ 0x28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a19      	ldr	r2, [pc, #100]	@ (8000dac <HAL_TIM_Base_MspInit+0x84>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d12c      	bne.n	8000da4 <HAL_TIM_Base_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
 8000d4e:	4b18      	ldr	r3, [pc, #96]	@ (8000db0 <HAL_TIM_Base_MspInit+0x88>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d52:	4a17      	ldr	r2, [pc, #92]	@ (8000db0 <HAL_TIM_Base_MspInit+0x88>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d5a:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <HAL_TIM_Base_MspInit+0x88>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <HAL_TIM_Base_MspInit+0x88>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	4a10      	ldr	r2, [pc, #64]	@ (8000db0 <HAL_TIM_Base_MspInit+0x88>)
 8000d70:	f043 0310 	orr.w	r3, r3, #16
 8000d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d76:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <HAL_TIM_Base_MspInit+0x88>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	f003 0310 	and.w	r3, r3, #16
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d90:	2300      	movs	r3, #0
 8000d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d94:	2301      	movs	r3, #1
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <HAL_TIM_Base_MspInit+0x8c>)
 8000da0:	f000 fa98 	bl	80012d4 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000da4:	bf00      	nop
 8000da6:	3728      	adds	r7, #40	@ 0x28
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40010000 	.word	0x40010000
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40021000 	.word	0x40021000

08000db8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a12      	ldr	r2, [pc, #72]	@ (8000e20 <HAL_TIM_MspPostInit+0x68>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d11e      	bne.n	8000e18 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <HAL_TIM_MspPostInit+0x6c>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a10      	ldr	r2, [pc, #64]	@ (8000e24 <HAL_TIM_MspPostInit+0x6c>)
 8000de4:	f043 0310 	orr.w	r3, r3, #16
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b0e      	ldr	r3, [pc, #56]	@ (8000e24 <HAL_TIM_MspPostInit+0x6c>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0310 	and.w	r3, r3, #16
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000df6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dfa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	4619      	mov	r1, r3
 8000e12:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <HAL_TIM_MspPostInit+0x70>)
 8000e14:	f000 fa5e 	bl	80012d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e18:	bf00      	nop
 8000e1a:	3720      	adds	r7, #32
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40010000 	.word	0x40010000
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40021000 	.word	0x40021000

08000e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <NMI_Handler+0x4>

08000e34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <HardFault_Handler+0x4>

08000e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <MemManage_Handler+0x4>

08000e44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <BusFault_Handler+0x4>

08000e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <UsageFault_Handler+0x4>

08000e54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e82:	f000 f8d1 	bl	8001028 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e90:	4802      	ldr	r0, [pc, #8]	@ (8000e9c <OTG_FS_IRQHandler+0x10>)
 8000e92:	f000 feb5 	bl	8001c00 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200005b8 	.word	0x200005b8

08000ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ea8:	4a14      	ldr	r2, [pc, #80]	@ (8000efc <_sbrk+0x5c>)
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <_sbrk+0x60>)
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb4:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <_sbrk+0x64>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d102      	bne.n	8000ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <_sbrk+0x64>)
 8000ebe:	4a12      	ldr	r2, [pc, #72]	@ (8000f08 <_sbrk+0x68>)
 8000ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ec2:	4b10      	ldr	r3, [pc, #64]	@ (8000f04 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d207      	bcs.n	8000ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed0:	f008 fdb4 	bl	8009a3c <__errno>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ede:	e009      	b.n	8000ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <_sbrk+0x64>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ee6:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <_sbrk+0x64>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	4a05      	ldr	r2, [pc, #20]	@ (8000f04 <_sbrk+0x64>)
 8000ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3718      	adds	r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20020000 	.word	0x20020000
 8000f00:	00000400 	.word	0x00000400
 8000f04:	200001d4 	.word	0x200001d4
 8000f08:	20000ae0 	.word	0x20000ae0

08000f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <SystemInit+0x20>)
 8000f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f16:	4a05      	ldr	r2, [pc, #20]	@ (8000f2c <SystemInit+0x20>)
 8000f18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f34:	f7ff ffea 	bl	8000f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f38:	480c      	ldr	r0, [pc, #48]	@ (8000f6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f3a:	490d      	ldr	r1, [pc, #52]	@ (8000f70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f40:	e002      	b.n	8000f48 <LoopCopyDataInit>

08000f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f46:	3304      	adds	r3, #4

08000f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f4c:	d3f9      	bcc.n	8000f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f50:	4c0a      	ldr	r4, [pc, #40]	@ (8000f7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f54:	e001      	b.n	8000f5a <LoopFillZerobss>

08000f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f58:	3204      	adds	r2, #4

08000f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f5c:	d3fb      	bcc.n	8000f56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f5e:	f008 fd73 	bl	8009a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f62:	f7ff fac7 	bl	80004f4 <main>
  bx  lr    
 8000f66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f70:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000f74:	08009b6c 	.word	0x08009b6c
  ldr r2, =_sbss
 8000f78:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000f7c:	20000ae0 	.word	0x20000ae0

08000f80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f80:	e7fe      	b.n	8000f80 <ADC_IRQHandler>
	...

08000f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f88:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <HAL_Init+0x40>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc4 <HAL_Init+0x40>)
 8000f8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f94:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <HAL_Init+0x40>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <HAL_Init+0x40>)
 8000f9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <HAL_Init+0x40>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a07      	ldr	r2, [pc, #28]	@ (8000fc4 <HAL_Init+0x40>)
 8000fa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000faa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fac:	2003      	movs	r0, #3
 8000fae:	f000 f94f 	bl	8001250 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f000 f808 	bl	8000fc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb8:	f7ff fd7e 	bl	8000ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40023c00 	.word	0x40023c00

08000fc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <HAL_InitTick+0x54>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <HAL_InitTick+0x58>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fde:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 f967 	bl	80012ba <HAL_SYSTICK_Config>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e00e      	b.n	8001014 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2b0f      	cmp	r3, #15
 8000ffa:	d80a      	bhi.n	8001012 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	6879      	ldr	r1, [r7, #4]
 8001000:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001004:	f000 f92f 	bl	8001266 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001008:	4a06      	ldr	r2, [pc, #24]	@ (8001024 <HAL_InitTick+0x5c>)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800100e:	2300      	movs	r3, #0
 8001010:	e000      	b.n	8001014 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
}
 8001014:	4618      	mov	r0, r3
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000000 	.word	0x20000000
 8001020:	20000008 	.word	0x20000008
 8001024:	20000004 	.word	0x20000004

08001028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800102c:	4b06      	ldr	r3, [pc, #24]	@ (8001048 <HAL_IncTick+0x20>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	4b06      	ldr	r3, [pc, #24]	@ (800104c <HAL_IncTick+0x24>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4413      	add	r3, r2
 8001038:	4a04      	ldr	r2, [pc, #16]	@ (800104c <HAL_IncTick+0x24>)
 800103a:	6013      	str	r3, [r2, #0]
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	20000008 	.word	0x20000008
 800104c:	200001d8 	.word	0x200001d8

08001050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return uwTick;
 8001054:	4b03      	ldr	r3, [pc, #12]	@ (8001064 <HAL_GetTick+0x14>)
 8001056:	681b      	ldr	r3, [r3, #0]
}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	200001d8 	.word	0x200001d8

08001068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001070:	f7ff ffee 	bl	8001050 <HAL_GetTick>
 8001074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001080:	d005      	beq.n	800108e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001082:	4b0a      	ldr	r3, [pc, #40]	@ (80010ac <HAL_Delay+0x44>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	461a      	mov	r2, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	4413      	add	r3, r2
 800108c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800108e:	bf00      	nop
 8001090:	f7ff ffde 	bl	8001050 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	429a      	cmp	r2, r3
 800109e:	d8f7      	bhi.n	8001090 <HAL_Delay+0x28>
  {
  }
}
 80010a0:	bf00      	nop
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000008 	.word	0x20000008

080010b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f003 0307 	and.w	r3, r3, #7
 80010be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c0:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010cc:	4013      	ands	r3, r2
 80010ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010e2:	4a04      	ldr	r2, [pc, #16]	@ (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	60d3      	str	r3, [r2, #12]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010fc:	4b04      	ldr	r3, [pc, #16]	@ (8001110 <__NVIC_GetPriorityGrouping+0x18>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	f003 0307 	and.w	r3, r3, #7
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800111e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001122:	2b00      	cmp	r3, #0
 8001124:	db0b      	blt.n	800113e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	f003 021f 	and.w	r2, r3, #31
 800112c:	4907      	ldr	r1, [pc, #28]	@ (800114c <__NVIC_EnableIRQ+0x38>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	095b      	lsrs	r3, r3, #5
 8001134:	2001      	movs	r0, #1
 8001136:	fa00 f202 	lsl.w	r2, r0, r2
 800113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000e100 	.word	0xe000e100

08001150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	6039      	str	r1, [r7, #0]
 800115a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001160:	2b00      	cmp	r3, #0
 8001162:	db0a      	blt.n	800117a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	b2da      	uxtb	r2, r3
 8001168:	490c      	ldr	r1, [pc, #48]	@ (800119c <__NVIC_SetPriority+0x4c>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	0112      	lsls	r2, r2, #4
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	440b      	add	r3, r1
 8001174:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001178:	e00a      	b.n	8001190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4908      	ldr	r1, [pc, #32]	@ (80011a0 <__NVIC_SetPriority+0x50>)
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 030f 	and.w	r3, r3, #15
 8001186:	3b04      	subs	r3, #4
 8001188:	0112      	lsls	r2, r2, #4
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	440b      	add	r3, r1
 800118e:	761a      	strb	r2, [r3, #24]
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000e100 	.word	0xe000e100
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b089      	sub	sp, #36	@ 0x24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	f1c3 0307 	rsb	r3, r3, #7
 80011be:	2b04      	cmp	r3, #4
 80011c0:	bf28      	it	cs
 80011c2:	2304      	movcs	r3, #4
 80011c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	3304      	adds	r3, #4
 80011ca:	2b06      	cmp	r3, #6
 80011cc:	d902      	bls.n	80011d4 <NVIC_EncodePriority+0x30>
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3b03      	subs	r3, #3
 80011d2:	e000      	b.n	80011d6 <NVIC_EncodePriority+0x32>
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43da      	mvns	r2, r3
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	401a      	ands	r2, r3
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	fa01 f303 	lsl.w	r3, r1, r3
 80011f6:	43d9      	mvns	r1, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011fc:	4313      	orrs	r3, r2
         );
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3724      	adds	r7, #36	@ 0x24
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	3b01      	subs	r3, #1
 8001218:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800121c:	d301      	bcc.n	8001222 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800121e:	2301      	movs	r3, #1
 8001220:	e00f      	b.n	8001242 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001222:	4a0a      	ldr	r2, [pc, #40]	@ (800124c <SysTick_Config+0x40>)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800122a:	210f      	movs	r1, #15
 800122c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001230:	f7ff ff8e 	bl	8001150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001234:	4b05      	ldr	r3, [pc, #20]	@ (800124c <SysTick_Config+0x40>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800123a:	4b04      	ldr	r3, [pc, #16]	@ (800124c <SysTick_Config+0x40>)
 800123c:	2207      	movs	r2, #7
 800123e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	e000e010 	.word	0xe000e010

08001250 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ff29 	bl	80010b0 <__NVIC_SetPriorityGrouping>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	4603      	mov	r3, r0
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
 8001272:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001274:	2300      	movs	r3, #0
 8001276:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001278:	f7ff ff3e 	bl	80010f8 <__NVIC_GetPriorityGrouping>
 800127c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	68b9      	ldr	r1, [r7, #8]
 8001282:	6978      	ldr	r0, [r7, #20]
 8001284:	f7ff ff8e 	bl	80011a4 <NVIC_EncodePriority>
 8001288:	4602      	mov	r2, r0
 800128a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ff5d 	bl	8001150 <__NVIC_SetPriority>
}
 8001296:	bf00      	nop
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b082      	sub	sp, #8
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	4603      	mov	r3, r0
 80012a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff ff31 	bl	8001114 <__NVIC_EnableIRQ>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ffa2 	bl	800120c <SysTick_Config>
 80012c8:	4603      	mov	r3, r0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b089      	sub	sp, #36	@ 0x24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
 80012ee:	e16b      	b.n	80015c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012f0:	2201      	movs	r2, #1
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	4013      	ands	r3, r2
 8001302:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	429a      	cmp	r2, r3
 800130a:	f040 815a 	bne.w	80015c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	2b01      	cmp	r3, #1
 8001318:	d005      	beq.n	8001326 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001322:	2b02      	cmp	r3, #2
 8001324:	d130      	bne.n	8001388 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	2203      	movs	r2, #3
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43db      	mvns	r3, r3
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	4013      	ands	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	68da      	ldr	r2, [r3, #12]
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4313      	orrs	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800135c:	2201      	movs	r2, #1
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	091b      	lsrs	r3, r3, #4
 8001372:	f003 0201 	and.w	r2, r3, #1
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b03      	cmp	r3, #3
 8001392:	d017      	beq.n	80013c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	2203      	movs	r2, #3
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	689a      	ldr	r2, [r3, #8]
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 0303 	and.w	r3, r3, #3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d123      	bne.n	8001418 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	08da      	lsrs	r2, r3, #3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3208      	adds	r2, #8
 80013d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	f003 0307 	and.w	r3, r3, #7
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	220f      	movs	r2, #15
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	691a      	ldr	r2, [r3, #16]
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	08da      	lsrs	r2, r3, #3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3208      	adds	r2, #8
 8001412:	69b9      	ldr	r1, [r7, #24]
 8001414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	2203      	movs	r2, #3
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	43db      	mvns	r3, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4013      	ands	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 0203 	and.w	r2, r3, #3
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4313      	orrs	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001454:	2b00      	cmp	r3, #0
 8001456:	f000 80b4 	beq.w	80015c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	4b60      	ldr	r3, [pc, #384]	@ (80015e0 <HAL_GPIO_Init+0x30c>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001462:	4a5f      	ldr	r2, [pc, #380]	@ (80015e0 <HAL_GPIO_Init+0x30c>)
 8001464:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001468:	6453      	str	r3, [r2, #68]	@ 0x44
 800146a:	4b5d      	ldr	r3, [pc, #372]	@ (80015e0 <HAL_GPIO_Init+0x30c>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001476:	4a5b      	ldr	r2, [pc, #364]	@ (80015e4 <HAL_GPIO_Init+0x310>)
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	089b      	lsrs	r3, r3, #2
 800147c:	3302      	adds	r3, #2
 800147e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001482:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	f003 0303 	and.w	r3, r3, #3
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	220f      	movs	r2, #15
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43db      	mvns	r3, r3
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	4013      	ands	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a52      	ldr	r2, [pc, #328]	@ (80015e8 <HAL_GPIO_Init+0x314>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d02b      	beq.n	80014fa <HAL_GPIO_Init+0x226>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a51      	ldr	r2, [pc, #324]	@ (80015ec <HAL_GPIO_Init+0x318>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d025      	beq.n	80014f6 <HAL_GPIO_Init+0x222>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a50      	ldr	r2, [pc, #320]	@ (80015f0 <HAL_GPIO_Init+0x31c>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d01f      	beq.n	80014f2 <HAL_GPIO_Init+0x21e>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a4f      	ldr	r2, [pc, #316]	@ (80015f4 <HAL_GPIO_Init+0x320>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d019      	beq.n	80014ee <HAL_GPIO_Init+0x21a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a4e      	ldr	r2, [pc, #312]	@ (80015f8 <HAL_GPIO_Init+0x324>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d013      	beq.n	80014ea <HAL_GPIO_Init+0x216>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a4d      	ldr	r2, [pc, #308]	@ (80015fc <HAL_GPIO_Init+0x328>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d00d      	beq.n	80014e6 <HAL_GPIO_Init+0x212>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001600 <HAL_GPIO_Init+0x32c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d007      	beq.n	80014e2 <HAL_GPIO_Init+0x20e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001604 <HAL_GPIO_Init+0x330>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d101      	bne.n	80014de <HAL_GPIO_Init+0x20a>
 80014da:	2307      	movs	r3, #7
 80014dc:	e00e      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014de:	2308      	movs	r3, #8
 80014e0:	e00c      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014e2:	2306      	movs	r3, #6
 80014e4:	e00a      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014e6:	2305      	movs	r3, #5
 80014e8:	e008      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014ea:	2304      	movs	r3, #4
 80014ec:	e006      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014ee:	2303      	movs	r3, #3
 80014f0:	e004      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e002      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e000      	b.n	80014fc <HAL_GPIO_Init+0x228>
 80014fa:	2300      	movs	r3, #0
 80014fc:	69fa      	ldr	r2, [r7, #28]
 80014fe:	f002 0203 	and.w	r2, r2, #3
 8001502:	0092      	lsls	r2, r2, #2
 8001504:	4093      	lsls	r3, r2
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800150c:	4935      	ldr	r1, [pc, #212]	@ (80015e4 <HAL_GPIO_Init+0x310>)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	089b      	lsrs	r3, r3, #2
 8001512:	3302      	adds	r3, #2
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800151a:	4b3b      	ldr	r3, [pc, #236]	@ (8001608 <HAL_GPIO_Init+0x334>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800153e:	4a32      	ldr	r2, [pc, #200]	@ (8001608 <HAL_GPIO_Init+0x334>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001544:	4b30      	ldr	r3, [pc, #192]	@ (8001608 <HAL_GPIO_Init+0x334>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001568:	4a27      	ldr	r2, [pc, #156]	@ (8001608 <HAL_GPIO_Init+0x334>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800156e:	4b26      	ldr	r3, [pc, #152]	@ (8001608 <HAL_GPIO_Init+0x334>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001592:	4a1d      	ldr	r2, [pc, #116]	@ (8001608 <HAL_GPIO_Init+0x334>)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001598:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <HAL_GPIO_Init+0x334>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015bc:	4a12      	ldr	r2, [pc, #72]	@ (8001608 <HAL_GPIO_Init+0x334>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3301      	adds	r3, #1
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	2b0f      	cmp	r3, #15
 80015cc:	f67f ae90 	bls.w	80012f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015d0:	bf00      	nop
 80015d2:	bf00      	nop
 80015d4:	3724      	adds	r7, #36	@ 0x24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40013800 	.word	0x40013800
 80015e8:	40020000 	.word	0x40020000
 80015ec:	40020400 	.word	0x40020400
 80015f0:	40020800 	.word	0x40020800
 80015f4:	40020c00 	.word	0x40020c00
 80015f8:	40021000 	.word	0x40021000
 80015fc:	40021400 	.word	0x40021400
 8001600:	40021800 	.word	0x40021800
 8001604:	40021c00 	.word	0x40021c00
 8001608:	40013c00 	.word	0x40013c00

0800160c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	807b      	strh	r3, [r7, #2]
 8001618:	4613      	mov	r3, r2
 800161a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800161c:	787b      	ldrb	r3, [r7, #1]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001622:	887a      	ldrh	r2, [r7, #2]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001628:	e003      	b.n	8001632 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800162a:	887b      	ldrh	r3, [r7, #2]
 800162c:	041a      	lsls	r2, r3, #16
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	619a      	str	r2, [r3, #24]
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b086      	sub	sp, #24
 8001642:	af02      	add	r7, sp, #8
 8001644:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d101      	bne.n	8001650 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e059      	b.n	8001704 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b00      	cmp	r3, #0
 8001660:	d106      	bne.n	8001670 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f007 fe64 	bl	8009338 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2203      	movs	r2, #3
 8001674:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800167e:	d102      	bne.n	8001686 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f004 fc7d 	bl	8005f8a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6818      	ldr	r0, [r3, #0]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	7c1a      	ldrb	r2, [r3, #16]
 8001698:	f88d 2000 	strb.w	r2, [sp]
 800169c:	3304      	adds	r3, #4
 800169e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016a0:	f004 fbfe 	bl	8005ea0 <USB_CoreInit>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d005      	beq.n	80016b6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2202      	movs	r2, #2
 80016ae:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e026      	b.n	8001704 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2101      	movs	r1, #1
 80016bc:	4618      	mov	r0, r3
 80016be:	f004 fc75 	bl	8005fac <USB_SetCurrentMode>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2202      	movs	r2, #2
 80016cc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e017      	b.n	8001704 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	7c1a      	ldrb	r2, [r3, #16]
 80016dc:	f88d 2000 	strb.w	r2, [sp]
 80016e0:	3304      	adds	r3, #4
 80016e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e4:	f004 fe18 	bl	8006318 <USB_HostInit>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d005      	beq.n	80016fa <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2202      	movs	r2, #2
 80016f2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e004      	b.n	8001704 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2201      	movs	r2, #1
 80016fe:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b08b      	sub	sp, #44	@ 0x2c
 8001710:	af04      	add	r7, sp, #16
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	4608      	mov	r0, r1
 8001716:	4611      	mov	r1, r2
 8001718:	461a      	mov	r2, r3
 800171a:	4603      	mov	r3, r0
 800171c:	70fb      	strb	r3, [r7, #3]
 800171e:	460b      	mov	r3, r1
 8001720:	70bb      	strb	r3, [r7, #2]
 8001722:	4613      	mov	r3, r2
 8001724:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001726:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001728:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001730:	2b01      	cmp	r3, #1
 8001732:	d101      	bne.n	8001738 <HAL_HCD_HC_Init+0x2c>
 8001734:	2302      	movs	r3, #2
 8001736:	e09d      	b.n	8001874 <HAL_HCD_HC_Init+0x168>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001740:	78fa      	ldrb	r2, [r7, #3]
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	4613      	mov	r3, r2
 8001746:	011b      	lsls	r3, r3, #4
 8001748:	1a9b      	subs	r3, r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	3319      	adds	r3, #25
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001754:	78fa      	ldrb	r2, [r7, #3]
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	1a9b      	subs	r3, r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	440b      	add	r3, r1
 8001762:	3314      	adds	r3, #20
 8001764:	787a      	ldrb	r2, [r7, #1]
 8001766:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001768:	78fa      	ldrb	r2, [r7, #3]
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	4613      	mov	r3, r2
 800176e:	011b      	lsls	r3, r3, #4
 8001770:	1a9b      	subs	r3, r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	440b      	add	r3, r1
 8001776:	3315      	adds	r3, #21
 8001778:	78fa      	ldrb	r2, [r7, #3]
 800177a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800177c:	78fa      	ldrb	r2, [r7, #3]
 800177e:	6879      	ldr	r1, [r7, #4]
 8001780:	4613      	mov	r3, r2
 8001782:	011b      	lsls	r3, r3, #4
 8001784:	1a9b      	subs	r3, r3, r2
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	440b      	add	r3, r1
 800178a:	3326      	adds	r3, #38	@ 0x26
 800178c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001790:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001792:	78fa      	ldrb	r2, [r7, #3]
 8001794:	78bb      	ldrb	r3, [r7, #2]
 8001796:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800179a:	b2d8      	uxtb	r0, r3
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	011b      	lsls	r3, r3, #4
 80017a2:	1a9b      	subs	r3, r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	440b      	add	r3, r1
 80017a8:	3316      	adds	r3, #22
 80017aa:	4602      	mov	r2, r0
 80017ac:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80017ae:	78fb      	ldrb	r3, [r7, #3]
 80017b0:	4619      	mov	r1, r3
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f000 fbc8 	bl	8001f48 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80017b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	da0a      	bge.n	80017d6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80017c0:	78fa      	ldrb	r2, [r7, #3]
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	4613      	mov	r3, r2
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	1a9b      	subs	r3, r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	3317      	adds	r3, #23
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
 80017d4:	e009      	b.n	80017ea <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80017d6:	78fa      	ldrb	r2, [r7, #3]
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	4613      	mov	r3, r2
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	1a9b      	subs	r3, r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	440b      	add	r3, r1
 80017e4:	3317      	adds	r3, #23
 80017e6:	2200      	movs	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f004 fef6 	bl	80065e0 <USB_GetHostSpeed>
 80017f4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80017f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d10b      	bne.n	8001816 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80017fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001802:	2b01      	cmp	r3, #1
 8001804:	d107      	bne.n	8001816 <HAL_HCD_HC_Init+0x10a>
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	2bbc      	cmp	r3, #188	@ 0xbc
 8001810:	d901      	bls.n	8001816 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001812:	23bc      	movs	r3, #188	@ 0xbc
 8001814:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001816:	78fa      	ldrb	r2, [r7, #3]
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4613      	mov	r3, r2
 800181c:	011b      	lsls	r3, r3, #4
 800181e:	1a9b      	subs	r3, r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	3318      	adds	r3, #24
 8001826:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800182a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800182c:	78fa      	ldrb	r2, [r7, #3]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	b298      	uxth	r0, r3
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	4613      	mov	r3, r2
 8001836:	011b      	lsls	r3, r3, #4
 8001838:	1a9b      	subs	r3, r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	440b      	add	r3, r1
 800183e:	3328      	adds	r3, #40	@ 0x28
 8001840:	4602      	mov	r2, r0
 8001842:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6818      	ldr	r0, [r3, #0]
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	b29b      	uxth	r3, r3
 800184c:	787c      	ldrb	r4, [r7, #1]
 800184e:	78ba      	ldrb	r2, [r7, #2]
 8001850:	78f9      	ldrb	r1, [r7, #3]
 8001852:	9302      	str	r3, [sp, #8]
 8001854:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001858:	9301      	str	r3, [sp, #4]
 800185a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	4623      	mov	r3, r4
 8001862:	f004 fee5 	bl	8006630 <USB_HC_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001872:	7bfb      	ldrb	r3, [r7, #15]
}
 8001874:	4618      	mov	r0, r3
 8001876:	371c      	adds	r7, #28
 8001878:	46bd      	mov	sp, r7
 800187a:	bd90      	pop	{r4, r7, pc}

0800187c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	460b      	mov	r3, r1
 8001886:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001892:	2b01      	cmp	r3, #1
 8001894:	d101      	bne.n	800189a <HAL_HCD_HC_Halt+0x1e>
 8001896:	2302      	movs	r3, #2
 8001898:	e00f      	b.n	80018ba <HAL_HCD_HC_Halt+0x3e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	78fa      	ldrb	r2, [r7, #3]
 80018a8:	4611      	mov	r1, r2
 80018aa:	4618      	mov	r0, r3
 80018ac:	f005 fa77 	bl	8006d9e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	4608      	mov	r0, r1
 80018ce:	4611      	mov	r1, r2
 80018d0:	461a      	mov	r2, r3
 80018d2:	4603      	mov	r3, r0
 80018d4:	70fb      	strb	r3, [r7, #3]
 80018d6:	460b      	mov	r3, r1
 80018d8:	70bb      	strb	r3, [r7, #2]
 80018da:	4613      	mov	r3, r2
 80018dc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018de:	78fa      	ldrb	r2, [r7, #3]
 80018e0:	6879      	ldr	r1, [r7, #4]
 80018e2:	4613      	mov	r3, r2
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	1a9b      	subs	r3, r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	440b      	add	r3, r1
 80018ec:	3317      	adds	r3, #23
 80018ee:	78ba      	ldrb	r2, [r7, #2]
 80018f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80018f2:	78fa      	ldrb	r2, [r7, #3]
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	1a9b      	subs	r3, r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	440b      	add	r3, r1
 8001900:	3326      	adds	r3, #38	@ 0x26
 8001902:	787a      	ldrb	r2, [r7, #1]
 8001904:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001906:	7c3b      	ldrb	r3, [r7, #16]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d114      	bne.n	8001936 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800190c:	78fa      	ldrb	r2, [r7, #3]
 800190e:	6879      	ldr	r1, [r7, #4]
 8001910:	4613      	mov	r3, r2
 8001912:	011b      	lsls	r3, r3, #4
 8001914:	1a9b      	subs	r3, r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	440b      	add	r3, r1
 800191a:	332a      	adds	r3, #42	@ 0x2a
 800191c:	2203      	movs	r2, #3
 800191e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001920:	78fa      	ldrb	r2, [r7, #3]
 8001922:	6879      	ldr	r1, [r7, #4]
 8001924:	4613      	mov	r3, r2
 8001926:	011b      	lsls	r3, r3, #4
 8001928:	1a9b      	subs	r3, r3, r2
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	440b      	add	r3, r1
 800192e:	3319      	adds	r3, #25
 8001930:	7f3a      	ldrb	r2, [r7, #28]
 8001932:	701a      	strb	r2, [r3, #0]
 8001934:	e009      	b.n	800194a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001936:	78fa      	ldrb	r2, [r7, #3]
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	4613      	mov	r3, r2
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	1a9b      	subs	r3, r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	332a      	adds	r3, #42	@ 0x2a
 8001946:	2202      	movs	r2, #2
 8001948:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800194a:	787b      	ldrb	r3, [r7, #1]
 800194c:	2b03      	cmp	r3, #3
 800194e:	f200 8102 	bhi.w	8001b56 <HAL_HCD_HC_SubmitRequest+0x292>
 8001952:	a201      	add	r2, pc, #4	@ (adr r2, 8001958 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001958:	08001969 	.word	0x08001969
 800195c:	08001b41 	.word	0x08001b41
 8001960:	08001a2d 	.word	0x08001a2d
 8001964:	08001ab7 	.word	0x08001ab7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001968:	7c3b      	ldrb	r3, [r7, #16]
 800196a:	2b01      	cmp	r3, #1
 800196c:	f040 80f5 	bne.w	8001b5a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001970:	78bb      	ldrb	r3, [r7, #2]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d12d      	bne.n	80019d2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001976:	8b3b      	ldrh	r3, [r7, #24]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d109      	bne.n	8001990 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800197c:	78fa      	ldrb	r2, [r7, #3]
 800197e:	6879      	ldr	r1, [r7, #4]
 8001980:	4613      	mov	r3, r2
 8001982:	011b      	lsls	r3, r3, #4
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	440b      	add	r3, r1
 800198a:	333d      	adds	r3, #61	@ 0x3d
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	011b      	lsls	r3, r3, #4
 8001998:	1a9b      	subs	r3, r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	333d      	adds	r3, #61	@ 0x3d
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10a      	bne.n	80019bc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4613      	mov	r3, r2
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	1a9b      	subs	r3, r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	440b      	add	r3, r1
 80019b4:	332a      	adds	r3, #42	@ 0x2a
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80019ba:	e0ce      	b.n	8001b5a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019bc:	78fa      	ldrb	r2, [r7, #3]
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	4613      	mov	r3, r2
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	1a9b      	subs	r3, r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	332a      	adds	r3, #42	@ 0x2a
 80019cc:	2202      	movs	r2, #2
 80019ce:	701a      	strb	r2, [r3, #0]
      break;
 80019d0:	e0c3      	b.n	8001b5a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80019d2:	78fa      	ldrb	r2, [r7, #3]
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	011b      	lsls	r3, r3, #4
 80019da:	1a9b      	subs	r3, r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	440b      	add	r3, r1
 80019e0:	331a      	adds	r3, #26
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	f040 80b8 	bne.w	8001b5a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80019ea:	78fa      	ldrb	r2, [r7, #3]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	011b      	lsls	r3, r3, #4
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	333c      	adds	r3, #60	@ 0x3c
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d10a      	bne.n	8001a16 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a00:	78fa      	ldrb	r2, [r7, #3]
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	4613      	mov	r3, r2
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	332a      	adds	r3, #42	@ 0x2a
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
      break;
 8001a14:	e0a1      	b.n	8001b5a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a16:	78fa      	ldrb	r2, [r7, #3]
 8001a18:	6879      	ldr	r1, [r7, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	1a9b      	subs	r3, r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	440b      	add	r3, r1
 8001a24:	332a      	adds	r3, #42	@ 0x2a
 8001a26:	2202      	movs	r2, #2
 8001a28:	701a      	strb	r2, [r3, #0]
      break;
 8001a2a:	e096      	b.n	8001b5a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a2c:	78bb      	ldrb	r3, [r7, #2]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d120      	bne.n	8001a74 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a32:	78fa      	ldrb	r2, [r7, #3]
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	1a9b      	subs	r3, r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	333d      	adds	r3, #61	@ 0x3d
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10a      	bne.n	8001a5e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a48:	78fa      	ldrb	r2, [r7, #3]
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	1a9b      	subs	r3, r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	332a      	adds	r3, #42	@ 0x2a
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a5c:	e07e      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a5e:	78fa      	ldrb	r2, [r7, #3]
 8001a60:	6879      	ldr	r1, [r7, #4]
 8001a62:	4613      	mov	r3, r2
 8001a64:	011b      	lsls	r3, r3, #4
 8001a66:	1a9b      	subs	r3, r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	332a      	adds	r3, #42	@ 0x2a
 8001a6e:	2202      	movs	r2, #2
 8001a70:	701a      	strb	r2, [r3, #0]
      break;
 8001a72:	e073      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a74:	78fa      	ldrb	r2, [r7, #3]
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	440b      	add	r3, r1
 8001a82:	333c      	adds	r3, #60	@ 0x3c
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10a      	bne.n	8001aa0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a8a:	78fa      	ldrb	r2, [r7, #3]
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	011b      	lsls	r3, r3, #4
 8001a92:	1a9b      	subs	r3, r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	440b      	add	r3, r1
 8001a98:	332a      	adds	r3, #42	@ 0x2a
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
      break;
 8001a9e:	e05d      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001aa0:	78fa      	ldrb	r2, [r7, #3]
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	1a9b      	subs	r3, r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	440b      	add	r3, r1
 8001aae:	332a      	adds	r3, #42	@ 0x2a
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	701a      	strb	r2, [r3, #0]
      break;
 8001ab4:	e052      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001ab6:	78bb      	ldrb	r3, [r7, #2]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d120      	bne.n	8001afe <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001abc:	78fa      	ldrb	r2, [r7, #3]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	333d      	adds	r3, #61	@ 0x3d
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10a      	bne.n	8001ae8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ad2:	78fa      	ldrb	r2, [r7, #3]
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	332a      	adds	r3, #42	@ 0x2a
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001ae6:	e039      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ae8:	78fa      	ldrb	r2, [r7, #3]
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	4613      	mov	r3, r2
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	1a9b      	subs	r3, r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	440b      	add	r3, r1
 8001af6:	332a      	adds	r3, #42	@ 0x2a
 8001af8:	2202      	movs	r2, #2
 8001afa:	701a      	strb	r2, [r3, #0]
      break;
 8001afc:	e02e      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001afe:	78fa      	ldrb	r2, [r7, #3]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	4613      	mov	r3, r2
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	1a9b      	subs	r3, r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	333c      	adds	r3, #60	@ 0x3c
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10a      	bne.n	8001b2a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	332a      	adds	r3, #42	@ 0x2a
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
      break;
 8001b28:	e018      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b2a:	78fa      	ldrb	r2, [r7, #3]
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	1a9b      	subs	r3, r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	332a      	adds	r3, #42	@ 0x2a
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	701a      	strb	r2, [r3, #0]
      break;
 8001b3e:	e00d      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b40:	78fa      	ldrb	r2, [r7, #3]
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	1a9b      	subs	r3, r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	332a      	adds	r3, #42	@ 0x2a
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
      break;
 8001b54:	e002      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001b56:	bf00      	nop
 8001b58:	e000      	b.n	8001b5c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001b5a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001b5c:	78fa      	ldrb	r2, [r7, #3]
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	4613      	mov	r3, r2
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	440b      	add	r3, r1
 8001b6a:	332c      	adds	r3, #44	@ 0x2c
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b70:	78fa      	ldrb	r2, [r7, #3]
 8001b72:	8b39      	ldrh	r1, [r7, #24]
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	4613      	mov	r3, r2
 8001b78:	011b      	lsls	r3, r3, #4
 8001b7a:	1a9b      	subs	r3, r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4403      	add	r3, r0
 8001b80:	3334      	adds	r3, #52	@ 0x34
 8001b82:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b84:	78fa      	ldrb	r2, [r7, #3]
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	011b      	lsls	r3, r3, #4
 8001b8c:	1a9b      	subs	r3, r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	440b      	add	r3, r1
 8001b92:	334c      	adds	r3, #76	@ 0x4c
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b98:	78fa      	ldrb	r2, [r7, #3]
 8001b9a:	6879      	ldr	r1, [r7, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	011b      	lsls	r3, r3, #4
 8001ba0:	1a9b      	subs	r3, r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	440b      	add	r3, r1
 8001ba6:	3338      	adds	r3, #56	@ 0x38
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001bac:	78fa      	ldrb	r2, [r7, #3]
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	011b      	lsls	r3, r3, #4
 8001bb4:	1a9b      	subs	r3, r3, r2
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	440b      	add	r3, r1
 8001bba:	3315      	adds	r3, #21
 8001bbc:	78fa      	ldrb	r2, [r7, #3]
 8001bbe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001bc0:	78fa      	ldrb	r2, [r7, #3]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	1a9b      	subs	r3, r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	334d      	adds	r3, #77	@ 0x4d
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6818      	ldr	r0, [r3, #0]
 8001bd8:	78fa      	ldrb	r2, [r7, #3]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	011b      	lsls	r3, r3, #4
 8001bde:	1a9b      	subs	r3, r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	3310      	adds	r3, #16
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	4413      	add	r3, r2
 8001be8:	1d19      	adds	r1, r3, #4
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	799b      	ldrb	r3, [r3, #6]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f004 fe4a 	bl	8006888 <USB_HC_StartXfer>
 8001bf4:	4603      	mov	r3, r0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop

08001c00 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f004 fb3e 	bl	8006298 <USB_GetMode>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	f040 80fb 	bne.w	8001e1a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f004 fb01 	bl	8006230 <USB_ReadInterrupts>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f000 80f1 	beq.w	8001e18 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f004 faf8 	bl	8006230 <USB_ReadInterrupts>
 8001c40:	4603      	mov	r3, r0
 8001c42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c4a:	d104      	bne.n	8001c56 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c54:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f004 fae8 	bl	8006230 <USB_ReadInterrupts>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c6a:	d104      	bne.n	8001c76 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c74:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f004 fad8 	bl	8006230 <USB_ReadInterrupts>
 8001c80:	4603      	mov	r3, r0
 8001c82:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c86:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c8a:	d104      	bne.n	8001c96 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f004 fac8 	bl	8006230 <USB_ReadInterrupts>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d103      	bne.n	8001cb2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2202      	movs	r2, #2
 8001cb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f004 faba 	bl	8006230 <USB_ReadInterrupts>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cc6:	d120      	bne.n	8001d0a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001cd0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d113      	bne.n	8001d0a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001ce2:	2110      	movs	r1, #16
 8001ce4:	6938      	ldr	r0, [r7, #16]
 8001ce6:	f004 f9ad 	bl	8006044 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001cea:	6938      	ldr	r0, [r7, #16]
 8001cec:	f004 f9dc 	bl	80060a8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	7a5b      	ldrb	r3, [r3, #9]
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d105      	bne.n	8001d04 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f004 fbce 	bl	80064a0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f007 fb95 	bl	8009434 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f004 fa8e 	bl	8006230 <USB_ReadInterrupts>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d1e:	d102      	bne.n	8001d26 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f001 fd4d 	bl	80037c0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f004 fa80 	bl	8006230 <USB_ReadInterrupts>
 8001d30:	4603      	mov	r3, r0
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	2b08      	cmp	r3, #8
 8001d38:	d106      	bne.n	8001d48 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f007 fb5e 	bl	80093fc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2208      	movs	r2, #8
 8001d46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f004 fa6f 	bl	8006230 <USB_ReadInterrupts>
 8001d52:	4603      	mov	r3, r0
 8001d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d5c:	d139      	bne.n	8001dd2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f005 f80a 	bl	8006d7c <USB_HC_ReadInterrupt>
 8001d68:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	e025      	b.n	8001dbc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	fa22 f303 	lsr.w	r3, r2, r3
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d018      	beq.n	8001db6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d9a:	d106      	bne.n	8001daa <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	4619      	mov	r1, r3
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f905 	bl	8001fb2 <HCD_HC_IN_IRQHandler>
 8001da8:	e005      	b.n	8001db6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	4619      	mov	r1, r3
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 ff67 	bl	8002c84 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	795b      	ldrb	r3, [r3, #5]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d3d3      	bcc.n	8001d70 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001dd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f004 fa2a 	bl	8006230 <USB_ReadInterrupts>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	2b10      	cmp	r3, #16
 8001de4:	d101      	bne.n	8001dea <HAL_HCD_IRQHandler+0x1ea>
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <HAL_HCD_IRQHandler+0x1ec>
 8001dea:	2300      	movs	r3, #0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d014      	beq.n	8001e1a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699a      	ldr	r2, [r3, #24]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 0210 	bic.w	r2, r2, #16
 8001dfe:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f001 fbfe 	bl	8003602 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	699a      	ldr	r2, [r3, #24]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f042 0210 	orr.w	r2, r2, #16
 8001e14:	619a      	str	r2, [r3, #24]
 8001e16:	e000      	b.n	8001e1a <HAL_HCD_IRQHandler+0x21a>
      return;
 8001e18:	bf00      	nop
    }
  }
}
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d101      	bne.n	8001e36 <HAL_HCD_Start+0x16>
 8001e32:	2302      	movs	r3, #2
 8001e34:	e013      	b.n	8001e5e <HAL_HCD_Start+0x3e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2101      	movs	r1, #1
 8001e44:	4618      	mov	r0, r3
 8001e46:	f004 fb92 	bl	800656e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f004 f88a 	bl	8005f68 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <HAL_HCD_Stop+0x16>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e00d      	b.n	8001e98 <HAL_HCD_Stop+0x32>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f005 f8e5 	bl	8007058 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f004 fb34 	bl	800651a <USB_ResetPort>
 8001eb2:	4603      	mov	r3, r0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001ec8:	78fa      	ldrb	r2, [r7, #3]
 8001eca:	6879      	ldr	r1, [r7, #4]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	011b      	lsls	r3, r3, #4
 8001ed0:	1a9b      	subs	r3, r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	440b      	add	r3, r1
 8001ed6:	334c      	adds	r3, #76	@ 0x4c
 8001ed8:	781b      	ldrb	r3, [r3, #0]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
 8001eee:	460b      	mov	r3, r1
 8001ef0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001ef2:	78fa      	ldrb	r2, [r7, #3]
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	011b      	lsls	r3, r3, #4
 8001efa:	1a9b      	subs	r3, r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	3338      	adds	r3, #56	@ 0x38
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f004 fb76 	bl	800660e <USB_GetCurrentFrame>
 8001f22:	4603      	mov	r3, r0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f004 fb51 	bl	80065e0 <USB_GetHostSpeed>
 8001f3e:	4603      	mov	r3, r0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001f54:	78fa      	ldrb	r2, [r7, #3]
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	011b      	lsls	r3, r3, #4
 8001f5c:	1a9b      	subs	r3, r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	331a      	adds	r3, #26
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001f68:	78fa      	ldrb	r2, [r7, #3]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	011b      	lsls	r3, r3, #4
 8001f70:	1a9b      	subs	r3, r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	331b      	adds	r3, #27
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f7c:	78fa      	ldrb	r2, [r7, #3]
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	4613      	mov	r3, r2
 8001f82:	011b      	lsls	r3, r3, #4
 8001f84:	1a9b      	subs	r3, r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	440b      	add	r3, r1
 8001f8a:	3325      	adds	r3, #37	@ 0x25
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001f90:	78fa      	ldrb	r2, [r7, #3]
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	4613      	mov	r3, r2
 8001f96:	011b      	lsls	r3, r3, #4
 8001f98:	1a9b      	subs	r3, r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	440b      	add	r3, r1
 8001f9e:	3324      	adds	r3, #36	@ 0x24
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	4611      	mov	r1, r2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f004 f940 	bl	8006256 <USB_ReadChInterrupts>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d11a      	bne.n	8002016 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001fe0:	78fb      	ldrb	r3, [r7, #3]
 8001fe2:	015a      	lsls	r2, r3, #5
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fec:	461a      	mov	r2, r3
 8001fee:	2304      	movs	r3, #4
 8001ff0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001ff2:	78fa      	ldrb	r2, [r7, #3]
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	1a9b      	subs	r3, r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	334d      	adds	r3, #77	@ 0x4d
 8002002:	2207      	movs	r2, #7
 8002004:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	78fa      	ldrb	r2, [r7, #3]
 800200c:	4611      	mov	r1, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f004 fec5 	bl	8006d9e <USB_HC_Halt>
 8002014:	e09e      	b.n	8002154 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	78fa      	ldrb	r2, [r7, #3]
 800201c:	4611      	mov	r1, r2
 800201e:	4618      	mov	r0, r3
 8002020:	f004 f919 	bl	8006256 <USB_ReadChInterrupts>
 8002024:	4603      	mov	r3, r0
 8002026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800202e:	d11b      	bne.n	8002068 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002030:	78fb      	ldrb	r3, [r7, #3]
 8002032:	015a      	lsls	r2, r3, #5
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4413      	add	r3, r2
 8002038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800203c:	461a      	mov	r2, r3
 800203e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002042:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002044:	78fa      	ldrb	r2, [r7, #3]
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	011b      	lsls	r3, r3, #4
 800204c:	1a9b      	subs	r3, r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	440b      	add	r3, r1
 8002052:	334d      	adds	r3, #77	@ 0x4d
 8002054:	2208      	movs	r2, #8
 8002056:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	78fa      	ldrb	r2, [r7, #3]
 800205e:	4611      	mov	r1, r2
 8002060:	4618      	mov	r0, r3
 8002062:	f004 fe9c 	bl	8006d9e <USB_HC_Halt>
 8002066:	e075      	b.n	8002154 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	78fa      	ldrb	r2, [r7, #3]
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f004 f8f0 	bl	8006256 <USB_ReadChInterrupts>
 8002076:	4603      	mov	r3, r0
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b08      	cmp	r3, #8
 800207e:	d11a      	bne.n	80020b6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	015a      	lsls	r2, r3, #5
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4413      	add	r3, r2
 8002088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800208c:	461a      	mov	r2, r3
 800208e:	2308      	movs	r3, #8
 8002090:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002092:	78fa      	ldrb	r2, [r7, #3]
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	4613      	mov	r3, r2
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	440b      	add	r3, r1
 80020a0:	334d      	adds	r3, #77	@ 0x4d
 80020a2:	2206      	movs	r2, #6
 80020a4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	78fa      	ldrb	r2, [r7, #3]
 80020ac:	4611      	mov	r1, r2
 80020ae:	4618      	mov	r0, r3
 80020b0:	f004 fe75 	bl	8006d9e <USB_HC_Halt>
 80020b4:	e04e      	b.n	8002154 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	78fa      	ldrb	r2, [r7, #3]
 80020bc:	4611      	mov	r1, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	f004 f8c9 	bl	8006256 <USB_ReadChInterrupts>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ce:	d11b      	bne.n	8002108 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	015a      	lsls	r2, r3, #5
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4413      	add	r3, r2
 80020d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020dc:	461a      	mov	r2, r3
 80020de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020e2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80020e4:	78fa      	ldrb	r2, [r7, #3]
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	4613      	mov	r3, r2
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	1a9b      	subs	r3, r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	440b      	add	r3, r1
 80020f2:	334d      	adds	r3, #77	@ 0x4d
 80020f4:	2209      	movs	r2, #9
 80020f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	4611      	mov	r1, r2
 8002100:	4618      	mov	r0, r3
 8002102:	f004 fe4c 	bl	8006d9e <USB_HC_Halt>
 8002106:	e025      	b.n	8002154 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	78fa      	ldrb	r2, [r7, #3]
 800210e:	4611      	mov	r1, r2
 8002110:	4618      	mov	r0, r3
 8002112:	f004 f8a0 	bl	8006256 <USB_ReadChInterrupts>
 8002116:	4603      	mov	r3, r0
 8002118:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800211c:	2b80      	cmp	r3, #128	@ 0x80
 800211e:	d119      	bne.n	8002154 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002120:	78fb      	ldrb	r3, [r7, #3]
 8002122:	015a      	lsls	r2, r3, #5
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	4413      	add	r3, r2
 8002128:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800212c:	461a      	mov	r2, r3
 800212e:	2380      	movs	r3, #128	@ 0x80
 8002130:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002132:	78fa      	ldrb	r2, [r7, #3]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	011b      	lsls	r3, r3, #4
 800213a:	1a9b      	subs	r3, r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	334d      	adds	r3, #77	@ 0x4d
 8002142:	2207      	movs	r2, #7
 8002144:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	78fa      	ldrb	r2, [r7, #3]
 800214c:	4611      	mov	r1, r2
 800214e:	4618      	mov	r0, r3
 8002150:	f004 fe25 	bl	8006d9e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	78fa      	ldrb	r2, [r7, #3]
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f004 f87a 	bl	8006256 <USB_ReadChInterrupts>
 8002162:	4603      	mov	r3, r0
 8002164:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800216c:	d112      	bne.n	8002194 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	78fa      	ldrb	r2, [r7, #3]
 8002174:	4611      	mov	r1, r2
 8002176:	4618      	mov	r0, r3
 8002178:	f004 fe11 	bl	8006d9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800217c:	78fb      	ldrb	r3, [r7, #3]
 800217e:	015a      	lsls	r2, r3, #5
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4413      	add	r3, r2
 8002184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002188:	461a      	mov	r2, r3
 800218a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800218e:	6093      	str	r3, [r2, #8]
 8002190:	f000 bd75 	b.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	78fa      	ldrb	r2, [r7, #3]
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f004 f85a 	bl	8006256 <USB_ReadChInterrupts>
 80021a2:	4603      	mov	r3, r0
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	f040 8128 	bne.w	80023fe <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80021ae:	78fb      	ldrb	r3, [r7, #3]
 80021b0:	015a      	lsls	r2, r3, #5
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4413      	add	r3, r2
 80021b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ba:	461a      	mov	r2, r3
 80021bc:	2320      	movs	r3, #32
 80021be:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80021c0:	78fa      	ldrb	r2, [r7, #3]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	011b      	lsls	r3, r3, #4
 80021c8:	1a9b      	subs	r3, r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	331b      	adds	r3, #27
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d119      	bne.n	800220a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80021d6:	78fa      	ldrb	r2, [r7, #3]
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	1a9b      	subs	r3, r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	331b      	adds	r3, #27
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	015a      	lsls	r2, r3, #5
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4413      	add	r3, r2
 80021f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	78fa      	ldrb	r2, [r7, #3]
 80021fa:	0151      	lsls	r1, r2, #5
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	440a      	add	r2, r1
 8002200:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002204:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002208:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	799b      	ldrb	r3, [r3, #6]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d01b      	beq.n	800224a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002212:	78fa      	ldrb	r2, [r7, #3]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3330      	adds	r3, #48	@ 0x30
 8002222:	6819      	ldr	r1, [r3, #0]
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	015a      	lsls	r2, r3, #5
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	4413      	add	r3, r2
 800222c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	1ac9      	subs	r1, r1, r3
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	011b      	lsls	r3, r3, #4
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4403      	add	r3, r0
 8002246:	3338      	adds	r3, #56	@ 0x38
 8002248:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800224a:	78fa      	ldrb	r2, [r7, #3]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	011b      	lsls	r3, r3, #4
 8002252:	1a9b      	subs	r3, r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	334d      	adds	r3, #77	@ 0x4d
 800225a:	2201      	movs	r2, #1
 800225c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800225e:	78fa      	ldrb	r2, [r7, #3]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	3344      	adds	r3, #68	@ 0x44
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	015a      	lsls	r2, r3, #5
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4413      	add	r3, r2
 800227a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800227e:	461a      	mov	r2, r3
 8002280:	2301      	movs	r3, #1
 8002282:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	1a9b      	subs	r3, r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	3326      	adds	r3, #38	@ 0x26
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800229a:	78fa      	ldrb	r2, [r7, #3]
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	1a9b      	subs	r3, r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	440b      	add	r3, r1
 80022a8:	3326      	adds	r3, #38	@ 0x26
 80022aa:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d110      	bne.n	80022d2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	78fa      	ldrb	r2, [r7, #3]
 80022b6:	4611      	mov	r1, r2
 80022b8:	4618      	mov	r0, r3
 80022ba:	f004 fd70 	bl	8006d9e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80022be:	78fb      	ldrb	r3, [r7, #3]
 80022c0:	015a      	lsls	r2, r3, #5
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	4413      	add	r3, r2
 80022c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022ca:	461a      	mov	r2, r3
 80022cc:	2310      	movs	r3, #16
 80022ce:	6093      	str	r3, [r2, #8]
 80022d0:	e03d      	b.n	800234e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022d2:	78fa      	ldrb	r2, [r7, #3]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	1a9b      	subs	r3, r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	3326      	adds	r3, #38	@ 0x26
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d00a      	beq.n	80022fe <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80022e8:	78fa      	ldrb	r2, [r7, #3]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	011b      	lsls	r3, r3, #4
 80022f0:	1a9b      	subs	r3, r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	3326      	adds	r3, #38	@ 0x26
 80022f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d127      	bne.n	800234e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80022fe:	78fb      	ldrb	r3, [r7, #3]
 8002300:	015a      	lsls	r2, r3, #5
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4413      	add	r3, r2
 8002306:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	0151      	lsls	r1, r2, #5
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	440a      	add	r2, r1
 8002314:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002318:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800231c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800231e:	78fa      	ldrb	r2, [r7, #3]
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	334c      	adds	r3, #76	@ 0x4c
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002332:	78fa      	ldrb	r2, [r7, #3]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	334c      	adds	r3, #76	@ 0x4c
 8002342:	781a      	ldrb	r2, [r3, #0]
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	4619      	mov	r1, r3
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f007 f881 	bl	8009450 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	799b      	ldrb	r3, [r3, #6]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d13b      	bne.n	80023ce <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002356:	78fa      	ldrb	r2, [r7, #3]
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	4613      	mov	r3, r2
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	1a9b      	subs	r3, r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	440b      	add	r3, r1
 8002364:	3338      	adds	r3, #56	@ 0x38
 8002366:	6819      	ldr	r1, [r3, #0]
 8002368:	78fa      	ldrb	r2, [r7, #3]
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	4613      	mov	r3, r2
 800236e:	011b      	lsls	r3, r3, #4
 8002370:	1a9b      	subs	r3, r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4403      	add	r3, r0
 8002376:	3328      	adds	r3, #40	@ 0x28
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	440b      	add	r3, r1
 800237c:	1e59      	subs	r1, r3, #1
 800237e:	78fa      	ldrb	r2, [r7, #3]
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	1a9b      	subs	r3, r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4403      	add	r3, r0
 800238c:	3328      	adds	r3, #40	@ 0x28
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	fbb1 f3f3 	udiv	r3, r1, r3
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 8470 	beq.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800239e:	78fa      	ldrb	r2, [r7, #3]
 80023a0:	6879      	ldr	r1, [r7, #4]
 80023a2:	4613      	mov	r3, r2
 80023a4:	011b      	lsls	r3, r3, #4
 80023a6:	1a9b      	subs	r3, r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	440b      	add	r3, r1
 80023ac:	333c      	adds	r3, #60	@ 0x3c
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	78fa      	ldrb	r2, [r7, #3]
 80023b2:	f083 0301 	eor.w	r3, r3, #1
 80023b6:	b2d8      	uxtb	r0, r3
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	4613      	mov	r3, r2
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	1a9b      	subs	r3, r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	440b      	add	r3, r1
 80023c4:	333c      	adds	r3, #60	@ 0x3c
 80023c6:	4602      	mov	r2, r0
 80023c8:	701a      	strb	r2, [r3, #0]
 80023ca:	f000 bc58 	b.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80023ce:	78fa      	ldrb	r2, [r7, #3]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	011b      	lsls	r3, r3, #4
 80023d6:	1a9b      	subs	r3, r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	440b      	add	r3, r1
 80023dc:	333c      	adds	r3, #60	@ 0x3c
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	78fa      	ldrb	r2, [r7, #3]
 80023e2:	f083 0301 	eor.w	r3, r3, #1
 80023e6:	b2d8      	uxtb	r0, r3
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	333c      	adds	r3, #60	@ 0x3c
 80023f6:	4602      	mov	r2, r0
 80023f8:	701a      	strb	r2, [r3, #0]
 80023fa:	f000 bc40 	b.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	4611      	mov	r1, r2
 8002406:	4618      	mov	r0, r3
 8002408:	f003 ff25 	bl	8006256 <USB_ReadChInterrupts>
 800240c:	4603      	mov	r3, r0
 800240e:	f003 0320 	and.w	r3, r3, #32
 8002412:	2b20      	cmp	r3, #32
 8002414:	d131      	bne.n	800247a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002416:	78fb      	ldrb	r3, [r7, #3]
 8002418:	015a      	lsls	r2, r3, #5
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	4413      	add	r3, r2
 800241e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002422:	461a      	mov	r2, r3
 8002424:	2320      	movs	r3, #32
 8002426:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	331a      	adds	r3, #26
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b01      	cmp	r3, #1
 800243c:	f040 841f 	bne.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	011b      	lsls	r3, r3, #4
 8002448:	1a9b      	subs	r3, r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	440b      	add	r3, r1
 800244e:	331b      	adds	r3, #27
 8002450:	2201      	movs	r2, #1
 8002452:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	1a9b      	subs	r3, r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	334d      	adds	r3, #77	@ 0x4d
 8002464:	2203      	movs	r2, #3
 8002466:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	4611      	mov	r1, r2
 8002470:	4618      	mov	r0, r3
 8002472:	f004 fc94 	bl	8006d9e <USB_HC_Halt>
 8002476:	f000 bc02 	b.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	78fa      	ldrb	r2, [r7, #3]
 8002480:	4611      	mov	r1, r2
 8002482:	4618      	mov	r0, r3
 8002484:	f003 fee7 	bl	8006256 <USB_ReadChInterrupts>
 8002488:	4603      	mov	r3, r0
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b02      	cmp	r3, #2
 8002490:	f040 8305 	bne.w	8002a9e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002494:	78fb      	ldrb	r3, [r7, #3]
 8002496:	015a      	lsls	r2, r3, #5
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4413      	add	r3, r2
 800249c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024a0:	461a      	mov	r2, r3
 80024a2:	2302      	movs	r3, #2
 80024a4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80024a6:	78fa      	ldrb	r2, [r7, #3]
 80024a8:	6879      	ldr	r1, [r7, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	1a9b      	subs	r3, r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	334d      	adds	r3, #77	@ 0x4d
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d114      	bne.n	80024e6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024bc:	78fa      	ldrb	r2, [r7, #3]
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	1a9b      	subs	r3, r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	334d      	adds	r3, #77	@ 0x4d
 80024cc:	2202      	movs	r2, #2
 80024ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	334c      	adds	r3, #76	@ 0x4c
 80024e0:	2201      	movs	r2, #1
 80024e2:	701a      	strb	r2, [r3, #0]
 80024e4:	e2cc      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80024e6:	78fa      	ldrb	r2, [r7, #3]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	1a9b      	subs	r3, r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	334d      	adds	r3, #77	@ 0x4d
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b06      	cmp	r3, #6
 80024fa:	d114      	bne.n	8002526 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024fc:	78fa      	ldrb	r2, [r7, #3]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	1a9b      	subs	r3, r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	334d      	adds	r3, #77	@ 0x4d
 800250c:	2202      	movs	r2, #2
 800250e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	334c      	adds	r3, #76	@ 0x4c
 8002520:	2205      	movs	r2, #5
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e2ac      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	011b      	lsls	r3, r3, #4
 800252e:	1a9b      	subs	r3, r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	334d      	adds	r3, #77	@ 0x4d
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b07      	cmp	r3, #7
 800253a:	d00b      	beq.n	8002554 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800253c:	78fa      	ldrb	r2, [r7, #3]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	334d      	adds	r3, #77	@ 0x4d
 800254c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800254e:	2b09      	cmp	r3, #9
 8002550:	f040 80a6 	bne.w	80026a0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002554:	78fa      	ldrb	r2, [r7, #3]
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	1a9b      	subs	r3, r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	440b      	add	r3, r1
 8002562:	334d      	adds	r3, #77	@ 0x4d
 8002564:	2202      	movs	r2, #2
 8002566:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002568:	78fa      	ldrb	r2, [r7, #3]
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	011b      	lsls	r3, r3, #4
 8002570:	1a9b      	subs	r3, r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	3344      	adds	r3, #68	@ 0x44
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	1c59      	adds	r1, r3, #1
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	011b      	lsls	r3, r3, #4
 8002582:	1a9b      	subs	r3, r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4403      	add	r3, r0
 8002588:	3344      	adds	r3, #68	@ 0x44
 800258a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	3344      	adds	r3, #68	@ 0x44
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d943      	bls.n	800262a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80025a2:	78fa      	ldrb	r2, [r7, #3]
 80025a4:	6879      	ldr	r1, [r7, #4]
 80025a6:	4613      	mov	r3, r2
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	1a9b      	subs	r3, r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	440b      	add	r3, r1
 80025b0:	3344      	adds	r3, #68	@ 0x44
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	1a9b      	subs	r3, r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	440b      	add	r3, r1
 80025c4:	331a      	adds	r3, #26
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d123      	bne.n	8002614 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	1a9b      	subs	r3, r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	331b      	adds	r3, #27
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80025e0:	78fa      	ldrb	r2, [r7, #3]
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	011b      	lsls	r3, r3, #4
 80025e8:	1a9b      	subs	r3, r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	331c      	adds	r3, #28
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80025f4:	78fb      	ldrb	r3, [r7, #3]
 80025f6:	015a      	lsls	r2, r3, #5
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4413      	add	r3, r2
 80025fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	78fa      	ldrb	r2, [r7, #3]
 8002604:	0151      	lsls	r1, r2, #5
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	440a      	add	r2, r1
 800260a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800260e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002612:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	440b      	add	r3, r1
 8002622:	334c      	adds	r3, #76	@ 0x4c
 8002624:	2204      	movs	r2, #4
 8002626:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002628:	e229      	b.n	8002a7e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800262a:	78fa      	ldrb	r2, [r7, #3]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	334c      	adds	r3, #76	@ 0x4c
 800263a:	2202      	movs	r2, #2
 800263c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800263e:	78fa      	ldrb	r2, [r7, #3]
 8002640:	6879      	ldr	r1, [r7, #4]
 8002642:	4613      	mov	r3, r2
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	1a9b      	subs	r3, r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	440b      	add	r3, r1
 800264c:	3326      	adds	r3, #38	@ 0x26
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00b      	beq.n	800266c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002654:	78fa      	ldrb	r2, [r7, #3]
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	4613      	mov	r3, r2
 800265a:	011b      	lsls	r3, r3, #4
 800265c:	1a9b      	subs	r3, r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	3326      	adds	r3, #38	@ 0x26
 8002664:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002666:	2b02      	cmp	r3, #2
 8002668:	f040 8209 	bne.w	8002a7e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800266c:	78fb      	ldrb	r3, [r7, #3]
 800266e:	015a      	lsls	r2, r3, #5
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	4413      	add	r3, r2
 8002674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002682:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800268a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800268c:	78fb      	ldrb	r3, [r7, #3]
 800268e:	015a      	lsls	r2, r3, #5
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4413      	add	r3, r2
 8002694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002698:	461a      	mov	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800269e:	e1ee      	b.n	8002a7e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80026a0:	78fa      	ldrb	r2, [r7, #3]
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	334d      	adds	r3, #77	@ 0x4d
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b05      	cmp	r3, #5
 80026b4:	f040 80c8 	bne.w	8002848 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	334d      	adds	r3, #77	@ 0x4d
 80026c8:	2202      	movs	r2, #2
 80026ca:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026cc:	78fa      	ldrb	r2, [r7, #3]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	011b      	lsls	r3, r3, #4
 80026d4:	1a9b      	subs	r3, r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	331b      	adds	r3, #27
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	f040 81ce 	bne.w	8002a80 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80026e4:	78fa      	ldrb	r2, [r7, #3]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	1a9b      	subs	r3, r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	3326      	adds	r3, #38	@ 0x26
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d16b      	bne.n	80027d2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80026fa:	78fa      	ldrb	r2, [r7, #3]
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	3348      	adds	r3, #72	@ 0x48
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	1c59      	adds	r1, r3, #1
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	4613      	mov	r3, r2
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	1a9b      	subs	r3, r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4403      	add	r3, r0
 800271a:	3348      	adds	r3, #72	@ 0x48
 800271c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800271e:	78fa      	ldrb	r2, [r7, #3]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	1a9b      	subs	r3, r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	3348      	adds	r3, #72	@ 0x48
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d943      	bls.n	80027bc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	3348      	adds	r3, #72	@ 0x48
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002748:	78fa      	ldrb	r2, [r7, #3]
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	1a9b      	subs	r3, r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	331b      	adds	r3, #27
 8002758:	2200      	movs	r2, #0
 800275a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800275c:	78fa      	ldrb	r2, [r7, #3]
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	4613      	mov	r3, r2
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	1a9b      	subs	r3, r3, r2
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	440b      	add	r3, r1
 800276a:	3344      	adds	r3, #68	@ 0x44
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d809      	bhi.n	8002786 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002772:	78fa      	ldrb	r2, [r7, #3]
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	4613      	mov	r3, r2
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	1a9b      	subs	r3, r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	440b      	add	r3, r1
 8002780:	331c      	adds	r3, #28
 8002782:	2201      	movs	r2, #1
 8002784:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002786:	78fb      	ldrb	r3, [r7, #3]
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4413      	add	r3, r2
 800278e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	78fa      	ldrb	r2, [r7, #3]
 8002796:	0151      	lsls	r1, r2, #5
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	440a      	add	r2, r1
 800279c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027a4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	011b      	lsls	r3, r3, #4
 80027ae:	1a9b      	subs	r3, r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	334c      	adds	r3, #76	@ 0x4c
 80027b6:	2204      	movs	r2, #4
 80027b8:	701a      	strb	r2, [r3, #0]
 80027ba:	e014      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4613      	mov	r3, r2
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	1a9b      	subs	r3, r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	334c      	adds	r3, #76	@ 0x4c
 80027cc:	2202      	movs	r2, #2
 80027ce:	701a      	strb	r2, [r3, #0]
 80027d0:	e009      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027d2:	78fa      	ldrb	r2, [r7, #3]
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	1a9b      	subs	r3, r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	440b      	add	r3, r1
 80027e0:	334c      	adds	r3, #76	@ 0x4c
 80027e2:	2202      	movs	r2, #2
 80027e4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027e6:	78fa      	ldrb	r2, [r7, #3]
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	4613      	mov	r3, r2
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	1a9b      	subs	r3, r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	440b      	add	r3, r1
 80027f4:	3326      	adds	r3, #38	@ 0x26
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00b      	beq.n	8002814 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027fc:	78fa      	ldrb	r2, [r7, #3]
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	1a9b      	subs	r3, r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	440b      	add	r3, r1
 800280a:	3326      	adds	r3, #38	@ 0x26
 800280c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800280e:	2b02      	cmp	r3, #2
 8002810:	f040 8136 	bne.w	8002a80 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	015a      	lsls	r2, r3, #5
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	4413      	add	r3, r2
 800281c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800282a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002832:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002834:	78fb      	ldrb	r3, [r7, #3]
 8002836:	015a      	lsls	r2, r3, #5
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4413      	add	r3, r2
 800283c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002840:	461a      	mov	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	e11b      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	334d      	adds	r3, #77	@ 0x4d
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b03      	cmp	r3, #3
 800285c:	f040 8081 	bne.w	8002962 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	334d      	adds	r3, #77	@ 0x4d
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002874:	78fa      	ldrb	r2, [r7, #3]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	331b      	adds	r3, #27
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b01      	cmp	r3, #1
 8002888:	f040 80fa 	bne.w	8002a80 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800288c:	78fa      	ldrb	r2, [r7, #3]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	334c      	adds	r3, #76	@ 0x4c
 800289c:	2202      	movs	r2, #2
 800289e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80028a0:	78fb      	ldrb	r3, [r7, #3]
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	78fa      	ldrb	r2, [r7, #3]
 80028b0:	0151      	lsls	r1, r2, #5
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	440a      	add	r2, r1
 80028b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028be:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	015a      	lsls	r2, r3, #5
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4413      	add	r3, r2
 80028c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	78fa      	ldrb	r2, [r7, #3]
 80028d0:	0151      	lsls	r1, r2, #5
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	440a      	add	r2, r1
 80028d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028de:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80028e0:	78fb      	ldrb	r3, [r7, #3]
 80028e2:	015a      	lsls	r2, r3, #5
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4413      	add	r3, r2
 80028e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	78fa      	ldrb	r2, [r7, #3]
 80028f0:	0151      	lsls	r1, r2, #5
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	440a      	add	r2, r1
 80028f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028fa:	f023 0320 	bic.w	r3, r3, #32
 80028fe:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002900:	78fa      	ldrb	r2, [r7, #3]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	011b      	lsls	r3, r3, #4
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	3326      	adds	r3, #38	@ 0x26
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00b      	beq.n	800292e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002916:	78fa      	ldrb	r2, [r7, #3]
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	4613      	mov	r3, r2
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	1a9b      	subs	r3, r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	3326      	adds	r3, #38	@ 0x26
 8002926:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002928:	2b02      	cmp	r3, #2
 800292a:	f040 80a9 	bne.w	8002a80 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	015a      	lsls	r2, r3, #5
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	4413      	add	r3, r2
 8002936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002944:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800294c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800294e:	78fb      	ldrb	r3, [r7, #3]
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	4413      	add	r3, r2
 8002956:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800295a:	461a      	mov	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	e08e      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002962:	78fa      	ldrb	r2, [r7, #3]
 8002964:	6879      	ldr	r1, [r7, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	1a9b      	subs	r3, r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	440b      	add	r3, r1
 8002970:	334d      	adds	r3, #77	@ 0x4d
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b04      	cmp	r3, #4
 8002976:	d143      	bne.n	8002a00 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	1a9b      	subs	r3, r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	334d      	adds	r3, #77	@ 0x4d
 8002988:	2202      	movs	r2, #2
 800298a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800298c:	78fa      	ldrb	r2, [r7, #3]
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	4613      	mov	r3, r2
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	334c      	adds	r3, #76	@ 0x4c
 800299c:	2202      	movs	r2, #2
 800299e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029a0:	78fa      	ldrb	r2, [r7, #3]
 80029a2:	6879      	ldr	r1, [r7, #4]
 80029a4:	4613      	mov	r3, r2
 80029a6:	011b      	lsls	r3, r3, #4
 80029a8:	1a9b      	subs	r3, r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	440b      	add	r3, r1
 80029ae:	3326      	adds	r3, #38	@ 0x26
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00a      	beq.n	80029cc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	3326      	adds	r3, #38	@ 0x26
 80029c6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d159      	bne.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80029cc:	78fb      	ldrb	r3, [r7, #3]
 80029ce:	015a      	lsls	r2, r3, #5
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	4413      	add	r3, r2
 80029d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029e2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029ea:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80029ec:	78fb      	ldrb	r3, [r7, #3]
 80029ee:	015a      	lsls	r2, r3, #5
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	4413      	add	r3, r2
 80029f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029f8:	461a      	mov	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	e03f      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002a00:	78fa      	ldrb	r2, [r7, #3]
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	1a9b      	subs	r3, r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	334d      	adds	r3, #77	@ 0x4d
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d126      	bne.n	8002a64 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a16:	78fa      	ldrb	r2, [r7, #3]
 8002a18:	6879      	ldr	r1, [r7, #4]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	1a9b      	subs	r3, r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	440b      	add	r3, r1
 8002a24:	334d      	adds	r3, #77	@ 0x4d
 8002a26:	2202      	movs	r2, #2
 8002a28:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002a2a:	78fa      	ldrb	r2, [r7, #3]
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	1a9b      	subs	r3, r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	3344      	adds	r3, #68	@ 0x44
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	1c59      	adds	r1, r3, #1
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	1a9b      	subs	r3, r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4403      	add	r3, r0
 8002a4a:	3344      	adds	r3, #68	@ 0x44
 8002a4c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a4e:	78fa      	ldrb	r2, [r7, #3]
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	011b      	lsls	r3, r3, #4
 8002a56:	1a9b      	subs	r3, r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	440b      	add	r3, r1
 8002a5c:	334c      	adds	r3, #76	@ 0x4c
 8002a5e:	2204      	movs	r2, #4
 8002a60:	701a      	strb	r2, [r3, #0]
 8002a62:	e00d      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002a64:	78fa      	ldrb	r2, [r7, #3]
 8002a66:	6879      	ldr	r1, [r7, #4]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	1a9b      	subs	r3, r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	440b      	add	r3, r1
 8002a72:	334d      	adds	r3, #77	@ 0x4d
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	f000 8100 	beq.w	8002c7c <HCD_HC_IN_IRQHandler+0xcca>
 8002a7c:	e000      	b.n	8002a80 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a7e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	1a9b      	subs	r3, r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	334c      	adds	r3, #76	@ 0x4c
 8002a90:	781a      	ldrb	r2, [r3, #0]
 8002a92:	78fb      	ldrb	r3, [r7, #3]
 8002a94:	4619      	mov	r1, r3
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f006 fcda 	bl	8009450 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a9c:	e0ef      	b.n	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	78fa      	ldrb	r2, [r7, #3]
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f003 fbd5 	bl	8006256 <USB_ReadChInterrupts>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab2:	2b40      	cmp	r3, #64	@ 0x40
 8002ab4:	d12f      	bne.n	8002b16 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	015a      	lsls	r2, r3, #5
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	4413      	add	r3, r2
 8002abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	2340      	movs	r3, #64	@ 0x40
 8002ac6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002ac8:	78fa      	ldrb	r2, [r7, #3]
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	4613      	mov	r3, r2
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	1a9b      	subs	r3, r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	334d      	adds	r3, #77	@ 0x4d
 8002ad8:	2205      	movs	r2, #5
 8002ada:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002adc:	78fa      	ldrb	r2, [r7, #3]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	1a9b      	subs	r3, r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	331a      	adds	r3, #26
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d109      	bne.n	8002b06 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	3344      	adds	r3, #68	@ 0x44
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f004 f945 	bl	8006d9e <USB_HC_Halt>
 8002b14:	e0b3      	b.n	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	4611      	mov	r1, r2
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f003 fb99 	bl	8006256 <USB_ReadChInterrupts>
 8002b24:	4603      	mov	r3, r0
 8002b26:	f003 0310 	and.w	r3, r3, #16
 8002b2a:	2b10      	cmp	r3, #16
 8002b2c:	f040 80a7 	bne.w	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002b30:	78fa      	ldrb	r2, [r7, #3]
 8002b32:	6879      	ldr	r1, [r7, #4]
 8002b34:	4613      	mov	r3, r2
 8002b36:	011b      	lsls	r3, r3, #4
 8002b38:	1a9b      	subs	r3, r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	3326      	adds	r3, #38	@ 0x26
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d11b      	bne.n	8002b7e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	011b      	lsls	r3, r3, #4
 8002b4e:	1a9b      	subs	r3, r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	3344      	adds	r3, #68	@ 0x44
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	334d      	adds	r3, #77	@ 0x4d
 8002b6a:	2204      	movs	r2, #4
 8002b6c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f004 f911 	bl	8006d9e <USB_HC_Halt>
 8002b7c:	e03f      	b.n	8002bfe <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	011b      	lsls	r3, r3, #4
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3326      	adds	r3, #38	@ 0x26
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00a      	beq.n	8002baa <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b94:	78fa      	ldrb	r2, [r7, #3]
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	1a9b      	subs	r3, r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	3326      	adds	r3, #38	@ 0x26
 8002ba4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d129      	bne.n	8002bfe <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3344      	adds	r3, #68	@ 0x44
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	799b      	ldrb	r3, [r3, #6]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <HCD_HC_IN_IRQHandler+0xc2a>
 8002bc6:	78fa      	ldrb	r2, [r7, #3]
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	1a9b      	subs	r3, r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	331b      	adds	r3, #27
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d110      	bne.n	8002bfe <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002bdc:	78fa      	ldrb	r2, [r7, #3]
 8002bde:	6879      	ldr	r1, [r7, #4]
 8002be0:	4613      	mov	r3, r2
 8002be2:	011b      	lsls	r3, r3, #4
 8002be4:	1a9b      	subs	r3, r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	440b      	add	r3, r1
 8002bea:	334d      	adds	r3, #77	@ 0x4d
 8002bec:	2204      	movs	r2, #4
 8002bee:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	78fa      	ldrb	r2, [r7, #3]
 8002bf6:	4611      	mov	r1, r2
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f004 f8d0 	bl	8006d9e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002bfe:	78fa      	ldrb	r2, [r7, #3]
 8002c00:	6879      	ldr	r1, [r7, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	1a9b      	subs	r3, r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	331b      	adds	r3, #27
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d129      	bne.n	8002c68 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	331b      	adds	r3, #27
 8002c24:	2200      	movs	r2, #0
 8002c26:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	015a      	lsls	r2, r3, #5
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4413      	add	r3, r2
 8002c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	0151      	lsls	r1, r2, #5
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	440a      	add	r2, r1
 8002c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c46:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	015a      	lsls	r2, r3, #5
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4413      	add	r3, r2
 8002c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	0151      	lsls	r1, r2, #5
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	440a      	add	r2, r1
 8002c5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c62:	f043 0320 	orr.w	r3, r3, #32
 8002c66:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	015a      	lsls	r2, r3, #5
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	4413      	add	r3, r2
 8002c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c74:	461a      	mov	r2, r3
 8002c76:	2310      	movs	r3, #16
 8002c78:	6093      	str	r3, [r2, #8]
 8002c7a:	e000      	b.n	8002c7e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002c7c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	78fa      	ldrb	r2, [r7, #3]
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f003 fad7 	bl	8006256 <USB_ReadChInterrupts>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f003 0304 	and.w	r3, r3, #4
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d11b      	bne.n	8002cea <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	015a      	lsls	r2, r3, #5
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	4413      	add	r3, r2
 8002cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002cc4:	78fa      	ldrb	r2, [r7, #3]
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	1a9b      	subs	r3, r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	334d      	adds	r3, #77	@ 0x4d
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	4611      	mov	r1, r2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f004 f85c 	bl	8006d9e <USB_HC_Halt>
 8002ce6:	f000 bc89 	b.w	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	78fa      	ldrb	r2, [r7, #3]
 8002cf0:	4611      	mov	r1, r2
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f003 faaf 	bl	8006256 <USB_ReadChInterrupts>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	f003 0320 	and.w	r3, r3, #32
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	f040 8082 	bne.w	8002e08 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d04:	78fb      	ldrb	r3, [r7, #3]
 8002d06:	015a      	lsls	r2, r3, #5
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d10:	461a      	mov	r2, r3
 8002d12:	2320      	movs	r3, #32
 8002d14:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002d16:	78fa      	ldrb	r2, [r7, #3]
 8002d18:	6879      	ldr	r1, [r7, #4]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	1a9b      	subs	r3, r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	440b      	add	r3, r1
 8002d24:	3319      	adds	r3, #25
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d124      	bne.n	8002d76 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	011b      	lsls	r3, r3, #4
 8002d34:	1a9b      	subs	r3, r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	3319      	adds	r3, #25
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	1a9b      	subs	r3, r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	334c      	adds	r3, #76	@ 0x4c
 8002d50:	2202      	movs	r2, #2
 8002d52:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	1a9b      	subs	r3, r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	334d      	adds	r3, #77	@ 0x4d
 8002d64:	2203      	movs	r2, #3
 8002d66:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	4611      	mov	r1, r2
 8002d70:	4618      	mov	r0, r3
 8002d72:	f004 f814 	bl	8006d9e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002d76:	78fa      	ldrb	r2, [r7, #3]
 8002d78:	6879      	ldr	r1, [r7, #4]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	1a9b      	subs	r3, r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	440b      	add	r3, r1
 8002d84:	331a      	adds	r3, #26
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	f040 8437 	bne.w	80035fc <HCD_HC_OUT_IRQHandler+0x978>
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	1a9b      	subs	r3, r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	331b      	adds	r3, #27
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f040 842b 	bne.w	80035fc <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002da6:	78fa      	ldrb	r2, [r7, #3]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	011b      	lsls	r3, r3, #4
 8002dae:	1a9b      	subs	r3, r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	440b      	add	r3, r1
 8002db4:	3326      	adds	r3, #38	@ 0x26
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d009      	beq.n	8002dd0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	011b      	lsls	r3, r3, #4
 8002dc4:	1a9b      	subs	r3, r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	331b      	adds	r3, #27
 8002dcc:	2201      	movs	r2, #1
 8002dce:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002dd0:	78fa      	ldrb	r2, [r7, #3]
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	1a9b      	subs	r3, r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	334d      	adds	r3, #77	@ 0x4d
 8002de0:	2203      	movs	r2, #3
 8002de2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	4611      	mov	r1, r2
 8002dec:	4618      	mov	r0, r3
 8002dee:	f003 ffd6 	bl	8006d9e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	3344      	adds	r3, #68	@ 0x44
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	e3f9      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	78fa      	ldrb	r2, [r7, #3]
 8002e0e:	4611      	mov	r1, r2
 8002e10:	4618      	mov	r0, r3
 8002e12:	f003 fa20 	bl	8006256 <USB_ReadChInterrupts>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e20:	d111      	bne.n	8002e46 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	015a      	lsls	r2, r3, #5
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	4413      	add	r3, r2
 8002e2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e2e:	461a      	mov	r2, r3
 8002e30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e34:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f003 ffad 	bl	8006d9e <USB_HC_Halt>
 8002e44:	e3da      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f003 fa01 	bl	8006256 <USB_ReadChInterrupts>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d168      	bne.n	8002f30 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e5e:	78fa      	ldrb	r2, [r7, #3]
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	1a9b      	subs	r3, r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	3344      	adds	r3, #68	@ 0x44
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	78fa      	ldrb	r2, [r7, #3]
 8002e78:	4611      	mov	r1, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f003 f9eb 	bl	8006256 <USB_ReadChInterrupts>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e86:	2b40      	cmp	r3, #64	@ 0x40
 8002e88:	d112      	bne.n	8002eb0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e8a:	78fa      	ldrb	r2, [r7, #3]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3319      	adds	r3, #25
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e9e:	78fb      	ldrb	r3, [r7, #3]
 8002ea0:	015a      	lsls	r2, r3, #5
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eaa:	461a      	mov	r2, r3
 8002eac:	2340      	movs	r3, #64	@ 0x40
 8002eae:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	011b      	lsls	r3, r3, #4
 8002eb8:	1a9b      	subs	r3, r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	331b      	adds	r3, #27
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d019      	beq.n	8002efa <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	1a9b      	subs	r3, r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	331b      	adds	r3, #27
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	015a      	lsls	r2, r3, #5
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	0151      	lsls	r1, r2, #5
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	440a      	add	r2, r1
 8002ef0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef8:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002efa:	78fb      	ldrb	r3, [r7, #3]
 8002efc:	015a      	lsls	r2, r3, #5
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4413      	add	r3, r2
 8002f02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f06:	461a      	mov	r2, r3
 8002f08:	2301      	movs	r3, #1
 8002f0a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	334d      	adds	r3, #77	@ 0x4d
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	4611      	mov	r1, r2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f003 ff38 	bl	8006d9e <USB_HC_Halt>
 8002f2e:	e365      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	4611      	mov	r1, r2
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f003 f98c 	bl	8006256 <USB_ReadChInterrupts>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f44:	2b40      	cmp	r3, #64	@ 0x40
 8002f46:	d139      	bne.n	8002fbc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	334d      	adds	r3, #77	@ 0x4d
 8002f58:	2205      	movs	r2, #5
 8002f5a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002f5c:	78fa      	ldrb	r2, [r7, #3]
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	331a      	adds	r3, #26
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f72:	78fa      	ldrb	r2, [r7, #3]
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	3319      	adds	r3, #25
 8002f82:	2201      	movs	r2, #1
 8002f84:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002f86:	78fa      	ldrb	r2, [r7, #3]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	011b      	lsls	r3, r3, #4
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	440b      	add	r3, r1
 8002f94:	3344      	adds	r3, #68	@ 0x44
 8002f96:	2200      	movs	r2, #0
 8002f98:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	4611      	mov	r1, r2
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f003 fefb 	bl	8006d9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	015a      	lsls	r2, r3, #5
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	2340      	movs	r3, #64	@ 0x40
 8002fb8:	6093      	str	r3, [r2, #8]
 8002fba:	e31f      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	78fa      	ldrb	r2, [r7, #3]
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f003 f946 	bl	8006256 <USB_ReadChInterrupts>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b08      	cmp	r3, #8
 8002fd2:	d11a      	bne.n	800300a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002fd4:	78fb      	ldrb	r3, [r7, #3]
 8002fd6:	015a      	lsls	r2, r3, #5
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	4413      	add	r3, r2
 8002fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	334d      	adds	r3, #77	@ 0x4d
 8002ff6:	2206      	movs	r2, #6
 8002ff8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	78fa      	ldrb	r2, [r7, #3]
 8003000:	4611      	mov	r1, r2
 8003002:	4618      	mov	r0, r3
 8003004:	f003 fecb 	bl	8006d9e <USB_HC_Halt>
 8003008:	e2f8      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f003 f91f 	bl	8006256 <USB_ReadChInterrupts>
 8003018:	4603      	mov	r3, r0
 800301a:	f003 0310 	and.w	r3, r3, #16
 800301e:	2b10      	cmp	r3, #16
 8003020:	d144      	bne.n	80030ac <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	3344      	adds	r3, #68	@ 0x44
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003036:	78fa      	ldrb	r2, [r7, #3]
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	1a9b      	subs	r3, r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	334d      	adds	r3, #77	@ 0x4d
 8003046:	2204      	movs	r2, #4
 8003048:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800304a:	78fa      	ldrb	r2, [r7, #3]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	1a9b      	subs	r3, r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	440b      	add	r3, r1
 8003058:	3319      	adds	r3, #25
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d114      	bne.n	800308a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	3318      	adds	r3, #24
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d109      	bne.n	800308a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003076:	78fa      	ldrb	r2, [r7, #3]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	3319      	adds	r3, #25
 8003086:	2201      	movs	r2, #1
 8003088:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	78fa      	ldrb	r2, [r7, #3]
 8003090:	4611      	mov	r1, r2
 8003092:	4618      	mov	r0, r3
 8003094:	f003 fe83 	bl	8006d9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003098:	78fb      	ldrb	r3, [r7, #3]
 800309a:	015a      	lsls	r2, r3, #5
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4413      	add	r3, r2
 80030a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030a4:	461a      	mov	r2, r3
 80030a6:	2310      	movs	r3, #16
 80030a8:	6093      	str	r3, [r2, #8]
 80030aa:	e2a7      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	4611      	mov	r1, r2
 80030b4:	4618      	mov	r0, r3
 80030b6:	f003 f8ce 	bl	8006256 <USB_ReadChInterrupts>
 80030ba:	4603      	mov	r3, r0
 80030bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c0:	2b80      	cmp	r3, #128	@ 0x80
 80030c2:	f040 8083 	bne.w	80031cc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	799b      	ldrb	r3, [r3, #6]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d111      	bne.n	80030f2 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	334d      	adds	r3, #77	@ 0x4d
 80030de:	2207      	movs	r2, #7
 80030e0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f003 fe57 	bl	8006d9e <USB_HC_Halt>
 80030f0:	e062      	b.n	80031b8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80030f2:	78fa      	ldrb	r2, [r7, #3]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	3344      	adds	r3, #68	@ 0x44
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	1c59      	adds	r1, r3, #1
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	4403      	add	r3, r0
 8003112:	3344      	adds	r3, #68	@ 0x44
 8003114:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003116:	78fa      	ldrb	r2, [r7, #3]
 8003118:	6879      	ldr	r1, [r7, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	011b      	lsls	r3, r3, #4
 800311e:	1a9b      	subs	r3, r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	440b      	add	r3, r1
 8003124:	3344      	adds	r3, #68	@ 0x44
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b02      	cmp	r3, #2
 800312a:	d922      	bls.n	8003172 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	1a9b      	subs	r3, r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	3344      	adds	r3, #68	@ 0x44
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003140:	78fa      	ldrb	r2, [r7, #3]
 8003142:	6879      	ldr	r1, [r7, #4]
 8003144:	4613      	mov	r3, r2
 8003146:	011b      	lsls	r3, r3, #4
 8003148:	1a9b      	subs	r3, r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	334c      	adds	r3, #76	@ 0x4c
 8003150:	2204      	movs	r2, #4
 8003152:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003154:	78fa      	ldrb	r2, [r7, #3]
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	334c      	adds	r3, #76	@ 0x4c
 8003164:	781a      	ldrb	r2, [r3, #0]
 8003166:	78fb      	ldrb	r3, [r7, #3]
 8003168:	4619      	mov	r1, r3
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f006 f970 	bl	8009450 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003170:	e022      	b.n	80031b8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	4613      	mov	r3, r2
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	1a9b      	subs	r3, r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	440b      	add	r3, r1
 8003180:	334c      	adds	r3, #76	@ 0x4c
 8003182:	2202      	movs	r2, #2
 8003184:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003186:	78fb      	ldrb	r3, [r7, #3]
 8003188:	015a      	lsls	r2, r3, #5
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	4413      	add	r3, r2
 800318e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800319c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031a4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80031a6:	78fb      	ldrb	r3, [r7, #3]
 80031a8:	015a      	lsls	r2, r3, #5
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	4413      	add	r3, r2
 80031ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b2:	461a      	mov	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	015a      	lsls	r2, r3, #5
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031c4:	461a      	mov	r2, r3
 80031c6:	2380      	movs	r3, #128	@ 0x80
 80031c8:	6093      	str	r3, [r2, #8]
 80031ca:	e217      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	4611      	mov	r1, r2
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 f83e 	bl	8006256 <USB_ReadChInterrupts>
 80031da:	4603      	mov	r3, r0
 80031dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031e4:	d11b      	bne.n	800321e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80031e6:	78fa      	ldrb	r2, [r7, #3]
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	1a9b      	subs	r3, r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	334d      	adds	r3, #77	@ 0x4d
 80031f6:	2209      	movs	r2, #9
 80031f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	78fa      	ldrb	r2, [r7, #3]
 8003200:	4611      	mov	r1, r2
 8003202:	4618      	mov	r0, r3
 8003204:	f003 fdcb 	bl	8006d9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	015a      	lsls	r2, r3, #5
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	4413      	add	r3, r2
 8003210:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003214:	461a      	mov	r2, r3
 8003216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800321a:	6093      	str	r3, [r2, #8]
 800321c:	e1ee      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	4611      	mov	r1, r2
 8003226:	4618      	mov	r0, r3
 8003228:	f003 f815 	bl	8006256 <USB_ReadChInterrupts>
 800322c:	4603      	mov	r3, r0
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b02      	cmp	r3, #2
 8003234:	f040 81df 	bne.w	80035f6 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	015a      	lsls	r2, r3, #5
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	4413      	add	r3, r2
 8003240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003244:	461a      	mov	r2, r3
 8003246:	2302      	movs	r3, #2
 8003248:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	334d      	adds	r3, #77	@ 0x4d
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	2b01      	cmp	r3, #1
 800325e:	f040 8093 	bne.w	8003388 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003262:	78fa      	ldrb	r2, [r7, #3]
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	4613      	mov	r3, r2
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	1a9b      	subs	r3, r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	334d      	adds	r3, #77	@ 0x4d
 8003272:	2202      	movs	r2, #2
 8003274:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003276:	78fa      	ldrb	r2, [r7, #3]
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	1a9b      	subs	r3, r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	334c      	adds	r3, #76	@ 0x4c
 8003286:	2201      	movs	r2, #1
 8003288:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	3326      	adds	r3, #38	@ 0x26
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d00b      	beq.n	80032b8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80032a0:	78fa      	ldrb	r2, [r7, #3]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	011b      	lsls	r3, r3, #4
 80032a8:	1a9b      	subs	r3, r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	3326      	adds	r3, #38	@ 0x26
 80032b0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	f040 8190 	bne.w	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	799b      	ldrb	r3, [r3, #6]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d115      	bne.n	80032ec <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	1a9b      	subs	r3, r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	333d      	adds	r3, #61	@ 0x3d
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	f083 0301 	eor.w	r3, r3, #1
 80032d8:	b2d8      	uxtb	r0, r3
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	333d      	adds	r3, #61	@ 0x3d
 80032e8:	4602      	mov	r2, r0
 80032ea:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	799b      	ldrb	r3, [r3, #6]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	f040 8171 	bne.w	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	3334      	adds	r3, #52	@ 0x34
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 8165 	beq.w	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	3334      	adds	r3, #52	@ 0x34
 800331e:	6819      	ldr	r1, [r3, #0]
 8003320:	78fa      	ldrb	r2, [r7, #3]
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	4613      	mov	r3, r2
 8003326:	011b      	lsls	r3, r3, #4
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4403      	add	r3, r0
 800332e:	3328      	adds	r3, #40	@ 0x28
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	440b      	add	r3, r1
 8003334:	1e59      	subs	r1, r3, #1
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4403      	add	r3, r0
 8003344:	3328      	adds	r3, #40	@ 0x28
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	fbb1 f3f3 	udiv	r3, r1, r3
 800334c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 813f 	beq.w	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800335a:	78fa      	ldrb	r2, [r7, #3]
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	4613      	mov	r3, r2
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	1a9b      	subs	r3, r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	333d      	adds	r3, #61	@ 0x3d
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	f083 0301 	eor.w	r3, r3, #1
 8003372:	b2d8      	uxtb	r0, r3
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	333d      	adds	r3, #61	@ 0x3d
 8003382:	4602      	mov	r2, r0
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	e127      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003388:	78fa      	ldrb	r2, [r7, #3]
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	1a9b      	subs	r3, r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	334d      	adds	r3, #77	@ 0x4d
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b03      	cmp	r3, #3
 800339c:	d120      	bne.n	80033e0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800339e:	78fa      	ldrb	r2, [r7, #3]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	334d      	adds	r3, #77	@ 0x4d
 80033ae:	2202      	movs	r2, #2
 80033b0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80033b2:	78fa      	ldrb	r2, [r7, #3]
 80033b4:	6879      	ldr	r1, [r7, #4]
 80033b6:	4613      	mov	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	331b      	adds	r3, #27
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	f040 8107 	bne.w	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	334c      	adds	r3, #76	@ 0x4c
 80033da:	2202      	movs	r2, #2
 80033dc:	701a      	strb	r2, [r3, #0]
 80033de:	e0fb      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80033e0:	78fa      	ldrb	r2, [r7, #3]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	1a9b      	subs	r3, r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	334d      	adds	r3, #77	@ 0x4d
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d13a      	bne.n	800346c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	334d      	adds	r3, #77	@ 0x4d
 8003406:	2202      	movs	r2, #2
 8003408:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	334c      	adds	r3, #76	@ 0x4c
 800341a:	2202      	movs	r2, #2
 800341c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800341e:	78fa      	ldrb	r2, [r7, #3]
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	4613      	mov	r3, r2
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	1a9b      	subs	r3, r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	331b      	adds	r3, #27
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b01      	cmp	r3, #1
 8003432:	f040 80d1 	bne.w	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003436:	78fa      	ldrb	r2, [r7, #3]
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	440b      	add	r3, r1
 8003444:	331b      	adds	r3, #27
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800344a:	78fb      	ldrb	r3, [r7, #3]
 800344c:	015a      	lsls	r2, r3, #5
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	4413      	add	r3, r2
 8003452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	78fa      	ldrb	r2, [r7, #3]
 800345a:	0151      	lsls	r1, r2, #5
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	440a      	add	r2, r1
 8003460:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003468:	6053      	str	r3, [r2, #4]
 800346a:	e0b5      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800346c:	78fa      	ldrb	r2, [r7, #3]
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	1a9b      	subs	r3, r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	334d      	adds	r3, #77	@ 0x4d
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b05      	cmp	r3, #5
 8003480:	d114      	bne.n	80034ac <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	334d      	adds	r3, #77	@ 0x4d
 8003492:	2202      	movs	r2, #2
 8003494:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003496:	78fa      	ldrb	r2, [r7, #3]
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	334c      	adds	r3, #76	@ 0x4c
 80034a6:	2202      	movs	r2, #2
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e095      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80034ac:	78fa      	ldrb	r2, [r7, #3]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	334d      	adds	r3, #77	@ 0x4d
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b06      	cmp	r3, #6
 80034c0:	d114      	bne.n	80034ec <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034c2:	78fa      	ldrb	r2, [r7, #3]
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	1a9b      	subs	r3, r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	440b      	add	r3, r1
 80034d0:	334d      	adds	r3, #77	@ 0x4d
 80034d2:	2202      	movs	r2, #2
 80034d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	1a9b      	subs	r3, r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	334c      	adds	r3, #76	@ 0x4c
 80034e6:	2205      	movs	r2, #5
 80034e8:	701a      	strb	r2, [r3, #0]
 80034ea:	e075      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	334d      	adds	r3, #77	@ 0x4d
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	2b07      	cmp	r3, #7
 8003500:	d00a      	beq.n	8003518 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	334d      	adds	r3, #77	@ 0x4d
 8003512:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003514:	2b09      	cmp	r3, #9
 8003516:	d170      	bne.n	80035fa <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	334d      	adds	r3, #77	@ 0x4d
 8003528:	2202      	movs	r2, #2
 800352a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800352c:	78fa      	ldrb	r2, [r7, #3]
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	3344      	adds	r3, #68	@ 0x44
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	1c59      	adds	r1, r3, #1
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4403      	add	r3, r0
 800354c:	3344      	adds	r3, #68	@ 0x44
 800354e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003550:	78fa      	ldrb	r2, [r7, #3]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	3344      	adds	r3, #68	@ 0x44
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d914      	bls.n	8003590 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3344      	adds	r3, #68	@ 0x44
 8003576:	2200      	movs	r2, #0
 8003578:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800357a:	78fa      	ldrb	r2, [r7, #3]
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	011b      	lsls	r3, r3, #4
 8003582:	1a9b      	subs	r3, r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	440b      	add	r3, r1
 8003588:	334c      	adds	r3, #76	@ 0x4c
 800358a:	2204      	movs	r2, #4
 800358c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800358e:	e022      	b.n	80035d6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003590:	78fa      	ldrb	r2, [r7, #3]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	011b      	lsls	r3, r3, #4
 8003598:	1a9b      	subs	r3, r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	334c      	adds	r3, #76	@ 0x4c
 80035a0:	2202      	movs	r2, #2
 80035a2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	015a      	lsls	r2, r3, #5
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80035ba:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80035c2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80035c4:	78fb      	ldrb	r3, [r7, #3]
 80035c6:	015a      	lsls	r2, r3, #5
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	4413      	add	r3, r2
 80035cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035d0:	461a      	mov	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035d6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035d8:	78fa      	ldrb	r2, [r7, #3]
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	1a9b      	subs	r3, r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	334c      	adds	r3, #76	@ 0x4c
 80035e8:	781a      	ldrb	r2, [r3, #0]
 80035ea:	78fb      	ldrb	r3, [r7, #3]
 80035ec:	4619      	mov	r1, r3
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f005 ff2e 	bl	8009450 <HAL_HCD_HC_NotifyURBChange_Callback>
 80035f4:	e002      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80035f6:	bf00      	nop
 80035f8:	e000      	b.n	80035fc <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80035fa:	bf00      	nop
  }
}
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b08a      	sub	sp, #40	@ 0x28
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	0c5b      	lsrs	r3, r3, #17
 8003628:	f003 030f 	and.w	r3, r3, #15
 800362c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	091b      	lsrs	r3, r3, #4
 8003632:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003636:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d004      	beq.n	8003648 <HCD_RXQLVL_IRQHandler+0x46>
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2b05      	cmp	r3, #5
 8003642:	f000 80b6 	beq.w	80037b2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003646:	e0b7      	b.n	80037b8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 80b3 	beq.w	80037b6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003650:	6879      	ldr	r1, [r7, #4]
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	4613      	mov	r3, r2
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	332c      	adds	r3, #44	@ 0x2c
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 80a7 	beq.w	80037b6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4613      	mov	r3, r2
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	1a9b      	subs	r3, r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	3338      	adds	r3, #56	@ 0x38
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	18d1      	adds	r1, r2, r3
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	4613      	mov	r3, r2
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	1a9b      	subs	r3, r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4403      	add	r3, r0
 800368c:	3334      	adds	r3, #52	@ 0x34
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4299      	cmp	r1, r3
 8003692:	f200 8083 	bhi.w	800379c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4613      	mov	r3, r2
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	1a9b      	subs	r3, r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	332c      	adds	r3, #44	@ 0x2c
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	b292      	uxth	r2, r2
 80036b0:	4619      	mov	r1, r3
 80036b2:	f002 fd65 	bl	8006180 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	4613      	mov	r3, r2
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	1a9b      	subs	r3, r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	332c      	adds	r3, #44	@ 0x2c
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	18d1      	adds	r1, r2, r3
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4613      	mov	r3, r2
 80036d2:	011b      	lsls	r3, r3, #4
 80036d4:	1a9b      	subs	r3, r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4403      	add	r3, r0
 80036da:	332c      	adds	r3, #44	@ 0x2c
 80036dc:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4613      	mov	r3, r2
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	1a9b      	subs	r3, r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	3338      	adds	r3, #56	@ 0x38
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	18d1      	adds	r1, r2, r3
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4613      	mov	r3, r2
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4403      	add	r3, r0
 8003702:	3338      	adds	r3, #56	@ 0x38
 8003704:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	015a      	lsls	r2, r3, #5
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	4413      	add	r3, r2
 800370e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	0cdb      	lsrs	r3, r3, #19
 8003716:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800371a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4613      	mov	r3, r2
 8003722:	011b      	lsls	r3, r3, #4
 8003724:	1a9b      	subs	r3, r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	440b      	add	r3, r1
 800372a:	3328      	adds	r3, #40	@ 0x28
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4293      	cmp	r3, r2
 8003734:	d13f      	bne.n	80037b6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d03c      	beq.n	80037b6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	015a      	lsls	r2, r3, #5
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	4413      	add	r3, r2
 8003744:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003752:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800375a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	015a      	lsls	r2, r3, #5
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	4413      	add	r3, r2
 8003764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003768:	461a      	mov	r2, r3
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	333c      	adds	r3, #60	@ 0x3c
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	f083 0301 	eor.w	r3, r3, #1
 8003784:	b2d8      	uxtb	r0, r3
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4613      	mov	r3, r2
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	333c      	adds	r3, #60	@ 0x3c
 8003796:	4602      	mov	r2, r0
 8003798:	701a      	strb	r2, [r3, #0]
      break;
 800379a:	e00c      	b.n	80037b6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4613      	mov	r3, r2
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	334c      	adds	r3, #76	@ 0x4c
 80037ac:	2204      	movs	r2, #4
 80037ae:	701a      	strb	r2, [r3, #0]
      break;
 80037b0:	e001      	b.n	80037b6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80037b2:	bf00      	nop
 80037b4:	e000      	b.n	80037b8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80037b6:	bf00      	nop
  }
}
 80037b8:	bf00      	nop
 80037ba:	3728      	adds	r7, #40	@ 0x28
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80037ec:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d10b      	bne.n	8003810 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d102      	bne.n	8003808 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f005 fe08 	bl	8009418 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f043 0302 	orr.w	r3, r3, #2
 800380e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0308 	and.w	r3, r3, #8
 8003816:	2b08      	cmp	r3, #8
 8003818:	d132      	bne.n	8003880 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	f043 0308 	orr.w	r3, r3, #8
 8003820:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b04      	cmp	r3, #4
 800382a:	d126      	bne.n	800387a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	7a5b      	ldrb	r3, [r3, #9]
 8003830:	2b02      	cmp	r3, #2
 8003832:	d113      	bne.n	800385c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800383a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800383e:	d106      	bne.n	800384e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2102      	movs	r1, #2
 8003846:	4618      	mov	r0, r3
 8003848:	f002 fe2a 	bl	80064a0 <USB_InitFSLSPClkSel>
 800384c:	e011      	b.n	8003872 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2101      	movs	r1, #1
 8003854:	4618      	mov	r0, r3
 8003856:	f002 fe23 	bl	80064a0 <USB_InitFSLSPClkSel>
 800385a:	e00a      	b.n	8003872 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	79db      	ldrb	r3, [r3, #7]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d106      	bne.n	8003872 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800386a:	461a      	mov	r2, r3
 800386c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003870:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f005 fdfa 	bl	800946c <HAL_HCD_PortEnabled_Callback>
 8003878:	e002      	b.n	8003880 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f005 fe04 	bl	8009488 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b20      	cmp	r3, #32
 8003888:	d103      	bne.n	8003892 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	f043 0320 	orr.w	r3, r3, #32
 8003890:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003898:	461a      	mov	r2, r3
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	6013      	str	r3, [r2, #0]
}
 800389e:	bf00      	nop
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e12b      	b.n	8003b12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fd f91a 	bl	8000b08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2224      	movs	r2, #36	@ 0x24
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0201 	bic.w	r2, r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800390a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800390c:	f001 fa20 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 8003910:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	4a81      	ldr	r2, [pc, #516]	@ (8003b1c <HAL_I2C_Init+0x274>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d807      	bhi.n	800392c <HAL_I2C_Init+0x84>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4a80      	ldr	r2, [pc, #512]	@ (8003b20 <HAL_I2C_Init+0x278>)
 8003920:	4293      	cmp	r3, r2
 8003922:	bf94      	ite	ls
 8003924:	2301      	movls	r3, #1
 8003926:	2300      	movhi	r3, #0
 8003928:	b2db      	uxtb	r3, r3
 800392a:	e006      	b.n	800393a <HAL_I2C_Init+0x92>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4a7d      	ldr	r2, [pc, #500]	@ (8003b24 <HAL_I2C_Init+0x27c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	bf94      	ite	ls
 8003934:	2301      	movls	r3, #1
 8003936:	2300      	movhi	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e0e7      	b.n	8003b12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	4a78      	ldr	r2, [pc, #480]	@ (8003b28 <HAL_I2C_Init+0x280>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0c9b      	lsrs	r3, r3, #18
 800394c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	430a      	orrs	r2, r1
 8003960:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	4a6a      	ldr	r2, [pc, #424]	@ (8003b1c <HAL_I2C_Init+0x274>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d802      	bhi.n	800397c <HAL_I2C_Init+0xd4>
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	3301      	adds	r3, #1
 800397a:	e009      	b.n	8003990 <HAL_I2C_Init+0xe8>
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003982:	fb02 f303 	mul.w	r3, r2, r3
 8003986:	4a69      	ldr	r2, [pc, #420]	@ (8003b2c <HAL_I2C_Init+0x284>)
 8003988:	fba2 2303 	umull	r2, r3, r2, r3
 800398c:	099b      	lsrs	r3, r3, #6
 800398e:	3301      	adds	r3, #1
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6812      	ldr	r2, [r2, #0]
 8003994:	430b      	orrs	r3, r1
 8003996:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80039a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	495c      	ldr	r1, [pc, #368]	@ (8003b1c <HAL_I2C_Init+0x274>)
 80039ac:	428b      	cmp	r3, r1
 80039ae:	d819      	bhi.n	80039e4 <HAL_I2C_Init+0x13c>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	1e59      	subs	r1, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80039be:	1c59      	adds	r1, r3, #1
 80039c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039c4:	400b      	ands	r3, r1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00a      	beq.n	80039e0 <HAL_I2C_Init+0x138>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	1e59      	subs	r1, r3, #1
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80039d8:	3301      	adds	r3, #1
 80039da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039de:	e051      	b.n	8003a84 <HAL_I2C_Init+0x1dc>
 80039e0:	2304      	movs	r3, #4
 80039e2:	e04f      	b.n	8003a84 <HAL_I2C_Init+0x1dc>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d111      	bne.n	8003a10 <HAL_I2C_Init+0x168>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	1e58      	subs	r0, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	440b      	add	r3, r1
 80039fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fe:	3301      	adds	r3, #1
 8003a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	bf0c      	ite	eq
 8003a08:	2301      	moveq	r3, #1
 8003a0a:	2300      	movne	r3, #0
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	e012      	b.n	8003a36 <HAL_I2C_Init+0x18e>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1e58      	subs	r0, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6859      	ldr	r1, [r3, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	0099      	lsls	r1, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a26:	3301      	adds	r3, #1
 8003a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	bf0c      	ite	eq
 8003a30:	2301      	moveq	r3, #1
 8003a32:	2300      	movne	r3, #0
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_I2C_Init+0x196>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e022      	b.n	8003a84 <HAL_I2C_Init+0x1dc>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10e      	bne.n	8003a64 <HAL_I2C_Init+0x1bc>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	1e58      	subs	r0, r3, #1
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6859      	ldr	r1, [r3, #4]
 8003a4e:	460b      	mov	r3, r1
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	440b      	add	r3, r1
 8003a54:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a58:	3301      	adds	r3, #1
 8003a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a62:	e00f      	b.n	8003a84 <HAL_I2C_Init+0x1dc>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	1e58      	subs	r0, r3, #1
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6859      	ldr	r1, [r3, #4]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	0099      	lsls	r1, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	6809      	ldr	r1, [r1, #0]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69da      	ldr	r2, [r3, #28]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ab2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6911      	ldr	r1, [r2, #16]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68d2      	ldr	r2, [r2, #12]
 8003abe:	4311      	orrs	r1, r2
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6812      	ldr	r2, [r2, #0]
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695a      	ldr	r2, [r3, #20]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 0201 	orr.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2220      	movs	r2, #32
 8003afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	000186a0 	.word	0x000186a0
 8003b20:	001e847f 	.word	0x001e847f
 8003b24:	003d08ff 	.word	0x003d08ff
 8003b28:	431bde83 	.word	0x431bde83
 8003b2c:	10624dd3 	.word	0x10624dd3

08003b30 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e128      	b.n	8003d94 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a90      	ldr	r2, [pc, #576]	@ (8003d9c <HAL_I2S_Init+0x26c>)
 8003b5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f7fd f81b 	bl	8000b98 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	6812      	ldr	r2, [r2, #0]
 8003b74:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b78:	f023 030f 	bic.w	r3, r3, #15
 8003b7c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2202      	movs	r2, #2
 8003b84:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d060      	beq.n	8003c50 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d102      	bne.n	8003b9c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003b96:	2310      	movs	r3, #16
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	e001      	b.n	8003ba0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b9c:	2320      	movs	r3, #32
 8003b9e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d802      	bhi.n	8003bae <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003bae:	2001      	movs	r0, #1
 8003bb0:	f001 f9c4 	bl	8004f3c <HAL_RCCEx_GetPeriphCLKFreq>
 8003bb4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bbe:	d125      	bne.n	8003c0c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d010      	beq.n	8003bea <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	461a      	mov	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be4:	3305      	adds	r3, #5
 8003be6:	613b      	str	r3, [r7, #16]
 8003be8:	e01f      	b.n	8003c2a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c06:	3305      	adds	r3, #5
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	e00e      	b.n	8003c2a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	3305      	adds	r3, #5
 8003c28:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4a5c      	ldr	r2, [pc, #368]	@ (8003da0 <HAL_I2S_Init+0x270>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	08db      	lsrs	r3, r3, #3
 8003c34:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	085b      	lsrs	r3, r3, #1
 8003c46:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	021b      	lsls	r3, r3, #8
 8003c4c:	61bb      	str	r3, [r7, #24]
 8003c4e:	e003      	b.n	8003c58 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c50:	2302      	movs	r3, #2
 8003c52:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c54:	2300      	movs	r3, #0
 8003c56:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d902      	bls.n	8003c64 <HAL_I2S_Init+0x134>
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	2bff      	cmp	r3, #255	@ 0xff
 8003c62:	d907      	bls.n	8003c74 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c68:	f043 0210 	orr.w	r2, r3, #16
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e08f      	b.n	8003d94 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	ea42 0103 	orr.w	r1, r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69fa      	ldr	r2, [r7, #28]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c92:	f023 030f 	bic.w	r3, r3, #15
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6851      	ldr	r1, [r2, #4]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6892      	ldr	r2, [r2, #8]
 8003c9e:	4311      	orrs	r1, r2
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	68d2      	ldr	r2, [r2, #12]
 8003ca4:	4311      	orrs	r1, r2
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	6992      	ldr	r2, [r2, #24]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	431a      	orrs	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cb6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d161      	bne.n	8003d84 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a38      	ldr	r2, [pc, #224]	@ (8003da4 <HAL_I2S_Init+0x274>)
 8003cc4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a37      	ldr	r2, [pc, #220]	@ (8003da8 <HAL_I2S_Init+0x278>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d101      	bne.n	8003cd4 <HAL_I2S_Init+0x1a4>
 8003cd0:	4b36      	ldr	r3, [pc, #216]	@ (8003dac <HAL_I2S_Init+0x27c>)
 8003cd2:	e001      	b.n	8003cd8 <HAL_I2S_Init+0x1a8>
 8003cd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6812      	ldr	r2, [r2, #0]
 8003cde:	4932      	ldr	r1, [pc, #200]	@ (8003da8 <HAL_I2S_Init+0x278>)
 8003ce0:	428a      	cmp	r2, r1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_I2S_Init+0x1b8>
 8003ce4:	4a31      	ldr	r2, [pc, #196]	@ (8003dac <HAL_I2S_Init+0x27c>)
 8003ce6:	e001      	b.n	8003cec <HAL_I2S_Init+0x1bc>
 8003ce8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003cec:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003cf0:	f023 030f 	bic.w	r3, r3, #15
 8003cf4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a2b      	ldr	r2, [pc, #172]	@ (8003da8 <HAL_I2S_Init+0x278>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d101      	bne.n	8003d04 <HAL_I2S_Init+0x1d4>
 8003d00:	4b2a      	ldr	r3, [pc, #168]	@ (8003dac <HAL_I2S_Init+0x27c>)
 8003d02:	e001      	b.n	8003d08 <HAL_I2S_Init+0x1d8>
 8003d04:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d08:	2202      	movs	r2, #2
 8003d0a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a25      	ldr	r2, [pc, #148]	@ (8003da8 <HAL_I2S_Init+0x278>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d101      	bne.n	8003d1a <HAL_I2S_Init+0x1ea>
 8003d16:	4b25      	ldr	r3, [pc, #148]	@ (8003dac <HAL_I2S_Init+0x27c>)
 8003d18:	e001      	b.n	8003d1e <HAL_I2S_Init+0x1ee>
 8003d1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d2a:	d003      	beq.n	8003d34 <HAL_I2S_Init+0x204>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d103      	bne.n	8003d3c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d38:	613b      	str	r3, [r7, #16]
 8003d3a:	e001      	b.n	8003d40 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d54:	4313      	orrs	r3, r2
 8003d56:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	897b      	ldrh	r3, [r7, #10]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d6c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a0d      	ldr	r2, [pc, #52]	@ (8003da8 <HAL_I2S_Init+0x278>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d101      	bne.n	8003d7c <HAL_I2S_Init+0x24c>
 8003d78:	4b0c      	ldr	r3, [pc, #48]	@ (8003dac <HAL_I2S_Init+0x27c>)
 8003d7a:	e001      	b.n	8003d80 <HAL_I2S_Init+0x250>
 8003d7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d80:	897a      	ldrh	r2, [r7, #10]
 8003d82:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3720      	adds	r7, #32
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	08003ea7 	.word	0x08003ea7
 8003da0:	cccccccd 	.word	0xcccccccd
 8003da4:	08003fbd 	.word	0x08003fbd
 8003da8:	40003800 	.word	0x40003800
 8003dac:	40003400 	.word	0x40003400

08003db0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	881a      	ldrh	r2, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	1c9a      	adds	r2, r3, #2
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10e      	bne.n	8003e40 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e30:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f7ff ffb8 	bl	8003db0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e40:	bf00      	nop
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5a:	b292      	uxth	r2, r2
 8003e5c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e62:	1c9a      	adds	r2, r3, #2
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10e      	bne.n	8003e9e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e8e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f7ff ff93 	bl	8003dc4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e9e:	bf00      	nop
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b086      	sub	sp, #24
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d13a      	bne.n	8003f38 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d109      	bne.n	8003ee0 <I2S_IRQHandler+0x3a>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed6:	2b40      	cmp	r3, #64	@ 0x40
 8003ed8:	d102      	bne.n	8003ee0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f7ff ffb4 	bl	8003e48 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee6:	2b40      	cmp	r3, #64	@ 0x40
 8003ee8:	d126      	bne.n	8003f38 <I2S_IRQHandler+0x92>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b20      	cmp	r3, #32
 8003ef6:	d11f      	bne.n	8003f38 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f06:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f08:	2300      	movs	r3, #0
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	613b      	str	r3, [r7, #16]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	613b      	str	r3, [r7, #16]
 8003f1c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	f043 0202 	orr.w	r2, r3, #2
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7ff ff50 	bl	8003dd8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b03      	cmp	r3, #3
 8003f42:	d136      	bne.n	8003fb2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d109      	bne.n	8003f62 <I2S_IRQHandler+0xbc>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f58:	2b80      	cmp	r3, #128	@ 0x80
 8003f5a:	d102      	bne.n	8003f62 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f7ff ff45 	bl	8003dec <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f003 0308 	and.w	r3, r3, #8
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d122      	bne.n	8003fb2 <I2S_IRQHandler+0x10c>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0320 	and.w	r3, r3, #32
 8003f76:	2b20      	cmp	r3, #32
 8003f78:	d11b      	bne.n	8003fb2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f88:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	60fb      	str	r3, [r7, #12]
 8003f96:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa4:	f043 0204 	orr.w	r2, r3, #4
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f7ff ff13 	bl	8003dd8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fb2:	bf00      	nop
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b088      	sub	sp, #32
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a92      	ldr	r2, [pc, #584]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d101      	bne.n	8003fda <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003fd6:	4b92      	ldr	r3, [pc, #584]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd8:	e001      	b.n	8003fde <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003fda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a8b      	ldr	r2, [pc, #556]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d101      	bne.n	8003ff8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003ff4:	4b8a      	ldr	r3, [pc, #552]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ff6:	e001      	b.n	8003ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003ff8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004008:	d004      	beq.n	8004014 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f040 8099 	bne.w	8004146 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b02      	cmp	r3, #2
 800401c:	d107      	bne.n	800402e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f925 	bl	8004278 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b01      	cmp	r3, #1
 8004036:	d107      	bne.n	8004048 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	d002      	beq.n	8004048 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f9c8 	bl	80043d8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404e:	2b40      	cmp	r3, #64	@ 0x40
 8004050:	d13a      	bne.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f003 0320 	and.w	r3, r3, #32
 8004058:	2b00      	cmp	r3, #0
 800405a:	d035      	beq.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a6e      	ldr	r2, [pc, #440]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d101      	bne.n	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004066:	4b6e      	ldr	r3, [pc, #440]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004068:	e001      	b.n	800406e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800406a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4969      	ldr	r1, [pc, #420]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004076:	428b      	cmp	r3, r1
 8004078:	d101      	bne.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800407a:	4b69      	ldr	r3, [pc, #420]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800407c:	e001      	b.n	8004082 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800407e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004082:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004086:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004096:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004098:	2300      	movs	r3, #0
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ba:	f043 0202 	orr.w	r2, r3, #2
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7ff fe88 	bl	8003dd8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f003 0308 	and.w	r3, r3, #8
 80040ce:	2b08      	cmp	r3, #8
 80040d0:	f040 80c3 	bne.w	800425a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 80bd 	beq.w	800425a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040ee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a49      	ldr	r2, [pc, #292]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d101      	bne.n	80040fe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80040fa:	4b49      	ldr	r3, [pc, #292]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040fc:	e001      	b.n	8004102 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80040fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4944      	ldr	r1, [pc, #272]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800410a:	428b      	cmp	r3, r1
 800410c:	d101      	bne.n	8004112 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800410e:	4b44      	ldr	r3, [pc, #272]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004110:	e001      	b.n	8004116 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004112:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004116:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800411a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800411c:	2300      	movs	r3, #0
 800411e:	60bb      	str	r3, [r7, #8]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	60bb      	str	r3, [r7, #8]
 8004128:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004136:	f043 0204 	orr.w	r2, r3, #4
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff fe4a 	bl	8003dd8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004144:	e089      	b.n	800425a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b02      	cmp	r3, #2
 800414e:	d107      	bne.n	8004160 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004156:	2b00      	cmp	r3, #0
 8004158:	d002      	beq.n	8004160 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f8be 	bl	80042dc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b01      	cmp	r3, #1
 8004168:	d107      	bne.n	800417a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 f8fd 	bl	8004374 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004180:	2b40      	cmp	r3, #64	@ 0x40
 8004182:	d12f      	bne.n	80041e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b00      	cmp	r3, #0
 800418c:	d02a      	beq.n	80041e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800419c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a1e      	ldr	r2, [pc, #120]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d101      	bne.n	80041ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80041a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041aa:	e001      	b.n	80041b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80041ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4919      	ldr	r1, [pc, #100]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041b8:	428b      	cmp	r3, r1
 80041ba:	d101      	bne.n	80041c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80041bc:	4b18      	ldr	r3, [pc, #96]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041be:	e001      	b.n	80041c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80041c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041c8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	f043 0202 	orr.w	r2, r3, #2
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff fdfa 	bl	8003dd8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b08      	cmp	r3, #8
 80041ec:	d136      	bne.n	800425c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	f003 0320 	and.w	r3, r3, #32
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d031      	beq.n	800425c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a07      	ldr	r2, [pc, #28]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d101      	bne.n	8004206 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004202:	4b07      	ldr	r3, [pc, #28]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004204:	e001      	b.n	800420a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004206:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4902      	ldr	r1, [pc, #8]	@ (800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004212:	428b      	cmp	r3, r1
 8004214:	d106      	bne.n	8004224 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004216:	4b02      	ldr	r3, [pc, #8]	@ (8004220 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004218:	e006      	b.n	8004228 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800421a:	bf00      	nop
 800421c:	40003800 	.word	0x40003800
 8004220:	40003400 	.word	0x40003400
 8004224:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004228:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800422c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800423c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424a:	f043 0204 	orr.w	r2, r3, #4
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f7ff fdc0 	bl	8003dd8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004258:	e000      	b.n	800425c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800425a:	bf00      	nop
}
 800425c:	bf00      	nop
 800425e:	3720      	adds	r7, #32
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	1c99      	adds	r1, r3, #2
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	6251      	str	r1, [r2, #36]	@ 0x24
 800428a:	881a      	ldrh	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004296:	b29b      	uxth	r3, r3
 8004298:	3b01      	subs	r3, #1
 800429a:	b29a      	uxth	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d113      	bne.n	80042d2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042be:	b29b      	uxth	r3, r3
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d106      	bne.n	80042d2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f7ff ffc9 	bl	8004264 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042d2:	bf00      	nop
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	1c99      	adds	r1, r3, #2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6251      	str	r1, [r2, #36]	@ 0x24
 80042ee:	8819      	ldrh	r1, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a1d      	ldr	r2, [pc, #116]	@ (800436c <I2SEx_TxISR_I2SExt+0x90>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d101      	bne.n	80042fe <I2SEx_TxISR_I2SExt+0x22>
 80042fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004370 <I2SEx_TxISR_I2SExt+0x94>)
 80042fc:	e001      	b.n	8004302 <I2SEx_TxISR_I2SExt+0x26>
 80042fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004302:	460a      	mov	r2, r1
 8004304:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d121      	bne.n	8004362 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a12      	ldr	r2, [pc, #72]	@ (800436c <I2SEx_TxISR_I2SExt+0x90>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d101      	bne.n	800432c <I2SEx_TxISR_I2SExt+0x50>
 8004328:	4b11      	ldr	r3, [pc, #68]	@ (8004370 <I2SEx_TxISR_I2SExt+0x94>)
 800432a:	e001      	b.n	8004330 <I2SEx_TxISR_I2SExt+0x54>
 800432c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	490d      	ldr	r1, [pc, #52]	@ (800436c <I2SEx_TxISR_I2SExt+0x90>)
 8004338:	428b      	cmp	r3, r1
 800433a:	d101      	bne.n	8004340 <I2SEx_TxISR_I2SExt+0x64>
 800433c:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <I2SEx_TxISR_I2SExt+0x94>)
 800433e:	e001      	b.n	8004344 <I2SEx_TxISR_I2SExt+0x68>
 8004340:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004344:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004348:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d106      	bne.n	8004362 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff ff81 	bl	8004264 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004362:	bf00      	nop
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40003800 	.word	0x40003800
 8004370:	40003400 	.word	0x40003400

08004374 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68d8      	ldr	r0, [r3, #12]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004386:	1c99      	adds	r1, r3, #2
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800438c:	b282      	uxth	r2, r0
 800438e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004394:	b29b      	uxth	r3, r3
 8004396:	3b01      	subs	r3, #1
 8004398:	b29a      	uxth	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d113      	bne.n	80043d0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043b6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043bc:	b29b      	uxth	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d106      	bne.n	80043d0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f7ff ff4a 	bl	8004264 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043d0:	bf00      	nop
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a20      	ldr	r2, [pc, #128]	@ (8004468 <I2SEx_RxISR_I2SExt+0x90>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d101      	bne.n	80043ee <I2SEx_RxISR_I2SExt+0x16>
 80043ea:	4b20      	ldr	r3, [pc, #128]	@ (800446c <I2SEx_RxISR_I2SExt+0x94>)
 80043ec:	e001      	b.n	80043f2 <I2SEx_RxISR_I2SExt+0x1a>
 80043ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043f2:	68d8      	ldr	r0, [r3, #12]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f8:	1c99      	adds	r1, r3, #2
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043fe:	b282      	uxth	r2, r0
 8004400:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d121      	bne.n	800445e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a12      	ldr	r2, [pc, #72]	@ (8004468 <I2SEx_RxISR_I2SExt+0x90>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d101      	bne.n	8004428 <I2SEx_RxISR_I2SExt+0x50>
 8004424:	4b11      	ldr	r3, [pc, #68]	@ (800446c <I2SEx_RxISR_I2SExt+0x94>)
 8004426:	e001      	b.n	800442c <I2SEx_RxISR_I2SExt+0x54>
 8004428:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	490d      	ldr	r1, [pc, #52]	@ (8004468 <I2SEx_RxISR_I2SExt+0x90>)
 8004434:	428b      	cmp	r3, r1
 8004436:	d101      	bne.n	800443c <I2SEx_RxISR_I2SExt+0x64>
 8004438:	4b0c      	ldr	r3, [pc, #48]	@ (800446c <I2SEx_RxISR_I2SExt+0x94>)
 800443a:	e001      	b.n	8004440 <I2SEx_RxISR_I2SExt+0x68>
 800443c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004440:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004444:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800444a:	b29b      	uxth	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d106      	bne.n	800445e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff ff03 	bl	8004264 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800445e:	bf00      	nop
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	40003800 	.word	0x40003800
 800446c:	40003400 	.word	0x40003400

08004470 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e267      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d075      	beq.n	800457a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800448e:	4b88      	ldr	r3, [pc, #544]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 030c 	and.w	r3, r3, #12
 8004496:	2b04      	cmp	r3, #4
 8004498:	d00c      	beq.n	80044b4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800449a:	4b85      	ldr	r3, [pc, #532]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d112      	bne.n	80044cc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044a6:	4b82      	ldr	r3, [pc, #520]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044b2:	d10b      	bne.n	80044cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044b4:	4b7e      	ldr	r3, [pc, #504]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d05b      	beq.n	8004578 <HAL_RCC_OscConfig+0x108>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d157      	bne.n	8004578 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e242      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d4:	d106      	bne.n	80044e4 <HAL_RCC_OscConfig+0x74>
 80044d6:	4b76      	ldr	r3, [pc, #472]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a75      	ldr	r2, [pc, #468]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	e01d      	b.n	8004520 <HAL_RCC_OscConfig+0xb0>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044ec:	d10c      	bne.n	8004508 <HAL_RCC_OscConfig+0x98>
 80044ee:	4b70      	ldr	r3, [pc, #448]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a6f      	ldr	r2, [pc, #444]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	4b6d      	ldr	r3, [pc, #436]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a6c      	ldr	r2, [pc, #432]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	e00b      	b.n	8004520 <HAL_RCC_OscConfig+0xb0>
 8004508:	4b69      	ldr	r3, [pc, #420]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a68      	ldr	r2, [pc, #416]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800450e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	4b66      	ldr	r3, [pc, #408]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a65      	ldr	r2, [pc, #404]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800451a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800451e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d013      	beq.n	8004550 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004528:	f7fc fd92 	bl	8001050 <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004530:	f7fc fd8e 	bl	8001050 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b64      	cmp	r3, #100	@ 0x64
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e207      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004542:	4b5b      	ldr	r3, [pc, #364]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0f0      	beq.n	8004530 <HAL_RCC_OscConfig+0xc0>
 800454e:	e014      	b.n	800457a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7fc fd7e 	bl	8001050 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004558:	f7fc fd7a 	bl	8001050 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b64      	cmp	r3, #100	@ 0x64
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e1f3      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800456a:	4b51      	ldr	r3, [pc, #324]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0xe8>
 8004576:	e000      	b.n	800457a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d063      	beq.n	800464e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004586:	4b4a      	ldr	r3, [pc, #296]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00b      	beq.n	80045aa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004592:	4b47      	ldr	r3, [pc, #284]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800459a:	2b08      	cmp	r3, #8
 800459c:	d11c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800459e:	4b44      	ldr	r3, [pc, #272]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d116      	bne.n	80045d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045aa:	4b41      	ldr	r3, [pc, #260]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d005      	beq.n	80045c2 <HAL_RCC_OscConfig+0x152>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d001      	beq.n	80045c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e1c7      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045c2:	4b3b      	ldr	r3, [pc, #236]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	4937      	ldr	r1, [pc, #220]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045d6:	e03a      	b.n	800464e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d020      	beq.n	8004622 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e0:	4b34      	ldr	r3, [pc, #208]	@ (80046b4 <HAL_RCC_OscConfig+0x244>)
 80045e2:	2201      	movs	r2, #1
 80045e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e6:	f7fc fd33 	bl	8001050 <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ec:	e008      	b.n	8004600 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ee:	f7fc fd2f 	bl	8001050 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e1a8      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004600:	4b2b      	ldr	r3, [pc, #172]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f0      	beq.n	80045ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800460c:	4b28      	ldr	r3, [pc, #160]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	4925      	ldr	r1, [pc, #148]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 800461c:	4313      	orrs	r3, r2
 800461e:	600b      	str	r3, [r1, #0]
 8004620:	e015      	b.n	800464e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004622:	4b24      	ldr	r3, [pc, #144]	@ (80046b4 <HAL_RCC_OscConfig+0x244>)
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004628:	f7fc fd12 	bl	8001050 <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004630:	f7fc fd0e 	bl	8001050 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e187      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004642:	4b1b      	ldr	r3, [pc, #108]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f0      	bne.n	8004630 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d036      	beq.n	80046c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d016      	beq.n	8004690 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004662:	4b15      	ldr	r3, [pc, #84]	@ (80046b8 <HAL_RCC_OscConfig+0x248>)
 8004664:	2201      	movs	r2, #1
 8004666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004668:	f7fc fcf2 	bl	8001050 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004670:	f7fc fcee 	bl	8001050 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e167      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004682:	4b0b      	ldr	r3, [pc, #44]	@ (80046b0 <HAL_RCC_OscConfig+0x240>)
 8004684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0x200>
 800468e:	e01b      	b.n	80046c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004690:	4b09      	ldr	r3, [pc, #36]	@ (80046b8 <HAL_RCC_OscConfig+0x248>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004696:	f7fc fcdb 	bl	8001050 <HAL_GetTick>
 800469a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800469c:	e00e      	b.n	80046bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800469e:	f7fc fcd7 	bl	8001050 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d907      	bls.n	80046bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e150      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
 80046b0:	40023800 	.word	0x40023800
 80046b4:	42470000 	.word	0x42470000
 80046b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046bc:	4b88      	ldr	r3, [pc, #544]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80046be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1ea      	bne.n	800469e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 8097 	beq.w	8004804 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046d6:	2300      	movs	r3, #0
 80046d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046da:	4b81      	ldr	r3, [pc, #516]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10f      	bne.n	8004706 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046e6:	2300      	movs	r3, #0
 80046e8:	60bb      	str	r3, [r7, #8]
 80046ea:	4b7d      	ldr	r3, [pc, #500]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80046ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ee:	4a7c      	ldr	r2, [pc, #496]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80046f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80046f6:	4b7a      	ldr	r3, [pc, #488]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80046f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046fe:	60bb      	str	r3, [r7, #8]
 8004700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004702:	2301      	movs	r3, #1
 8004704:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004706:	4b77      	ldr	r3, [pc, #476]	@ (80048e4 <HAL_RCC_OscConfig+0x474>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800470e:	2b00      	cmp	r3, #0
 8004710:	d118      	bne.n	8004744 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004712:	4b74      	ldr	r3, [pc, #464]	@ (80048e4 <HAL_RCC_OscConfig+0x474>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a73      	ldr	r2, [pc, #460]	@ (80048e4 <HAL_RCC_OscConfig+0x474>)
 8004718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800471c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800471e:	f7fc fc97 	bl	8001050 <HAL_GetTick>
 8004722:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004724:	e008      	b.n	8004738 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004726:	f7fc fc93 	bl	8001050 <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e10c      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004738:	4b6a      	ldr	r3, [pc, #424]	@ (80048e4 <HAL_RCC_OscConfig+0x474>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0f0      	beq.n	8004726 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d106      	bne.n	800475a <HAL_RCC_OscConfig+0x2ea>
 800474c:	4b64      	ldr	r3, [pc, #400]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 800474e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004750:	4a63      	ldr	r2, [pc, #396]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	6713      	str	r3, [r2, #112]	@ 0x70
 8004758:	e01c      	b.n	8004794 <HAL_RCC_OscConfig+0x324>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	2b05      	cmp	r3, #5
 8004760:	d10c      	bne.n	800477c <HAL_RCC_OscConfig+0x30c>
 8004762:	4b5f      	ldr	r3, [pc, #380]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004766:	4a5e      	ldr	r2, [pc, #376]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004768:	f043 0304 	orr.w	r3, r3, #4
 800476c:	6713      	str	r3, [r2, #112]	@ 0x70
 800476e:	4b5c      	ldr	r3, [pc, #368]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004772:	4a5b      	ldr	r2, [pc, #364]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	6713      	str	r3, [r2, #112]	@ 0x70
 800477a:	e00b      	b.n	8004794 <HAL_RCC_OscConfig+0x324>
 800477c:	4b58      	ldr	r3, [pc, #352]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 800477e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004780:	4a57      	ldr	r2, [pc, #348]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004782:	f023 0301 	bic.w	r3, r3, #1
 8004786:	6713      	str	r3, [r2, #112]	@ 0x70
 8004788:	4b55      	ldr	r3, [pc, #340]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 800478a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478c:	4a54      	ldr	r2, [pc, #336]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 800478e:	f023 0304 	bic.w	r3, r3, #4
 8004792:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d015      	beq.n	80047c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800479c:	f7fc fc58 	bl	8001050 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a2:	e00a      	b.n	80047ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a4:	f7fc fc54 	bl	8001050 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e0cb      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ba:	4b49      	ldr	r3, [pc, #292]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80047bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0ee      	beq.n	80047a4 <HAL_RCC_OscConfig+0x334>
 80047c6:	e014      	b.n	80047f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c8:	f7fc fc42 	bl	8001050 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ce:	e00a      	b.n	80047e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d0:	f7fc fc3e 	bl	8001050 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047de:	4293      	cmp	r3, r2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e0b5      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047e6:	4b3e      	ldr	r3, [pc, #248]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80047e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1ee      	bne.n	80047d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047f2:	7dfb      	ldrb	r3, [r7, #23]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d105      	bne.n	8004804 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f8:	4b39      	ldr	r3, [pc, #228]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80047fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fc:	4a38      	ldr	r2, [pc, #224]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80047fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004802:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 80a1 	beq.w	8004950 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800480e:	4b34      	ldr	r3, [pc, #208]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 030c 	and.w	r3, r3, #12
 8004816:	2b08      	cmp	r3, #8
 8004818:	d05c      	beq.n	80048d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	2b02      	cmp	r3, #2
 8004820:	d141      	bne.n	80048a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004822:	4b31      	ldr	r3, [pc, #196]	@ (80048e8 <HAL_RCC_OscConfig+0x478>)
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004828:	f7fc fc12 	bl	8001050 <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004830:	f7fc fc0e 	bl	8001050 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e087      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004842:	4b27      	ldr	r3, [pc, #156]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69da      	ldr	r2, [r3, #28]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485c:	019b      	lsls	r3, r3, #6
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	085b      	lsrs	r3, r3, #1
 8004866:	3b01      	subs	r3, #1
 8004868:	041b      	lsls	r3, r3, #16
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004870:	061b      	lsls	r3, r3, #24
 8004872:	491b      	ldr	r1, [pc, #108]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 8004874:	4313      	orrs	r3, r2
 8004876:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004878:	4b1b      	ldr	r3, [pc, #108]	@ (80048e8 <HAL_RCC_OscConfig+0x478>)
 800487a:	2201      	movs	r2, #1
 800487c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487e:	f7fc fbe7 	bl	8001050 <HAL_GetTick>
 8004882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004884:	e008      	b.n	8004898 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004886:	f7fc fbe3 	bl	8001050 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e05c      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004898:	4b11      	ldr	r3, [pc, #68]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0f0      	beq.n	8004886 <HAL_RCC_OscConfig+0x416>
 80048a4:	e054      	b.n	8004950 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a6:	4b10      	ldr	r3, [pc, #64]	@ (80048e8 <HAL_RCC_OscConfig+0x478>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ac:	f7fc fbd0 	bl	8001050 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b4:	f7fc fbcc 	bl	8001050 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e045      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048c6:	4b06      	ldr	r3, [pc, #24]	@ (80048e0 <HAL_RCC_OscConfig+0x470>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1f0      	bne.n	80048b4 <HAL_RCC_OscConfig+0x444>
 80048d2:	e03d      	b.n	8004950 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d107      	bne.n	80048ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e038      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
 80048e0:	40023800 	.word	0x40023800
 80048e4:	40007000 	.word	0x40007000
 80048e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048ec:	4b1b      	ldr	r3, [pc, #108]	@ (800495c <HAL_RCC_OscConfig+0x4ec>)
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d028      	beq.n	800494c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004904:	429a      	cmp	r2, r3
 8004906:	d121      	bne.n	800494c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004912:	429a      	cmp	r2, r3
 8004914:	d11a      	bne.n	800494c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800491c:	4013      	ands	r3, r2
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004922:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004924:	4293      	cmp	r3, r2
 8004926:	d111      	bne.n	800494c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004932:	085b      	lsrs	r3, r3, #1
 8004934:	3b01      	subs	r3, #1
 8004936:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004938:	429a      	cmp	r2, r3
 800493a:	d107      	bne.n	800494c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004946:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004948:	429a      	cmp	r2, r3
 800494a:	d001      	beq.n	8004950 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e000      	b.n	8004952 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3718      	adds	r7, #24
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40023800 	.word	0x40023800

08004960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e0cc      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004974:	4b68      	ldr	r3, [pc, #416]	@ (8004b18 <HAL_RCC_ClockConfig+0x1b8>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d90c      	bls.n	800499c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004982:	4b65      	ldr	r3, [pc, #404]	@ (8004b18 <HAL_RCC_ClockConfig+0x1b8>)
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	b2d2      	uxtb	r2, r2
 8004988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800498a:	4b63      	ldr	r3, [pc, #396]	@ (8004b18 <HAL_RCC_ClockConfig+0x1b8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	429a      	cmp	r2, r3
 8004996:	d001      	beq.n	800499c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e0b8      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0302 	and.w	r3, r3, #2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d020      	beq.n	80049ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0304 	and.w	r3, r3, #4
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d005      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049b4:	4b59      	ldr	r3, [pc, #356]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	4a58      	ldr	r2, [pc, #352]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d005      	beq.n	80049d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049cc:	4b53      	ldr	r3, [pc, #332]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	4a52      	ldr	r2, [pc, #328]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049d8:	4b50      	ldr	r3, [pc, #320]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	494d      	ldr	r1, [pc, #308]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d044      	beq.n	8004a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d107      	bne.n	8004a0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049fe:	4b47      	ldr	r3, [pc, #284]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d119      	bne.n	8004a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e07f      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d003      	beq.n	8004a1e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a1a:	2b03      	cmp	r3, #3
 8004a1c:	d107      	bne.n	8004a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a1e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d109      	bne.n	8004a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e06f      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a2e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e067      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a3e:	4b37      	ldr	r3, [pc, #220]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f023 0203 	bic.w	r2, r3, #3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	4934      	ldr	r1, [pc, #208]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a50:	f7fc fafe 	bl	8001050 <HAL_GetTick>
 8004a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a56:	e00a      	b.n	8004a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a58:	f7fc fafa 	bl	8001050 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e04f      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a6e:	4b2b      	ldr	r3, [pc, #172]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 020c 	and.w	r2, r3, #12
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d1eb      	bne.n	8004a58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a80:	4b25      	ldr	r3, [pc, #148]	@ (8004b18 <HAL_RCC_ClockConfig+0x1b8>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d20c      	bcs.n	8004aa8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8e:	4b22      	ldr	r3, [pc, #136]	@ (8004b18 <HAL_RCC_ClockConfig+0x1b8>)
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a96:	4b20      	ldr	r3, [pc, #128]	@ (8004b18 <HAL_RCC_ClockConfig+0x1b8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0307 	and.w	r3, r3, #7
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d001      	beq.n	8004aa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e032      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0304 	and.w	r3, r3, #4
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d008      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ab4:	4b19      	ldr	r3, [pc, #100]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	4916      	ldr	r1, [pc, #88]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0308 	and.w	r3, r3, #8
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d009      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ad2:	4b12      	ldr	r3, [pc, #72]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	490e      	ldr	r1, [pc, #56]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ae6:	f000 f821 	bl	8004b2c <HAL_RCC_GetSysClockFreq>
 8004aea:	4602      	mov	r2, r0
 8004aec:	4b0b      	ldr	r3, [pc, #44]	@ (8004b1c <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	f003 030f 	and.w	r3, r3, #15
 8004af6:	490a      	ldr	r1, [pc, #40]	@ (8004b20 <HAL_RCC_ClockConfig+0x1c0>)
 8004af8:	5ccb      	ldrb	r3, [r1, r3]
 8004afa:	fa22 f303 	lsr.w	r3, r2, r3
 8004afe:	4a09      	ldr	r2, [pc, #36]	@ (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b02:	4b09      	ldr	r3, [pc, #36]	@ (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7fc fa5e 	bl	8000fc8 <HAL_InitTick>

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	40023c00 	.word	0x40023c00
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	08009b44 	.word	0x08009b44
 8004b24:	20000000 	.word	0x20000000
 8004b28:	20000004 	.word	0x20000004

08004b2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b30:	b094      	sub	sp, #80	@ 0x50
 8004b32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b34:	2300      	movs	r3, #0
 8004b36:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b44:	4b79      	ldr	r3, [pc, #484]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f003 030c 	and.w	r3, r3, #12
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d00d      	beq.n	8004b6c <HAL_RCC_GetSysClockFreq+0x40>
 8004b50:	2b08      	cmp	r3, #8
 8004b52:	f200 80e1 	bhi.w	8004d18 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <HAL_RCC_GetSysClockFreq+0x34>
 8004b5a:	2b04      	cmp	r3, #4
 8004b5c:	d003      	beq.n	8004b66 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b5e:	e0db      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b60:	4b73      	ldr	r3, [pc, #460]	@ (8004d30 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b62:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b64:	e0db      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b66:	4b73      	ldr	r3, [pc, #460]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b6a:	e0d8      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b6c:	4b6f      	ldr	r3, [pc, #444]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b74:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b76:	4b6d      	ldr	r3, [pc, #436]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d063      	beq.n	8004c4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b82:	4b6a      	ldr	r3, [pc, #424]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	099b      	lsrs	r3, r3, #6
 8004b88:	2200      	movs	r2, #0
 8004b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b94:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b96:	2300      	movs	r3, #0
 8004b98:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b9e:	4622      	mov	r2, r4
 8004ba0:	462b      	mov	r3, r5
 8004ba2:	f04f 0000 	mov.w	r0, #0
 8004ba6:	f04f 0100 	mov.w	r1, #0
 8004baa:	0159      	lsls	r1, r3, #5
 8004bac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bb0:	0150      	lsls	r0, r2, #5
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4621      	mov	r1, r4
 8004bb8:	1a51      	subs	r1, r2, r1
 8004bba:	6139      	str	r1, [r7, #16]
 8004bbc:	4629      	mov	r1, r5
 8004bbe:	eb63 0301 	sbc.w	r3, r3, r1
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	018b      	lsls	r3, r1, #6
 8004bd4:	4651      	mov	r1, sl
 8004bd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bda:	4651      	mov	r1, sl
 8004bdc:	018a      	lsls	r2, r1, #6
 8004bde:	4651      	mov	r1, sl
 8004be0:	ebb2 0801 	subs.w	r8, r2, r1
 8004be4:	4659      	mov	r1, fp
 8004be6:	eb63 0901 	sbc.w	r9, r3, r1
 8004bea:	f04f 0200 	mov.w	r2, #0
 8004bee:	f04f 0300 	mov.w	r3, #0
 8004bf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bfe:	4690      	mov	r8, r2
 8004c00:	4699      	mov	r9, r3
 8004c02:	4623      	mov	r3, r4
 8004c04:	eb18 0303 	adds.w	r3, r8, r3
 8004c08:	60bb      	str	r3, [r7, #8]
 8004c0a:	462b      	mov	r3, r5
 8004c0c:	eb49 0303 	adc.w	r3, r9, r3
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	f04f 0200 	mov.w	r2, #0
 8004c16:	f04f 0300 	mov.w	r3, #0
 8004c1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c1e:	4629      	mov	r1, r5
 8004c20:	024b      	lsls	r3, r1, #9
 8004c22:	4621      	mov	r1, r4
 8004c24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c28:	4621      	mov	r1, r4
 8004c2a:	024a      	lsls	r2, r1, #9
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	4619      	mov	r1, r3
 8004c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c32:	2200      	movs	r2, #0
 8004c34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c3c:	f7fb fac4 	bl	80001c8 <__aeabi_uldivmod>
 8004c40:	4602      	mov	r2, r0
 8004c42:	460b      	mov	r3, r1
 8004c44:	4613      	mov	r3, r2
 8004c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c48:	e058      	b.n	8004cfc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c4a:	4b38      	ldr	r3, [pc, #224]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	099b      	lsrs	r3, r3, #6
 8004c50:	2200      	movs	r2, #0
 8004c52:	4618      	mov	r0, r3
 8004c54:	4611      	mov	r1, r2
 8004c56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c5a:	623b      	str	r3, [r7, #32]
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c64:	4642      	mov	r2, r8
 8004c66:	464b      	mov	r3, r9
 8004c68:	f04f 0000 	mov.w	r0, #0
 8004c6c:	f04f 0100 	mov.w	r1, #0
 8004c70:	0159      	lsls	r1, r3, #5
 8004c72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c76:	0150      	lsls	r0, r2, #5
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c82:	4649      	mov	r1, r9
 8004c84:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	f04f 0300 	mov.w	r3, #0
 8004c90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c9c:	ebb2 040a 	subs.w	r4, r2, sl
 8004ca0:	eb63 050b 	sbc.w	r5, r3, fp
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	f04f 0300 	mov.w	r3, #0
 8004cac:	00eb      	lsls	r3, r5, #3
 8004cae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cb2:	00e2      	lsls	r2, r4, #3
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	461d      	mov	r5, r3
 8004cb8:	4643      	mov	r3, r8
 8004cba:	18e3      	adds	r3, r4, r3
 8004cbc:	603b      	str	r3, [r7, #0]
 8004cbe:	464b      	mov	r3, r9
 8004cc0:	eb45 0303 	adc.w	r3, r5, r3
 8004cc4:	607b      	str	r3, [r7, #4]
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	028b      	lsls	r3, r1, #10
 8004cd6:	4621      	mov	r1, r4
 8004cd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cdc:	4621      	mov	r1, r4
 8004cde:	028a      	lsls	r2, r1, #10
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	61bb      	str	r3, [r7, #24]
 8004cea:	61fa      	str	r2, [r7, #28]
 8004cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cf0:	f7fb fa6a 	bl	80001c8 <__aeabi_uldivmod>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	0c1b      	lsrs	r3, r3, #16
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	3301      	adds	r3, #1
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d14:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d16:	e002      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d18:	4b05      	ldr	r3, [pc, #20]	@ (8004d30 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3750      	adds	r7, #80	@ 0x50
 8004d24:	46bd      	mov	sp, r7
 8004d26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d2a:	bf00      	nop
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	00f42400 	.word	0x00f42400
 8004d34:	007a1200 	.word	0x007a1200

08004d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d3c:	4b03      	ldr	r3, [pc, #12]	@ (8004d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000000 	.word	0x20000000

08004d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d54:	f7ff fff0 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	4b05      	ldr	r3, [pc, #20]	@ (8004d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	0a9b      	lsrs	r3, r3, #10
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	4903      	ldr	r1, [pc, #12]	@ (8004d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d66:	5ccb      	ldrb	r3, [r1, r3]
 8004d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40023800 	.word	0x40023800
 8004d74:	08009b54 	.word	0x08009b54

08004d78 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d105      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d035      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004da0:	4b62      	ldr	r3, [pc, #392]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004da6:	f7fc f953 	bl	8001050 <HAL_GetTick>
 8004daa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dae:	f7fc f94f 	bl	8001050 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e0b0      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dc0:	4b5b      	ldr	r3, [pc, #364]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1f0      	bne.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	019a      	lsls	r2, r3, #6
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	071b      	lsls	r3, r3, #28
 8004dd8:	4955      	ldr	r1, [pc, #340]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004de0:	4b52      	ldr	r3, [pc, #328]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004de6:	f7fc f933 	bl	8001050 <HAL_GetTick>
 8004dea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dec:	e008      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dee:	f7fc f92f 	bl	8001050 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e090      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e00:	4b4b      	ldr	r3, [pc, #300]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0f0      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 8083 	beq.w	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	4b44      	ldr	r3, [pc, #272]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	4a43      	ldr	r2, [pc, #268]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e2a:	4b41      	ldr	r3, [pc, #260]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e36:	4b3f      	ldr	r3, [pc, #252]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a3e      	ldr	r2, [pc, #248]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e40:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e42:	f7fc f905 	bl	8001050 <HAL_GetTick>
 8004e46:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e48:	e008      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4a:	f7fc f901 	bl	8001050 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e062      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e5c:	4b35      	ldr	r3, [pc, #212]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0f0      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e68:	4b31      	ldr	r3, [pc, #196]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e70:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d02f      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d028      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e86:	4b2a      	ldr	r3, [pc, #168]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e8e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e90:	4b29      	ldr	r3, [pc, #164]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e92:	2201      	movs	r2, #1
 8004e94:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e96:	4b28      	ldr	r3, [pc, #160]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e9c:	4a24      	ldr	r2, [pc, #144]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ea2:	4b23      	ldr	r3, [pc, #140]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d114      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004eae:	f7fc f8cf 	bl	8001050 <HAL_GetTick>
 8004eb2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb4:	e00a      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eb6:	f7fc f8cb 	bl	8001050 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e02a      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ecc:	4b18      	ldr	r3, [pc, #96]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d0ee      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ee4:	d10d      	bne.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004ee6:	4b12      	ldr	r3, [pc, #72]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004ef6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004efa:	490d      	ldr	r1, [pc, #52]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	608b      	str	r3, [r1, #8]
 8004f00:	e005      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004f02:	4b0b      	ldr	r3, [pc, #44]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	4a0a      	ldr	r2, [pc, #40]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f08:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f0c:	6093      	str	r3, [r2, #8]
 8004f0e:	4b08      	ldr	r3, [pc, #32]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f10:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f1a:	4905      	ldr	r1, [pc, #20]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3718      	adds	r7, #24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	42470068 	.word	0x42470068
 8004f30:	40023800 	.word	0x40023800
 8004f34:	40007000 	.word	0x40007000
 8004f38:	42470e40 	.word	0x42470e40

08004f3c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d13f      	bne.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004f5a:	4b24      	ldr	r3, [pc, #144]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f62:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d006      	beq.n	8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f70:	d12f      	bne.n	8004fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004f72:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f74:	617b      	str	r3, [r7, #20]
          break;
 8004f76:	e02f      	b.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004f78:	4b1c      	ldr	r3, [pc, #112]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f84:	d108      	bne.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f86:	4b19      	ldr	r3, [pc, #100]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f8e:	4a19      	ldr	r2, [pc, #100]	@ (8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	613b      	str	r3, [r7, #16]
 8004f96:	e007      	b.n	8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f98:	4b14      	ldr	r3, [pc, #80]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fa0:	4a15      	ldr	r2, [pc, #84]	@ (8004ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004fa8:	4b10      	ldr	r3, [pc, #64]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fae:	099b      	lsrs	r3, r3, #6
 8004fb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	fb02 f303 	mul.w	r3, r2, r3
 8004fba:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fc2:	0f1b      	lsrs	r3, r3, #28
 8004fc4:	f003 0307 	and.w	r3, r3, #7
 8004fc8:	68ba      	ldr	r2, [r7, #8]
 8004fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fce:	617b      	str	r3, [r7, #20]
          break;
 8004fd0:	e002      	b.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]
          break;
 8004fd6:	bf00      	nop
        }
      }
      break;
 8004fd8:	e000      	b.n	8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004fda:	bf00      	nop
    }
  }
  return frequency;
 8004fdc:	697b      	ldr	r3, [r7, #20]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	371c      	adds	r7, #28
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40023800 	.word	0x40023800
 8004ff0:	00bb8000 	.word	0x00bb8000
 8004ff4:	007a1200 	.word	0x007a1200
 8004ff8:	00f42400 	.word	0x00f42400

08004ffc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e07b      	b.n	8005106 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	2b00      	cmp	r3, #0
 8005014:	d108      	bne.n	8005028 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800501e:	d009      	beq.n	8005034 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	61da      	str	r2, [r3, #28]
 8005026:	e005      	b.n	8005034 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fb fe22 	bl	8000c98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800506a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800507c:	431a      	orrs	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050a4:	431a      	orrs	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b8:	ea42 0103 	orr.w	r1, r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	0c1b      	lsrs	r3, r3, #16
 80050d2:	f003 0104 	and.w	r1, r3, #4
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050da:	f003 0210 	and.w	r2, r3, #16
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	69da      	ldr	r2, [r3, #28]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800510e:	b580      	push	{r7, lr}
 8005110:	b082      	sub	sp, #8
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e041      	b.n	80051a4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d106      	bne.n	800513a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f7fb fdf7 	bl	8000d28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2202      	movs	r2, #2
 800513e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3304      	adds	r3, #4
 800514a:	4619      	mov	r1, r3
 800514c:	4610      	mov	r0, r2
 800514e:	f000 fa47 	bl	80055e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3708      	adds	r7, #8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e041      	b.n	8005242 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d106      	bne.n	80051d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f839 	bl	800524a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f000 f9f8 	bl	80055e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3708      	adds	r7, #8
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b082      	sub	sp, #8
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
 8005266:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e041      	b.n	80052f6 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d106      	bne.n	800528c <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f839 	bl	80052fe <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2202      	movs	r2, #2
 8005290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3304      	adds	r3, #4
 800529c:	4619      	mov	r1, r3
 800529e:	4610      	mov	r0, r2
 80052a0:	f000 f99e 	bl	80055e0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f022 0208 	bic.w	r2, r2, #8
 80052b2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	6819      	ldr	r1, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
	...

08005314 <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005324:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800532c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005334:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800533c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d108      	bne.n	8005356 <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005344:	7bbb      	ldrb	r3, [r7, #14]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d105      	bne.n	8005356 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800534a:	7b7b      	ldrb	r3, [r7, #13]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d102      	bne.n	8005356 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005350:	7b3b      	ldrb	r3, [r7, #12]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d001      	beq.n	800535a <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e035      	b.n	80053c6 <HAL_TIM_OnePulse_Start+0xb2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2202      	movs	r2, #2
 800535e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2202      	movs	r2, #2
 8005366:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2202      	movs	r2, #2
 8005376:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2201      	movs	r2, #1
 8005380:	2100      	movs	r1, #0
 8005382:	4618      	mov	r0, r3
 8005384:	f000 fc98 	bl	8005cb8 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2201      	movs	r2, #1
 800538e:	2104      	movs	r1, #4
 8005390:	4618      	mov	r0, r3
 8005392:	f000 fc91 	bl	8005cb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a0d      	ldr	r2, [pc, #52]	@ (80053d0 <HAL_TIM_OnePulse_Start+0xbc>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d004      	beq.n	80053aa <HAL_TIM_OnePulse_Start+0x96>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a0b      	ldr	r2, [pc, #44]	@ (80053d4 <HAL_TIM_OnePulse_Start+0xc0>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d101      	bne.n	80053ae <HAL_TIM_OnePulse_Start+0x9a>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e000      	b.n	80053b0 <HAL_TIM_OnePulse_Start+0x9c>
 80053ae:	2300      	movs	r3, #0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d007      	beq.n	80053c4 <HAL_TIM_OnePulse_Start+0xb0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	40010000 	.word	0x40010000
 80053d4:	40010400 	.word	0x40010400

080053d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053e4:	2300      	movs	r3, #0
 80053e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d101      	bne.n	80053f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80053f2:	2302      	movs	r3, #2
 80053f4:	e0ae      	b.n	8005554 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b0c      	cmp	r3, #12
 8005402:	f200 809f 	bhi.w	8005544 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005406:	a201      	add	r2, pc, #4	@ (adr r2, 800540c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540c:	08005441 	.word	0x08005441
 8005410:	08005545 	.word	0x08005545
 8005414:	08005545 	.word	0x08005545
 8005418:	08005545 	.word	0x08005545
 800541c:	08005481 	.word	0x08005481
 8005420:	08005545 	.word	0x08005545
 8005424:	08005545 	.word	0x08005545
 8005428:	08005545 	.word	0x08005545
 800542c:	080054c3 	.word	0x080054c3
 8005430:	08005545 	.word	0x08005545
 8005434:	08005545 	.word	0x08005545
 8005438:	08005545 	.word	0x08005545
 800543c:	08005503 	.word	0x08005503
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68b9      	ldr	r1, [r7, #8]
 8005446:	4618      	mov	r0, r3
 8005448:	f000 f976 	bl	8005738 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699a      	ldr	r2, [r3, #24]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0208 	orr.w	r2, r2, #8
 800545a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	699a      	ldr	r2, [r3, #24]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 0204 	bic.w	r2, r2, #4
 800546a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6999      	ldr	r1, [r3, #24]
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	691a      	ldr	r2, [r3, #16]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	619a      	str	r2, [r3, #24]
      break;
 800547e:	e064      	b.n	800554a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68b9      	ldr	r1, [r7, #8]
 8005486:	4618      	mov	r0, r3
 8005488:	f000 f9c6 	bl	8005818 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699a      	ldr	r2, [r3, #24]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800549a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699a      	ldr	r2, [r3, #24]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6999      	ldr	r1, [r3, #24]
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	021a      	lsls	r2, r3, #8
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	619a      	str	r2, [r3, #24]
      break;
 80054c0:	e043      	b.n	800554a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f000 fa1b 	bl	8005904 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	69da      	ldr	r2, [r3, #28]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f042 0208 	orr.w	r2, r2, #8
 80054dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	69da      	ldr	r2, [r3, #28]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0204 	bic.w	r2, r2, #4
 80054ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	69d9      	ldr	r1, [r3, #28]
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	61da      	str	r2, [r3, #28]
      break;
 8005500:	e023      	b.n	800554a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68b9      	ldr	r1, [r7, #8]
 8005508:	4618      	mov	r0, r3
 800550a:	f000 fa6f 	bl	80059ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69da      	ldr	r2, [r3, #28]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800551c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69da      	ldr	r2, [r3, #28]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800552c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	69d9      	ldr	r1, [r3, #28]
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	021a      	lsls	r2, r3, #8
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	430a      	orrs	r2, r1
 8005540:	61da      	str	r2, [r3, #28]
      break;
 8005542:	e002      	b.n	800554a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	75fb      	strb	r3, [r7, #23]
      break;
 8005548:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005552:	7dfb      	ldrb	r3, [r7, #23]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005570:	2302      	movs	r3, #2
 8005572:	e031      	b.n	80055d8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005584:	6839      	ldr	r1, [r7, #0]
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 fa86 	bl	8005a98 <TIM_SlaveTimer_SetConfig>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d009      	beq.n	80055a6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e018      	b.n	80055d8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055b4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68da      	ldr	r2, [r3, #12]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055c4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3708      	adds	r7, #8
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4a46      	ldr	r2, [pc, #280]	@ (800570c <TIM_Base_SetConfig+0x12c>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d013      	beq.n	8005620 <TIM_Base_SetConfig+0x40>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055fe:	d00f      	beq.n	8005620 <TIM_Base_SetConfig+0x40>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a43      	ldr	r2, [pc, #268]	@ (8005710 <TIM_Base_SetConfig+0x130>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00b      	beq.n	8005620 <TIM_Base_SetConfig+0x40>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a42      	ldr	r2, [pc, #264]	@ (8005714 <TIM_Base_SetConfig+0x134>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d007      	beq.n	8005620 <TIM_Base_SetConfig+0x40>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a41      	ldr	r2, [pc, #260]	@ (8005718 <TIM_Base_SetConfig+0x138>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <TIM_Base_SetConfig+0x40>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a40      	ldr	r2, [pc, #256]	@ (800571c <TIM_Base_SetConfig+0x13c>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d108      	bne.n	8005632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4313      	orrs	r3, r2
 8005630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a35      	ldr	r2, [pc, #212]	@ (800570c <TIM_Base_SetConfig+0x12c>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d02b      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005640:	d027      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a32      	ldr	r2, [pc, #200]	@ (8005710 <TIM_Base_SetConfig+0x130>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d023      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a31      	ldr	r2, [pc, #196]	@ (8005714 <TIM_Base_SetConfig+0x134>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d01f      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a30      	ldr	r2, [pc, #192]	@ (8005718 <TIM_Base_SetConfig+0x138>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d01b      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a2f      	ldr	r2, [pc, #188]	@ (800571c <TIM_Base_SetConfig+0x13c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d017      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a2e      	ldr	r2, [pc, #184]	@ (8005720 <TIM_Base_SetConfig+0x140>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d013      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a2d      	ldr	r2, [pc, #180]	@ (8005724 <TIM_Base_SetConfig+0x144>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d00f      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a2c      	ldr	r2, [pc, #176]	@ (8005728 <TIM_Base_SetConfig+0x148>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d00b      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a2b      	ldr	r2, [pc, #172]	@ (800572c <TIM_Base_SetConfig+0x14c>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d007      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a2a      	ldr	r2, [pc, #168]	@ (8005730 <TIM_Base_SetConfig+0x150>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d003      	beq.n	8005692 <TIM_Base_SetConfig+0xb2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a29      	ldr	r2, [pc, #164]	@ (8005734 <TIM_Base_SetConfig+0x154>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d108      	bne.n	80056a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	689a      	ldr	r2, [r3, #8]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a10      	ldr	r2, [pc, #64]	@ (800570c <TIM_Base_SetConfig+0x12c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d003      	beq.n	80056d8 <TIM_Base_SetConfig+0xf8>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a12      	ldr	r2, [pc, #72]	@ (800571c <TIM_Base_SetConfig+0x13c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d103      	bne.n	80056e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	691a      	ldr	r2, [r3, #16]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d105      	bne.n	80056fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	f023 0201 	bic.w	r2, r3, #1
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	611a      	str	r2, [r3, #16]
  }
}
 80056fe:	bf00      	nop
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	40010000 	.word	0x40010000
 8005710:	40000400 	.word	0x40000400
 8005714:	40000800 	.word	0x40000800
 8005718:	40000c00 	.word	0x40000c00
 800571c:	40010400 	.word	0x40010400
 8005720:	40014000 	.word	0x40014000
 8005724:	40014400 	.word	0x40014400
 8005728:	40014800 	.word	0x40014800
 800572c:	40001800 	.word	0x40001800
 8005730:	40001c00 	.word	0x40001c00
 8005734:	40002000 	.word	0x40002000

08005738 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a1b      	ldr	r3, [r3, #32]
 800574c:	f023 0201 	bic.w	r2, r3, #1
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 0303 	bic.w	r3, r3, #3
 800576e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f023 0302 	bic.w	r3, r3, #2
 8005780:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a20      	ldr	r2, [pc, #128]	@ (8005810 <TIM_OC1_SetConfig+0xd8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d003      	beq.n	800579c <TIM_OC1_SetConfig+0x64>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a1f      	ldr	r2, [pc, #124]	@ (8005814 <TIM_OC1_SetConfig+0xdc>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d10c      	bne.n	80057b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f023 0308 	bic.w	r3, r3, #8
 80057a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	f023 0304 	bic.w	r3, r3, #4
 80057b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a15      	ldr	r2, [pc, #84]	@ (8005810 <TIM_OC1_SetConfig+0xd8>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d003      	beq.n	80057c6 <TIM_OC1_SetConfig+0x8e>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a14      	ldr	r2, [pc, #80]	@ (8005814 <TIM_OC1_SetConfig+0xdc>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d111      	bne.n	80057ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	4313      	orrs	r3, r2
 80057de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	621a      	str	r2, [r3, #32]
}
 8005804:	bf00      	nop
 8005806:	371c      	adds	r7, #28
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	40010000 	.word	0x40010000
 8005814:	40010400 	.word	0x40010400

08005818 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f023 0210 	bic.w	r2, r3, #16
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800584e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	021b      	lsls	r3, r3, #8
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f023 0320 	bic.w	r3, r3, #32
 8005862:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4313      	orrs	r3, r2
 800586e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a22      	ldr	r2, [pc, #136]	@ (80058fc <TIM_OC2_SetConfig+0xe4>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d003      	beq.n	8005880 <TIM_OC2_SetConfig+0x68>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a21      	ldr	r2, [pc, #132]	@ (8005900 <TIM_OC2_SetConfig+0xe8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d10d      	bne.n	800589c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005886:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	011b      	lsls	r3, r3, #4
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800589a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a17      	ldr	r2, [pc, #92]	@ (80058fc <TIM_OC2_SetConfig+0xe4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <TIM_OC2_SetConfig+0x94>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a16      	ldr	r2, [pc, #88]	@ (8005900 <TIM_OC2_SetConfig+0xe8>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d113      	bne.n	80058d4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	621a      	str	r2, [r3, #32]
}
 80058ee:	bf00      	nop
 80058f0:	371c      	adds	r7, #28
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	40010000 	.word	0x40010000
 8005900:	40010400 	.word	0x40010400

08005904 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005904:	b480      	push	{r7}
 8005906:	b087      	sub	sp, #28
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0303 	bic.w	r3, r3, #3
 800593a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	4313      	orrs	r3, r2
 8005944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800594c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	021b      	lsls	r3, r3, #8
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	4313      	orrs	r3, r2
 8005958:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a21      	ldr	r2, [pc, #132]	@ (80059e4 <TIM_OC3_SetConfig+0xe0>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d003      	beq.n	800596a <TIM_OC3_SetConfig+0x66>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a20      	ldr	r2, [pc, #128]	@ (80059e8 <TIM_OC3_SetConfig+0xe4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d10d      	bne.n	8005986 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005970:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	021b      	lsls	r3, r3, #8
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	4313      	orrs	r3, r2
 800597c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005984:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a16      	ldr	r2, [pc, #88]	@ (80059e4 <TIM_OC3_SetConfig+0xe0>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d003      	beq.n	8005996 <TIM_OC3_SetConfig+0x92>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a15      	ldr	r2, [pc, #84]	@ (80059e8 <TIM_OC3_SetConfig+0xe4>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d113      	bne.n	80059be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800599c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	011b      	lsls	r3, r3, #4
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	621a      	str	r2, [r3, #32]
}
 80059d8:	bf00      	nop
 80059da:	371c      	adds	r7, #28
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr
 80059e4:	40010000 	.word	0x40010000
 80059e8:	40010400 	.word	0x40010400

080059ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	69db      	ldr	r3, [r3, #28]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	031b      	lsls	r3, r3, #12
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a12      	ldr	r2, [pc, #72]	@ (8005a90 <TIM_OC4_SetConfig+0xa4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d003      	beq.n	8005a54 <TIM_OC4_SetConfig+0x68>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a11      	ldr	r2, [pc, #68]	@ (8005a94 <TIM_OC4_SetConfig+0xa8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d109      	bne.n	8005a68 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	019b      	lsls	r3, r3, #6
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	621a      	str	r2, [r3, #32]
}
 8005a82:	bf00      	nop
 8005a84:	371c      	adds	r7, #28
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	40010000 	.word	0x40010000
 8005a94:	40010400 	.word	0x40010400

08005a98 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	f023 0307 	bic.w	r3, r3, #7
 8005ac6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b70      	cmp	r3, #112	@ 0x70
 8005ae0:	d01a      	beq.n	8005b18 <TIM_SlaveTimer_SetConfig+0x80>
 8005ae2:	2b70      	cmp	r3, #112	@ 0x70
 8005ae4:	d860      	bhi.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
 8005ae6:	2b60      	cmp	r3, #96	@ 0x60
 8005ae8:	d054      	beq.n	8005b94 <TIM_SlaveTimer_SetConfig+0xfc>
 8005aea:	2b60      	cmp	r3, #96	@ 0x60
 8005aec:	d85c      	bhi.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
 8005aee:	2b50      	cmp	r3, #80	@ 0x50
 8005af0:	d046      	beq.n	8005b80 <TIM_SlaveTimer_SetConfig+0xe8>
 8005af2:	2b50      	cmp	r3, #80	@ 0x50
 8005af4:	d858      	bhi.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
 8005af6:	2b40      	cmp	r3, #64	@ 0x40
 8005af8:	d019      	beq.n	8005b2e <TIM_SlaveTimer_SetConfig+0x96>
 8005afa:	2b40      	cmp	r3, #64	@ 0x40
 8005afc:	d854      	bhi.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
 8005afe:	2b30      	cmp	r3, #48	@ 0x30
 8005b00:	d055      	beq.n	8005bae <TIM_SlaveTimer_SetConfig+0x116>
 8005b02:	2b30      	cmp	r3, #48	@ 0x30
 8005b04:	d850      	bhi.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
 8005b06:	2b20      	cmp	r3, #32
 8005b08:	d051      	beq.n	8005bae <TIM_SlaveTimer_SetConfig+0x116>
 8005b0a:	2b20      	cmp	r3, #32
 8005b0c:	d84c      	bhi.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d04d      	beq.n	8005bae <TIM_SlaveTimer_SetConfig+0x116>
 8005b12:	2b10      	cmp	r3, #16
 8005b14:	d04b      	beq.n	8005bae <TIM_SlaveTimer_SetConfig+0x116>
 8005b16:	e047      	b.n	8005ba8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005b28:	f000 f8a6 	bl	8005c78 <TIM_ETR_SetConfig>
      break;
 8005b2c:	e040      	b.n	8005bb0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b05      	cmp	r3, #5
 8005b34:	d101      	bne.n	8005b3a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e03b      	b.n	8005bb2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6a1a      	ldr	r2, [r3, #32]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0201 	bic.w	r2, r2, #1
 8005b50:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b60:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	011b      	lsls	r3, r3, #4
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	621a      	str	r2, [r3, #32]
      break;
 8005b7e:	e017      	b.n	8005bb0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	f000 f814 	bl	8005bba <TIM_TI1_ConfigInputStage>
      break;
 8005b92:	e00d      	b.n	8005bb0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	f000 f839 	bl	8005c18 <TIM_TI2_ConfigInputStage>
      break;
 8005ba6:	e003      	b.n	8005bb0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	75fb      	strb	r3, [r7, #23]
      break;
 8005bac:	e000      	b.n	8005bb0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005bae:	bf00      	nop
  }

  return status;
 8005bb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3718      	adds	r7, #24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b087      	sub	sp, #28
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	60f8      	str	r0, [r7, #12]
 8005bc2:	60b9      	str	r1, [r7, #8]
 8005bc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	f023 0201 	bic.w	r2, r3, #1
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005be4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f023 030a 	bic.w	r3, r3, #10
 8005bf6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bf8:	697a      	ldr	r2, [r7, #20]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	621a      	str	r2, [r3, #32]
}
 8005c0c:	bf00      	nop
 8005c0e:	371c      	adds	r7, #28
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	f023 0210 	bic.w	r2, r3, #16
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	031b      	lsls	r3, r3, #12
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c54:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	011b      	lsls	r3, r3, #4
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	621a      	str	r2, [r3, #32]
}
 8005c6c:	bf00      	nop
 8005c6e:	371c      	adds	r7, #28
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b087      	sub	sp, #28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
 8005c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	021a      	lsls	r2, r3, #8
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	431a      	orrs	r2, r3
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	697a      	ldr	r2, [r7, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	609a      	str	r2, [r3, #8]
}
 8005cac:	bf00      	nop
 8005cae:	371c      	adds	r7, #28
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f003 031f 	and.w	r3, r3, #31
 8005cca:	2201      	movs	r2, #1
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6a1a      	ldr	r2, [r3, #32]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	401a      	ands	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a1a      	ldr	r2, [r3, #32]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	6879      	ldr	r1, [r7, #4]
 8005cec:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	621a      	str	r2, [r3, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	371c      	adds	r7, #28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
	...

08005d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e05a      	b.n	8005dd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a21      	ldr	r2, [pc, #132]	@ (8005de0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d022      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d68:	d01d      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8005de4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d018      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a1b      	ldr	r2, [pc, #108]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d013      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1a      	ldr	r2, [pc, #104]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d00e      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a18      	ldr	r2, [pc, #96]	@ (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d009      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a17      	ldr	r2, [pc, #92]	@ (8005df4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d004      	beq.n	8005da6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a15      	ldr	r2, [pc, #84]	@ (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d10c      	bne.n	8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40010000 	.word	0x40010000
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40000800 	.word	0x40000800
 8005dec:	40000c00 	.word	0x40000c00
 8005df0:	40010400 	.word	0x40010400
 8005df4:	40014000 	.word	0x40014000
 8005df8:	40001800 	.word	0x40001800

08005dfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b085      	sub	sp, #20
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d101      	bne.n	8005e18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e14:	2302      	movs	r3, #2
 8005e16:	e03d      	b.n	8005e94 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3714      	adds	r7, #20
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b084      	sub	sp, #16
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
 8005eaa:	f107 001c 	add.w	r0, r7, #28
 8005eae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005eb2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d123      	bne.n	8005f02 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ebe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005ece:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005ee2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d105      	bne.n	8005ef6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f9dc 	bl	80062b4 <USB_CoreReset>
 8005efc:	4603      	mov	r3, r0
 8005efe:	73fb      	strb	r3, [r7, #15]
 8005f00:	e01b      	b.n	8005f3a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f9d0 	bl	80062b4 <USB_CoreReset>
 8005f14:	4603      	mov	r3, r0
 8005f16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d106      	bne.n	8005f2e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f2c:	e005      	b.n	8005f3a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005f3a:	7fbb      	ldrb	r3, [r7, #30]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d10b      	bne.n	8005f58 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f043 0206 	orr.w	r2, r3, #6
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f043 0220 	orr.w	r2, r3, #32
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f64:	b004      	add	sp, #16
 8005f66:	4770      	bx	lr

08005f68 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f043 0201 	orr.w	r2, r3, #1
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	370c      	adds	r7, #12
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	b083      	sub	sp, #12
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f023 0201 	bic.w	r2, r3, #1
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d115      	bne.n	8005ffa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005fda:	200a      	movs	r0, #10
 8005fdc:	f7fb f844 	bl	8001068 <HAL_Delay>
      ms += 10U;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	330a      	adds	r3, #10
 8005fe4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f956 	bl	8006298 <USB_GetMode>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d01e      	beq.n	8006030 <USB_SetCurrentMode+0x84>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ff6:	d9f0      	bls.n	8005fda <USB_SetCurrentMode+0x2e>
 8005ff8:	e01a      	b.n	8006030 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ffa:	78fb      	ldrb	r3, [r7, #3]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d115      	bne.n	800602c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800600c:	200a      	movs	r0, #10
 800600e:	f7fb f82b 	bl	8001068 <HAL_Delay>
      ms += 10U;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	330a      	adds	r3, #10
 8006016:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 f93d 	bl	8006298 <USB_GetMode>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <USB_SetCurrentMode+0x84>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2bc7      	cmp	r3, #199	@ 0xc7
 8006028:	d9f0      	bls.n	800600c <USB_SetCurrentMode+0x60>
 800602a:	e001      	b.n	8006030 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e005      	b.n	800603c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2bc8      	cmp	r3, #200	@ 0xc8
 8006034:	d101      	bne.n	800603a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e000      	b.n	800603c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	3301      	adds	r3, #1
 8006056:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800605e:	d901      	bls.n	8006064 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e01b      	b.n	800609c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	daf2      	bge.n	8006052 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	019b      	lsls	r3, r3, #6
 8006074:	f043 0220 	orr.w	r2, r3, #32
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3301      	adds	r3, #1
 8006080:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006088:	d901      	bls.n	800608e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e006      	b.n	800609c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b20      	cmp	r3, #32
 8006098:	d0f0      	beq.n	800607c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	3301      	adds	r3, #1
 80060b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060c0:	d901      	bls.n	80060c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e018      	b.n	80060f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	daf2      	bge.n	80060b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2210      	movs	r2, #16
 80060d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3301      	adds	r3, #1
 80060dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060e4:	d901      	bls.n	80060ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e006      	b.n	80060f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b10      	cmp	r3, #16
 80060f4:	d0f0      	beq.n	80060d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006104:	b480      	push	{r7}
 8006106:	b089      	sub	sp, #36	@ 0x24
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	4611      	mov	r1, r2
 8006110:	461a      	mov	r2, r3
 8006112:	460b      	mov	r3, r1
 8006114:	71fb      	strb	r3, [r7, #7]
 8006116:	4613      	mov	r3, r2
 8006118:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006122:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006126:	2b00      	cmp	r3, #0
 8006128:	d123      	bne.n	8006172 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800612a:	88bb      	ldrh	r3, [r7, #4]
 800612c:	3303      	adds	r3, #3
 800612e:	089b      	lsrs	r3, r3, #2
 8006130:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006132:	2300      	movs	r3, #0
 8006134:	61bb      	str	r3, [r7, #24]
 8006136:	e018      	b.n	800616a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006138:	79fb      	ldrb	r3, [r7, #7]
 800613a:	031a      	lsls	r2, r3, #12
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	4413      	add	r3, r2
 8006140:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006144:	461a      	mov	r2, r3
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	3301      	adds	r3, #1
 8006150:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	3301      	adds	r3, #1
 8006156:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	3301      	adds	r3, #1
 800615c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	3301      	adds	r3, #1
 8006162:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	3301      	adds	r3, #1
 8006168:	61bb      	str	r3, [r7, #24]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	429a      	cmp	r2, r3
 8006170:	d3e2      	bcc.n	8006138 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3724      	adds	r7, #36	@ 0x24
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006180:	b480      	push	{r7}
 8006182:	b08b      	sub	sp, #44	@ 0x2c
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	4613      	mov	r3, r2
 800618c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006196:	88fb      	ldrh	r3, [r7, #6]
 8006198:	089b      	lsrs	r3, r3, #2
 800619a:	b29b      	uxth	r3, r3
 800619c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800619e:	88fb      	ldrh	r3, [r7, #6]
 80061a0:	f003 0303 	and.w	r3, r3, #3
 80061a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80061a6:	2300      	movs	r3, #0
 80061a8:	623b      	str	r3, [r7, #32]
 80061aa:	e014      	b.n	80061d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b6:	601a      	str	r2, [r3, #0]
    pDest++;
 80061b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ba:	3301      	adds	r3, #1
 80061bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80061be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c0:	3301      	adds	r3, #1
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80061c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c6:	3301      	adds	r3, #1
 80061c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	3301      	adds	r3, #1
 80061ce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	3301      	adds	r3, #1
 80061d4:	623b      	str	r3, [r7, #32]
 80061d6:	6a3a      	ldr	r2, [r7, #32]
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d3e6      	bcc.n	80061ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80061de:	8bfb      	ldrh	r3, [r7, #30]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d01e      	beq.n	8006222 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061ee:	461a      	mov	r2, r3
 80061f0:	f107 0310 	add.w	r3, r7, #16
 80061f4:	6812      	ldr	r2, [r2, #0]
 80061f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	6a3b      	ldr	r3, [r7, #32]
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	00db      	lsls	r3, r3, #3
 8006200:	fa22 f303 	lsr.w	r3, r2, r3
 8006204:	b2da      	uxtb	r2, r3
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	701a      	strb	r2, [r3, #0]
      i++;
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	3301      	adds	r3, #1
 800620e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006212:	3301      	adds	r3, #1
 8006214:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006216:	8bfb      	ldrh	r3, [r7, #30]
 8006218:	3b01      	subs	r3, #1
 800621a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800621c:	8bfb      	ldrh	r3, [r7, #30]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1ea      	bne.n	80061f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006224:	4618      	mov	r0, r3
 8006226:	372c      	adds	r7, #44	@ 0x2c
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	4013      	ands	r3, r2
 8006246:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006248:	68fb      	ldr	r3, [r7, #12]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3714      	adds	r7, #20
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006256:	b480      	push	{r7}
 8006258:	b085      	sub	sp, #20
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
 800625e:	460b      	mov	r3, r1
 8006260:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006266:	78fb      	ldrb	r3, [r7, #3]
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	4413      	add	r3, r2
 800626e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006276:	78fb      	ldrb	r3, [r7, #3]
 8006278:	015a      	lsls	r2, r3, #5
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4413      	add	r3, r2
 800627e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	4013      	ands	r3, r2
 8006288:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800628a:	68bb      	ldr	r3, [r7, #8]
}
 800628c:	4618      	mov	r0, r3
 800628e:	3714      	adds	r7, #20
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	f003 0301 	and.w	r3, r3, #1
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	3301      	adds	r3, #1
 80062c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062cc:	d901      	bls.n	80062d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e01b      	b.n	800630a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	daf2      	bge.n	80062c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80062da:	2300      	movs	r3, #0
 80062dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	f043 0201 	orr.w	r2, r3, #1
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	3301      	adds	r3, #1
 80062ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062f6:	d901      	bls.n	80062fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	e006      	b.n	800630a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b01      	cmp	r3, #1
 8006306:	d0f0      	beq.n	80062ea <USB_CoreReset+0x36>

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
	...

08006318 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006318:	b084      	sub	sp, #16
 800631a:	b580      	push	{r7, lr}
 800631c:	b086      	sub	sp, #24
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006326:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800632a:	2300      	movs	r3, #0
 800632c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006338:	461a      	mov	r2, r3
 800633a:	2300      	movs	r3, #0
 800633c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006342:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800635a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d119      	bne.n	80063a2 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800636e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006372:	2b01      	cmp	r3, #1
 8006374:	d10a      	bne.n	800638c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006384:	f043 0304 	orr.w	r3, r3, #4
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	e014      	b.n	80063b6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800639a:	f023 0304 	bic.w	r3, r3, #4
 800639e:	6013      	str	r3, [r2, #0]
 80063a0:	e009      	b.n	80063b6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80063b0:	f023 0304 	bic.w	r3, r3, #4
 80063b4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80063b6:	2110      	movs	r1, #16
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7ff fe43 	bl	8006044 <USB_FlushTxFifo>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7ff fe6d 	bl	80060a8 <USB_FlushRxFifo>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80063d8:	2300      	movs	r3, #0
 80063da:	613b      	str	r3, [r7, #16]
 80063dc:	e015      	b.n	800640a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ea:	461a      	mov	r2, r3
 80063ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063f0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063fe:	461a      	mov	r2, r3
 8006400:	2300      	movs	r3, #0
 8006402:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	3301      	adds	r3, #1
 8006408:	613b      	str	r3, [r7, #16]
 800640a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800640e:	461a      	mov	r2, r3
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	4293      	cmp	r3, r2
 8006414:	d3e3      	bcc.n	80063de <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006422:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a18      	ldr	r2, [pc, #96]	@ (8006488 <USB_HostInit+0x170>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d10b      	bne.n	8006444 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006432:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a15      	ldr	r2, [pc, #84]	@ (800648c <USB_HostInit+0x174>)
 8006438:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a14      	ldr	r2, [pc, #80]	@ (8006490 <USB_HostInit+0x178>)
 800643e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006442:	e009      	b.n	8006458 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2280      	movs	r2, #128	@ 0x80
 8006448:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a11      	ldr	r2, [pc, #68]	@ (8006494 <USB_HostInit+0x17c>)
 800644e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a11      	ldr	r2, [pc, #68]	@ (8006498 <USB_HostInit+0x180>)
 8006454:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006458:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800645c:	2b00      	cmp	r3, #0
 800645e:	d105      	bne.n	800646c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	f043 0210 	orr.w	r2, r3, #16
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	699a      	ldr	r2, [r3, #24]
 8006470:	4b0a      	ldr	r3, [pc, #40]	@ (800649c <USB_HostInit+0x184>)
 8006472:	4313      	orrs	r3, r2
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006478:	7dfb      	ldrb	r3, [r7, #23]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006484:	b004      	add	sp, #16
 8006486:	4770      	bx	lr
 8006488:	40040000 	.word	0x40040000
 800648c:	01000200 	.word	0x01000200
 8006490:	00e00300 	.word	0x00e00300
 8006494:	00600080 	.word	0x00600080
 8006498:	004000e0 	.word	0x004000e0
 800649c:	a3200008 	.word	0xa3200008

080064a0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	460b      	mov	r3, r1
 80064aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064be:	f023 0303 	bic.w	r3, r3, #3
 80064c2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	68f9      	ldr	r1, [r7, #12]
 80064d4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80064d8:	4313      	orrs	r3, r2
 80064da:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80064dc:	78fb      	ldrb	r3, [r7, #3]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d107      	bne.n	80064f2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064e8:	461a      	mov	r2, r3
 80064ea:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80064ee:	6053      	str	r3, [r2, #4]
 80064f0:	e00c      	b.n	800650c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80064f2:	78fb      	ldrb	r3, [r7, #3]
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d107      	bne.n	8006508 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064fe:	461a      	mov	r2, r3
 8006500:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006504:	6053      	str	r3, [r2, #4]
 8006506:	e001      	b.n	800650c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e000      	b.n	800650e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b084      	sub	sp, #16
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006526:	2300      	movs	r3, #0
 8006528:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800653a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006548:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800654a:	2064      	movs	r0, #100	@ 0x64
 800654c:	f7fa fd8c 	bl	8001068 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800655c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800655e:	200a      	movs	r0, #10
 8006560:	f7fa fd82 	bl	8001068 <HAL_Delay>

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800656e:	b480      	push	{r7}
 8006570:	b085      	sub	sp, #20
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	460b      	mov	r3, r1
 8006578:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800657e:	2300      	movs	r3, #0
 8006580:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006592:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d109      	bne.n	80065b2 <USB_DriveVbus+0x44>
 800659e:	78fb      	ldrb	r3, [r7, #3]
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d106      	bne.n	80065b2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80065ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80065b0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065bc:	d109      	bne.n	80065d2 <USB_DriveVbus+0x64>
 80065be:	78fb      	ldrb	r3, [r7, #3]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d106      	bne.n	80065d2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80065cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065d0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3714      	adds	r7, #20
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80065ec:	2300      	movs	r3, #0
 80065ee:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	0c5b      	lsrs	r3, r3, #17
 80065fe:	f003 0303 	and.w	r3, r3, #3
}
 8006602:	4618      	mov	r0, r3
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800660e:	b480      	push	{r7}
 8006610:	b085      	sub	sp, #20
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	b29b      	uxth	r3, r3
}
 8006624:	4618      	mov	r0, r3
 8006626:	3714      	adds	r7, #20
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b088      	sub	sp, #32
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	4608      	mov	r0, r1
 800663a:	4611      	mov	r1, r2
 800663c:	461a      	mov	r2, r3
 800663e:	4603      	mov	r3, r0
 8006640:	70fb      	strb	r3, [r7, #3]
 8006642:	460b      	mov	r3, r1
 8006644:	70bb      	strb	r3, [r7, #2]
 8006646:	4613      	mov	r3, r2
 8006648:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800664a:	2300      	movs	r3, #0
 800664c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006652:	78fb      	ldrb	r3, [r7, #3]
 8006654:	015a      	lsls	r2, r3, #5
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	4413      	add	r3, r2
 800665a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800665e:	461a      	mov	r2, r3
 8006660:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006664:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006666:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800666a:	2b03      	cmp	r3, #3
 800666c:	d87c      	bhi.n	8006768 <USB_HC_Init+0x138>
 800666e:	a201      	add	r2, pc, #4	@ (adr r2, 8006674 <USB_HC_Init+0x44>)
 8006670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006674:	08006685 	.word	0x08006685
 8006678:	0800672b 	.word	0x0800672b
 800667c:	08006685 	.word	0x08006685
 8006680:	080066ed 	.word	0x080066ed
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006684:	78fb      	ldrb	r3, [r7, #3]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	4413      	add	r3, r2
 800668c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006690:	461a      	mov	r2, r3
 8006692:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006696:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006698:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800669c:	2b00      	cmp	r3, #0
 800669e:	da10      	bge.n	80066c2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80066a0:	78fb      	ldrb	r3, [r7, #3]
 80066a2:	015a      	lsls	r2, r3, #5
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	78fa      	ldrb	r2, [r7, #3]
 80066b0:	0151      	lsls	r1, r2, #5
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	440a      	add	r2, r1
 80066b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066be:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80066c0:	e055      	b.n	800676e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a6f      	ldr	r2, [pc, #444]	@ (8006884 <USB_HC_Init+0x254>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d151      	bne.n	800676e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80066ca:	78fb      	ldrb	r3, [r7, #3]
 80066cc:	015a      	lsls	r2, r3, #5
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	4413      	add	r3, r2
 80066d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	78fa      	ldrb	r2, [r7, #3]
 80066da:	0151      	lsls	r1, r2, #5
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	440a      	add	r2, r1
 80066e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066e4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80066e8:	60d3      	str	r3, [r2, #12]
      break;
 80066ea:	e040      	b.n	800676e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80066ec:	78fb      	ldrb	r3, [r7, #3]
 80066ee:	015a      	lsls	r2, r3, #5
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	4413      	add	r3, r2
 80066f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f8:	461a      	mov	r2, r3
 80066fa:	f240 639d 	movw	r3, #1693	@ 0x69d
 80066fe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006700:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006704:	2b00      	cmp	r3, #0
 8006706:	da34      	bge.n	8006772 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006708:	78fb      	ldrb	r3, [r7, #3]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	4413      	add	r3, r2
 8006710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	78fa      	ldrb	r2, [r7, #3]
 8006718:	0151      	lsls	r1, r2, #5
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	440a      	add	r2, r1
 800671e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006722:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006726:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006728:	e023      	b.n	8006772 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800672a:	78fb      	ldrb	r3, [r7, #3]
 800672c:	015a      	lsls	r2, r3, #5
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	4413      	add	r3, r2
 8006732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006736:	461a      	mov	r2, r3
 8006738:	f240 2325 	movw	r3, #549	@ 0x225
 800673c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800673e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006742:	2b00      	cmp	r3, #0
 8006744:	da17      	bge.n	8006776 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006746:	78fb      	ldrb	r3, [r7, #3]
 8006748:	015a      	lsls	r2, r3, #5
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	4413      	add	r3, r2
 800674e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	78fa      	ldrb	r2, [r7, #3]
 8006756:	0151      	lsls	r1, r2, #5
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	440a      	add	r2, r1
 800675c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006760:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006764:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006766:	e006      	b.n	8006776 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	77fb      	strb	r3, [r7, #31]
      break;
 800676c:	e004      	b.n	8006778 <USB_HC_Init+0x148>
      break;
 800676e:	bf00      	nop
 8006770:	e002      	b.n	8006778 <USB_HC_Init+0x148>
      break;
 8006772:	bf00      	nop
 8006774:	e000      	b.n	8006778 <USB_HC_Init+0x148>
      break;
 8006776:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	015a      	lsls	r2, r3, #5
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	4413      	add	r3, r2
 8006780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006784:	461a      	mov	r2, r3
 8006786:	2300      	movs	r3, #0
 8006788:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800678a:	78fb      	ldrb	r3, [r7, #3]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	4413      	add	r3, r2
 8006792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	78fa      	ldrb	r2, [r7, #3]
 800679a:	0151      	lsls	r1, r2, #5
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	440a      	add	r2, r1
 80067a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067a4:	f043 0302 	orr.w	r3, r3, #2
 80067a8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067b0:	699a      	ldr	r2, [r3, #24]
 80067b2:	78fb      	ldrb	r3, [r7, #3]
 80067b4:	f003 030f 	and.w	r3, r3, #15
 80067b8:	2101      	movs	r1, #1
 80067ba:	fa01 f303 	lsl.w	r3, r1, r3
 80067be:	6939      	ldr	r1, [r7, #16]
 80067c0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80067c4:	4313      	orrs	r3, r2
 80067c6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80067d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	da03      	bge.n	80067e4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80067dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067e0:	61bb      	str	r3, [r7, #24]
 80067e2:	e001      	b.n	80067e8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80067e4:	2300      	movs	r3, #0
 80067e6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f7ff fef9 	bl	80065e0 <USB_GetHostSpeed>
 80067ee:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80067f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d106      	bne.n	8006806 <USB_HC_Init+0x1d6>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d003      	beq.n	8006806 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80067fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006802:	617b      	str	r3, [r7, #20]
 8006804:	e001      	b.n	800680a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006806:	2300      	movs	r3, #0
 8006808:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800680a:	787b      	ldrb	r3, [r7, #1]
 800680c:	059b      	lsls	r3, r3, #22
 800680e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006812:	78bb      	ldrb	r3, [r7, #2]
 8006814:	02db      	lsls	r3, r3, #11
 8006816:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800681a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800681c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006820:	049b      	lsls	r3, r3, #18
 8006822:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006826:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006828:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800682a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800682e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	431a      	orrs	r2, r3
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006838:	78fa      	ldrb	r2, [r7, #3]
 800683a:	0151      	lsls	r1, r2, #5
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	440a      	add	r2, r1
 8006840:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006844:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006848:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800684a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800684e:	2b03      	cmp	r3, #3
 8006850:	d003      	beq.n	800685a <USB_HC_Init+0x22a>
 8006852:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006856:	2b01      	cmp	r3, #1
 8006858:	d10f      	bne.n	800687a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800685a:	78fb      	ldrb	r3, [r7, #3]
 800685c:	015a      	lsls	r2, r3, #5
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	4413      	add	r3, r2
 8006862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	78fa      	ldrb	r2, [r7, #3]
 800686a:	0151      	lsls	r1, r2, #5
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	440a      	add	r2, r1
 8006870:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006874:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006878:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800687a:	7ffb      	ldrb	r3, [r7, #31]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3720      	adds	r7, #32
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	40040000 	.word	0x40040000

08006888 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b08c      	sub	sp, #48	@ 0x30
 800688c:	af02      	add	r7, sp, #8
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	4613      	mov	r3, r2
 8006894:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	785b      	ldrb	r3, [r3, #1]
 800689e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80068a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80068a4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	4a5d      	ldr	r2, [pc, #372]	@ (8006a20 <USB_HC_StartXfer+0x198>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d12f      	bne.n	800690e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80068ae:	79fb      	ldrb	r3, [r7, #7]
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d11c      	bne.n	80068ee <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	7c9b      	ldrb	r3, [r3, #18]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <USB_HC_StartXfer+0x3c>
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	7c9b      	ldrb	r3, [r3, #18]
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d124      	bne.n	800690e <USB_HC_StartXfer+0x86>
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	799b      	ldrb	r3, [r3, #6]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d120      	bne.n	800690e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	015a      	lsls	r2, r3, #5
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	4413      	add	r3, r2
 80068d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	0151      	lsls	r1, r2, #5
 80068de:	6a3a      	ldr	r2, [r7, #32]
 80068e0:	440a      	add	r2, r1
 80068e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ea:	60d3      	str	r3, [r2, #12]
 80068ec:	e00f      	b.n	800690e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	791b      	ldrb	r3, [r3, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10b      	bne.n	800690e <USB_HC_StartXfer+0x86>
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	795b      	ldrb	r3, [r3, #5]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d107      	bne.n	800690e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	785b      	ldrb	r3, [r3, #1]
 8006902:	4619      	mov	r1, r3
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f000 fb6b 	bl	8006fe0 <USB_DoPing>
        return HAL_OK;
 800690a:	2300      	movs	r3, #0
 800690c:	e232      	b.n	8006d74 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	799b      	ldrb	r3, [r3, #6]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d158      	bne.n	80069c8 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006916:	2301      	movs	r3, #1
 8006918:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	78db      	ldrb	r3, [r3, #3]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d007      	beq.n	8006932 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006922:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	8a92      	ldrh	r2, [r2, #20]
 8006928:	fb03 f202 	mul.w	r2, r3, r2
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	61da      	str	r2, [r3, #28]
 8006930:	e07c      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	7c9b      	ldrb	r3, [r3, #18]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d130      	bne.n	800699c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	2bbc      	cmp	r3, #188	@ 0xbc
 8006940:	d918      	bls.n	8006974 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	8a9b      	ldrh	r3, [r3, #20]
 8006946:	461a      	mov	r2, r3
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	69da      	ldr	r2, [r3, #28]
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d003      	beq.n	8006964 <USB_HC_StartXfer+0xdc>
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	2b02      	cmp	r3, #2
 8006962:	d103      	bne.n	800696c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2202      	movs	r2, #2
 8006968:	60da      	str	r2, [r3, #12]
 800696a:	e05f      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	2201      	movs	r2, #1
 8006970:	60da      	str	r2, [r3, #12]
 8006972:	e05b      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	6a1a      	ldr	r2, [r3, #32]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d007      	beq.n	8006994 <USB_HC_StartXfer+0x10c>
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	2b02      	cmp	r3, #2
 800698a:	d003      	beq.n	8006994 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2204      	movs	r2, #4
 8006990:	60da      	str	r2, [r3, #12]
 8006992:	e04b      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2203      	movs	r2, #3
 8006998:	60da      	str	r2, [r3, #12]
 800699a:	e047      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800699c:	79fb      	ldrb	r3, [r7, #7]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d10d      	bne.n	80069be <USB_HC_StartXfer+0x136>
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	8a92      	ldrh	r2, [r2, #20]
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d907      	bls.n	80069be <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80069ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	8a92      	ldrh	r2, [r2, #20]
 80069b4:	fb03 f202 	mul.w	r2, r3, r2
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	61da      	str	r2, [r3, #28]
 80069bc:	e036      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	6a1a      	ldr	r2, [r3, #32]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	61da      	str	r2, [r3, #28]
 80069c6:	e031      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	6a1b      	ldr	r3, [r3, #32]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d018      	beq.n	8006a02 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	8a92      	ldrh	r2, [r2, #20]
 80069d8:	4413      	add	r3, r2
 80069da:	3b01      	subs	r3, #1
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	8a92      	ldrh	r2, [r2, #20]
 80069e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80069e4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80069e6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80069e8:	8b7b      	ldrh	r3, [r7, #26]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d90b      	bls.n	8006a06 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80069ee:	8b7b      	ldrh	r3, [r7, #26]
 80069f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80069f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	8a92      	ldrh	r2, [r2, #20]
 80069f8:	fb03 f202 	mul.w	r2, r3, r2
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	61da      	str	r2, [r3, #28]
 8006a00:	e001      	b.n	8006a06 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006a02:	2301      	movs	r3, #1
 8006a04:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	78db      	ldrb	r3, [r3, #3]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00a      	beq.n	8006a24 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	8a92      	ldrh	r2, [r2, #20]
 8006a14:	fb03 f202 	mul.w	r2, r3, r2
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	61da      	str	r2, [r3, #28]
 8006a1c:	e006      	b.n	8006a2c <USB_HC_StartXfer+0x1a4>
 8006a1e:	bf00      	nop
 8006a20:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	6a1a      	ldr	r2, [r3, #32]
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	69db      	ldr	r3, [r3, #28]
 8006a30:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a36:	04d9      	lsls	r1, r3, #19
 8006a38:	4ba3      	ldr	r3, [pc, #652]	@ (8006cc8 <USB_HC_StartXfer+0x440>)
 8006a3a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a3c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	7d9b      	ldrb	r3, [r3, #22]
 8006a42:	075b      	lsls	r3, r3, #29
 8006a44:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a48:	69f9      	ldr	r1, [r7, #28]
 8006a4a:	0148      	lsls	r0, r1, #5
 8006a4c:	6a39      	ldr	r1, [r7, #32]
 8006a4e:	4401      	add	r1, r0
 8006a50:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a54:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a56:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006a58:	79fb      	ldrb	r3, [r7, #7]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d009      	beq.n	8006a72 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	6999      	ldr	r1, [r3, #24]
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	6a3b      	ldr	r3, [r7, #32]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a6e:	460a      	mov	r2, r1
 8006a70:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006a72:	6a3b      	ldr	r3, [r7, #32]
 8006a74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	bf0c      	ite	eq
 8006a82:	2301      	moveq	r3, #1
 8006a84:	2300      	movne	r3, #0
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	6a3b      	ldr	r3, [r7, #32]
 8006a90:	4413      	add	r3, r2
 8006a92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	69fa      	ldr	r2, [r7, #28]
 8006a9a:	0151      	lsls	r1, r2, #5
 8006a9c:	6a3a      	ldr	r2, [r7, #32]
 8006a9e:	440a      	add	r2, r1
 8006aa0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006aa4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006aa8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	7e7b      	ldrb	r3, [r7, #25]
 8006aba:	075b      	lsls	r3, r3, #29
 8006abc:	69f9      	ldr	r1, [r7, #28]
 8006abe:	0148      	lsls	r0, r1, #5
 8006ac0:	6a39      	ldr	r1, [r7, #32]
 8006ac2:	4401      	add	r1, r0
 8006ac4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	799b      	ldrb	r3, [r3, #6]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	f040 80c3 	bne.w	8006c5c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	7c5b      	ldrb	r3, [r3, #17]
 8006ada:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	69fa      	ldr	r2, [r7, #28]
 8006ae4:	0151      	lsls	r1, r2, #5
 8006ae6:	6a3a      	ldr	r2, [r7, #32]
 8006ae8:	440a      	add	r2, r1
 8006aea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006aee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006af2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	015a      	lsls	r2, r3, #5
 8006af8:	6a3b      	ldr	r3, [r7, #32]
 8006afa:	4413      	add	r3, r2
 8006afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	69fa      	ldr	r2, [r7, #28]
 8006b04:	0151      	lsls	r1, r2, #5
 8006b06:	6a3a      	ldr	r2, [r7, #32]
 8006b08:	440a      	add	r2, r1
 8006b0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b0e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006b12:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	79db      	ldrb	r3, [r3, #7]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d123      	bne.n	8006b64 <USB_HC_StartXfer+0x2dc>
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	78db      	ldrb	r3, [r3, #3]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d11f      	bne.n	8006b64 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	015a      	lsls	r2, r3, #5
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	69fa      	ldr	r2, [r7, #28]
 8006b34:	0151      	lsls	r1, r2, #5
 8006b36:	6a3a      	ldr	r2, [r7, #32]
 8006b38:	440a      	add	r2, r1
 8006b3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b42:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	015a      	lsls	r2, r3, #5
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	69fa      	ldr	r2, [r7, #28]
 8006b54:	0151      	lsls	r1, r2, #5
 8006b56:	6a3a      	ldr	r2, [r7, #32]
 8006b58:	440a      	add	r2, r1
 8006b5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b62:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	7c9b      	ldrb	r3, [r3, #18]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d003      	beq.n	8006b74 <USB_HC_StartXfer+0x2ec>
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	7c9b      	ldrb	r3, [r3, #18]
 8006b70:	2b03      	cmp	r3, #3
 8006b72:	d117      	bne.n	8006ba4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d113      	bne.n	8006ba4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	78db      	ldrb	r3, [r3, #3]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d10f      	bne.n	8006ba4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	69fa      	ldr	r2, [r7, #28]
 8006b94:	0151      	lsls	r1, r2, #5
 8006b96:	6a3a      	ldr	r2, [r7, #32]
 8006b98:	440a      	add	r2, r1
 8006b9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ba2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	7c9b      	ldrb	r3, [r3, #18]
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d162      	bne.n	8006c72 <USB_HC_StartXfer+0x3ea>
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	78db      	ldrb	r3, [r3, #3]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d15e      	bne.n	8006c72 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d858      	bhi.n	8006c70 <USB_HC_StartXfer+0x3e8>
 8006bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc4 <USB_HC_StartXfer+0x33c>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006bd5 	.word	0x08006bd5
 8006bc8:	08006bf7 	.word	0x08006bf7
 8006bcc:	08006c19 	.word	0x08006c19
 8006bd0:	08006c3b 	.word	0x08006c3b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	015a      	lsls	r2, r3, #5
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	4413      	add	r3, r2
 8006bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	69fa      	ldr	r2, [r7, #28]
 8006be4:	0151      	lsls	r1, r2, #5
 8006be6:	6a3a      	ldr	r2, [r7, #32]
 8006be8:	440a      	add	r2, r1
 8006bea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006bee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf2:	6053      	str	r3, [r2, #4]
          break;
 8006bf4:	e03d      	b.n	8006c72 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	015a      	lsls	r2, r3, #5
 8006bfa:	6a3b      	ldr	r3, [r7, #32]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	69fa      	ldr	r2, [r7, #28]
 8006c06:	0151      	lsls	r1, r2, #5
 8006c08:	6a3a      	ldr	r2, [r7, #32]
 8006c0a:	440a      	add	r2, r1
 8006c0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c10:	f043 030e 	orr.w	r3, r3, #14
 8006c14:	6053      	str	r3, [r2, #4]
          break;
 8006c16:	e02c      	b.n	8006c72 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	0151      	lsls	r1, r2, #5
 8006c2a:	6a3a      	ldr	r2, [r7, #32]
 8006c2c:	440a      	add	r2, r1
 8006c2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c36:	6053      	str	r3, [r2, #4]
          break;
 8006c38:	e01b      	b.n	8006c72 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	015a      	lsls	r2, r3, #5
 8006c3e:	6a3b      	ldr	r3, [r7, #32]
 8006c40:	4413      	add	r3, r2
 8006c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	0151      	lsls	r1, r2, #5
 8006c4c:	6a3a      	ldr	r2, [r7, #32]
 8006c4e:	440a      	add	r2, r1
 8006c50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c58:	6053      	str	r3, [r2, #4]
          break;
 8006c5a:	e00a      	b.n	8006c72 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c68:	461a      	mov	r2, r3
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	6053      	str	r3, [r2, #4]
 8006c6e:	e000      	b.n	8006c72 <USB_HC_StartXfer+0x3ea>
          break;
 8006c70:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006c88:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	78db      	ldrb	r3, [r3, #3]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d004      	beq.n	8006c9c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c98:	613b      	str	r3, [r7, #16]
 8006c9a:	e003      	b.n	8006ca4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006ca2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006caa:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	015a      	lsls	r2, r3, #5
 8006cb0:	6a3b      	ldr	r3, [r7, #32]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cb8:	461a      	mov	r2, r3
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006cbe:	79fb      	ldrb	r3, [r7, #7]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d003      	beq.n	8006ccc <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	e055      	b.n	8006d74 <USB_HC_StartXfer+0x4ec>
 8006cc8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	78db      	ldrb	r3, [r3, #3]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d14e      	bne.n	8006d72 <USB_HC_StartXfer+0x4ea>
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	6a1b      	ldr	r3, [r3, #32]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d04a      	beq.n	8006d72 <USB_HC_StartXfer+0x4ea>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	79db      	ldrb	r3, [r3, #7]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d146      	bne.n	8006d72 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	7c9b      	ldrb	r3, [r3, #18]
 8006ce8:	2b03      	cmp	r3, #3
 8006cea:	d831      	bhi.n	8006d50 <USB_HC_StartXfer+0x4c8>
 8006cec:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <USB_HC_StartXfer+0x46c>)
 8006cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf2:	bf00      	nop
 8006cf4:	08006d05 	.word	0x08006d05
 8006cf8:	08006d29 	.word	0x08006d29
 8006cfc:	08006d05 	.word	0x08006d05
 8006d00:	08006d29 	.word	0x08006d29
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	6a1b      	ldr	r3, [r3, #32]
 8006d08:	3303      	adds	r3, #3
 8006d0a:	089b      	lsrs	r3, r3, #2
 8006d0c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006d0e:	8afa      	ldrh	r2, [r7, #22]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d91c      	bls.n	8006d54 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	f043 0220 	orr.w	r2, r3, #32
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	619a      	str	r2, [r3, #24]
        }
        break;
 8006d26:	e015      	b.n	8006d54 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	6a1b      	ldr	r3, [r3, #32]
 8006d2c:	3303      	adds	r3, #3
 8006d2e:	089b      	lsrs	r3, r3, #2
 8006d30:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006d32:	8afa      	ldrh	r2, [r7, #22]
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d90a      	bls.n	8006d58 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	619a      	str	r2, [r3, #24]
        }
        break;
 8006d4e:	e003      	b.n	8006d58 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006d50:	bf00      	nop
 8006d52:	e002      	b.n	8006d5a <USB_HC_StartXfer+0x4d2>
        break;
 8006d54:	bf00      	nop
 8006d56:	e000      	b.n	8006d5a <USB_HC_StartXfer+0x4d2>
        break;
 8006d58:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	6999      	ldr	r1, [r3, #24]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	785a      	ldrb	r2, [r3, #1]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	6a1b      	ldr	r3, [r3, #32]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2000      	movs	r0, #0
 8006d6a:	9000      	str	r0, [sp, #0]
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f7ff f9c9 	bl	8006104 <USB_WritePacket>
  }

  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3728      	adds	r7, #40	@ 0x28
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	b29b      	uxth	r3, r3
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3714      	adds	r7, #20
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr

08006d9e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b089      	sub	sp, #36	@ 0x24
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
 8006da6:	460b      	mov	r3, r1
 8006da8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006dae:	78fb      	ldrb	r3, [r7, #3]
 8006db0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006db2:	2300      	movs	r3, #0
 8006db4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	015a      	lsls	r2, r3, #5
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	0c9b      	lsrs	r3, r3, #18
 8006dc6:	f003 0303 	and.w	r3, r3, #3
 8006dca:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	015a      	lsls	r2, r3, #5
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	0fdb      	lsrs	r3, r3, #31
 8006ddc:	f003 0301 	and.w	r3, r3, #1
 8006de0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	015a      	lsls	r2, r3, #5
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	4413      	add	r3, r2
 8006dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	0fdb      	lsrs	r3, r3, #31
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f003 0320 	and.w	r3, r3, #32
 8006e00:	2b20      	cmp	r3, #32
 8006e02:	d10d      	bne.n	8006e20 <USB_HC_Halt+0x82>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10a      	bne.n	8006e20 <USB_HC_Halt+0x82>
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d002      	beq.n	8006e1c <USB_HC_Halt+0x7e>
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	2b03      	cmp	r3, #3
 8006e1a:	d101      	bne.n	8006e20 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	e0d8      	b.n	8006fd2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <USB_HC_Halt+0x8e>
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d173      	bne.n	8006f14 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	015a      	lsls	r2, r3, #5
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	4413      	add	r3, r2
 8006e34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	69ba      	ldr	r2, [r7, #24]
 8006e3c:	0151      	lsls	r1, r2, #5
 8006e3e:	69fa      	ldr	r2, [r7, #28]
 8006e40:	440a      	add	r2, r1
 8006e42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e4a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f003 0320 	and.w	r3, r3, #32
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d14a      	bne.n	8006eee <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d133      	bne.n	8006ecc <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	015a      	lsls	r2, r3, #5
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	69ba      	ldr	r2, [r7, #24]
 8006e74:	0151      	lsls	r1, r2, #5
 8006e76:	69fa      	ldr	r2, [r7, #28]
 8006e78:	440a      	add	r2, r1
 8006e7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e82:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	69ba      	ldr	r2, [r7, #24]
 8006e94:	0151      	lsls	r1, r2, #5
 8006e96:	69fa      	ldr	r2, [r7, #28]
 8006e98:	440a      	add	r2, r1
 8006e9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ea2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006eb0:	d82e      	bhi.n	8006f10 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ec4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ec8:	d0ec      	beq.n	8006ea4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006eca:	e081      	b.n	8006fd0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	015a      	lsls	r2, r3, #5
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69ba      	ldr	r2, [r7, #24]
 8006edc:	0151      	lsls	r1, r2, #5
 8006ede:	69fa      	ldr	r2, [r7, #28]
 8006ee0:	440a      	add	r2, r1
 8006ee2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ee6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006eea:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006eec:	e070      	b.n	8006fd0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	015a      	lsls	r2, r3, #5
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	69ba      	ldr	r2, [r7, #24]
 8006efe:	0151      	lsls	r1, r2, #5
 8006f00:	69fa      	ldr	r2, [r7, #28]
 8006f02:	440a      	add	r2, r1
 8006f04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f08:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f0c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f0e:	e05f      	b.n	8006fd0 <USB_HC_Halt+0x232>
            break;
 8006f10:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f12:	e05d      	b.n	8006fd0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	015a      	lsls	r2, r3, #5
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	69ba      	ldr	r2, [r7, #24]
 8006f24:	0151      	lsls	r1, r2, #5
 8006f26:	69fa      	ldr	r2, [r7, #28]
 8006f28:	440a      	add	r2, r1
 8006f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f32:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d133      	bne.n	8006fac <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	015a      	lsls	r2, r3, #5
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	69ba      	ldr	r2, [r7, #24]
 8006f54:	0151      	lsls	r1, r2, #5
 8006f56:	69fa      	ldr	r2, [r7, #28]
 8006f58:	440a      	add	r2, r1
 8006f5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f62:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	69ba      	ldr	r2, [r7, #24]
 8006f74:	0151      	lsls	r1, r2, #5
 8006f76:	69fa      	ldr	r2, [r7, #28]
 8006f78:	440a      	add	r2, r1
 8006f7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f82:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	3301      	adds	r3, #1
 8006f88:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f90:	d81d      	bhi.n	8006fce <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	015a      	lsls	r2, r3, #5
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	4413      	add	r3, r2
 8006f9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fa8:	d0ec      	beq.n	8006f84 <USB_HC_Halt+0x1e6>
 8006faa:	e011      	b.n	8006fd0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	015a      	lsls	r2, r3, #5
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69ba      	ldr	r2, [r7, #24]
 8006fbc:	0151      	lsls	r1, r2, #5
 8006fbe:	69fa      	ldr	r2, [r7, #28]
 8006fc0:	440a      	add	r2, r1
 8006fc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006fca:	6013      	str	r3, [r2, #0]
 8006fcc:	e000      	b.n	8006fd0 <USB_HC_Halt+0x232>
          break;
 8006fce:	bf00      	nop
    }
  }

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3724      	adds	r7, #36	@ 0x24
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr
	...

08006fe0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b087      	sub	sp, #28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006ff0:	78fb      	ldrb	r3, [r7, #3]
 8006ff2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	04da      	lsls	r2, r3, #19
 8006ffc:	4b15      	ldr	r3, [pc, #84]	@ (8007054 <USB_DoPing+0x74>)
 8006ffe:	4013      	ands	r3, r2
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	0151      	lsls	r1, r2, #5
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	440a      	add	r2, r1
 8007008:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800700c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007010:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	4413      	add	r3, r2
 800701a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007028:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007030:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	4413      	add	r3, r2
 800703a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800703e:	461a      	mov	r2, r3
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	1ff80000 	.word	0x1ff80000

08007058 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b088      	sub	sp, #32
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007060:	2300      	movs	r3, #0
 8007062:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007068:	2300      	movs	r3, #0
 800706a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f7fe ff8c 	bl	8005f8a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007072:	2110      	movs	r1, #16
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7fe ffe5 	bl	8006044 <USB_FlushTxFifo>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7ff f80f 	bl	80060a8 <USB_FlushRxFifo>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d001      	beq.n	8007094 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007094:	2300      	movs	r3, #0
 8007096:	61bb      	str	r3, [r7, #24]
 8007098:	e01f      	b.n	80070da <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	015a      	lsls	r2, r3, #5
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070b0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070b8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80070c0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	015a      	lsls	r2, r3, #5
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	4413      	add	r3, r2
 80070ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070ce:	461a      	mov	r2, r3
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	3301      	adds	r3, #1
 80070d8:	61bb      	str	r3, [r7, #24]
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	2b0f      	cmp	r3, #15
 80070de:	d9dc      	bls.n	800709a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80070e0:	2300      	movs	r3, #0
 80070e2:	61bb      	str	r3, [r7, #24]
 80070e4:	e034      	b.n	8007150 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	015a      	lsls	r2, r3, #5
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	4413      	add	r3, r2
 80070ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070fc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007104:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800710c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	015a      	lsls	r2, r3, #5
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	4413      	add	r3, r2
 8007116:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800711a:	461a      	mov	r2, r3
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	3301      	adds	r3, #1
 8007124:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800712c:	d80c      	bhi.n	8007148 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	015a      	lsls	r2, r3, #5
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	4413      	add	r3, r2
 8007136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007140:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007144:	d0ec      	beq.n	8007120 <USB_StopHost+0xc8>
 8007146:	e000      	b.n	800714a <USB_StopHost+0xf2>
        break;
 8007148:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	3301      	adds	r3, #1
 800714e:	61bb      	str	r3, [r7, #24]
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	2b0f      	cmp	r3, #15
 8007154:	d9c7      	bls.n	80070e6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800715c:	461a      	mov	r2, r3
 800715e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007162:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800716a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f7fe fefb 	bl	8005f68 <USB_EnableGlobalInt>

  return ret;
 8007172:	7ffb      	ldrb	r3, [r7, #31]
}
 8007174:	4618      	mov	r0, r3
 8007176:	3720      	adds	r7, #32
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800717c:	b590      	push	{r4, r7, lr}
 800717e:	b089      	sub	sp, #36	@ 0x24
 8007180:	af04      	add	r7, sp, #16
 8007182:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007184:	2301      	movs	r3, #1
 8007186:	2202      	movs	r2, #2
 8007188:	2102      	movs	r1, #2
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fc85 	bl	8007a9a <USBH_FindInterface>
 8007190:	4603      	mov	r3, r0
 8007192:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007194:	7bfb      	ldrb	r3, [r7, #15]
 8007196:	2bff      	cmp	r3, #255	@ 0xff
 8007198:	d002      	beq.n	80071a0 <USBH_CDC_InterfaceInit+0x24>
 800719a:	7bfb      	ldrb	r3, [r7, #15]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d901      	bls.n	80071a4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80071a0:	2302      	movs	r3, #2
 80071a2:	e13d      	b.n	8007420 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
 80071a6:	4619      	mov	r1, r3
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fc5a 	bl	8007a62 <USBH_SelectInterface>
 80071ae:	4603      	mov	r3, r0
 80071b0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80071b2:	7bbb      	ldrb	r3, [r7, #14]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d001      	beq.n	80071bc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80071b8:	2302      	movs	r3, #2
 80071ba:	e131      	b.n	8007420 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80071c2:	2050      	movs	r0, #80	@ 0x50
 80071c4:	f002 fb64 	bl	8009890 <malloc>
 80071c8:	4603      	mov	r3, r0
 80071ca:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d101      	bne.n	80071e0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80071dc:	2302      	movs	r3, #2
 80071de:	e11f      	b.n	8007420 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80071e0:	2250      	movs	r2, #80	@ 0x50
 80071e2:	2100      	movs	r1, #0
 80071e4:	68b8      	ldr	r0, [r7, #8]
 80071e6:	f002 fc11 	bl	8009a0c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80071ea:	7bfb      	ldrb	r3, [r7, #15]
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	211a      	movs	r1, #26
 80071f0:	fb01 f303 	mul.w	r3, r1, r3
 80071f4:	4413      	add	r3, r2
 80071f6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	b25b      	sxtb	r3, r3
 80071fe:	2b00      	cmp	r3, #0
 8007200:	da15      	bge.n	800722e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007202:	7bfb      	ldrb	r3, [r7, #15]
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	211a      	movs	r1, #26
 8007208:	fb01 f303 	mul.w	r3, r1, r3
 800720c:	4413      	add	r3, r2
 800720e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007212:	781a      	ldrb	r2, [r3, #0]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007218:	7bfb      	ldrb	r3, [r7, #15]
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	211a      	movs	r1, #26
 800721e:	fb01 f303 	mul.w	r3, r1, r3
 8007222:	4413      	add	r3, r2
 8007224:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007228:	881a      	ldrh	r2, [r3, #0]
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	785b      	ldrb	r3, [r3, #1]
 8007232:	4619      	mov	r1, r3
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f001 ffbe 	bl	80091b6 <USBH_AllocPipe>
 800723a:	4603      	mov	r3, r0
 800723c:	461a      	mov	r2, r3
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	7819      	ldrb	r1, [r3, #0]
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	7858      	ldrb	r0, [r3, #1]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	8952      	ldrh	r2, [r2, #10]
 800725a:	9202      	str	r2, [sp, #8]
 800725c:	2203      	movs	r2, #3
 800725e:	9201      	str	r2, [sp, #4]
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	4623      	mov	r3, r4
 8007264:	4602      	mov	r2, r0
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f001 ff76 	bl	8009158 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	2200      	movs	r2, #0
 8007272:	4619      	mov	r1, r3
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f002 fa85 	bl	8009784 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800727a:	2300      	movs	r3, #0
 800727c:	2200      	movs	r2, #0
 800727e:	210a      	movs	r1, #10
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fc0a 	bl	8007a9a <USBH_FindInterface>
 8007286:	4603      	mov	r3, r0
 8007288:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800728a:	7bfb      	ldrb	r3, [r7, #15]
 800728c:	2bff      	cmp	r3, #255	@ 0xff
 800728e:	d002      	beq.n	8007296 <USBH_CDC_InterfaceInit+0x11a>
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d901      	bls.n	800729a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007296:	2302      	movs	r3, #2
 8007298:	e0c2      	b.n	8007420 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800729a:	7bfb      	ldrb	r3, [r7, #15]
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	211a      	movs	r1, #26
 80072a0:	fb01 f303 	mul.w	r3, r1, r3
 80072a4:	4413      	add	r3, r2
 80072a6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	b25b      	sxtb	r3, r3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	da16      	bge.n	80072e0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80072b2:	7bfb      	ldrb	r3, [r7, #15]
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	211a      	movs	r1, #26
 80072b8:	fb01 f303 	mul.w	r3, r1, r3
 80072bc:	4413      	add	r3, r2
 80072be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80072c2:	781a      	ldrb	r2, [r3, #0]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80072c8:	7bfb      	ldrb	r3, [r7, #15]
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	211a      	movs	r1, #26
 80072ce:	fb01 f303 	mul.w	r3, r1, r3
 80072d2:	4413      	add	r3, r2
 80072d4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80072d8:	881a      	ldrh	r2, [r3, #0]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	835a      	strh	r2, [r3, #26]
 80072de:	e015      	b.n	800730c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	211a      	movs	r1, #26
 80072e6:	fb01 f303 	mul.w	r3, r1, r3
 80072ea:	4413      	add	r3, r2
 80072ec:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80072f0:	781a      	ldrb	r2, [r3, #0]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	211a      	movs	r1, #26
 80072fc:	fb01 f303 	mul.w	r3, r1, r3
 8007300:	4413      	add	r3, r2
 8007302:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007306:	881a      	ldrh	r2, [r3, #0]
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800730c:	7bfb      	ldrb	r3, [r7, #15]
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	211a      	movs	r1, #26
 8007312:	fb01 f303 	mul.w	r3, r1, r3
 8007316:	4413      	add	r3, r2
 8007318:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	b25b      	sxtb	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	da16      	bge.n	8007352 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	211a      	movs	r1, #26
 800732a:	fb01 f303 	mul.w	r3, r1, r3
 800732e:	4413      	add	r3, r2
 8007330:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007334:	781a      	ldrb	r2, [r3, #0]
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800733a:	7bfb      	ldrb	r3, [r7, #15]
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	211a      	movs	r1, #26
 8007340:	fb01 f303 	mul.w	r3, r1, r3
 8007344:	4413      	add	r3, r2
 8007346:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800734a:	881a      	ldrh	r2, [r3, #0]
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	835a      	strh	r2, [r3, #26]
 8007350:	e015      	b.n	800737e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007352:	7bfb      	ldrb	r3, [r7, #15]
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	211a      	movs	r1, #26
 8007358:	fb01 f303 	mul.w	r3, r1, r3
 800735c:	4413      	add	r3, r2
 800735e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007362:	781a      	ldrb	r2, [r3, #0]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	211a      	movs	r1, #26
 800736e:	fb01 f303 	mul.w	r3, r1, r3
 8007372:	4413      	add	r3, r2
 8007374:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007378:	881a      	ldrh	r2, [r3, #0]
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	7b9b      	ldrb	r3, [r3, #14]
 8007382:	4619      	mov	r1, r3
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f001 ff16 	bl	80091b6 <USBH_AllocPipe>
 800738a:	4603      	mov	r3, r0
 800738c:	461a      	mov	r2, r3
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	7bdb      	ldrb	r3, [r3, #15]
 8007396:	4619      	mov	r1, r3
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f001 ff0c 	bl	80091b6 <USBH_AllocPipe>
 800739e:	4603      	mov	r3, r0
 80073a0:	461a      	mov	r2, r3
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	7b59      	ldrb	r1, [r3, #13]
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	7b98      	ldrb	r0, [r3, #14]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80073ba:	68ba      	ldr	r2, [r7, #8]
 80073bc:	8b12      	ldrh	r2, [r2, #24]
 80073be:	9202      	str	r2, [sp, #8]
 80073c0:	2202      	movs	r2, #2
 80073c2:	9201      	str	r2, [sp, #4]
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	4623      	mov	r3, r4
 80073c8:	4602      	mov	r2, r0
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f001 fec4 	bl	8009158 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	7b19      	ldrb	r1, [r3, #12]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	7bd8      	ldrb	r0, [r3, #15]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	8b52      	ldrh	r2, [r2, #26]
 80073e8:	9202      	str	r2, [sp, #8]
 80073ea:	2202      	movs	r2, #2
 80073ec:	9201      	str	r2, [sp, #4]
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	4623      	mov	r3, r4
 80073f2:	4602      	mov	r2, r0
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f001 feaf 	bl	8009158 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	7b5b      	ldrb	r3, [r3, #13]
 8007406:	2200      	movs	r2, #0
 8007408:	4619      	mov	r1, r3
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f002 f9ba 	bl	8009784 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	7b1b      	ldrb	r3, [r3, #12]
 8007414:	2200      	movs	r2, #0
 8007416:	4619      	mov	r1, r3
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f002 f9b3 	bl	8009784 <USBH_LL_SetToggle>

  return USBH_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	bd90      	pop	{r4, r7, pc}

08007428 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00e      	beq.n	8007460 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	4619      	mov	r1, r3
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f001 fea4 	bl	8009196 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	4619      	mov	r1, r3
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f001 fecf 	bl	80091f8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	7b1b      	ldrb	r3, [r3, #12]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00e      	beq.n	8007486 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	7b1b      	ldrb	r3, [r3, #12]
 800746c:	4619      	mov	r1, r3
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f001 fe91 	bl	8009196 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	7b1b      	ldrb	r3, [r3, #12]
 8007478:	4619      	mov	r1, r3
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f001 febc 	bl	80091f8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	7b5b      	ldrb	r3, [r3, #13]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00e      	beq.n	80074ac <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	7b5b      	ldrb	r3, [r3, #13]
 8007492:	4619      	mov	r1, r3
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f001 fe7e 	bl	8009196 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	7b5b      	ldrb	r3, [r3, #13]
 800749e:	4619      	mov	r1, r3
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f001 fea9 	bl	80091f8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074b2:	69db      	ldr	r3, [r3, #28]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00b      	beq.n	80074d0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	4618      	mov	r0, r3
 80074c2:	f002 f9ed 	bl	80098a0 <free>
    phost->pActiveClass->pData = 0U;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074cc:	2200      	movs	r2, #0
 80074ce:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b084      	sub	sp, #16
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074e8:	69db      	ldr	r3, [r3, #28]
 80074ea:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	3340      	adds	r3, #64	@ 0x40
 80074f0:	4619      	mov	r1, r3
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f8b1 	bl	800765a <GetLineCoding>
 80074f8:	4603      	mov	r3, r0
 80074fa:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80074fc:	7afb      	ldrb	r3, [r7, #11]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d105      	bne.n	800750e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007508:	2102      	movs	r1, #2
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800750e:	7afb      	ldrb	r3, [r7, #11]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007520:	2301      	movs	r3, #1
 8007522:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007524:	2300      	movs	r3, #0
 8007526:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007538:	2b04      	cmp	r3, #4
 800753a:	d877      	bhi.n	800762c <USBH_CDC_Process+0x114>
 800753c:	a201      	add	r2, pc, #4	@ (adr r2, 8007544 <USBH_CDC_Process+0x2c>)
 800753e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007542:	bf00      	nop
 8007544:	08007559 	.word	0x08007559
 8007548:	0800755f 	.word	0x0800755f
 800754c:	0800758f 	.word	0x0800758f
 8007550:	08007603 	.word	0x08007603
 8007554:	08007611 	.word	0x08007611
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	73fb      	strb	r3, [r7, #15]
      break;
 800755c:	e06d      	b.n	800763a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007562:	4619      	mov	r1, r3
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 f897 	bl	8007698 <SetLineCoding>
 800756a:	4603      	mov	r3, r0
 800756c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800756e:	7bbb      	ldrb	r3, [r7, #14]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d104      	bne.n	800757e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800757c:	e058      	b.n	8007630 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800757e:	7bbb      	ldrb	r3, [r7, #14]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d055      	beq.n	8007630 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	2204      	movs	r2, #4
 8007588:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800758c:	e050      	b.n	8007630 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	3340      	adds	r3, #64	@ 0x40
 8007592:	4619      	mov	r1, r3
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f860 	bl	800765a <GetLineCoding>
 800759a:	4603      	mov	r3, r0
 800759c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800759e:	7bbb      	ldrb	r3, [r7, #14]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d126      	bne.n	80075f2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075b6:	791b      	ldrb	r3, [r3, #4]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d13b      	bne.n	8007634 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075c6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d133      	bne.n	8007634 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075d6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80075d8:	429a      	cmp	r2, r3
 80075da:	d12b      	bne.n	8007634 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075e4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d124      	bne.n	8007634 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f958 	bl	80078a0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80075f0:	e020      	b.n	8007634 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80075f2:	7bbb      	ldrb	r3, [r7, #14]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d01d      	beq.n	8007634 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	2204      	movs	r2, #4
 80075fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007600:	e018      	b.n	8007634 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f867 	bl	80076d6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f8da 	bl	80077c2 <CDC_ProcessReception>
      break;
 800760e:	e014      	b.n	800763a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007610:	2100      	movs	r1, #0
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f001 f81a 	bl	800864c <USBH_ClrFeature>
 8007618:	4603      	mov	r3, r0
 800761a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800761c:	7bbb      	ldrb	r3, [r7, #14]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10a      	bne.n	8007638 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800762a:	e005      	b.n	8007638 <USBH_CDC_Process+0x120>

    default:
      break;
 800762c:	bf00      	nop
 800762e:	e004      	b.n	800763a <USBH_CDC_Process+0x122>
      break;
 8007630:	bf00      	nop
 8007632:	e002      	b.n	800763a <USBH_CDC_Process+0x122>
      break;
 8007634:	bf00      	nop
 8007636:	e000      	b.n	800763a <USBH_CDC_Process+0x122>
      break;
 8007638:	bf00      	nop

  }

  return status;
 800763a:	7bfb      	ldrb	r3, [r7, #15]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	b082      	sub	sp, #8
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	22a1      	movs	r2, #161	@ 0xa1
 8007668:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2221      	movs	r2, #33	@ 0x21
 800766e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2207      	movs	r2, #7
 8007680:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2207      	movs	r2, #7
 8007686:	4619      	mov	r1, r3
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f001 fb14 	bl	8008cb6 <USBH_CtlReq>
 800768e:	4603      	mov	r3, r0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2221      	movs	r2, #33	@ 0x21
 80076a6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2220      	movs	r2, #32
 80076ac:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2207      	movs	r2, #7
 80076be:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	2207      	movs	r2, #7
 80076c4:	4619      	mov	r1, r3
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f001 faf5 	bl	8008cb6 <USBH_CtlReq>
 80076cc:	4603      	mov	r3, r0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3708      	adds	r7, #8
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b086      	sub	sp, #24
 80076da:	af02      	add	r7, sp, #8
 80076dc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80076e8:	2300      	movs	r3, #0
 80076ea:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d002      	beq.n	80076fc <CDC_ProcessTransmission+0x26>
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d023      	beq.n	8007742 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80076fa:	e05e      	b.n	80077ba <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	8b12      	ldrh	r2, [r2, #24]
 8007704:	4293      	cmp	r3, r2
 8007706:	d90b      	bls.n	8007720 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	69d9      	ldr	r1, [r3, #28]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8b1a      	ldrh	r2, [r3, #24]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	7b5b      	ldrb	r3, [r3, #13]
 8007714:	2001      	movs	r0, #1
 8007716:	9000      	str	r0, [sp, #0]
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f001 fcda 	bl	80090d2 <USBH_BulkSendData>
 800771e:	e00b      	b.n	8007738 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007728:	b29a      	uxth	r2, r3
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	7b5b      	ldrb	r3, [r3, #13]
 800772e:	2001      	movs	r0, #1
 8007730:	9000      	str	r0, [sp, #0]
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f001 fccd 	bl	80090d2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2202      	movs	r2, #2
 800773c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007740:	e03b      	b.n	80077ba <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	7b5b      	ldrb	r3, [r3, #13]
 8007746:	4619      	mov	r1, r3
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f001 fff1 	bl	8009730 <USBH_LL_GetURBState>
 800774e:	4603      	mov	r3, r0
 8007750:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007752:	7afb      	ldrb	r3, [r7, #11]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d128      	bne.n	80077aa <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	8b12      	ldrh	r2, [r2, #24]
 8007760:	4293      	cmp	r3, r2
 8007762:	d90e      	bls.n	8007782 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	8b12      	ldrh	r2, [r2, #24]
 800776c:	1a9a      	subs	r2, r3, r2
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	68fa      	ldr	r2, [r7, #12]
 8007778:	8b12      	ldrh	r2, [r2, #24]
 800777a:	441a      	add	r2, r3
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	61da      	str	r2, [r3, #28]
 8007780:	e002      	b.n	8007788 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2200      	movs	r2, #0
 8007786:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778c:	2b00      	cmp	r3, #0
 800778e:	d004      	beq.n	800779a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007798:	e00e      	b.n	80077b8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 f868 	bl	8007878 <USBH_CDC_TransmitCallback>
      break;
 80077a8:	e006      	b.n	80077b8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80077aa:	7afb      	ldrb	r3, [r7, #11]
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	d103      	bne.n	80077b8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80077b8:	bf00      	nop
  }
}
 80077ba:	bf00      	nop
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b086      	sub	sp, #24
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80077d4:	2300      	movs	r3, #0
 80077d6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80077de:	2b03      	cmp	r3, #3
 80077e0:	d002      	beq.n	80077e8 <CDC_ProcessReception+0x26>
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d00e      	beq.n	8007804 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80077e6:	e043      	b.n	8007870 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	6a19      	ldr	r1, [r3, #32]
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	8b5a      	ldrh	r2, [r3, #26]
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	7b1b      	ldrb	r3, [r3, #12]
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f001 fc91 	bl	800911c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	2204      	movs	r2, #4
 80077fe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007802:	e035      	b.n	8007870 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	7b1b      	ldrb	r3, [r3, #12]
 8007808:	4619      	mov	r1, r3
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f001 ff90 	bl	8009730 <USBH_LL_GetURBState>
 8007810:	4603      	mov	r3, r0
 8007812:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007814:	7cfb      	ldrb	r3, [r7, #19]
 8007816:	2b01      	cmp	r3, #1
 8007818:	d129      	bne.n	800786e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	7b1b      	ldrb	r3, [r3, #12]
 800781e:	4619      	mov	r1, r3
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f001 fef3 	bl	800960c <USBH_LL_GetLastXferSize>
 8007826:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	429a      	cmp	r2, r3
 8007830:	d016      	beq.n	8007860 <CDC_ProcessReception+0x9e>
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	8b5b      	ldrh	r3, [r3, #26]
 8007836:	461a      	mov	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	4293      	cmp	r3, r2
 800783c:	d110      	bne.n	8007860 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	1ad2      	subs	r2, r2, r3
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	6a1a      	ldr	r2, [r3, #32]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	441a      	add	r2, r3
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2203      	movs	r2, #3
 800785a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800785e:	e006      	b.n	800786e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 f80f 	bl	800788c <USBH_CDC_ReceiveCallback>
      break;
 800786e:	bf00      	nop
  }
}
 8007870:	bf00      	nop
 8007872:	3718      	adds	r7, #24
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80078a8:	bf00      	nop
 80078aa:	370c      	adds	r7, #12
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	4613      	mov	r3, r2
 80078c0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80078c8:	2302      	movs	r3, #2
 80078ca:	e029      	b.n	8007920 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	79fa      	ldrb	r2, [r7, #7]
 80078d0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	f000 f81f 	bl	8007928 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d003      	beq.n	8007918 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f001 fdc3 	bl	80094a4 <USBH_LL_Init>

  return USBH_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007930:	2300      	movs	r3, #0
 8007932:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007934:	2300      	movs	r3, #0
 8007936:	60fb      	str	r3, [r7, #12]
 8007938:	e009      	b.n	800794e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	33e0      	adds	r3, #224	@ 0xe0
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	4413      	add	r3, r2
 8007944:	2200      	movs	r2, #0
 8007946:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	3301      	adds	r3, #1
 800794c:	60fb      	str	r3, [r7, #12]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2b0f      	cmp	r3, #15
 8007952:	d9f2      	bls.n	800793a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007954:	2300      	movs	r3, #0
 8007956:	60fb      	str	r3, [r7, #12]
 8007958:	e009      	b.n	800796e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	4413      	add	r3, r2
 8007960:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007964:	2200      	movs	r2, #0
 8007966:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	3301      	adds	r3, #1
 800796c:	60fb      	str	r3, [r7, #12]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007974:	d3f1      	bcc.n	800795a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2240      	movs	r2, #64	@ 0x40
 800799a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	331c      	adds	r3, #28
 80079c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079ca:	2100      	movs	r1, #0
 80079cc:	4618      	mov	r0, r3
 80079ce:	f002 f81d 	bl	8009a0c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80079d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079dc:	2100      	movs	r1, #0
 80079de:	4618      	mov	r0, r3
 80079e0:	f002 f814 	bl	8009a0c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80079ea:	2212      	movs	r2, #18
 80079ec:	2100      	movs	r1, #0
 80079ee:	4618      	mov	r0, r3
 80079f0:	f002 f80c 	bl	8009a0c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80079fa:	223e      	movs	r2, #62	@ 0x3e
 80079fc:	2100      	movs	r1, #0
 80079fe:	4618      	mov	r0, r3
 8007a00:	f002 f804 	bl	8009a0c <memset>

  return USBH_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3710      	adds	r7, #16
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b085      	sub	sp, #20
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
 8007a16:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d016      	beq.n	8007a50 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d10e      	bne.n	8007a4a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007a32:	1c59      	adds	r1, r3, #1
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	33de      	adds	r3, #222	@ 0xde
 8007a3e:	6839      	ldr	r1, [r7, #0]
 8007a40:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007a44:	2300      	movs	r3, #0
 8007a46:	73fb      	strb	r3, [r7, #15]
 8007a48:	e004      	b.n	8007a54 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007a4a:	2302      	movs	r3, #2
 8007a4c:	73fb      	strb	r3, [r7, #15]
 8007a4e:	e001      	b.n	8007a54 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007a50:	2302      	movs	r3, #2
 8007a52:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3714      	adds	r7, #20
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr

08007a62 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b085      	sub	sp, #20
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007a78:	78fa      	ldrb	r2, [r7, #3]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d204      	bcs.n	8007a88 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	78fa      	ldrb	r2, [r7, #3]
 8007a82:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007a86:	e001      	b.n	8007a8c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr

08007a9a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007a9a:	b480      	push	{r7}
 8007a9c:	b087      	sub	sp, #28
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
 8007aa2:	4608      	mov	r0, r1
 8007aa4:	4611      	mov	r1, r2
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	70fb      	strb	r3, [r7, #3]
 8007aac:	460b      	mov	r3, r1
 8007aae:	70bb      	strb	r3, [r7, #2]
 8007ab0:	4613      	mov	r3, r2
 8007ab2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007ac2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007ac4:	e025      	b.n	8007b12 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007ac6:	7dfb      	ldrb	r3, [r7, #23]
 8007ac8:	221a      	movs	r2, #26
 8007aca:	fb02 f303 	mul.w	r3, r2, r3
 8007ace:	3308      	adds	r3, #8
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	3302      	adds	r3, #2
 8007ad6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	795b      	ldrb	r3, [r3, #5]
 8007adc:	78fa      	ldrb	r2, [r7, #3]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d002      	beq.n	8007ae8 <USBH_FindInterface+0x4e>
 8007ae2:	78fb      	ldrb	r3, [r7, #3]
 8007ae4:	2bff      	cmp	r3, #255	@ 0xff
 8007ae6:	d111      	bne.n	8007b0c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007aec:	78ba      	ldrb	r2, [r7, #2]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d002      	beq.n	8007af8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007af2:	78bb      	ldrb	r3, [r7, #2]
 8007af4:	2bff      	cmp	r3, #255	@ 0xff
 8007af6:	d109      	bne.n	8007b0c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007afc:	787a      	ldrb	r2, [r7, #1]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d002      	beq.n	8007b08 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b02:	787b      	ldrb	r3, [r7, #1]
 8007b04:	2bff      	cmp	r3, #255	@ 0xff
 8007b06:	d101      	bne.n	8007b0c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007b08:	7dfb      	ldrb	r3, [r7, #23]
 8007b0a:	e006      	b.n	8007b1a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007b0c:	7dfb      	ldrb	r3, [r7, #23]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007b12:	7dfb      	ldrb	r3, [r7, #23]
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d9d6      	bls.n	8007ac6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007b18:	23ff      	movs	r3, #255	@ 0xff
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	371c      	adds	r7, #28
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr

08007b26 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b082      	sub	sp, #8
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f001 fcf4 	bl	800951c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007b34:	2101      	movs	r1, #1
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f001 fe0d 	bl	8009756 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3708      	adds	r7, #8
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
	...

08007b48 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b088      	sub	sp, #32
 8007b4c:	af04      	add	r7, sp, #16
 8007b4e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007b50:	2302      	movs	r3, #2
 8007b52:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d102      	bne.n	8007b6a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2203      	movs	r2, #3
 8007b68:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	781b      	ldrb	r3, [r3, #0]
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	2b0b      	cmp	r3, #11
 8007b72:	f200 81bb 	bhi.w	8007eec <USBH_Process+0x3a4>
 8007b76:	a201      	add	r2, pc, #4	@ (adr r2, 8007b7c <USBH_Process+0x34>)
 8007b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7c:	08007bad 	.word	0x08007bad
 8007b80:	08007bdf 	.word	0x08007bdf
 8007b84:	08007c47 	.word	0x08007c47
 8007b88:	08007e87 	.word	0x08007e87
 8007b8c:	08007eed 	.word	0x08007eed
 8007b90:	08007ce7 	.word	0x08007ce7
 8007b94:	08007e2d 	.word	0x08007e2d
 8007b98:	08007d1d 	.word	0x08007d1d
 8007b9c:	08007d3d 	.word	0x08007d3d
 8007ba0:	08007d5b 	.word	0x08007d5b
 8007ba4:	08007d9f 	.word	0x08007d9f
 8007ba8:	08007e6f 	.word	0x08007e6f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 819b 	beq.w	8007ef0 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007bc0:	20c8      	movs	r0, #200	@ 0xc8
 8007bc2:	f001 fe12 	bl	80097ea <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f001 fd05 	bl	80095d6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007bdc:	e188      	b.n	8007ef0 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d107      	bne.n	8007bf8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2202      	movs	r2, #2
 8007bf4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007bf6:	e18a      	b.n	8007f0e <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007bfe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c02:	d914      	bls.n	8007c2e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007c1a:	2b03      	cmp	r3, #3
 8007c1c:	d903      	bls.n	8007c26 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	220d      	movs	r2, #13
 8007c22:	701a      	strb	r2, [r3, #0]
      break;
 8007c24:	e173      	b.n	8007f0e <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	701a      	strb	r2, [r3, #0]
      break;
 8007c2c:	e16f      	b.n	8007f0e <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007c34:	f103 020a 	add.w	r2, r3, #10
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007c3e:	200a      	movs	r0, #10
 8007c40:	f001 fdd3 	bl	80097ea <USBH_Delay>
      break;
 8007c44:	e163      	b.n	8007f0e <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d005      	beq.n	8007c5c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c56:	2104      	movs	r1, #4
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007c5c:	2064      	movs	r0, #100	@ 0x64
 8007c5e:	f001 fdc4 	bl	80097ea <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f001 fc90 	bl	8009588 <USBH_LL_GetSpeed>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2205      	movs	r2, #5
 8007c76:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007c78:	2100      	movs	r1, #0
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f001 fa9b 	bl	80091b6 <USBH_AllocPipe>
 8007c80:	4603      	mov	r3, r0
 8007c82:	461a      	mov	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007c88:	2180      	movs	r1, #128	@ 0x80
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f001 fa93 	bl	80091b6 <USBH_AllocPipe>
 8007c90:	4603      	mov	r3, r0
 8007c92:	461a      	mov	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	7919      	ldrb	r1, [r3, #4]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007cac:	9202      	str	r2, [sp, #8]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	9201      	str	r2, [sp, #4]
 8007cb2:	9300      	str	r3, [sp, #0]
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2280      	movs	r2, #128	@ 0x80
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f001 fa4d 	bl	8009158 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	7959      	ldrb	r1, [r3, #5]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007cd2:	9202      	str	r2, [sp, #8]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	9201      	str	r2, [sp, #4]
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2200      	movs	r2, #0
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f001 fa3a 	bl	8009158 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007ce4:	e113      	b.n	8007f0e <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 f916 	bl	8007f18 <USBH_HandleEnum>
 8007cec:	4603      	mov	r3, r0
 8007cee:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007cf0:	7bbb      	ldrb	r3, [r7, #14]
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	f040 80fd 	bne.w	8007ef4 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d103      	bne.n	8007d14 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2208      	movs	r2, #8
 8007d10:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007d12:	e0ef      	b.n	8007ef4 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2207      	movs	r2, #7
 8007d18:	701a      	strb	r2, [r3, #0]
      break;
 8007d1a:	e0eb      	b.n	8007ef4 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 80e8 	beq.w	8007ef8 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d2e:	2101      	movs	r1, #1
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2208      	movs	r2, #8
 8007d38:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007d3a:	e0dd      	b.n	8007ef8 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007d42:	4619      	mov	r1, r3
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 fc3a 	bl	80085be <USBH_SetCfg>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f040 80d5 	bne.w	8007efc <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2209      	movs	r2, #9
 8007d56:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007d58:	e0d0      	b.n	8007efc <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d016      	beq.n	8007d96 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007d68:	2101      	movs	r1, #1
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 fc4a 	bl	8008604 <USBH_SetFeature>
 8007d70:	4603      	mov	r3, r0
 8007d72:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007d74:	7bbb      	ldrb	r3, [r7, #14]
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d103      	bne.n	8007d84 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	220a      	movs	r2, #10
 8007d80:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007d82:	e0bd      	b.n	8007f00 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8007d84:	7bbb      	ldrb	r3, [r7, #14]
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	2b03      	cmp	r3, #3
 8007d8a:	f040 80b9 	bne.w	8007f00 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	220a      	movs	r2, #10
 8007d92:	701a      	strb	r2, [r3, #0]
      break;
 8007d94:	e0b4      	b.n	8007f00 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	220a      	movs	r2, #10
 8007d9a:	701a      	strb	r2, [r3, #0]
      break;
 8007d9c:	e0b0      	b.n	8007f00 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 80ad 	beq.w	8007f04 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007db2:	2300      	movs	r3, #0
 8007db4:	73fb      	strb	r3, [r7, #15]
 8007db6:	e016      	b.n	8007de6 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007db8:	7bfa      	ldrb	r2, [r7, #15]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	32de      	adds	r2, #222	@ 0xde
 8007dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc2:	791a      	ldrb	r2, [r3, #4]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d108      	bne.n	8007de0 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007dce:	7bfa      	ldrb	r2, [r7, #15]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	32de      	adds	r2, #222	@ 0xde
 8007dd4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007dde:	e005      	b.n	8007dec <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007de0:	7bfb      	ldrb	r3, [r7, #15]
 8007de2:	3301      	adds	r3, #1
 8007de4:	73fb      	strb	r3, [r7, #15]
 8007de6:	7bfb      	ldrb	r3, [r7, #15]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d0e5      	beq.n	8007db8 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d016      	beq.n	8007e24 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	4798      	blx	r3
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d109      	bne.n	8007e1c <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2206      	movs	r2, #6
 8007e0c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e14:	2103      	movs	r1, #3
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e1a:	e073      	b.n	8007f04 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	220d      	movs	r2, #13
 8007e20:	701a      	strb	r2, [r3, #0]
      break;
 8007e22:	e06f      	b.n	8007f04 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	220d      	movs	r2, #13
 8007e28:	701a      	strb	r2, [r3, #0]
      break;
 8007e2a:	e06b      	b.n	8007f04 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d017      	beq.n	8007e66 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	4798      	blx	r3
 8007e42:	4603      	mov	r3, r0
 8007e44:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007e46:	7bbb      	ldrb	r3, [r7, #14]
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d103      	bne.n	8007e56 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	220b      	movs	r2, #11
 8007e52:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e54:	e058      	b.n	8007f08 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8007e56:	7bbb      	ldrb	r3, [r7, #14]
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d154      	bne.n	8007f08 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	220d      	movs	r2, #13
 8007e62:	701a      	strb	r2, [r3, #0]
      break;
 8007e64:	e050      	b.n	8007f08 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	220d      	movs	r2, #13
 8007e6a:	701a      	strb	r2, [r3, #0]
      break;
 8007e6c:	e04c      	b.n	8007f08 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d049      	beq.n	8007f0c <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e7e:	695b      	ldr	r3, [r3, #20]
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	4798      	blx	r3
      }
      break;
 8007e84:	e042      	b.n	8007f0c <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f7ff fd4a 	bl	8007928 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d009      	beq.n	8007eb2 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d005      	beq.n	8007ec8 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007ec2:	2105      	movs	r1, #5
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d107      	bne.n	8007ee4 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f7ff fe22 	bl	8007b26 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007ee2:	e014      	b.n	8007f0e <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f001 fb19 	bl	800951c <USBH_LL_Start>
      break;
 8007eea:	e010      	b.n	8007f0e <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007eec:	bf00      	nop
 8007eee:	e00e      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007ef0:	bf00      	nop
 8007ef2:	e00c      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007ef4:	bf00      	nop
 8007ef6:	e00a      	b.n	8007f0e <USBH_Process+0x3c6>
    break;
 8007ef8:	bf00      	nop
 8007efa:	e008      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007efc:	bf00      	nop
 8007efe:	e006      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007f00:	bf00      	nop
 8007f02:	e004      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007f04:	bf00      	nop
 8007f06:	e002      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007f08:	bf00      	nop
 8007f0a:	e000      	b.n	8007f0e <USBH_Process+0x3c6>
      break;
 8007f0c:	bf00      	nop
  }
  return USBH_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b088      	sub	sp, #32
 8007f1c:	af04      	add	r7, sp, #16
 8007f1e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007f20:	2301      	movs	r3, #1
 8007f22:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007f24:	2301      	movs	r3, #1
 8007f26:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	785b      	ldrb	r3, [r3, #1]
 8007f2c:	2b07      	cmp	r3, #7
 8007f2e:	f200 81bd 	bhi.w	80082ac <USBH_HandleEnum+0x394>
 8007f32:	a201      	add	r2, pc, #4	@ (adr r2, 8007f38 <USBH_HandleEnum+0x20>)
 8007f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f38:	08007f59 	.word	0x08007f59
 8007f3c:	08008013 	.word	0x08008013
 8007f40:	0800807d 	.word	0x0800807d
 8007f44:	08008107 	.word	0x08008107
 8007f48:	08008171 	.word	0x08008171
 8007f4c:	080081e1 	.word	0x080081e1
 8007f50:	08008227 	.word	0x08008227
 8007f54:	0800826d 	.word	0x0800826d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007f58:	2108      	movs	r1, #8
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fa4c 	bl	80083f8 <USBH_Get_DevDesc>
 8007f60:	4603      	mov	r3, r0
 8007f62:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f64:	7bbb      	ldrb	r3, [r7, #14]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d12e      	bne.n	8007fc8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	7919      	ldrb	r1, [r3, #4]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007f8e:	9202      	str	r2, [sp, #8]
 8007f90:	2200      	movs	r2, #0
 8007f92:	9201      	str	r2, [sp, #4]
 8007f94:	9300      	str	r3, [sp, #0]
 8007f96:	4603      	mov	r3, r0
 8007f98:	2280      	movs	r2, #128	@ 0x80
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f001 f8dc 	bl	8009158 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	7959      	ldrb	r1, [r3, #5]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fb4:	9202      	str	r2, [sp, #8]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	9201      	str	r2, [sp, #4]
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f001 f8c9 	bl	8009158 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007fc6:	e173      	b.n	80082b0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007fc8:	7bbb      	ldrb	r3, [r7, #14]
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	f040 8170 	bne.w	80082b0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007fe6:	2b03      	cmp	r3, #3
 8007fe8:	d903      	bls.n	8007ff2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	220d      	movs	r2, #13
 8007fee:	701a      	strb	r2, [r3, #0]
      break;
 8007ff0:	e15e      	b.n	80082b0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	795b      	ldrb	r3, [r3, #5]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f001 f8fd 	bl	80091f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	791b      	ldrb	r3, [r3, #4]
 8008002:	4619      	mov	r1, r3
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f001 f8f7 	bl	80091f8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2200      	movs	r2, #0
 800800e:	701a      	strb	r2, [r3, #0]
      break;
 8008010:	e14e      	b.n	80082b0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008012:	2112      	movs	r1, #18
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 f9ef 	bl	80083f8 <USBH_Get_DevDesc>
 800801a:	4603      	mov	r3, r0
 800801c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800801e:	7bbb      	ldrb	r3, [r7, #14]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d103      	bne.n	800802c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2202      	movs	r2, #2
 8008028:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800802a:	e143      	b.n	80082b4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800802c:	7bbb      	ldrb	r3, [r7, #14]
 800802e:	2b03      	cmp	r3, #3
 8008030:	f040 8140 	bne.w	80082b4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800803a:	3301      	adds	r3, #1
 800803c:	b2da      	uxtb	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800804a:	2b03      	cmp	r3, #3
 800804c:	d903      	bls.n	8008056 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	220d      	movs	r2, #13
 8008052:	701a      	strb	r2, [r3, #0]
      break;
 8008054:	e12e      	b.n	80082b4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	795b      	ldrb	r3, [r3, #5]
 800805a:	4619      	mov	r1, r3
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f001 f8cb 	bl	80091f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	791b      	ldrb	r3, [r3, #4]
 8008066:	4619      	mov	r1, r3
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f001 f8c5 	bl	80091f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	701a      	strb	r2, [r3, #0]
      break;
 800807a:	e11b      	b.n	80082b4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800807c:	2101      	movs	r1, #1
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fa79 	bl	8008576 <USBH_SetAddress>
 8008084:	4603      	mov	r3, r0
 8008086:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008088:	7bbb      	ldrb	r3, [r7, #14]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d130      	bne.n	80080f0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800808e:	2002      	movs	r0, #2
 8008090:	f001 fbab 	bl	80097ea <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2203      	movs	r2, #3
 80080a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	7919      	ldrb	r1, [r3, #4]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80080b6:	9202      	str	r2, [sp, #8]
 80080b8:	2200      	movs	r2, #0
 80080ba:	9201      	str	r2, [sp, #4]
 80080bc:	9300      	str	r3, [sp, #0]
 80080be:	4603      	mov	r3, r0
 80080c0:	2280      	movs	r2, #128	@ 0x80
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f001 f848 	bl	8009158 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	7959      	ldrb	r1, [r3, #5]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80080dc:	9202      	str	r2, [sp, #8]
 80080de:	2200      	movs	r2, #0
 80080e0:	9201      	str	r2, [sp, #4]
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	4603      	mov	r3, r0
 80080e6:	2200      	movs	r2, #0
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f001 f835 	bl	8009158 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80080ee:	e0e3      	b.n	80082b8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80080f0:	7bbb      	ldrb	r3, [r7, #14]
 80080f2:	2b03      	cmp	r3, #3
 80080f4:	f040 80e0 	bne.w	80082b8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	220d      	movs	r2, #13
 80080fc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	705a      	strb	r2, [r3, #1]
      break;
 8008104:	e0d8      	b.n	80082b8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008106:	2109      	movs	r1, #9
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 f9a1 	bl	8008450 <USBH_Get_CfgDesc>
 800810e:	4603      	mov	r3, r0
 8008110:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008112:	7bbb      	ldrb	r3, [r7, #14]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d103      	bne.n	8008120 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2204      	movs	r2, #4
 800811c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800811e:	e0cd      	b.n	80082bc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008120:	7bbb      	ldrb	r3, [r7, #14]
 8008122:	2b03      	cmp	r3, #3
 8008124:	f040 80ca 	bne.w	80082bc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800812e:	3301      	adds	r3, #1
 8008130:	b2da      	uxtb	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800813e:	2b03      	cmp	r3, #3
 8008140:	d903      	bls.n	800814a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	220d      	movs	r2, #13
 8008146:	701a      	strb	r2, [r3, #0]
      break;
 8008148:	e0b8      	b.n	80082bc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	795b      	ldrb	r3, [r3, #5]
 800814e:	4619      	mov	r1, r3
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f001 f851 	bl	80091f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	791b      	ldrb	r3, [r3, #4]
 800815a:	4619      	mov	r1, r3
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f001 f84b 	bl	80091f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	701a      	strb	r2, [r3, #0]
      break;
 800816e:	e0a5      	b.n	80082bc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 f969 	bl	8008450 <USBH_Get_CfgDesc>
 800817e:	4603      	mov	r3, r0
 8008180:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008182:	7bbb      	ldrb	r3, [r7, #14]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d103      	bne.n	8008190 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2205      	movs	r2, #5
 800818c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800818e:	e097      	b.n	80082c0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008190:	7bbb      	ldrb	r3, [r7, #14]
 8008192:	2b03      	cmp	r3, #3
 8008194:	f040 8094 	bne.w	80082c0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800819e:	3301      	adds	r3, #1
 80081a0:	b2da      	uxtb	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	d903      	bls.n	80081ba <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	220d      	movs	r2, #13
 80081b6:	701a      	strb	r2, [r3, #0]
      break;
 80081b8:	e082      	b.n	80082c0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	795b      	ldrb	r3, [r3, #5]
 80081be:	4619      	mov	r1, r3
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f001 f819 	bl	80091f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	791b      	ldrb	r3, [r3, #4]
 80081ca:	4619      	mov	r1, r3
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f001 f813 	bl	80091f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2200      	movs	r2, #0
 80081d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	701a      	strb	r2, [r3, #0]
      break;
 80081de:	e06f      	b.n	80082c0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d019      	beq.n	800821e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80081f6:	23ff      	movs	r3, #255	@ 0xff
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 f953 	bl	80084a4 <USBH_Get_StringDesc>
 80081fe:	4603      	mov	r3, r0
 8008200:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008202:	7bbb      	ldrb	r3, [r7, #14]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d103      	bne.n	8008210 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2206      	movs	r2, #6
 800820c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800820e:	e059      	b.n	80082c4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008210:	7bbb      	ldrb	r3, [r7, #14]
 8008212:	2b03      	cmp	r3, #3
 8008214:	d156      	bne.n	80082c4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2206      	movs	r2, #6
 800821a:	705a      	strb	r2, [r3, #1]
      break;
 800821c:	e052      	b.n	80082c4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2206      	movs	r2, #6
 8008222:	705a      	strb	r2, [r3, #1]
      break;
 8008224:	e04e      	b.n	80082c4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800822c:	2b00      	cmp	r3, #0
 800822e:	d019      	beq.n	8008264 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800823c:	23ff      	movs	r3, #255	@ 0xff
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f930 	bl	80084a4 <USBH_Get_StringDesc>
 8008244:	4603      	mov	r3, r0
 8008246:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008248:	7bbb      	ldrb	r3, [r7, #14]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d103      	bne.n	8008256 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2207      	movs	r2, #7
 8008252:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008254:	e038      	b.n	80082c8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008256:	7bbb      	ldrb	r3, [r7, #14]
 8008258:	2b03      	cmp	r3, #3
 800825a:	d135      	bne.n	80082c8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2207      	movs	r2, #7
 8008260:	705a      	strb	r2, [r3, #1]
      break;
 8008262:	e031      	b.n	80082c8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2207      	movs	r2, #7
 8008268:	705a      	strb	r2, [r3, #1]
      break;
 800826a:	e02d      	b.n	80082c8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008272:	2b00      	cmp	r3, #0
 8008274:	d017      	beq.n	80082a6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008282:	23ff      	movs	r3, #255	@ 0xff
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 f90d 	bl	80084a4 <USBH_Get_StringDesc>
 800828a:	4603      	mov	r3, r0
 800828c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800828e:	7bbb      	ldrb	r3, [r7, #14]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008294:	2300      	movs	r3, #0
 8008296:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008298:	e018      	b.n	80082cc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800829a:	7bbb      	ldrb	r3, [r7, #14]
 800829c:	2b03      	cmp	r3, #3
 800829e:	d115      	bne.n	80082cc <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80082a0:	2300      	movs	r3, #0
 80082a2:	73fb      	strb	r3, [r7, #15]
      break;
 80082a4:	e012      	b.n	80082cc <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80082a6:	2300      	movs	r3, #0
 80082a8:	73fb      	strb	r3, [r7, #15]
      break;
 80082aa:	e00f      	b.n	80082cc <USBH_HandleEnum+0x3b4>

    default:
      break;
 80082ac:	bf00      	nop
 80082ae:	e00e      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082b0:	bf00      	nop
 80082b2:	e00c      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082b4:	bf00      	nop
 80082b6:	e00a      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082b8:	bf00      	nop
 80082ba:	e008      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082bc:	bf00      	nop
 80082be:	e006      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082c0:	bf00      	nop
 80082c2:	e004      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082c4:	bf00      	nop
 80082c6:	e002      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082c8:	bf00      	nop
 80082ca:	e000      	b.n	80082ce <USBH_HandleEnum+0x3b6>
      break;
 80082cc:	bf00      	nop
  }
  return Status;
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3710      	adds	r7, #16
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	683a      	ldr	r2, [r7, #0]
 80082e6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80082ea:	bf00      	nop
 80082ec:	370c      	adds	r7, #12
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b082      	sub	sp, #8
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008304:	1c5a      	adds	r2, r3, #1
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 f804 	bl	800831a <USBH_HandleSof>
}
 8008312:	bf00      	nop
 8008314:	3708      	adds	r7, #8
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b082      	sub	sp, #8
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	b2db      	uxtb	r3, r3
 8008328:	2b0b      	cmp	r3, #11
 800832a:	d10a      	bne.n	8008342 <USBH_HandleSof+0x28>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008332:	2b00      	cmp	r3, #0
 8008334:	d005      	beq.n	8008342 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800833c:	699b      	ldr	r3, [r3, #24]
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	4798      	blx	r3
  }
}
 8008342:	bf00      	nop
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800834a:	b480      	push	{r7}
 800834c:	b083      	sub	sp, #12
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800835a:	bf00      	nop
}
 800835c:	370c      	adds	r7, #12
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr

08008366 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008366:	b480      	push	{r7}
 8008368:	b083      	sub	sp, #12
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008376:	bf00      	nop
}
 8008378:	370c      	adds	r7, #12
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr

08008382 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008382:	b480      	push	{r7}
 8008384:	b083      	sub	sp, #12
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f001 f8be 	bl	8009552 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	791b      	ldrb	r3, [r3, #4]
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f000 ff0b 	bl	80091f8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	795b      	ldrb	r3, [r3, #5]
 80083e6:	4619      	mov	r1, r3
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 ff05 	bl	80091f8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b086      	sub	sp, #24
 80083fc:	af02      	add	r7, sp, #8
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	460b      	mov	r3, r1
 8008402:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008404:	887b      	ldrh	r3, [r7, #2]
 8008406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800840a:	d901      	bls.n	8008410 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800840c:	2303      	movs	r3, #3
 800840e:	e01b      	b.n	8008448 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008416:	887b      	ldrh	r3, [r7, #2]
 8008418:	9300      	str	r3, [sp, #0]
 800841a:	4613      	mov	r3, r2
 800841c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008420:	2100      	movs	r1, #0
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f872 	bl	800850c <USBH_GetDescriptor>
 8008428:	4603      	mov	r3, r0
 800842a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800842c:	7bfb      	ldrb	r3, [r7, #15]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d109      	bne.n	8008446 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008438:	887a      	ldrh	r2, [r7, #2]
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 f929 	bl	8008694 <USBH_ParseDevDesc>
 8008442:	4603      	mov	r3, r0
 8008444:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008446:	7bfb      	ldrb	r3, [r7, #15]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af02      	add	r7, sp, #8
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	460b      	mov	r3, r1
 800845a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	331c      	adds	r3, #28
 8008460:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008462:	887b      	ldrh	r3, [r7, #2]
 8008464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008468:	d901      	bls.n	800846e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800846a:	2303      	movs	r3, #3
 800846c:	e016      	b.n	800849c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800846e:	887b      	ldrh	r3, [r7, #2]
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008478:	2100      	movs	r1, #0
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 f846 	bl	800850c <USBH_GetDescriptor>
 8008480:	4603      	mov	r3, r0
 8008482:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008484:	7bfb      	ldrb	r3, [r7, #15]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d107      	bne.n	800849a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800848a:	887b      	ldrh	r3, [r7, #2]
 800848c:	461a      	mov	r2, r3
 800848e:	68b9      	ldr	r1, [r7, #8]
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f9af 	bl	80087f4 <USBH_ParseCfgDesc>
 8008496:	4603      	mov	r3, r0
 8008498:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800849a:	7bfb      	ldrb	r3, [r7, #15]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b088      	sub	sp, #32
 80084a8:	af02      	add	r7, sp, #8
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	607a      	str	r2, [r7, #4]
 80084ae:	461a      	mov	r2, r3
 80084b0:	460b      	mov	r3, r1
 80084b2:	72fb      	strb	r3, [r7, #11]
 80084b4:	4613      	mov	r3, r2
 80084b6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80084b8:	893b      	ldrh	r3, [r7, #8]
 80084ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084be:	d802      	bhi.n	80084c6 <USBH_Get_StringDesc+0x22>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d101      	bne.n	80084ca <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80084c6:	2303      	movs	r3, #3
 80084c8:	e01c      	b.n	8008504 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80084ca:	7afb      	ldrb	r3, [r7, #11]
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80084d2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80084da:	893b      	ldrh	r3, [r7, #8]
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	460b      	mov	r3, r1
 80084e0:	2100      	movs	r1, #0
 80084e2:	68f8      	ldr	r0, [r7, #12]
 80084e4:	f000 f812 	bl	800850c <USBH_GetDescriptor>
 80084e8:	4603      	mov	r3, r0
 80084ea:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d107      	bne.n	8008502 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80084f8:	893a      	ldrh	r2, [r7, #8]
 80084fa:	6879      	ldr	r1, [r7, #4]
 80084fc:	4618      	mov	r0, r3
 80084fe:	f000 fb8d 	bl	8008c1c <USBH_ParseStringDesc>
  }

  return status;
 8008502:	7dfb      	ldrb	r3, [r7, #23]
}
 8008504:	4618      	mov	r0, r3
 8008506:	3718      	adds	r7, #24
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	607b      	str	r3, [r7, #4]
 8008516:	460b      	mov	r3, r1
 8008518:	72fb      	strb	r3, [r7, #11]
 800851a:	4613      	mov	r3, r2
 800851c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	789b      	ldrb	r3, [r3, #2]
 8008522:	2b01      	cmp	r3, #1
 8008524:	d11c      	bne.n	8008560 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008526:	7afb      	ldrb	r3, [r7, #11]
 8008528:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800852c:	b2da      	uxtb	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2206      	movs	r2, #6
 8008536:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	893a      	ldrh	r2, [r7, #8]
 800853c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800853e:	893b      	ldrh	r3, [r7, #8]
 8008540:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008544:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008548:	d104      	bne.n	8008554 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f240 4209 	movw	r2, #1033	@ 0x409
 8008550:	829a      	strh	r2, [r3, #20]
 8008552:	e002      	b.n	800855a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	8b3a      	ldrh	r2, [r7, #24]
 800855e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008560:	8b3b      	ldrh	r3, [r7, #24]
 8008562:	461a      	mov	r2, r3
 8008564:	6879      	ldr	r1, [r7, #4]
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f000 fba5 	bl	8008cb6 <USBH_CtlReq>
 800856c:	4603      	mov	r3, r0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b082      	sub	sp, #8
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
 800857e:	460b      	mov	r3, r1
 8008580:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	789b      	ldrb	r3, [r3, #2]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d10f      	bne.n	80085aa <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2205      	movs	r2, #5
 8008594:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008596:	78fb      	ldrb	r3, [r7, #3]
 8008598:	b29a      	uxth	r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2200      	movs	r2, #0
 80085a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80085aa:	2200      	movs	r2, #0
 80085ac:	2100      	movs	r1, #0
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fb81 	bl	8008cb6 <USBH_CtlReq>
 80085b4:	4603      	mov	r3, r0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b082      	sub	sp, #8
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
 80085c6:	460b      	mov	r3, r1
 80085c8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	789b      	ldrb	r3, [r3, #2]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d10e      	bne.n	80085f0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2209      	movs	r2, #9
 80085dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	887a      	ldrh	r2, [r7, #2]
 80085e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80085f0:	2200      	movs	r2, #0
 80085f2:	2100      	movs	r1, #0
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 fb5e 	bl	8008cb6 <USBH_CtlReq>
 80085fa:	4603      	mov	r3, r0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3708      	adds	r7, #8
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	460b      	mov	r3, r1
 800860e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	789b      	ldrb	r3, [r3, #2]
 8008614:	2b01      	cmp	r3, #1
 8008616:	d10f      	bne.n	8008638 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2203      	movs	r2, #3
 8008622:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008624:	78fb      	ldrb	r3, [r7, #3]
 8008626:	b29a      	uxth	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008638:	2200      	movs	r2, #0
 800863a:	2100      	movs	r1, #0
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fb3a 	bl	8008cb6 <USBH_CtlReq>
 8008642:	4603      	mov	r3, r0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3708      	adds	r7, #8
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	460b      	mov	r3, r1
 8008656:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	789b      	ldrb	r3, [r3, #2]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d10f      	bne.n	8008680 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2202      	movs	r2, #2
 8008664:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2201      	movs	r2, #1
 800866a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008672:	78fb      	ldrb	r3, [r7, #3]
 8008674:	b29a      	uxth	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008680:	2200      	movs	r2, #0
 8008682:	2100      	movs	r1, #0
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fb16 	bl	8008cb6 <USBH_CtlReq>
 800868a:	4603      	mov	r3, r0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008694:	b480      	push	{r7}
 8008696:	b087      	sub	sp, #28
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	4613      	mov	r3, r2
 80086a0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80086a8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80086aa:	2300      	movs	r3, #0
 80086ac:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d101      	bne.n	80086b8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80086b4:	2302      	movs	r3, #2
 80086b6:	e094      	b.n	80087e2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	781a      	ldrb	r2, [r3, #0]
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	785a      	ldrb	r2, [r3, #1]
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	3302      	adds	r3, #2
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	461a      	mov	r2, r3
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	3303      	adds	r3, #3
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	021b      	lsls	r3, r3, #8
 80086d8:	b29b      	uxth	r3, r3
 80086da:	4313      	orrs	r3, r2
 80086dc:	b29a      	uxth	r2, r3
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	791a      	ldrb	r2, [r3, #4]
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	795a      	ldrb	r2, [r3, #5]
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	799a      	ldrb	r2, [r3, #6]
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	79da      	ldrb	r2, [r3, #7]
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008708:	2b00      	cmp	r3, #0
 800870a:	d004      	beq.n	8008716 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008712:	2b01      	cmp	r3, #1
 8008714:	d11b      	bne.n	800874e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	79db      	ldrb	r3, [r3, #7]
 800871a:	2b20      	cmp	r3, #32
 800871c:	dc0f      	bgt.n	800873e <USBH_ParseDevDesc+0xaa>
 800871e:	2b08      	cmp	r3, #8
 8008720:	db0f      	blt.n	8008742 <USBH_ParseDevDesc+0xae>
 8008722:	3b08      	subs	r3, #8
 8008724:	4a32      	ldr	r2, [pc, #200]	@ (80087f0 <USBH_ParseDevDesc+0x15c>)
 8008726:	fa22 f303 	lsr.w	r3, r2, r3
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b00      	cmp	r3, #0
 8008730:	bf14      	ite	ne
 8008732:	2301      	movne	r3, #1
 8008734:	2300      	moveq	r3, #0
 8008736:	b2db      	uxtb	r3, r3
 8008738:	2b00      	cmp	r3, #0
 800873a:	d106      	bne.n	800874a <USBH_ParseDevDesc+0xb6>
 800873c:	e001      	b.n	8008742 <USBH_ParseDevDesc+0xae>
 800873e:	2b40      	cmp	r3, #64	@ 0x40
 8008740:	d003      	beq.n	800874a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	2208      	movs	r2, #8
 8008746:	71da      	strb	r2, [r3, #7]
        break;
 8008748:	e000      	b.n	800874c <USBH_ParseDevDesc+0xb8>
        break;
 800874a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800874c:	e00e      	b.n	800876c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008754:	2b02      	cmp	r3, #2
 8008756:	d107      	bne.n	8008768 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	79db      	ldrb	r3, [r3, #7]
 800875c:	2b08      	cmp	r3, #8
 800875e:	d005      	beq.n	800876c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	2208      	movs	r2, #8
 8008764:	71da      	strb	r2, [r3, #7]
 8008766:	e001      	b.n	800876c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008768:	2303      	movs	r3, #3
 800876a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800876c:	88fb      	ldrh	r3, [r7, #6]
 800876e:	2b08      	cmp	r3, #8
 8008770:	d936      	bls.n	80087e0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	3308      	adds	r3, #8
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	461a      	mov	r2, r3
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	3309      	adds	r3, #9
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	021b      	lsls	r3, r3, #8
 8008782:	b29b      	uxth	r3, r3
 8008784:	4313      	orrs	r3, r2
 8008786:	b29a      	uxth	r2, r3
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	330a      	adds	r3, #10
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	461a      	mov	r2, r3
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	330b      	adds	r3, #11
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	021b      	lsls	r3, r3, #8
 800879c:	b29b      	uxth	r3, r3
 800879e:	4313      	orrs	r3, r2
 80087a0:	b29a      	uxth	r2, r3
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	330c      	adds	r3, #12
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	461a      	mov	r2, r3
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	330d      	adds	r3, #13
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	021b      	lsls	r3, r3, #8
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	4313      	orrs	r3, r2
 80087ba:	b29a      	uxth	r2, r3
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	7b9a      	ldrb	r2, [r3, #14]
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	7bda      	ldrb	r2, [r3, #15]
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	7c1a      	ldrb	r2, [r3, #16]
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	7c5a      	ldrb	r2, [r3, #17]
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80087e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	371c      	adds	r7, #28
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	01000101 	.word	0x01000101

080087f4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b08c      	sub	sp, #48	@ 0x30
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	4613      	mov	r3, r2
 8008800:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008808:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008810:	2300      	movs	r3, #0
 8008812:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008816:	2300      	movs	r3, #0
 8008818:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d101      	bne.n	8008826 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008822:	2302      	movs	r3, #2
 8008824:	e0da      	b.n	80089dc <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800882a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	2b09      	cmp	r3, #9
 8008830:	d002      	beq.n	8008838 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008834:	2209      	movs	r2, #9
 8008836:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	781a      	ldrb	r2, [r3, #0]
 800883c:	6a3b      	ldr	r3, [r7, #32]
 800883e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	785a      	ldrb	r2, [r3, #1]
 8008844:	6a3b      	ldr	r3, [r7, #32]
 8008846:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	3302      	adds	r3, #2
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	461a      	mov	r2, r3
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	3303      	adds	r3, #3
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	021b      	lsls	r3, r3, #8
 8008858:	b29b      	uxth	r3, r3
 800885a:	4313      	orrs	r3, r2
 800885c:	b29b      	uxth	r3, r3
 800885e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008862:	bf28      	it	cs
 8008864:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008868:	b29a      	uxth	r2, r3
 800886a:	6a3b      	ldr	r3, [r7, #32]
 800886c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	791a      	ldrb	r2, [r3, #4]
 8008872:	6a3b      	ldr	r3, [r7, #32]
 8008874:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	795a      	ldrb	r2, [r3, #5]
 800887a:	6a3b      	ldr	r3, [r7, #32]
 800887c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	799a      	ldrb	r2, [r3, #6]
 8008882:	6a3b      	ldr	r3, [r7, #32]
 8008884:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	79da      	ldrb	r2, [r3, #7]
 800888a:	6a3b      	ldr	r3, [r7, #32]
 800888c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	7a1a      	ldrb	r2, [r3, #8]
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008896:	88fb      	ldrh	r3, [r7, #6]
 8008898:	2b09      	cmp	r3, #9
 800889a:	f240 809d 	bls.w	80089d8 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800889e:	2309      	movs	r3, #9
 80088a0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80088a2:	2300      	movs	r3, #0
 80088a4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80088a6:	e081      	b.n	80089ac <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80088a8:	f107 0316 	add.w	r3, r7, #22
 80088ac:	4619      	mov	r1, r3
 80088ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088b0:	f000 f9e7 	bl	8008c82 <USBH_GetNextDesc>
 80088b4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80088b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b8:	785b      	ldrb	r3, [r3, #1]
 80088ba:	2b04      	cmp	r3, #4
 80088bc:	d176      	bne.n	80089ac <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80088be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	2b09      	cmp	r3, #9
 80088c4:	d002      	beq.n	80088cc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80088c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c8:	2209      	movs	r2, #9
 80088ca:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80088cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088d0:	221a      	movs	r2, #26
 80088d2:	fb02 f303 	mul.w	r3, r2, r3
 80088d6:	3308      	adds	r3, #8
 80088d8:	6a3a      	ldr	r2, [r7, #32]
 80088da:	4413      	add	r3, r2
 80088dc:	3302      	adds	r3, #2
 80088de:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80088e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088e2:	69f8      	ldr	r0, [r7, #28]
 80088e4:	f000 f87e 	bl	80089e4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80088e8:	2300      	movs	r3, #0
 80088ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80088ee:	2300      	movs	r3, #0
 80088f0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80088f2:	e043      	b.n	800897c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80088f4:	f107 0316 	add.w	r3, r7, #22
 80088f8:	4619      	mov	r1, r3
 80088fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088fc:	f000 f9c1 	bl	8008c82 <USBH_GetNextDesc>
 8008900:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008904:	785b      	ldrb	r3, [r3, #1]
 8008906:	2b05      	cmp	r3, #5
 8008908:	d138      	bne.n	800897c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	795b      	ldrb	r3, [r3, #5]
 800890e:	2b01      	cmp	r3, #1
 8008910:	d113      	bne.n	800893a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008916:	2b02      	cmp	r3, #2
 8008918:	d003      	beq.n	8008922 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	799b      	ldrb	r3, [r3, #6]
 800891e:	2b03      	cmp	r3, #3
 8008920:	d10b      	bne.n	800893a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	79db      	ldrb	r3, [r3, #7]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d10b      	bne.n	8008942 <USBH_ParseCfgDesc+0x14e>
 800892a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	2b09      	cmp	r3, #9
 8008930:	d007      	beq.n	8008942 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008934:	2209      	movs	r2, #9
 8008936:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008938:	e003      	b.n	8008942 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800893a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893c:	2207      	movs	r2, #7
 800893e:	701a      	strb	r2, [r3, #0]
 8008940:	e000      	b.n	8008944 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008942:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008948:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800894c:	3201      	adds	r2, #1
 800894e:	00d2      	lsls	r2, r2, #3
 8008950:	211a      	movs	r1, #26
 8008952:	fb01 f303 	mul.w	r3, r1, r3
 8008956:	4413      	add	r3, r2
 8008958:	3308      	adds	r3, #8
 800895a:	6a3a      	ldr	r2, [r7, #32]
 800895c:	4413      	add	r3, r2
 800895e:	3304      	adds	r3, #4
 8008960:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008962:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008964:	69b9      	ldr	r1, [r7, #24]
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f000 f870 	bl	8008a4c <USBH_ParseEPDesc>
 800896c:	4603      	mov	r3, r0
 800896e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008972:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008976:	3301      	adds	r3, #1
 8008978:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	791b      	ldrb	r3, [r3, #4]
 8008980:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008984:	429a      	cmp	r2, r3
 8008986:	d204      	bcs.n	8008992 <USBH_ParseCfgDesc+0x19e>
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	885a      	ldrh	r2, [r3, #2]
 800898c:	8afb      	ldrh	r3, [r7, #22]
 800898e:	429a      	cmp	r2, r3
 8008990:	d8b0      	bhi.n	80088f4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008992:	69fb      	ldr	r3, [r7, #28]
 8008994:	791b      	ldrb	r3, [r3, #4]
 8008996:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800899a:	429a      	cmp	r2, r3
 800899c:	d201      	bcs.n	80089a2 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800899e:	2303      	movs	r3, #3
 80089a0:	e01c      	b.n	80089dc <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 80089a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089a6:	3301      	adds	r3, #1
 80089a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80089ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d805      	bhi.n	80089c0 <USBH_ParseCfgDesc+0x1cc>
 80089b4:	6a3b      	ldr	r3, [r7, #32]
 80089b6:	885a      	ldrh	r2, [r3, #2]
 80089b8:	8afb      	ldrh	r3, [r7, #22]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	f63f af74 	bhi.w	80088a8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	791b      	ldrb	r3, [r3, #4]
 80089c4:	2b02      	cmp	r3, #2
 80089c6:	bf28      	it	cs
 80089c8:	2302      	movcs	r3, #2
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d201      	bcs.n	80089d8 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e001      	b.n	80089dc <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 80089d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3730      	adds	r7, #48	@ 0x30
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	781a      	ldrb	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	785a      	ldrb	r2, [r3, #1]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	789a      	ldrb	r2, [r3, #2]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	78da      	ldrb	r2, [r3, #3]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	3304      	adds	r3, #4
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	bf28      	it	cs
 8008a18:	2302      	movcs	r3, #2
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	795a      	ldrb	r2, [r3, #5]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	799a      	ldrb	r2, [r3, #6]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	79da      	ldrb	r2, [r3, #7]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	7a1a      	ldrb	r2, [r3, #8]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	721a      	strb	r2, [r3, #8]
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b087      	sub	sp, #28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	781a      	ldrb	r2, [r3, #0]
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	785a      	ldrb	r2, [r3, #1]
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	789a      	ldrb	r2, [r3, #2]
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	78da      	ldrb	r2, [r3, #3]
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	3304      	adds	r3, #4
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	461a      	mov	r2, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	3305      	adds	r3, #5
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	021b      	lsls	r3, r3, #8
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	799a      	ldrb	r2, [r3, #6]
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	889b      	ldrh	r3, [r3, #4]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d009      	beq.n	8008aba <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aae:	d804      	bhi.n	8008aba <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008ab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ab8:	d901      	bls.n	8008abe <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008aba:	2303      	movs	r3, #3
 8008abc:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d136      	bne.n	8008b36 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	78db      	ldrb	r3, [r3, #3]
 8008acc:	f003 0303 	and.w	r3, r3, #3
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d108      	bne.n	8008ae6 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	889b      	ldrh	r3, [r3, #4]
 8008ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008adc:	f240 8097 	bls.w	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	75fb      	strb	r3, [r7, #23]
 8008ae4:	e093      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	78db      	ldrb	r3, [r3, #3]
 8008aea:	f003 0303 	and.w	r3, r3, #3
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d107      	bne.n	8008b02 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	889b      	ldrh	r3, [r3, #4]
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	f240 8089 	bls.w	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008afc:	2303      	movs	r3, #3
 8008afe:	75fb      	strb	r3, [r7, #23]
 8008b00:	e085      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	78db      	ldrb	r3, [r3, #3]
 8008b06:	f003 0303 	and.w	r3, r3, #3
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d005      	beq.n	8008b1a <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	78db      	ldrb	r3, [r3, #3]
 8008b12:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008b16:	2b03      	cmp	r3, #3
 8008b18:	d10a      	bne.n	8008b30 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	799b      	ldrb	r3, [r3, #6]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d003      	beq.n	8008b2a <USBH_ParseEPDesc+0xde>
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	799b      	ldrb	r3, [r3, #6]
 8008b26:	2b10      	cmp	r3, #16
 8008b28:	d970      	bls.n	8008c0c <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008b2a:	2303      	movs	r3, #3
 8008b2c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b2e:	e06d      	b.n	8008c0c <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008b30:	2303      	movs	r3, #3
 8008b32:	75fb      	strb	r3, [r7, #23]
 8008b34:	e06b      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d13c      	bne.n	8008bba <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	78db      	ldrb	r3, [r3, #3]
 8008b44:	f003 0303 	and.w	r3, r3, #3
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d005      	beq.n	8008b58 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	78db      	ldrb	r3, [r3, #3]
 8008b50:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d106      	bne.n	8008b66 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	889b      	ldrh	r3, [r3, #4]
 8008b5c:	2b40      	cmp	r3, #64	@ 0x40
 8008b5e:	d956      	bls.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b60:	2303      	movs	r3, #3
 8008b62:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008b64:	e053      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	78db      	ldrb	r3, [r3, #3]
 8008b6a:	f003 0303 	and.w	r3, r3, #3
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d10e      	bne.n	8008b90 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	799b      	ldrb	r3, [r3, #6]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d007      	beq.n	8008b8a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008b7e:	2b10      	cmp	r3, #16
 8008b80:	d803      	bhi.n	8008b8a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008b86:	2b40      	cmp	r3, #64	@ 0x40
 8008b88:	d941      	bls.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b8a:	2303      	movs	r3, #3
 8008b8c:	75fb      	strb	r3, [r7, #23]
 8008b8e:	e03e      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	78db      	ldrb	r3, [r3, #3]
 8008b94:	f003 0303 	and.w	r3, r3, #3
 8008b98:	2b03      	cmp	r3, #3
 8008b9a:	d10b      	bne.n	8008bb4 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	799b      	ldrb	r3, [r3, #6]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d004      	beq.n	8008bae <USBH_ParseEPDesc+0x162>
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	889b      	ldrh	r3, [r3, #4]
 8008ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bac:	d32f      	bcc.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	75fb      	strb	r3, [r7, #23]
 8008bb2:	e02c      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008bb4:	2303      	movs	r3, #3
 8008bb6:	75fb      	strb	r3, [r7, #23]
 8008bb8:	e029      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008bc0:	2b02      	cmp	r3, #2
 8008bc2:	d120      	bne.n	8008c06 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	78db      	ldrb	r3, [r3, #3]
 8008bc8:	f003 0303 	and.w	r3, r3, #3
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d106      	bne.n	8008bde <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	889b      	ldrh	r3, [r3, #4]
 8008bd4:	2b08      	cmp	r3, #8
 8008bd6:	d01a      	beq.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bd8:	2303      	movs	r3, #3
 8008bda:	75fb      	strb	r3, [r7, #23]
 8008bdc:	e017      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	78db      	ldrb	r3, [r3, #3]
 8008be2:	f003 0303 	and.w	r3, r3, #3
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d10a      	bne.n	8008c00 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	799b      	ldrb	r3, [r3, #6]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d003      	beq.n	8008bfa <USBH_ParseEPDesc+0x1ae>
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	889b      	ldrh	r3, [r3, #4]
 8008bf6:	2b08      	cmp	r3, #8
 8008bf8:	d909      	bls.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bfa:	2303      	movs	r3, #3
 8008bfc:	75fb      	strb	r3, [r7, #23]
 8008bfe:	e006      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008c00:	2303      	movs	r3, #3
 8008c02:	75fb      	strb	r3, [r7, #23]
 8008c04:	e003      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008c06:	2303      	movs	r3, #3
 8008c08:	75fb      	strb	r3, [r7, #23]
 8008c0a:	e000      	b.n	8008c0e <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008c0c:	bf00      	nop
  }

  return status;
 8008c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	371c      	adds	r7, #28
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	60b9      	str	r1, [r7, #8]
 8008c26:	4613      	mov	r3, r2
 8008c28:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	2b03      	cmp	r3, #3
 8008c32:	d120      	bne.n	8008c76 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	1e9a      	subs	r2, r3, #2
 8008c3a:	88fb      	ldrh	r3, [r7, #6]
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	bf28      	it	cs
 8008c40:	4613      	movcs	r3, r2
 8008c42:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	3302      	adds	r3, #2
 8008c48:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	82fb      	strh	r3, [r7, #22]
 8008c4e:	e00b      	b.n	8008c68 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008c50:	8afb      	ldrh	r3, [r7, #22]
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	781a      	ldrb	r2, [r3, #0]
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008c62:	8afb      	ldrh	r3, [r7, #22]
 8008c64:	3302      	adds	r3, #2
 8008c66:	82fb      	strh	r3, [r7, #22]
 8008c68:	8afa      	ldrh	r2, [r7, #22]
 8008c6a:	8abb      	ldrh	r3, [r7, #20]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d3ef      	bcc.n	8008c50 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	2200      	movs	r2, #0
 8008c74:	701a      	strb	r2, [r3, #0]
  }
}
 8008c76:	bf00      	nop
 8008c78:	371c      	adds	r7, #28
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr

08008c82 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008c82:	b480      	push	{r7}
 8008c84:	b085      	sub	sp, #20
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	881b      	ldrh	r3, [r3, #0]
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	7812      	ldrb	r2, [r2, #0]
 8008c94:	4413      	add	r3, r2
 8008c96:	b29a      	uxth	r2, r3
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3714      	adds	r7, #20
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr

08008cb6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b086      	sub	sp, #24
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	60f8      	str	r0, [r7, #12]
 8008cbe:	60b9      	str	r1, [r7, #8]
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	789b      	ldrb	r3, [r3, #2]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d002      	beq.n	8008cd6 <USBH_CtlReq+0x20>
 8008cd0:	2b02      	cmp	r3, #2
 8008cd2:	d00f      	beq.n	8008cf4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008cd4:	e027      	b.n	8008d26 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	68ba      	ldr	r2, [r7, #8]
 8008cda:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	88fa      	ldrh	r2, [r7, #6]
 8008ce0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2202      	movs	r2, #2
 8008cec:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	75fb      	strb	r3, [r7, #23]
      break;
 8008cf2:	e018      	b.n	8008d26 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f000 f81b 	bl	8008d30 <USBH_HandleControl>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008cfe:	7dfb      	ldrb	r3, [r7, #23]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d002      	beq.n	8008d0a <USBH_CtlReq+0x54>
 8008d04:	7dfb      	ldrb	r3, [r7, #23]
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	d106      	bne.n	8008d18 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2200      	movs	r2, #0
 8008d14:	761a      	strb	r2, [r3, #24]
      break;
 8008d16:	e005      	b.n	8008d24 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008d18:	7dfb      	ldrb	r3, [r7, #23]
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d102      	bne.n	8008d24 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2201      	movs	r2, #1
 8008d22:	709a      	strb	r2, [r3, #2]
      break;
 8008d24:	bf00      	nop
  }
  return status;
 8008d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3718      	adds	r7, #24
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af02      	add	r7, sp, #8
 8008d36:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	7e1b      	ldrb	r3, [r3, #24]
 8008d44:	3b01      	subs	r3, #1
 8008d46:	2b0a      	cmp	r3, #10
 8008d48:	f200 8156 	bhi.w	8008ff8 <USBH_HandleControl+0x2c8>
 8008d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8008d54 <USBH_HandleControl+0x24>)
 8008d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d52:	bf00      	nop
 8008d54:	08008d81 	.word	0x08008d81
 8008d58:	08008d9b 	.word	0x08008d9b
 8008d5c:	08008e05 	.word	0x08008e05
 8008d60:	08008e2b 	.word	0x08008e2b
 8008d64:	08008e63 	.word	0x08008e63
 8008d68:	08008e8d 	.word	0x08008e8d
 8008d6c:	08008edf 	.word	0x08008edf
 8008d70:	08008f01 	.word	0x08008f01
 8008d74:	08008f3d 	.word	0x08008f3d
 8008d78:	08008f63 	.word	0x08008f63
 8008d7c:	08008fa1 	.word	0x08008fa1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f103 0110 	add.w	r1, r3, #16
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	795b      	ldrb	r3, [r3, #5]
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f943 	bl	8009018 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2202      	movs	r2, #2
 8008d96:	761a      	strb	r2, [r3, #24]
      break;
 8008d98:	e139      	b.n	800900e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	795b      	ldrb	r3, [r3, #5]
 8008d9e:	4619      	mov	r1, r3
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 fcc5 	bl	8009730 <USBH_LL_GetURBState>
 8008da6:	4603      	mov	r3, r0
 8008da8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008daa:	7bbb      	ldrb	r3, [r7, #14]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d11e      	bne.n	8008dee <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	7c1b      	ldrb	r3, [r3, #16]
 8008db4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008db8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	8adb      	ldrh	r3, [r3, #22]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d00a      	beq.n	8008dd8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008dc2:	7b7b      	ldrb	r3, [r7, #13]
 8008dc4:	2b80      	cmp	r3, #128	@ 0x80
 8008dc6:	d103      	bne.n	8008dd0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2203      	movs	r2, #3
 8008dcc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008dce:	e115      	b.n	8008ffc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2205      	movs	r2, #5
 8008dd4:	761a      	strb	r2, [r3, #24]
      break;
 8008dd6:	e111      	b.n	8008ffc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008dd8:	7b7b      	ldrb	r3, [r7, #13]
 8008dda:	2b80      	cmp	r3, #128	@ 0x80
 8008ddc:	d103      	bne.n	8008de6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2209      	movs	r2, #9
 8008de2:	761a      	strb	r2, [r3, #24]
      break;
 8008de4:	e10a      	b.n	8008ffc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2207      	movs	r2, #7
 8008dea:	761a      	strb	r2, [r3, #24]
      break;
 8008dec:	e106      	b.n	8008ffc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008dee:	7bbb      	ldrb	r3, [r7, #14]
 8008df0:	2b04      	cmp	r3, #4
 8008df2:	d003      	beq.n	8008dfc <USBH_HandleControl+0xcc>
 8008df4:	7bbb      	ldrb	r3, [r7, #14]
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	f040 8100 	bne.w	8008ffc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	220b      	movs	r2, #11
 8008e00:	761a      	strb	r2, [r3, #24]
      break;
 8008e02:	e0fb      	b.n	8008ffc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e0a:	b29a      	uxth	r2, r3
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6899      	ldr	r1, [r3, #8]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	899a      	ldrh	r2, [r3, #12]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	791b      	ldrb	r3, [r3, #4]
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 f93a 	bl	8009096 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2204      	movs	r2, #4
 8008e26:	761a      	strb	r2, [r3, #24]
      break;
 8008e28:	e0f1      	b.n	800900e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	791b      	ldrb	r3, [r3, #4]
 8008e2e:	4619      	mov	r1, r3
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 fc7d 	bl	8009730 <USBH_LL_GetURBState>
 8008e36:	4603      	mov	r3, r0
 8008e38:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008e3a:	7bbb      	ldrb	r3, [r7, #14]
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d102      	bne.n	8008e46 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2209      	movs	r2, #9
 8008e44:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008e46:	7bbb      	ldrb	r3, [r7, #14]
 8008e48:	2b05      	cmp	r3, #5
 8008e4a:	d102      	bne.n	8008e52 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008e50:	e0d6      	b.n	8009000 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008e52:	7bbb      	ldrb	r3, [r7, #14]
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	f040 80d3 	bne.w	8009000 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	220b      	movs	r2, #11
 8008e5e:	761a      	strb	r2, [r3, #24]
      break;
 8008e60:	e0ce      	b.n	8009000 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6899      	ldr	r1, [r3, #8]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	899a      	ldrh	r2, [r3, #12]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	795b      	ldrb	r3, [r3, #5]
 8008e6e:	2001      	movs	r0, #1
 8008e70:	9000      	str	r0, [sp, #0]
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f8ea 	bl	800904c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2206      	movs	r2, #6
 8008e88:	761a      	strb	r2, [r3, #24]
      break;
 8008e8a:	e0c0      	b.n	800900e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	795b      	ldrb	r3, [r3, #5]
 8008e90:	4619      	mov	r1, r3
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 fc4c 	bl	8009730 <USBH_LL_GetURBState>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d103      	bne.n	8008eaa <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2207      	movs	r2, #7
 8008ea6:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008ea8:	e0ac      	b.n	8009004 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008eaa:	7bbb      	ldrb	r3, [r7, #14]
 8008eac:	2b05      	cmp	r3, #5
 8008eae:	d105      	bne.n	8008ebc <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	220c      	movs	r2, #12
 8008eb4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008eb6:	2303      	movs	r3, #3
 8008eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8008eba:	e0a3      	b.n	8009004 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008ebc:	7bbb      	ldrb	r3, [r7, #14]
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	d103      	bne.n	8008eca <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2205      	movs	r2, #5
 8008ec6:	761a      	strb	r2, [r3, #24]
      break;
 8008ec8:	e09c      	b.n	8009004 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008eca:	7bbb      	ldrb	r3, [r7, #14]
 8008ecc:	2b04      	cmp	r3, #4
 8008ece:	f040 8099 	bne.w	8009004 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	220b      	movs	r2, #11
 8008ed6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008ed8:	2302      	movs	r3, #2
 8008eda:	73fb      	strb	r3, [r7, #15]
      break;
 8008edc:	e092      	b.n	8009004 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	791b      	ldrb	r3, [r3, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	2100      	movs	r1, #0
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f8d5 	bl	8009096 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2208      	movs	r2, #8
 8008efc:	761a      	strb	r2, [r3, #24]

      break;
 8008efe:	e086      	b.n	800900e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	791b      	ldrb	r3, [r3, #4]
 8008f04:	4619      	mov	r1, r3
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fc12 	bl	8009730 <USBH_LL_GetURBState>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008f10:	7bbb      	ldrb	r3, [r7, #14]
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d105      	bne.n	8008f22 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	220d      	movs	r2, #13
 8008f1a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008f20:	e072      	b.n	8009008 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8008f22:	7bbb      	ldrb	r3, [r7, #14]
 8008f24:	2b04      	cmp	r3, #4
 8008f26:	d103      	bne.n	8008f30 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	220b      	movs	r2, #11
 8008f2c:	761a      	strb	r2, [r3, #24]
      break;
 8008f2e:	e06b      	b.n	8009008 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8008f30:	7bbb      	ldrb	r3, [r7, #14]
 8008f32:	2b05      	cmp	r3, #5
 8008f34:	d168      	bne.n	8009008 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008f36:	2303      	movs	r3, #3
 8008f38:	73fb      	strb	r3, [r7, #15]
      break;
 8008f3a:	e065      	b.n	8009008 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	795b      	ldrb	r3, [r3, #5]
 8008f40:	2201      	movs	r2, #1
 8008f42:	9200      	str	r2, [sp, #0]
 8008f44:	2200      	movs	r2, #0
 8008f46:	2100      	movs	r1, #0
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 f87f 	bl	800904c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	220a      	movs	r2, #10
 8008f5e:	761a      	strb	r2, [r3, #24]
      break;
 8008f60:	e055      	b.n	800900e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	795b      	ldrb	r3, [r3, #5]
 8008f66:	4619      	mov	r1, r3
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fbe1 	bl	8009730 <USBH_LL_GetURBState>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008f72:	7bbb      	ldrb	r3, [r7, #14]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d105      	bne.n	8008f84 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	220d      	movs	r2, #13
 8008f80:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008f82:	e043      	b.n	800900c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008f84:	7bbb      	ldrb	r3, [r7, #14]
 8008f86:	2b02      	cmp	r3, #2
 8008f88:	d103      	bne.n	8008f92 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2209      	movs	r2, #9
 8008f8e:	761a      	strb	r2, [r3, #24]
      break;
 8008f90:	e03c      	b.n	800900c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008f92:	7bbb      	ldrb	r3, [r7, #14]
 8008f94:	2b04      	cmp	r3, #4
 8008f96:	d139      	bne.n	800900c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	220b      	movs	r2, #11
 8008f9c:	761a      	strb	r2, [r3, #24]
      break;
 8008f9e:	e035      	b.n	800900c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	7e5b      	ldrb	r3, [r3, #25]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	b2da      	uxtb	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	765a      	strb	r2, [r3, #25]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	7e5b      	ldrb	r3, [r3, #25]
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d806      	bhi.n	8008fc2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008fc0:	e025      	b.n	800900e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008fc8:	2106      	movs	r1, #6
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	795b      	ldrb	r3, [r3, #5]
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f90c 	bl	80091f8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	791b      	ldrb	r3, [r3, #4]
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 f906 	bl	80091f8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008ff2:	2302      	movs	r3, #2
 8008ff4:	73fb      	strb	r3, [r7, #15]
      break;
 8008ff6:	e00a      	b.n	800900e <USBH_HandleControl+0x2de>

    default:
      break;
 8008ff8:	bf00      	nop
 8008ffa:	e008      	b.n	800900e <USBH_HandleControl+0x2de>
      break;
 8008ffc:	bf00      	nop
 8008ffe:	e006      	b.n	800900e <USBH_HandleControl+0x2de>
      break;
 8009000:	bf00      	nop
 8009002:	e004      	b.n	800900e <USBH_HandleControl+0x2de>
      break;
 8009004:	bf00      	nop
 8009006:	e002      	b.n	800900e <USBH_HandleControl+0x2de>
      break;
 8009008:	bf00      	nop
 800900a:	e000      	b.n	800900e <USBH_HandleControl+0x2de>
      break;
 800900c:	bf00      	nop
  }

  return status;
 800900e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009010:	4618      	mov	r0, r3
 8009012:	3710      	adds	r7, #16
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b088      	sub	sp, #32
 800901c:	af04      	add	r7, sp, #16
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	4613      	mov	r3, r2
 8009024:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009026:	79f9      	ldrb	r1, [r7, #7]
 8009028:	2300      	movs	r3, #0
 800902a:	9303      	str	r3, [sp, #12]
 800902c:	2308      	movs	r3, #8
 800902e:	9302      	str	r3, [sp, #8]
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	9301      	str	r3, [sp, #4]
 8009034:	2300      	movs	r3, #0
 8009036:	9300      	str	r3, [sp, #0]
 8009038:	2300      	movs	r3, #0
 800903a:	2200      	movs	r2, #0
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f000 fb46 	bl	80096ce <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b088      	sub	sp, #32
 8009050:	af04      	add	r7, sp, #16
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	4611      	mov	r1, r2
 8009058:	461a      	mov	r2, r3
 800905a:	460b      	mov	r3, r1
 800905c:	80fb      	strh	r3, [r7, #6]
 800905e:	4613      	mov	r3, r2
 8009060:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009070:	7979      	ldrb	r1, [r7, #5]
 8009072:	7e3b      	ldrb	r3, [r7, #24]
 8009074:	9303      	str	r3, [sp, #12]
 8009076:	88fb      	ldrh	r3, [r7, #6]
 8009078:	9302      	str	r3, [sp, #8]
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	9301      	str	r3, [sp, #4]
 800907e:	2301      	movs	r3, #1
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	2300      	movs	r3, #0
 8009084:	2200      	movs	r2, #0
 8009086:	68f8      	ldr	r0, [r7, #12]
 8009088:	f000 fb21 	bl	80096ce <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b088      	sub	sp, #32
 800909a:	af04      	add	r7, sp, #16
 800909c:	60f8      	str	r0, [r7, #12]
 800909e:	60b9      	str	r1, [r7, #8]
 80090a0:	4611      	mov	r1, r2
 80090a2:	461a      	mov	r2, r3
 80090a4:	460b      	mov	r3, r1
 80090a6:	80fb      	strh	r3, [r7, #6]
 80090a8:	4613      	mov	r3, r2
 80090aa:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090ac:	7979      	ldrb	r1, [r7, #5]
 80090ae:	2300      	movs	r3, #0
 80090b0:	9303      	str	r3, [sp, #12]
 80090b2:	88fb      	ldrh	r3, [r7, #6]
 80090b4:	9302      	str	r3, [sp, #8]
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	9301      	str	r3, [sp, #4]
 80090ba:	2301      	movs	r3, #1
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	2300      	movs	r3, #0
 80090c0:	2201      	movs	r2, #1
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f000 fb03 	bl	80096ce <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80090c8:	2300      	movs	r3, #0

}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}

080090d2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80090d2:	b580      	push	{r7, lr}
 80090d4:	b088      	sub	sp, #32
 80090d6:	af04      	add	r7, sp, #16
 80090d8:	60f8      	str	r0, [r7, #12]
 80090da:	60b9      	str	r1, [r7, #8]
 80090dc:	4611      	mov	r1, r2
 80090de:	461a      	mov	r2, r3
 80090e0:	460b      	mov	r3, r1
 80090e2:	80fb      	strh	r3, [r7, #6]
 80090e4:	4613      	mov	r3, r2
 80090e6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d001      	beq.n	80090f6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80090f2:	2300      	movs	r3, #0
 80090f4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090f6:	7979      	ldrb	r1, [r7, #5]
 80090f8:	7e3b      	ldrb	r3, [r7, #24]
 80090fa:	9303      	str	r3, [sp, #12]
 80090fc:	88fb      	ldrh	r3, [r7, #6]
 80090fe:	9302      	str	r3, [sp, #8]
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	9301      	str	r3, [sp, #4]
 8009104:	2301      	movs	r3, #1
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	2302      	movs	r3, #2
 800910a:	2200      	movs	r2, #0
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f000 fade 	bl	80096ce <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009112:	2300      	movs	r3, #0
}
 8009114:	4618      	mov	r0, r3
 8009116:	3710      	adds	r7, #16
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b088      	sub	sp, #32
 8009120:	af04      	add	r7, sp, #16
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	60b9      	str	r1, [r7, #8]
 8009126:	4611      	mov	r1, r2
 8009128:	461a      	mov	r2, r3
 800912a:	460b      	mov	r3, r1
 800912c:	80fb      	strh	r3, [r7, #6]
 800912e:	4613      	mov	r3, r2
 8009130:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009132:	7979      	ldrb	r1, [r7, #5]
 8009134:	2300      	movs	r3, #0
 8009136:	9303      	str	r3, [sp, #12]
 8009138:	88fb      	ldrh	r3, [r7, #6]
 800913a:	9302      	str	r3, [sp, #8]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	9301      	str	r3, [sp, #4]
 8009140:	2301      	movs	r3, #1
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	2302      	movs	r3, #2
 8009146:	2201      	movs	r2, #1
 8009148:	68f8      	ldr	r0, [r7, #12]
 800914a:	f000 fac0 	bl	80096ce <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af04      	add	r7, sp, #16
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	4608      	mov	r0, r1
 8009162:	4611      	mov	r1, r2
 8009164:	461a      	mov	r2, r3
 8009166:	4603      	mov	r3, r0
 8009168:	70fb      	strb	r3, [r7, #3]
 800916a:	460b      	mov	r3, r1
 800916c:	70bb      	strb	r3, [r7, #2]
 800916e:	4613      	mov	r3, r2
 8009170:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009172:	7878      	ldrb	r0, [r7, #1]
 8009174:	78ba      	ldrb	r2, [r7, #2]
 8009176:	78f9      	ldrb	r1, [r7, #3]
 8009178:	8b3b      	ldrh	r3, [r7, #24]
 800917a:	9302      	str	r3, [sp, #8]
 800917c:	7d3b      	ldrb	r3, [r7, #20]
 800917e:	9301      	str	r3, [sp, #4]
 8009180:	7c3b      	ldrb	r3, [r7, #16]
 8009182:	9300      	str	r3, [sp, #0]
 8009184:	4603      	mov	r3, r0
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 fa53 	bl	8009632 <USBH_LL_OpenPipe>

  return USBH_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3708      	adds	r7, #8
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b082      	sub	sp, #8
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
 800919e:	460b      	mov	r3, r1
 80091a0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80091a2:	78fb      	ldrb	r3, [r7, #3]
 80091a4:	4619      	mov	r1, r3
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fa72 	bl	8009690 <USBH_LL_ClosePipe>

  return USBH_OK;
 80091ac:	2300      	movs	r3, #0
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3708      	adds	r7, #8
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b084      	sub	sp, #16
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
 80091be:	460b      	mov	r3, r1
 80091c0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 f836 	bl	8009234 <USBH_GetFreePipe>
 80091c8:	4603      	mov	r3, r0
 80091ca:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80091cc:	89fb      	ldrh	r3, [r7, #14]
 80091ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d00a      	beq.n	80091ec <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80091d6:	78fa      	ldrb	r2, [r7, #3]
 80091d8:	89fb      	ldrh	r3, [r7, #14]
 80091da:	f003 030f 	and.w	r3, r3, #15
 80091de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80091e2:	6879      	ldr	r1, [r7, #4]
 80091e4:	33e0      	adds	r3, #224	@ 0xe0
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	440b      	add	r3, r1
 80091ea:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80091ec:	89fb      	ldrh	r3, [r7, #14]
 80091ee:	b2db      	uxtb	r3, r3
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	460b      	mov	r3, r1
 8009202:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009204:	78fb      	ldrb	r3, [r7, #3]
 8009206:	2b0f      	cmp	r3, #15
 8009208:	d80d      	bhi.n	8009226 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	33e0      	adds	r3, #224	@ 0xe0
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	4413      	add	r3, r2
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800921c:	6879      	ldr	r1, [r7, #4]
 800921e:	33e0      	adds	r3, #224	@ 0xe0
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	440b      	add	r3, r1
 8009224:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009226:	2300      	movs	r3, #0
}
 8009228:	4618      	mov	r0, r3
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009234:	b480      	push	{r7}
 8009236:	b085      	sub	sp, #20
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800923c:	2300      	movs	r3, #0
 800923e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009240:	2300      	movs	r3, #0
 8009242:	73fb      	strb	r3, [r7, #15]
 8009244:	e00f      	b.n	8009266 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	33e0      	adds	r3, #224	@ 0xe0
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	4413      	add	r3, r2
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009256:	2b00      	cmp	r3, #0
 8009258:	d102      	bne.n	8009260 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800925a:	7bfb      	ldrb	r3, [r7, #15]
 800925c:	b29b      	uxth	r3, r3
 800925e:	e007      	b.n	8009270 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009260:	7bfb      	ldrb	r3, [r7, #15]
 8009262:	3301      	adds	r3, #1
 8009264:	73fb      	strb	r3, [r7, #15]
 8009266:	7bfb      	ldrb	r3, [r7, #15]
 8009268:	2b0f      	cmp	r3, #15
 800926a:	d9ec      	bls.n	8009246 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800926c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009270:	4618      	mov	r0, r3
 8009272:	3714      	adds	r7, #20
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009280:	2201      	movs	r2, #1
 8009282:	490e      	ldr	r1, [pc, #56]	@ (80092bc <MX_USB_HOST_Init+0x40>)
 8009284:	480e      	ldr	r0, [pc, #56]	@ (80092c0 <MX_USB_HOST_Init+0x44>)
 8009286:	f7fe fb15 	bl	80078b4 <USBH_Init>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d001      	beq.n	8009294 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009290:	f7f7 fc0c 	bl	8000aac <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009294:	490b      	ldr	r1, [pc, #44]	@ (80092c4 <MX_USB_HOST_Init+0x48>)
 8009296:	480a      	ldr	r0, [pc, #40]	@ (80092c0 <MX_USB_HOST_Init+0x44>)
 8009298:	f7fe fbb9 	bl	8007a0e <USBH_RegisterClass>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d001      	beq.n	80092a6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80092a2:	f7f7 fc03 	bl	8000aac <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80092a6:	4806      	ldr	r0, [pc, #24]	@ (80092c0 <MX_USB_HOST_Init+0x44>)
 80092a8:	f7fe fc3d 	bl	8007b26 <USBH_Start>
 80092ac:	4603      	mov	r3, r0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d001      	beq.n	80092b6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80092b2:	f7f7 fbfb 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80092b6:	bf00      	nop
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	080092dd 	.word	0x080092dd
 80092c0:	200001dc 	.word	0x200001dc
 80092c4:	2000000c 	.word	0x2000000c

080092c8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80092cc:	4802      	ldr	r0, [pc, #8]	@ (80092d8 <MX_USB_HOST_Process+0x10>)
 80092ce:	f7fe fc3b 	bl	8007b48 <USBH_Process>
}
 80092d2:	bf00      	nop
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	200001dc 	.word	0x200001dc

080092dc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	460b      	mov	r3, r1
 80092e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80092e8:	78fb      	ldrb	r3, [r7, #3]
 80092ea:	3b01      	subs	r3, #1
 80092ec:	2b04      	cmp	r3, #4
 80092ee:	d819      	bhi.n	8009324 <USBH_UserProcess+0x48>
 80092f0:	a201      	add	r2, pc, #4	@ (adr r2, 80092f8 <USBH_UserProcess+0x1c>)
 80092f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092f6:	bf00      	nop
 80092f8:	08009325 	.word	0x08009325
 80092fc:	08009315 	.word	0x08009315
 8009300:	08009325 	.word	0x08009325
 8009304:	0800931d 	.word	0x0800931d
 8009308:	0800930d 	.word	0x0800930d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800930c:	4b09      	ldr	r3, [pc, #36]	@ (8009334 <USBH_UserProcess+0x58>)
 800930e:	2203      	movs	r2, #3
 8009310:	701a      	strb	r2, [r3, #0]
  break;
 8009312:	e008      	b.n	8009326 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009314:	4b07      	ldr	r3, [pc, #28]	@ (8009334 <USBH_UserProcess+0x58>)
 8009316:	2202      	movs	r2, #2
 8009318:	701a      	strb	r2, [r3, #0]
  break;
 800931a:	e004      	b.n	8009326 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800931c:	4b05      	ldr	r3, [pc, #20]	@ (8009334 <USBH_UserProcess+0x58>)
 800931e:	2201      	movs	r2, #1
 8009320:	701a      	strb	r2, [r3, #0]
  break;
 8009322:	e000      	b.n	8009326 <USBH_UserProcess+0x4a>

  default:
  break;
 8009324:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009326:	bf00      	nop
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop
 8009334:	200005b4 	.word	0x200005b4

08009338 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08a      	sub	sp, #40	@ 0x28
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009340:	f107 0314 	add.w	r3, r7, #20
 8009344:	2200      	movs	r2, #0
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	605a      	str	r2, [r3, #4]
 800934a:	609a      	str	r2, [r3, #8]
 800934c:	60da      	str	r2, [r3, #12]
 800934e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009358:	d147      	bne.n	80093ea <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800935a:	2300      	movs	r3, #0
 800935c:	613b      	str	r3, [r7, #16]
 800935e:	4b25      	ldr	r3, [pc, #148]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 8009360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009362:	4a24      	ldr	r2, [pc, #144]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 8009364:	f043 0301 	orr.w	r3, r3, #1
 8009368:	6313      	str	r3, [r2, #48]	@ 0x30
 800936a:	4b22      	ldr	r3, [pc, #136]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 800936c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936e:	f003 0301 	and.w	r3, r3, #1
 8009372:	613b      	str	r3, [r7, #16]
 8009374:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009376:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800937a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800937c:	2300      	movs	r3, #0
 800937e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009380:	2300      	movs	r3, #0
 8009382:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009384:	f107 0314 	add.w	r3, r7, #20
 8009388:	4619      	mov	r1, r3
 800938a:	481b      	ldr	r0, [pc, #108]	@ (80093f8 <HAL_HCD_MspInit+0xc0>)
 800938c:	f7f7 ffa2 	bl	80012d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009390:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009396:	2302      	movs	r3, #2
 8009398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800939a:	2300      	movs	r3, #0
 800939c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800939e:	2300      	movs	r3, #0
 80093a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80093a2:	230a      	movs	r3, #10
 80093a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093a6:	f107 0314 	add.w	r3, r7, #20
 80093aa:	4619      	mov	r1, r3
 80093ac:	4812      	ldr	r0, [pc, #72]	@ (80093f8 <HAL_HCD_MspInit+0xc0>)
 80093ae:	f7f7 ff91 	bl	80012d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093b2:	4b10      	ldr	r3, [pc, #64]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 80093b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093b6:	4a0f      	ldr	r2, [pc, #60]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 80093b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80093be:	2300      	movs	r3, #0
 80093c0:	60fb      	str	r3, [r7, #12]
 80093c2:	4b0c      	ldr	r3, [pc, #48]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 80093c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c6:	4a0b      	ldr	r2, [pc, #44]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 80093c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80093cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80093ce:	4b09      	ldr	r3, [pc, #36]	@ (80093f4 <HAL_HCD_MspInit+0xbc>)
 80093d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093d6:	60fb      	str	r3, [r7, #12]
 80093d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80093da:	2200      	movs	r2, #0
 80093dc:	2100      	movs	r1, #0
 80093de:	2043      	movs	r0, #67	@ 0x43
 80093e0:	f7f7 ff41 	bl	8001266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80093e4:	2043      	movs	r0, #67	@ 0x43
 80093e6:	f7f7 ff5a 	bl	800129e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80093ea:	bf00      	nop
 80093ec:	3728      	adds	r7, #40	@ 0x28
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	40023800 	.word	0x40023800
 80093f8:	40020000 	.word	0x40020000

080093fc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800940a:	4618      	mov	r0, r3
 800940c:	f7fe ff73 	bl	80082f6 <USBH_LL_IncTimer>
}
 8009410:	bf00      	nop
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b082      	sub	sp, #8
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009426:	4618      	mov	r0, r3
 8009428:	f7fe ffab 	bl	8008382 <USBH_LL_Connect>
}
 800942c:	bf00      	nop
 800942e:	3708      	adds	r7, #8
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}

08009434 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b082      	sub	sp, #8
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009442:	4618      	mov	r0, r3
 8009444:	f7fe ffb4 	bl	80083b0 <USBH_LL_Disconnect>
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	460b      	mov	r3, r1
 800945a:	70fb      	strb	r3, [r7, #3]
 800945c:	4613      	mov	r3, r2
 800945e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009460:	bf00      	nop
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800947a:	4618      	mov	r0, r3
 800947c:	f7fe ff65 	bl	800834a <USBH_LL_PortEnabled>
}
 8009480:	bf00      	nop
 8009482:	3708      	adds	r7, #8
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009496:	4618      	mov	r0, r3
 8009498:	f7fe ff65 	bl	8008366 <USBH_LL_PortDisabled>
}
 800949c:	bf00      	nop
 800949e:	3708      	adds	r7, #8
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b082      	sub	sp, #8
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d12a      	bne.n	800950c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80094b6:	4a18      	ldr	r2, [pc, #96]	@ (8009518 <USBH_LL_Init+0x74>)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a15      	ldr	r2, [pc, #84]	@ (8009518 <USBH_LL_Init+0x74>)
 80094c2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80094c6:	4b14      	ldr	r3, [pc, #80]	@ (8009518 <USBH_LL_Init+0x74>)
 80094c8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80094cc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80094ce:	4b12      	ldr	r3, [pc, #72]	@ (8009518 <USBH_LL_Init+0x74>)
 80094d0:	2208      	movs	r2, #8
 80094d2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80094d4:	4b10      	ldr	r3, [pc, #64]	@ (8009518 <USBH_LL_Init+0x74>)
 80094d6:	2201      	movs	r2, #1
 80094d8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80094da:	4b0f      	ldr	r3, [pc, #60]	@ (8009518 <USBH_LL_Init+0x74>)
 80094dc:	2200      	movs	r2, #0
 80094de:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80094e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009518 <USBH_LL_Init+0x74>)
 80094e2:	2202      	movs	r2, #2
 80094e4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80094e6:	4b0c      	ldr	r3, [pc, #48]	@ (8009518 <USBH_LL_Init+0x74>)
 80094e8:	2200      	movs	r2, #0
 80094ea:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80094ec:	480a      	ldr	r0, [pc, #40]	@ (8009518 <USBH_LL_Init+0x74>)
 80094ee:	f7f8 f8a6 	bl	800163e <HAL_HCD_Init>
 80094f2:	4603      	mov	r3, r0
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d001      	beq.n	80094fc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80094f8:	f7f7 fad8 	bl	8000aac <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80094fc:	4806      	ldr	r0, [pc, #24]	@ (8009518 <USBH_LL_Init+0x74>)
 80094fe:	f7f8 fd07 	bl	8001f10 <HAL_HCD_GetCurrentFrame>
 8009502:	4603      	mov	r3, r0
 8009504:	4619      	mov	r1, r3
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7fe fee6 	bl	80082d8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3708      	adds	r7, #8
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	200005b8 	.word	0x200005b8

0800951c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009524:	2300      	movs	r3, #0
 8009526:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009528:	2300      	movs	r3, #0
 800952a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009532:	4618      	mov	r0, r3
 8009534:	f7f8 fc74 	bl	8001e20 <HAL_HCD_Start>
 8009538:	4603      	mov	r3, r0
 800953a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800953c:	7bfb      	ldrb	r3, [r7, #15]
 800953e:	4618      	mov	r0, r3
 8009540:	f000 f95e 	bl	8009800 <USBH_Get_USB_Status>
 8009544:	4603      	mov	r3, r0
 8009546:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009548:	7bbb      	ldrb	r3, [r7, #14]
}
 800954a:	4618      	mov	r0, r3
 800954c:	3710      	adds	r7, #16
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b084      	sub	sp, #16
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800955a:	2300      	movs	r3, #0
 800955c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800955e:	2300      	movs	r3, #0
 8009560:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009568:	4618      	mov	r0, r3
 800956a:	f7f8 fc7c 	bl	8001e66 <HAL_HCD_Stop>
 800956e:	4603      	mov	r3, r0
 8009570:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009572:	7bfb      	ldrb	r3, [r7, #15]
 8009574:	4618      	mov	r0, r3
 8009576:	f000 f943 	bl	8009800 <USBH_Get_USB_Status>
 800957a:	4603      	mov	r3, r0
 800957c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800957e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009590:	2301      	movs	r3, #1
 8009592:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800959a:	4618      	mov	r0, r3
 800959c:	f7f8 fcc6 	bl	8001f2c <HAL_HCD_GetCurrentSpeed>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b02      	cmp	r3, #2
 80095a4:	d00c      	beq.n	80095c0 <USBH_LL_GetSpeed+0x38>
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d80d      	bhi.n	80095c6 <USBH_LL_GetSpeed+0x3e>
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d002      	beq.n	80095b4 <USBH_LL_GetSpeed+0x2c>
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d003      	beq.n	80095ba <USBH_LL_GetSpeed+0x32>
 80095b2:	e008      	b.n	80095c6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80095b4:	2300      	movs	r3, #0
 80095b6:	73fb      	strb	r3, [r7, #15]
    break;
 80095b8:	e008      	b.n	80095cc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80095ba:	2301      	movs	r3, #1
 80095bc:	73fb      	strb	r3, [r7, #15]
    break;
 80095be:	e005      	b.n	80095cc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80095c0:	2302      	movs	r3, #2
 80095c2:	73fb      	strb	r3, [r7, #15]
    break;
 80095c4:	e002      	b.n	80095cc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80095c6:	2301      	movs	r3, #1
 80095c8:	73fb      	strb	r3, [r7, #15]
    break;
 80095ca:	bf00      	nop
  }
  return  speed;
 80095cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b084      	sub	sp, #16
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095de:	2300      	movs	r3, #0
 80095e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80095e2:	2300      	movs	r3, #0
 80095e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80095ec:	4618      	mov	r0, r3
 80095ee:	f7f8 fc57 	bl	8001ea0 <HAL_HCD_ResetPort>
 80095f2:	4603      	mov	r3, r0
 80095f4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80095f6:	7bfb      	ldrb	r3, [r7, #15]
 80095f8:	4618      	mov	r0, r3
 80095fa:	f000 f901 	bl	8009800 <USBH_Get_USB_Status>
 80095fe:	4603      	mov	r3, r0
 8009600:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009602:	7bbb      	ldrb	r3, [r7, #14]
}
 8009604:	4618      	mov	r0, r3
 8009606:	3710      	adds	r7, #16
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	460b      	mov	r3, r1
 8009616:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800961e:	78fa      	ldrb	r2, [r7, #3]
 8009620:	4611      	mov	r1, r2
 8009622:	4618      	mov	r0, r3
 8009624:	f7f8 fc5f 	bl	8001ee6 <HAL_HCD_HC_GetXferCount>
 8009628:	4603      	mov	r3, r0
}
 800962a:	4618      	mov	r0, r3
 800962c:	3708      	adds	r7, #8
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009632:	b590      	push	{r4, r7, lr}
 8009634:	b089      	sub	sp, #36	@ 0x24
 8009636:	af04      	add	r7, sp, #16
 8009638:	6078      	str	r0, [r7, #4]
 800963a:	4608      	mov	r0, r1
 800963c:	4611      	mov	r1, r2
 800963e:	461a      	mov	r2, r3
 8009640:	4603      	mov	r3, r0
 8009642:	70fb      	strb	r3, [r7, #3]
 8009644:	460b      	mov	r3, r1
 8009646:	70bb      	strb	r3, [r7, #2]
 8009648:	4613      	mov	r3, r2
 800964a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800964c:	2300      	movs	r3, #0
 800964e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009650:	2300      	movs	r3, #0
 8009652:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800965a:	787c      	ldrb	r4, [r7, #1]
 800965c:	78ba      	ldrb	r2, [r7, #2]
 800965e:	78f9      	ldrb	r1, [r7, #3]
 8009660:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009662:	9302      	str	r3, [sp, #8]
 8009664:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009668:	9301      	str	r3, [sp, #4]
 800966a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800966e:	9300      	str	r3, [sp, #0]
 8009670:	4623      	mov	r3, r4
 8009672:	f7f8 f84b 	bl	800170c <HAL_HCD_HC_Init>
 8009676:	4603      	mov	r3, r0
 8009678:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800967a:	7bfb      	ldrb	r3, [r7, #15]
 800967c:	4618      	mov	r0, r3
 800967e:	f000 f8bf 	bl	8009800 <USBH_Get_USB_Status>
 8009682:	4603      	mov	r3, r0
 8009684:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009686:	7bbb      	ldrb	r3, [r7, #14]
}
 8009688:	4618      	mov	r0, r3
 800968a:	3714      	adds	r7, #20
 800968c:	46bd      	mov	sp, r7
 800968e:	bd90      	pop	{r4, r7, pc}

08009690 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	460b      	mov	r3, r1
 800969a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800969c:	2300      	movs	r3, #0
 800969e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096a0:	2300      	movs	r3, #0
 80096a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80096aa:	78fa      	ldrb	r2, [r7, #3]
 80096ac:	4611      	mov	r1, r2
 80096ae:	4618      	mov	r0, r3
 80096b0:	f7f8 f8e4 	bl	800187c <HAL_HCD_HC_Halt>
 80096b4:	4603      	mov	r3, r0
 80096b6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80096b8:	7bfb      	ldrb	r3, [r7, #15]
 80096ba:	4618      	mov	r0, r3
 80096bc:	f000 f8a0 	bl	8009800 <USBH_Get_USB_Status>
 80096c0:	4603      	mov	r3, r0
 80096c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80096ce:	b590      	push	{r4, r7, lr}
 80096d0:	b089      	sub	sp, #36	@ 0x24
 80096d2:	af04      	add	r7, sp, #16
 80096d4:	6078      	str	r0, [r7, #4]
 80096d6:	4608      	mov	r0, r1
 80096d8:	4611      	mov	r1, r2
 80096da:	461a      	mov	r2, r3
 80096dc:	4603      	mov	r3, r0
 80096de:	70fb      	strb	r3, [r7, #3]
 80096e0:	460b      	mov	r3, r1
 80096e2:	70bb      	strb	r3, [r7, #2]
 80096e4:	4613      	mov	r3, r2
 80096e6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096e8:	2300      	movs	r3, #0
 80096ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096ec:	2300      	movs	r3, #0
 80096ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80096f6:	787c      	ldrb	r4, [r7, #1]
 80096f8:	78ba      	ldrb	r2, [r7, #2]
 80096fa:	78f9      	ldrb	r1, [r7, #3]
 80096fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009700:	9303      	str	r3, [sp, #12]
 8009702:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009704:	9302      	str	r3, [sp, #8]
 8009706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009708:	9301      	str	r3, [sp, #4]
 800970a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	4623      	mov	r3, r4
 8009712:	f7f8 f8d7 	bl	80018c4 <HAL_HCD_HC_SubmitRequest>
 8009716:	4603      	mov	r3, r0
 8009718:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800971a:	7bfb      	ldrb	r3, [r7, #15]
 800971c:	4618      	mov	r0, r3
 800971e:	f000 f86f 	bl	8009800 <USBH_Get_USB_Status>
 8009722:	4603      	mov	r3, r0
 8009724:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009726:	7bbb      	ldrb	r3, [r7, #14]
}
 8009728:	4618      	mov	r0, r3
 800972a:	3714      	adds	r7, #20
 800972c:	46bd      	mov	sp, r7
 800972e:	bd90      	pop	{r4, r7, pc}

08009730 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b082      	sub	sp, #8
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	460b      	mov	r3, r1
 800973a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009742:	78fa      	ldrb	r2, [r7, #3]
 8009744:	4611      	mov	r1, r2
 8009746:	4618      	mov	r0, r3
 8009748:	f7f8 fbb8 	bl	8001ebc <HAL_HCD_HC_GetURBState>
 800974c:	4603      	mov	r3, r0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3708      	adds	r7, #8
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}

08009756 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b082      	sub	sp, #8
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
 800975e:	460b      	mov	r3, r1
 8009760:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009768:	2b01      	cmp	r3, #1
 800976a:	d103      	bne.n	8009774 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800976c:	78fb      	ldrb	r3, [r7, #3]
 800976e:	4618      	mov	r0, r3
 8009770:	f000 f872 	bl	8009858 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009774:	20c8      	movs	r0, #200	@ 0xc8
 8009776:	f7f7 fc77 	bl	8001068 <HAL_Delay>
  return USBH_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009784:	b480      	push	{r7}
 8009786:	b085      	sub	sp, #20
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	70fb      	strb	r3, [r7, #3]
 8009790:	4613      	mov	r3, r2
 8009792:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800979a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800979c:	78fa      	ldrb	r2, [r7, #3]
 800979e:	68f9      	ldr	r1, [r7, #12]
 80097a0:	4613      	mov	r3, r2
 80097a2:	011b      	lsls	r3, r3, #4
 80097a4:	1a9b      	subs	r3, r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	3317      	adds	r3, #23
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d00a      	beq.n	80097c8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80097b2:	78fa      	ldrb	r2, [r7, #3]
 80097b4:	68f9      	ldr	r1, [r7, #12]
 80097b6:	4613      	mov	r3, r2
 80097b8:	011b      	lsls	r3, r3, #4
 80097ba:	1a9b      	subs	r3, r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	440b      	add	r3, r1
 80097c0:	333c      	adds	r3, #60	@ 0x3c
 80097c2:	78ba      	ldrb	r2, [r7, #2]
 80097c4:	701a      	strb	r2, [r3, #0]
 80097c6:	e009      	b.n	80097dc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80097c8:	78fa      	ldrb	r2, [r7, #3]
 80097ca:	68f9      	ldr	r1, [r7, #12]
 80097cc:	4613      	mov	r3, r2
 80097ce:	011b      	lsls	r3, r3, #4
 80097d0:	1a9b      	subs	r3, r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	440b      	add	r3, r1
 80097d6:	333d      	adds	r3, #61	@ 0x3d
 80097d8:	78ba      	ldrb	r2, [r7, #2]
 80097da:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3714      	adds	r7, #20
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f7f7 fc38 	bl	8001068 <HAL_Delay>
}
 80097f8:	bf00      	nop
 80097fa:	3708      	adds	r7, #8
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	4603      	mov	r3, r0
 8009808:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800980a:	2300      	movs	r3, #0
 800980c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800980e:	79fb      	ldrb	r3, [r7, #7]
 8009810:	2b03      	cmp	r3, #3
 8009812:	d817      	bhi.n	8009844 <USBH_Get_USB_Status+0x44>
 8009814:	a201      	add	r2, pc, #4	@ (adr r2, 800981c <USBH_Get_USB_Status+0x1c>)
 8009816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800981a:	bf00      	nop
 800981c:	0800982d 	.word	0x0800982d
 8009820:	08009833 	.word	0x08009833
 8009824:	08009839 	.word	0x08009839
 8009828:	0800983f 	.word	0x0800983f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	73fb      	strb	r3, [r7, #15]
    break;
 8009830:	e00b      	b.n	800984a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009832:	2302      	movs	r3, #2
 8009834:	73fb      	strb	r3, [r7, #15]
    break;
 8009836:	e008      	b.n	800984a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009838:	2301      	movs	r3, #1
 800983a:	73fb      	strb	r3, [r7, #15]
    break;
 800983c:	e005      	b.n	800984a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800983e:	2302      	movs	r3, #2
 8009840:	73fb      	strb	r3, [r7, #15]
    break;
 8009842:	e002      	b.n	800984a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009844:	2302      	movs	r3, #2
 8009846:	73fb      	strb	r3, [r7, #15]
    break;
 8009848:	bf00      	nop
  }
  return usb_status;
 800984a:	7bfb      	ldrb	r3, [r7, #15]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3714      	adds	r7, #20
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr

08009858 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	4603      	mov	r3, r0
 8009860:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009862:	79fb      	ldrb	r3, [r7, #7]
 8009864:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009866:	79fb      	ldrb	r3, [r7, #7]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d102      	bne.n	8009872 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800986c:	2300      	movs	r3, #0
 800986e:	73fb      	strb	r3, [r7, #15]
 8009870:	e001      	b.n	8009876 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009872:	2301      	movs	r3, #1
 8009874:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009876:	7bfb      	ldrb	r3, [r7, #15]
 8009878:	461a      	mov	r2, r3
 800987a:	2101      	movs	r1, #1
 800987c:	4803      	ldr	r0, [pc, #12]	@ (800988c <MX_DriverVbusFS+0x34>)
 800987e:	f7f7 fec5 	bl	800160c <HAL_GPIO_WritePin>
}
 8009882:	bf00      	nop
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	40020800 	.word	0x40020800

08009890 <malloc>:
 8009890:	4b02      	ldr	r3, [pc, #8]	@ (800989c <malloc+0xc>)
 8009892:	4601      	mov	r1, r0
 8009894:	6818      	ldr	r0, [r3, #0]
 8009896:	f000 b82d 	b.w	80098f4 <_malloc_r>
 800989a:	bf00      	nop
 800989c:	2000002c 	.word	0x2000002c

080098a0 <free>:
 80098a0:	4b02      	ldr	r3, [pc, #8]	@ (80098ac <free+0xc>)
 80098a2:	4601      	mov	r1, r0
 80098a4:	6818      	ldr	r0, [r3, #0]
 80098a6:	f000 b8f5 	b.w	8009a94 <_free_r>
 80098aa:	bf00      	nop
 80098ac:	2000002c 	.word	0x2000002c

080098b0 <sbrk_aligned>:
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	4e0f      	ldr	r6, [pc, #60]	@ (80098f0 <sbrk_aligned+0x40>)
 80098b4:	460c      	mov	r4, r1
 80098b6:	6831      	ldr	r1, [r6, #0]
 80098b8:	4605      	mov	r5, r0
 80098ba:	b911      	cbnz	r1, 80098c2 <sbrk_aligned+0x12>
 80098bc:	f000 f8ae 	bl	8009a1c <_sbrk_r>
 80098c0:	6030      	str	r0, [r6, #0]
 80098c2:	4621      	mov	r1, r4
 80098c4:	4628      	mov	r0, r5
 80098c6:	f000 f8a9 	bl	8009a1c <_sbrk_r>
 80098ca:	1c43      	adds	r3, r0, #1
 80098cc:	d103      	bne.n	80098d6 <sbrk_aligned+0x26>
 80098ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80098d2:	4620      	mov	r0, r4
 80098d4:	bd70      	pop	{r4, r5, r6, pc}
 80098d6:	1cc4      	adds	r4, r0, #3
 80098d8:	f024 0403 	bic.w	r4, r4, #3
 80098dc:	42a0      	cmp	r0, r4
 80098de:	d0f8      	beq.n	80098d2 <sbrk_aligned+0x22>
 80098e0:	1a21      	subs	r1, r4, r0
 80098e2:	4628      	mov	r0, r5
 80098e4:	f000 f89a 	bl	8009a1c <_sbrk_r>
 80098e8:	3001      	adds	r0, #1
 80098ea:	d1f2      	bne.n	80098d2 <sbrk_aligned+0x22>
 80098ec:	e7ef      	b.n	80098ce <sbrk_aligned+0x1e>
 80098ee:	bf00      	nop
 80098f0:	20000998 	.word	0x20000998

080098f4 <_malloc_r>:
 80098f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098f8:	1ccd      	adds	r5, r1, #3
 80098fa:	f025 0503 	bic.w	r5, r5, #3
 80098fe:	3508      	adds	r5, #8
 8009900:	2d0c      	cmp	r5, #12
 8009902:	bf38      	it	cc
 8009904:	250c      	movcc	r5, #12
 8009906:	2d00      	cmp	r5, #0
 8009908:	4606      	mov	r6, r0
 800990a:	db01      	blt.n	8009910 <_malloc_r+0x1c>
 800990c:	42a9      	cmp	r1, r5
 800990e:	d904      	bls.n	800991a <_malloc_r+0x26>
 8009910:	230c      	movs	r3, #12
 8009912:	6033      	str	r3, [r6, #0]
 8009914:	2000      	movs	r0, #0
 8009916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800991a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099f0 <_malloc_r+0xfc>
 800991e:	f000 f869 	bl	80099f4 <__malloc_lock>
 8009922:	f8d8 3000 	ldr.w	r3, [r8]
 8009926:	461c      	mov	r4, r3
 8009928:	bb44      	cbnz	r4, 800997c <_malloc_r+0x88>
 800992a:	4629      	mov	r1, r5
 800992c:	4630      	mov	r0, r6
 800992e:	f7ff ffbf 	bl	80098b0 <sbrk_aligned>
 8009932:	1c43      	adds	r3, r0, #1
 8009934:	4604      	mov	r4, r0
 8009936:	d158      	bne.n	80099ea <_malloc_r+0xf6>
 8009938:	f8d8 4000 	ldr.w	r4, [r8]
 800993c:	4627      	mov	r7, r4
 800993e:	2f00      	cmp	r7, #0
 8009940:	d143      	bne.n	80099ca <_malloc_r+0xd6>
 8009942:	2c00      	cmp	r4, #0
 8009944:	d04b      	beq.n	80099de <_malloc_r+0xea>
 8009946:	6823      	ldr	r3, [r4, #0]
 8009948:	4639      	mov	r1, r7
 800994a:	4630      	mov	r0, r6
 800994c:	eb04 0903 	add.w	r9, r4, r3
 8009950:	f000 f864 	bl	8009a1c <_sbrk_r>
 8009954:	4581      	cmp	r9, r0
 8009956:	d142      	bne.n	80099de <_malloc_r+0xea>
 8009958:	6821      	ldr	r1, [r4, #0]
 800995a:	1a6d      	subs	r5, r5, r1
 800995c:	4629      	mov	r1, r5
 800995e:	4630      	mov	r0, r6
 8009960:	f7ff ffa6 	bl	80098b0 <sbrk_aligned>
 8009964:	3001      	adds	r0, #1
 8009966:	d03a      	beq.n	80099de <_malloc_r+0xea>
 8009968:	6823      	ldr	r3, [r4, #0]
 800996a:	442b      	add	r3, r5
 800996c:	6023      	str	r3, [r4, #0]
 800996e:	f8d8 3000 	ldr.w	r3, [r8]
 8009972:	685a      	ldr	r2, [r3, #4]
 8009974:	bb62      	cbnz	r2, 80099d0 <_malloc_r+0xdc>
 8009976:	f8c8 7000 	str.w	r7, [r8]
 800997a:	e00f      	b.n	800999c <_malloc_r+0xa8>
 800997c:	6822      	ldr	r2, [r4, #0]
 800997e:	1b52      	subs	r2, r2, r5
 8009980:	d420      	bmi.n	80099c4 <_malloc_r+0xd0>
 8009982:	2a0b      	cmp	r2, #11
 8009984:	d917      	bls.n	80099b6 <_malloc_r+0xc2>
 8009986:	1961      	adds	r1, r4, r5
 8009988:	42a3      	cmp	r3, r4
 800998a:	6025      	str	r5, [r4, #0]
 800998c:	bf18      	it	ne
 800998e:	6059      	strne	r1, [r3, #4]
 8009990:	6863      	ldr	r3, [r4, #4]
 8009992:	bf08      	it	eq
 8009994:	f8c8 1000 	streq.w	r1, [r8]
 8009998:	5162      	str	r2, [r4, r5]
 800999a:	604b      	str	r3, [r1, #4]
 800999c:	4630      	mov	r0, r6
 800999e:	f000 f82f 	bl	8009a00 <__malloc_unlock>
 80099a2:	f104 000b 	add.w	r0, r4, #11
 80099a6:	1d23      	adds	r3, r4, #4
 80099a8:	f020 0007 	bic.w	r0, r0, #7
 80099ac:	1ac2      	subs	r2, r0, r3
 80099ae:	bf1c      	itt	ne
 80099b0:	1a1b      	subne	r3, r3, r0
 80099b2:	50a3      	strne	r3, [r4, r2]
 80099b4:	e7af      	b.n	8009916 <_malloc_r+0x22>
 80099b6:	6862      	ldr	r2, [r4, #4]
 80099b8:	42a3      	cmp	r3, r4
 80099ba:	bf0c      	ite	eq
 80099bc:	f8c8 2000 	streq.w	r2, [r8]
 80099c0:	605a      	strne	r2, [r3, #4]
 80099c2:	e7eb      	b.n	800999c <_malloc_r+0xa8>
 80099c4:	4623      	mov	r3, r4
 80099c6:	6864      	ldr	r4, [r4, #4]
 80099c8:	e7ae      	b.n	8009928 <_malloc_r+0x34>
 80099ca:	463c      	mov	r4, r7
 80099cc:	687f      	ldr	r7, [r7, #4]
 80099ce:	e7b6      	b.n	800993e <_malloc_r+0x4a>
 80099d0:	461a      	mov	r2, r3
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	d1fb      	bne.n	80099d0 <_malloc_r+0xdc>
 80099d8:	2300      	movs	r3, #0
 80099da:	6053      	str	r3, [r2, #4]
 80099dc:	e7de      	b.n	800999c <_malloc_r+0xa8>
 80099de:	230c      	movs	r3, #12
 80099e0:	6033      	str	r3, [r6, #0]
 80099e2:	4630      	mov	r0, r6
 80099e4:	f000 f80c 	bl	8009a00 <__malloc_unlock>
 80099e8:	e794      	b.n	8009914 <_malloc_r+0x20>
 80099ea:	6005      	str	r5, [r0, #0]
 80099ec:	e7d6      	b.n	800999c <_malloc_r+0xa8>
 80099ee:	bf00      	nop
 80099f0:	2000099c 	.word	0x2000099c

080099f4 <__malloc_lock>:
 80099f4:	4801      	ldr	r0, [pc, #4]	@ (80099fc <__malloc_lock+0x8>)
 80099f6:	f000 b84b 	b.w	8009a90 <__retarget_lock_acquire_recursive>
 80099fa:	bf00      	nop
 80099fc:	20000ad8 	.word	0x20000ad8

08009a00 <__malloc_unlock>:
 8009a00:	4801      	ldr	r0, [pc, #4]	@ (8009a08 <__malloc_unlock+0x8>)
 8009a02:	f000 b846 	b.w	8009a92 <__retarget_lock_release_recursive>
 8009a06:	bf00      	nop
 8009a08:	20000ad8 	.word	0x20000ad8

08009a0c <memset>:
 8009a0c:	4402      	add	r2, r0
 8009a0e:	4603      	mov	r3, r0
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d100      	bne.n	8009a16 <memset+0xa>
 8009a14:	4770      	bx	lr
 8009a16:	f803 1b01 	strb.w	r1, [r3], #1
 8009a1a:	e7f9      	b.n	8009a10 <memset+0x4>

08009a1c <_sbrk_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4d06      	ldr	r5, [pc, #24]	@ (8009a38 <_sbrk_r+0x1c>)
 8009a20:	2300      	movs	r3, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	602b      	str	r3, [r5, #0]
 8009a28:	f7f7 fa3a 	bl	8000ea0 <_sbrk>
 8009a2c:	1c43      	adds	r3, r0, #1
 8009a2e:	d102      	bne.n	8009a36 <_sbrk_r+0x1a>
 8009a30:	682b      	ldr	r3, [r5, #0]
 8009a32:	b103      	cbz	r3, 8009a36 <_sbrk_r+0x1a>
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	bd38      	pop	{r3, r4, r5, pc}
 8009a38:	20000adc 	.word	0x20000adc

08009a3c <__errno>:
 8009a3c:	4b01      	ldr	r3, [pc, #4]	@ (8009a44 <__errno+0x8>)
 8009a3e:	6818      	ldr	r0, [r3, #0]
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	2000002c 	.word	0x2000002c

08009a48 <__libc_init_array>:
 8009a48:	b570      	push	{r4, r5, r6, lr}
 8009a4a:	4d0d      	ldr	r5, [pc, #52]	@ (8009a80 <__libc_init_array+0x38>)
 8009a4c:	4c0d      	ldr	r4, [pc, #52]	@ (8009a84 <__libc_init_array+0x3c>)
 8009a4e:	1b64      	subs	r4, r4, r5
 8009a50:	10a4      	asrs	r4, r4, #2
 8009a52:	2600      	movs	r6, #0
 8009a54:	42a6      	cmp	r6, r4
 8009a56:	d109      	bne.n	8009a6c <__libc_init_array+0x24>
 8009a58:	4d0b      	ldr	r5, [pc, #44]	@ (8009a88 <__libc_init_array+0x40>)
 8009a5a:	4c0c      	ldr	r4, [pc, #48]	@ (8009a8c <__libc_init_array+0x44>)
 8009a5c:	f000 f864 	bl	8009b28 <_init>
 8009a60:	1b64      	subs	r4, r4, r5
 8009a62:	10a4      	asrs	r4, r4, #2
 8009a64:	2600      	movs	r6, #0
 8009a66:	42a6      	cmp	r6, r4
 8009a68:	d105      	bne.n	8009a76 <__libc_init_array+0x2e>
 8009a6a:	bd70      	pop	{r4, r5, r6, pc}
 8009a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a70:	4798      	blx	r3
 8009a72:	3601      	adds	r6, #1
 8009a74:	e7ee      	b.n	8009a54 <__libc_init_array+0xc>
 8009a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a7a:	4798      	blx	r3
 8009a7c:	3601      	adds	r6, #1
 8009a7e:	e7f2      	b.n	8009a66 <__libc_init_array+0x1e>
 8009a80:	08009b64 	.word	0x08009b64
 8009a84:	08009b64 	.word	0x08009b64
 8009a88:	08009b64 	.word	0x08009b64
 8009a8c:	08009b68 	.word	0x08009b68

08009a90 <__retarget_lock_acquire_recursive>:
 8009a90:	4770      	bx	lr

08009a92 <__retarget_lock_release_recursive>:
 8009a92:	4770      	bx	lr

08009a94 <_free_r>:
 8009a94:	b538      	push	{r3, r4, r5, lr}
 8009a96:	4605      	mov	r5, r0
 8009a98:	2900      	cmp	r1, #0
 8009a9a:	d041      	beq.n	8009b20 <_free_r+0x8c>
 8009a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aa0:	1f0c      	subs	r4, r1, #4
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	bfb8      	it	lt
 8009aa6:	18e4      	addlt	r4, r4, r3
 8009aa8:	f7ff ffa4 	bl	80099f4 <__malloc_lock>
 8009aac:	4a1d      	ldr	r2, [pc, #116]	@ (8009b24 <_free_r+0x90>)
 8009aae:	6813      	ldr	r3, [r2, #0]
 8009ab0:	b933      	cbnz	r3, 8009ac0 <_free_r+0x2c>
 8009ab2:	6063      	str	r3, [r4, #4]
 8009ab4:	6014      	str	r4, [r2, #0]
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009abc:	f7ff bfa0 	b.w	8009a00 <__malloc_unlock>
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	d908      	bls.n	8009ad6 <_free_r+0x42>
 8009ac4:	6820      	ldr	r0, [r4, #0]
 8009ac6:	1821      	adds	r1, r4, r0
 8009ac8:	428b      	cmp	r3, r1
 8009aca:	bf01      	itttt	eq
 8009acc:	6819      	ldreq	r1, [r3, #0]
 8009ace:	685b      	ldreq	r3, [r3, #4]
 8009ad0:	1809      	addeq	r1, r1, r0
 8009ad2:	6021      	streq	r1, [r4, #0]
 8009ad4:	e7ed      	b.n	8009ab2 <_free_r+0x1e>
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	b10b      	cbz	r3, 8009ae0 <_free_r+0x4c>
 8009adc:	42a3      	cmp	r3, r4
 8009ade:	d9fa      	bls.n	8009ad6 <_free_r+0x42>
 8009ae0:	6811      	ldr	r1, [r2, #0]
 8009ae2:	1850      	adds	r0, r2, r1
 8009ae4:	42a0      	cmp	r0, r4
 8009ae6:	d10b      	bne.n	8009b00 <_free_r+0x6c>
 8009ae8:	6820      	ldr	r0, [r4, #0]
 8009aea:	4401      	add	r1, r0
 8009aec:	1850      	adds	r0, r2, r1
 8009aee:	4283      	cmp	r3, r0
 8009af0:	6011      	str	r1, [r2, #0]
 8009af2:	d1e0      	bne.n	8009ab6 <_free_r+0x22>
 8009af4:	6818      	ldr	r0, [r3, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	6053      	str	r3, [r2, #4]
 8009afa:	4408      	add	r0, r1
 8009afc:	6010      	str	r0, [r2, #0]
 8009afe:	e7da      	b.n	8009ab6 <_free_r+0x22>
 8009b00:	d902      	bls.n	8009b08 <_free_r+0x74>
 8009b02:	230c      	movs	r3, #12
 8009b04:	602b      	str	r3, [r5, #0]
 8009b06:	e7d6      	b.n	8009ab6 <_free_r+0x22>
 8009b08:	6820      	ldr	r0, [r4, #0]
 8009b0a:	1821      	adds	r1, r4, r0
 8009b0c:	428b      	cmp	r3, r1
 8009b0e:	bf04      	itt	eq
 8009b10:	6819      	ldreq	r1, [r3, #0]
 8009b12:	685b      	ldreq	r3, [r3, #4]
 8009b14:	6063      	str	r3, [r4, #4]
 8009b16:	bf04      	itt	eq
 8009b18:	1809      	addeq	r1, r1, r0
 8009b1a:	6021      	streq	r1, [r4, #0]
 8009b1c:	6054      	str	r4, [r2, #4]
 8009b1e:	e7ca      	b.n	8009ab6 <_free_r+0x22>
 8009b20:	bd38      	pop	{r3, r4, r5, pc}
 8009b22:	bf00      	nop
 8009b24:	2000099c 	.word	0x2000099c

08009b28 <_init>:
 8009b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b2a:	bf00      	nop
 8009b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b2e:	bc08      	pop	{r3}
 8009b30:	469e      	mov	lr, r3
 8009b32:	4770      	bx	lr

08009b34 <_fini>:
 8009b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b36:	bf00      	nop
 8009b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b3a:	bc08      	pop	{r3}
 8009b3c:	469e      	mov	lr, r3
 8009b3e:	4770      	bx	lr
