Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 19 16:46:07 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.567        0.000                      0                 6791        0.118        0.000                      0                 6791        0.922        0.000                       0                   645  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                              ------------         ----------      --------------
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                  {0.000 5.000}        10.000          100.000         
  ClkMandelxCO_clk_mandelbrot                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_clk_mandelbrot                                                          {0.000 5.000}        10.000          100.000         
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                 {0.000 1.538}        3.077           325.000         
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                  {0.000 7.692}        15.385          65.000          
  clkfbout_clk_vga_hdmi_1024x768                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                                                                                                                                                                    3.000        0.000                       0                     1  
  ClkMandelxCO_clk_mandelbrot                                                            1.662        0.000                      0                 3771        0.118        0.000                      0                 3771        4.500        0.000                       0                   351  
  clkfbout_clk_mandelbrot                                                                                                                                                                                                            7.845        0.000                       0                     3  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                                                                                                                                                                   0.922        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                        1.567        0.000                      0                 3020        0.292        0.000                      0                 3020        7.192        0.000                       0                   274  
  clkfbout_clk_vga_hdmi_1024x768                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                          7.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
  To Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxCO_clk_mandelbrot
  To Clock:  ClkMandelxCO_clk_mandelbrot

Setup :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 0.456ns (5.844%)  route 7.346ns (94.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.641     1.641    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X75Y160        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.456     2.097 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=170, routed)         7.346     9.443    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.745    11.745    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.745    
                         clock uncertainty           -0.074    11.671    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.105    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 0.518ns (6.786%)  route 7.115ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.639     1.639    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y160        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y160        FDCE (Prop_fdce_C_Q)         0.518     2.157 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[1]/Q
                         net (fo=170, routed)         7.115     9.272    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X7Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.671    11.671    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.671    
                         clock uncertainty           -0.074    11.596    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.030    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 0.478ns (6.398%)  route 6.993ns (93.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.634     1.634    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y165        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        FDCE (Prop_fdce_C_Q)         0.478     2.112 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=170, routed)         6.993     9.105    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X6Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.758    11.758    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.758    
                         clock uncertainty           -0.074    11.684    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.740    10.944    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 0.456ns (6.109%)  route 7.008ns (93.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.641     1.641    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X75Y160        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.456     2.097 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=170, routed)         7.008     9.105    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y17         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.749    11.749    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.749    
                         clock uncertainty           -0.074    11.675    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.109    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 0.478ns (6.573%)  route 6.794ns (93.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 11.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.634     1.634    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y165        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        FDCE (Prop_fdce_C_Q)         0.478     2.112 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=170, routed)         6.794     8.906    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X6Y13         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.753    11.753    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y13         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.753    
                         clock uncertainty           -0.074    11.679    
    RAMB36_X6Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.740    10.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 0.478ns (6.605%)  route 6.759ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.634     1.634    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y165        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        FDCE (Prop_fdce_C_Q)         0.478     2.112 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=170, routed)         6.759     8.871    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X6Y14         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.748    11.748    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y14         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.748    
                         clock uncertainty           -0.074    11.674    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.740    10.934    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 0.478ns (6.682%)  route 6.676ns (93.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.634     1.634    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y165        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        FDCE (Prop_fdce_C_Q)         0.478     2.112 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=170, routed)         6.676     8.788    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X7Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.666    11.666    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.666    
                         clock uncertainty           -0.074    11.591    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.740    10.851    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.456ns (6.142%)  route 6.968ns (93.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.627     1.627    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X78Y163        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y163        FDCE (Prop_fdce_C_Q)         0.456     2.083 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=170, routed)         6.968     9.051    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.758    11.758    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.758    
                         clock uncertainty           -0.074    11.684    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    11.118    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 0.478ns (6.682%)  route 6.676ns (93.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 11.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.634     1.634    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y165        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        FDCE (Prop_fdce_C_Q)         0.478     2.112 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=170, routed)         6.676     8.788    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X7Y21         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.675    11.675    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y21         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.675    
                         clock uncertainty           -0.074    11.600    
    RAMB36_X7Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.740    10.860    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.518ns (7.080%)  route 6.798ns (92.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.639     1.639    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y160        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y160        FDCE (Prop_fdce_C_Q)         0.518     2.157 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]/Q
                         net (fo=170, routed)         6.798     8.955    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X7Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         1.671    11.671    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.671    
                         clock uncertainty           -0.074    11.596    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.030    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.802%)  route 0.194ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.567     0.567    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y164        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y164        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/Q
                         net (fo=170, routed)         0.194     0.925    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X4Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.879     0.879    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.255     0.624    
    RAMB36_X4Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.807    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/c_re_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.567     0.567    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X75Y167        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/c_re_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  FpgaUserCDxB.ComplexValueGeneratorxI/c_re_i_reg[14]/Q
                         net (fo=2, routed)           0.103     0.811    FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[17]_0[14]
    SLICE_X74Y167        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.834     0.834    FpgaUserCDxB.mandelBrot_computer/ClkMandelxCO
    SLICE_X74Y167        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[14]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X74Y167        FDCE (Hold_fdce_C_D)         0.085     0.665    FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.841%)  route 0.264ns (65.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.571     0.571    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X75Y160        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141     0.712 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=170, routed)         0.264     0.975    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.879     0.879    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X4Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.828    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.560     0.560    FpgaUserCDxB.mandelBrot_computer/ClkMandelxCO
    SLICE_X79Y163        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y163        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.079     0.780    FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg_n_0_[1]
    SLICE_X79Y163        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.829     0.829    FpgaUserCDxB.mandelBrot_computer/ClkMandelxCO
    SLICE_X79Y163        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X79Y163        FDCE (Hold_fdce_C_D)         0.071     0.631    FpgaUserCDxB.mandelBrot_computer/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/c_im_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.568     0.568    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X77Y162        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/c_im_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDCE (Prop_fdce_C_Q)         0.141     0.709 r  FpgaUserCDxB.ComplexValueGeneratorxI/c_im_i_reg[10]/Q
                         net (fo=3, routed)           0.110     0.819    FpgaUserCDxB.mandelBrot_computer/D[10]
    SLICE_X76Y162        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.838     0.837    FpgaUserCDxB.mandelBrot_computer/ClkMandelxCO
    SLICE_X76Y162        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
                         clock pessimism             -0.257     0.581    
    SLICE_X76Y162        FDCE (Hold_fdce_C_D)         0.085     0.666    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.043%)  route 0.236ns (58.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.566     0.566    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y166        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=170, routed)         0.236     0.965    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X4Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.875     0.875    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.620    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.803    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.164ns (24.258%)  route 0.512ns (75.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.567     0.567    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y164        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y164        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/Q
                         net (fo=170, routed)         0.512     1.243    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X4Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.887     0.887    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.887    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.070    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.866%)  route 0.247ns (60.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.566     0.566    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X76Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y166        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[4]/Q
                         net (fo=170, routed)         0.247     0.977    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X4Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.875     0.875    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.620    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.803    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.delay_s_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FpgaUserCDxB.computeNow_s_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.560     0.560    clka
    SLICE_X79Y165        FDCE                                         r  FpgaUserCDxB.delay_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y165        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  FpgaUserCDxB.delay_s_reg/Q
                         net (fo=2, routed)           0.127     0.828    FpgaUserCDxB.delay_s_reg_n_0
    SLICE_X79Y163        FDCE                                         r  FpgaUserCDxB.computeNow_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.829     0.829    clka
    SLICE_X79Y163        FDCE                                         r  FpgaUserCDxB.computeNow_s_reg/C
                         clock pessimism             -0.255     0.575    
    SLICE_X79Y163        FDCE (Hold_fdce_C_D)         0.075     0.650    FpgaUserCDxB.computeNow_s_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/c_re_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.565     0.565    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X77Y167        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/c_re_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y167        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  FpgaUserCDxB.ComplexValueGeneratorxI/c_re_i_reg[6]/Q
                         net (fo=3, routed)           0.146     0.852    FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[17]_0[6]
    SLICE_X76Y167        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=349, routed)         0.833     0.833    FpgaUserCDxB.mandelBrot_computer/ClkMandelxCO
    SLICE_X76Y167        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[6]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X76Y167        FDCE (Hold_fdce_C_D)         0.084     0.662    FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxCO_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y30     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X8Y35     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y32     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y12     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y16     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y31     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y163    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    FpgaUserCDxB.ClkMandelbrotxI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768
  To Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768

Setup :            0  Failing Endpoints,  Worst Slack        1.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.374ns  (logic 4.289ns (32.069%)  route 9.085ns (67.931%))
  Logic Levels:           9  (LUT4=3 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 16.951 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.622    13.014    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.138 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.577    13.715    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X111Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.839 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.918    14.757    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_10
    SLICE_X113Y145       LUT5 (Prop_lut5_I2_O)        0.124    14.881 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[4]_i_1__1/O
                         net (fo=1, routed)           0.379    15.260    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]_0[2]
    SLICE_X113Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.566    16.951    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X113Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]/C
                         clock pessimism              0.003    16.954    
                         clock uncertainty           -0.079    16.875    
    SLICE_X113Y145       FDRE (Setup_fdre_C_D)       -0.047    16.828    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[4]
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.425ns  (logic 4.539ns (33.811%)  route 8.886ns (66.189%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 16.951 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.831    13.224    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I3_O)        0.150    13.374 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=3, routed)           0.674    14.048    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]_6
    SLICE_X113Y145       LUT6 (Prop_lut6_I5_O)        0.348    14.396 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_3/O
                         net (fo=1, routed)           0.790    15.187    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_3_n_0
    SLICE_X114Y145       LUT6 (Prop_lut6_I0_O)        0.124    15.311 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_2/O
                         net (fo=1, routed)           0.000    15.311    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_2_n_0
    SLICE_X114Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.566    16.951    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X114Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    16.954    
                         clock uncertainty           -0.079    16.875    
    SLICE_X114Y145       FDRE (Setup_fdre_C_D)        0.029    16.904    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         16.904    
                         arrival time                         -15.311    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 4.289ns (32.403%)  route 8.947ns (67.597%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 16.951 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.816    13.209    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X111Y145       LUT5 (Prop_lut5_I2_O)        0.124    13.333 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_3/O
                         net (fo=17, routed)          0.978    14.311    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[3]_1
    SLICE_X114Y146       LUT6 (Prop_lut6_I1_O)        0.124    14.435 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_4/O
                         net (fo=1, routed)           0.563    14.998    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_4_n_0
    SLICE_X112Y145       LUT6 (Prop_lut6_I4_O)        0.124    15.122 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.122    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X112Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.566    16.951    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X112Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism              0.003    16.954    
                         clock uncertainty           -0.079    16.875    
    SLICE_X112Y145       FDRE (Setup_fdre_C_D)        0.077    16.952    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 4.289ns (32.536%)  route 8.893ns (67.464%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 16.952 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.622    13.014    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.138 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.836    13.975    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X113Y147       LUT6 (Prop_lut6_I0_O)        0.124    14.099 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_3__0/O
                         net (fo=1, routed)           0.846    14.944    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_1
    SLICE_X113Y147       LUT6 (Prop_lut6_I1_O)        0.124    15.068 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.068    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1_n_0
    SLICE_X113Y147       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.567    16.952    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X113Y147       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    16.955    
                         clock uncertainty           -0.079    16.876    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)        0.029    16.905    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 4.525ns (34.414%)  route 8.624ns (65.586%))
  Logic Levels:           9  (LUT4=3 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 16.951 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.622    13.014    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.138 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.684    13.823    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X112Y145       LUT4 (Prop_lut4_I1_O)        0.153    13.976 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.728    14.703    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_5
    SLICE_X113Y146       LUT5 (Prop_lut5_I2_O)        0.331    15.034 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.000    15.034    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[0]
    SLICE_X113Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.566    16.951    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X113Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.003    16.954    
                         clock uncertainty           -0.079    16.875    
    SLICE_X113Y146       FDRE (Setup_fdre_C_D)        0.031    16.906    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         16.906    
                         arrival time                         -15.034    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.136ns  (logic 4.519ns (34.401%)  route 8.617ns (65.599%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 16.949 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.622    13.014    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.138 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.756    13.894    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_1
    SLICE_X110Y145       LUT2 (Prop_lut2_I1_O)        0.152    14.046 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_2__0/O
                         net (fo=1, routed)           0.650    14.696    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_3
    SLICE_X110Y146       LUT6 (Prop_lut6_I1_O)        0.326    15.022 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_1/O
                         net (fo=1, routed)           0.000    15.022    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[1]
    SLICE_X110Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.564    16.949    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X110Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                         clock pessimism              0.003    16.952    
                         clock uncertainty           -0.079    16.873    
    SLICE_X110Y146       FDRE (Setup_fdre_C_D)        0.029    16.902    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         16.902    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.123ns  (logic 4.289ns (32.684%)  route 8.834ns (67.316%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 16.949 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.770    13.163    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X111Y146       LUT5 (Prop_lut5_I2_O)        0.124    13.287 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2__0/O
                         net (fo=17, routed)          0.684    13.971    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[9]_0
    SLICE_X110Y145       LUT5 (Prop_lut5_I1_O)        0.124    14.095 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_2__1/O
                         net (fo=1, routed)           0.789    14.885    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_2__1_n_0
    SLICE_X109Y145       LUT6 (Prop_lut6_I0_O)        0.124    15.009 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.009    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0_n_0
    SLICE_X109Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.564    16.949    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X109Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    16.952    
                         clock uncertainty           -0.079    16.873    
    SLICE_X109Y145       FDRE (Setup_fdre_C_D)        0.029    16.902    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         16.902    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 4.525ns (34.354%)  route 8.647ns (65.646%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 16.951 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.622    13.014    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.138 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.684    13.823    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X112Y145       LUT4 (Prop_lut4_I1_O)        0.153    13.976 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.751    14.726    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_5
    SLICE_X112Y146       LUT6 (Prop_lut6_I2_O)        0.331    15.057 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1/O
                         net (fo=1, routed)           0.000    15.057    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[2]
    SLICE_X112Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.566    16.951    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X112Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                         clock pessimism              0.003    16.954    
                         clock uncertainty           -0.079    16.875    
    SLICE_X112Y146       FDRE (Setup_fdre_C_D)        0.077    16.952    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 4.539ns (34.655%)  route 8.559ns (65.345%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 16.950 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.618    13.010    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X112Y145       LUT5 (Prop_lut5_I2_O)        0.150    13.160 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=17, routed)          0.686    13.847    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[9]_0
    SLICE_X111Y147       LUT5 (Prop_lut5_I3_O)        0.348    14.195 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[2]_i_3/O
                         net (fo=1, routed)           0.665    14.860    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_4
    SLICE_X111Y147       LUT6 (Prop_lut6_I1_O)        0.124    14.984 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.984    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]_1[2]
    SLICE_X111Y147       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.565    16.950    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X111Y147       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                         clock pessimism              0.003    16.953    
                         clock uncertainty           -0.079    16.874    
    SLICE_X111Y147       FDRE (Setup_fdre_C_D)        0.029    16.903    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 4.289ns (32.794%)  route 8.789ns (67.206%))
  Logic Levels:           9  (LUT4=3 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 16.949 - 15.385 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.886     1.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.758 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.248 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.715     6.964    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_5[0]
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.124     7.088 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           2.027     9.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X108Y128       LUT5 (Prop_lut5_I2_O)        0.124     9.238 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=14, routed)          1.336    10.574    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X111Y144       LUT4 (Prop_lut4_I2_O)        0.124    10.698 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=4, routed)           0.836    11.534    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X111Y145       LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.610    12.268    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X114Y145       LUT5 (Prop_lut5_I1_O)        0.124    12.392 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7/O
                         net (fo=7, routed)           0.622    13.014    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_7_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I1_O)        0.124    13.138 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.684    13.823    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X112Y145       LUT4 (Prop_lut4_I2_O)        0.124    13.947 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4__1/O
                         net (fo=14, routed)          0.894    14.840    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_0
    SLICE_X111Y146       LUT5 (Prop_lut5_I0_O)        0.124    14.964 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.964    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[0]
    SLICE_X111Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.564    16.949    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X111Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.003    16.952    
                         clock uncertainty           -0.079    16.873    
    SLICE_X111Y146       FDRE (Setup_fdre_C_D)        0.029    16.902    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         16.902    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                  1.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.592     0.592    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X118Y141       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y141       FDCE (Prop_fdce_C_Q)         0.141     0.733 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=5, routed)           0.197     0.930    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
    SLICE_X118Y141       LUT1 (Prop_lut1_I0_O)        0.045     0.975 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.975    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
    SLICE_X118Y141       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.863     0.863    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X118Y141       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X118Y141       FDCE (Hold_fdce_C_D)         0.091     0.683    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.544%)  route 0.213ns (50.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.592     0.592    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X116Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y142       FDCE (Prop_fdce_C_Q)         0.164     0.756 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=47, routed)          0.213     0.968    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X116Y142       LUT5 (Prop_lut5_I4_O)        0.045     1.013 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     1.013    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X116Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.863     0.863    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X116Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.271     0.592    
    SLICE_X116Y142       FDCE (Hold_fdce_C_D)         0.120     0.712    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.591     0.591    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X113Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.208     0.939    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X113Y142       LUT6 (Prop_lut6_I5_O)        0.045     0.984 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.984    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X113Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.862     0.862    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X113Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.271     0.591    
    SLICE_X113Y142       FDCE (Hold_fdce_C_D)         0.091     0.682    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.592     0.592    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X113Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=9, routed)           0.242     0.975    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1][0]
    SLICE_X113Y146       LUT5 (Prop_lut5_I3_O)        0.045     1.020 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.020    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[0]
    SLICE_X113Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.863     0.863    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X113Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X113Y146       FDRE (Hold_fdre_C_D)         0.092     0.684    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.871%)  route 0.695ns (83.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.591     0.591    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X115Y141       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=175, routed)         0.695     1.426    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.897     0.897    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.897    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.080    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.989%)  route 0.279ns (60.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.591     0.591    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X113Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.279     1.011    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VgaSyncxS_reg[VSyncxS]
    SLICE_X114Y144       LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[9]_i_1/O
                         net (fo=1, routed)           0.000     1.056    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[9]_i_1_n_0
    SLICE_X114Y144       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.863     0.863    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X114Y144       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X114Y144       FDRE (Hold_fdre_C_D)         0.091     0.699    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.900%)  route 0.746ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.592     0.592    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X119Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y140       FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=173, routed)         0.746     1.478    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.931     0.931    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.604%)  route 0.483ns (77.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.591     0.591    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X115Y141       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=175, routed)         0.483     1.214    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.897     0.897    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.663    
    RAMB36_X6Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.846    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.231ns (43.594%)  route 0.299ns (56.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.591     0.591    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X111Y146       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y146       FDRE (Prop_fdre_C_Q)         0.141     0.732 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/Q
                         net (fo=8, routed)           0.183     0.914    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[0]_4[0]
    SLICE_X113Y145       LUT5 (Prop_lut5_I3_O)        0.045     0.959 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_2__1/O
                         net (fo=1, routed)           0.116     1.075    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_2__1_n_0
    SLICE_X112Y145       LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.120    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X112Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.863     0.863    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X112Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X112Y145       FDRE (Hold_fdre_C_D)         0.120     0.749    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.333%)  route 0.297ns (58.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.593     0.593    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X116Y143       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y143       FDCE (Prop_fdce_C_Q)         0.164     0.757 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.297     1.053    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]_0
    SLICE_X115Y145       LUT6 (Prop_lut6_I5_O)        0.045     1.098 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1/O
                         net (fo=1, routed)           0.000     1.098    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]_0[5]
    SLICE_X115Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.863     0.863    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X115Y145       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X115Y145       FDRE (Hold_fdre_C_D)         0.091     0.720    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y30     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X8Y35     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X6Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X6Y32     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X6Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X6Y12     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X7Y16     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y31     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X88Y134    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_457_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X88Y134    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_457_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X147Y142   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X86Y141    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_502_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X100Y138   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y135   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y135   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X84Y140    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_352_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X84Y138    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_367_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X108Y141   VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_382_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X88Y134    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_457_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X88Y134    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_457_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X98Y136    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_472_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X111Y146   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X111Y146   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X112Y147   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X112Y147   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X112Y145   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X114Y145   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X114Y146   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x768
  To Clock:  clkfbout_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  FpgaUserCDxB.BUFGClkSysToClkMandelxI/I
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/I



