\hypertarget{union__hw__dma__tcdn__csr}{}\section{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+csr Union Reference}
\label{union__hw__dma__tcdn__csr}\index{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+csr@{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+csr}}


H\+W\+\_\+\+D\+M\+A\+\_\+\+T\+C\+Dn\+\_\+\+C\+SR -\/ T\+CD Control and Status (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dma.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields}{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+csr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__dma__tcdn__csr_a5a83330072535927e2521b40c746a68d}{}\label{union__hw__dma__tcdn__csr_a5a83330072535927e2521b40c746a68d}

\item 
struct \hyperlink{struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields}{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+csr\+::\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+csr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dma__tcdn__csr_ad3f0416550bf83c55192ef8dfe516690}{}\label{union__hw__dma__tcdn__csr_ad3f0416550bf83c55192ef8dfe516690}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+M\+A\+\_\+\+T\+C\+Dn\+\_\+\+C\+SR -\/ T\+CD Control and Status (RW) 

Reset value\+: 0x0000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
