set NETLIST_CACHE(mux32bit221,cells) {{schematic Mux4Bit2to1}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(mux32bit221,version) MMI_SUE4.4.0
set NETLIST_CACHE(mux32bit221) {{module mux32bit221 (a, b, s, y);} {	input		s;} {	input	[31:0]	a;} {	input	[31:0]	b;} {	output	[31:0]	y;} { } {	Mux4Bit2to1 Mux4Bit2to1(.y(y[3:0]), .a(a[3:0]), .b(b[3:0]), .s(s));} {	Mux4Bit2to1 Mux4Bit2to1_1(.y(y[19:16]), .a(a[19:16]), .b(b[19:16]), } {		.s(s));} {	Mux4Bit2to1 Mux4Bit2to1_2(.y(y[7:4]), .a(a[7:4]), .b(b[7:4]), .s(s));} {	Mux4Bit2to1 Mux4Bit2to1_3(.y(y[23:20]), .a(a[23:20]), .b(b[23:20]), } {		.s(s));} {	Mux4Bit2to1 Mux4Bit2to1_4(.y(y[11:8]), .a(a[11:8]), .b(b[11:8]), } {		.s(s));} {	Mux4Bit2to1 Mux4Bit2to1_5(.y(y[27:24]), .a(a[27:24]), .b(b[27:24]), } {		.s(s));} {	Mux4Bit2to1 Mux4Bit2to1_6(.y(y[15:12]), .a(a[15:12]), .b(b[15:12]), } {		.s(s));} {	Mux4Bit2to1 Mux4Bit2to1_7(.y(y[31:28]), .a(a[31:28]), .b(b[31:28]), } {		.s(s));} {} {endmodule		// mux32bit221} {}}
set NETLIST_CACHE(mux32bit221,names) {{180 1770 {0 s}} {340 890 {1 y[15:12]} {2 y[15:12]}} {140 1640 {1 a[27:24]} {2 a[27:24]}} {180 1520 {0 s}} {340 110 {1 y[3:0]} {2 y[3:0]}} {140 130 {1 b[3:0]} {2 b[3:0]}} {240 1470 {0 Mux4Bit2to1_3}} {180 1260 {0 s}} {340 1640 {1 y[27:24]} {2 y[27:24]}} {140 1660 {1 b[27:24]} {2 b[27:24]}} {140 1130 {1 a[19:16]} {2 a[19:16]}} {140 1410 {1 b[23:20]} {2 b[23:20]}} {180 2090 {0 s}} {340 1130 {1 y[19:16]} {2 y[19:16]}} {140 1150 {1 b[19:16]} {2 b[19:16]}} {140 1960 {1 a[31:28]} {2 a[31:28]}} {240 450 {0 Mux4Bit2to1_2}} {340 1960 {1 y[31:28]} {2 y[31:28]}} {140 1980 {1 b[31:28]} {2 b[31:28]}} {140 370 {1 a[7:4]} {2 a[7:4]}} {140 910 {1 b[15:12]} {2 b[15:12]}} {240 1720 {0 Mux4Bit2to1_5}} {240 190 {0 Mux4Bit2to1}} {-180 110 {1 s}} {340 370 {1 y[7:4]} {2 y[7:4]}} {140 390 {1 b[7:4]} {2 b[7:4]}} {240 1210 {0 Mux4Bit2to1_1}} {140 1390 {1 a[23:20]} {2 a[23:20]}} {240 2040 {0 Mux4Bit2to1_7}} {180 1020 {0 s}} {340 1390 {1 y[23:20]} {2 y[23:20]}} {240 700 {0 Mux4Bit2to1_4}} {180 750 {0 s}} {140 620 {1 a[11:8]} {2 a[11:8]}} {240 970 {0 Mux4Bit2to1_6}} {180 500 {0 s}} {140 890 {1 a[15:12]} {2 a[15:12]}} {180 240 {0 s}} {340 620 {1 y[11:8]} {2 y[11:8]}} {140 110 {1 a[3:0]} {2 a[3:0]}} {140 640 {1 b[11:8]} {2 b[11:8]}}}
set NETLIST_CACHE(mux32bit221,wires) {{-180 250 180 250 s} {-180 510 180 510 s} {-180 770 180 770 s} {-180 1040 180 1040 s} {-180 1270 180 1270 s} {-180 1540 180 1540 s} {-180 1790 180 1790 s} {-180 2150 180 2150 s} {180 1020 180 1040 s} {180 750 180 770 s} {-180 770 -180 1040 s} {-180 510 -180 770 s} {180 500 180 510 s} {180 240 180 250 s} {-180 110 -180 250 s} {-180 250 -180 510 s} {180 1260 180 1270 s} {-180 1040 -180 1270 s} {-180 1270 -180 1540 s} {180 1520 180 1540 s} {180 1770 180 1790 s} {180 2090 180 2150 s} {-180 1540 -180 1790 s} {-180 1790 -180 2150 s}}
