instruction memory:
	instrMem[ 0 ] = 0x00810005 ( lw 0 1 5 )
	instrMem[ 1 ] = 0x00090001 ( add 1 1 1 )
	instrMem[ 2 ] = 0x00C10006 ( sw 0 1 6 )
	instrMem[ 3 ] = 0x01800000 ( halt )
	instrMem[ 4 ] = 0x01C00000 ( noop )
	instrMem[ 5 ] = 0x0000002A ( add 0 0 42 )
	instrMem[ 6 ] = 0x00000000 ( add 0 0 0 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00810005 ( lw 0 1 5 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00810005 ( lw 0 1 5 )
		pcPlus1 = 1
		valA = 0
		valB = 0 (Don't Care)
		offset = 5
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 2 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00810005 ( lw 0 1 5 )
		branchTarget 6 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 5
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00C10006 ( sw 0 1 6 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 2
		valA = 0
		valB = 0
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 3 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00810005 ( lw 0 1 5 )
		writeData = 42
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 42
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00C10006 ( sw 0 1 6 )
		pcPlus1 = 3
		valA = 0
		valB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		branchTarget 3 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 84
		valB = 42 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00810005 ( lw 0 1 5 )
		writeData = 42
end state

@@@
state before cycle 6 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 42
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 5 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 4
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00C10006 ( sw 0 1 6 )
		branchTarget 9 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 6
		valB = 84
	MEM/WB pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		writeData = 84
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 7 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000054
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 84
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x0000002A ( add 0 0 42 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 5 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00C10006 ( sw 0 1 6 )
		writeData = 84 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		writeData = 84
end state
Machine halted
Total of 8 cycles executed
Final state of machine:

@@@
state before cycle 8 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810005
		dataMem[ 1 ] = 0x00090001
		dataMem[ 2 ] = 0x00C10006
		dataMem[ 3 ] = 0x01800000
		dataMem[ 4 ] = 0x01C00000
		dataMem[ 5 ] = 0x0000002A
		dataMem[ 6 ] = 0x00000054
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 84
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x0000002A ( add 0 0 42 )
		pcPlus1 = 6
		valA = 0
		valB = 0
		offset = 42 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 5 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00C10006 ( sw 0 1 6 )
		writeData = 84 (Don't Care)
end state
