0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jesud/Desktop/FPGA_Project/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/jesud/Desktop/FPGA_Project/counter_verilog/counter_verilog.srcs/sim_1/new/test_counter.v,1682846582,verilog,,,,test_selector,,,,,,,,
C:/Users/jesud/Desktop/FPGA_Project/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v,1682843581,verilog,,C:/Users/jesud/Desktop/FPGA_Project/counter_verilog/counter_verilog.srcs/sim_1/new/test_counter.v,,counter,,,,,,,,
