
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. m2s_sys_top, 930, 1168, 157, 0, 0, 0, 6, 9, 64
.	. User_Interfaces, 798, 1106, 143, 0, 0, 0, 6, 2, 0
.	.	. COREGPIO_C1, 70, 92, 0, 0, 0, 0, 1, 0, 0
.	.	.	. COREGPIO_C1_COREGPIO_C1_0_CoreGPIO, 70, 92, 0, 0, 0, 0, 1, 0, 0
.	.	. CoreAPB3_C0, 0, 43, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAPB3, 0, 43, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAPB3_MUXPTOB3, 0, 39, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreGPIO_C0, 76, 118, 0, 0, 0, 0, 1, 0, 0
.	.	.	. CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO, 76, 118, 0, 0, 0, 0, 1, 0, 0
.	.	. CoreTimer_C0, 118, 113, 44, 0, 0, 0, 0, 0, 0
.	.	.	. CoreTimer, 118, 113, 44, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0, 114, 143, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb, 114, 143, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART, 90, 112, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_RX_ASYNC, 41, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_TX_async, 21, 22, 5, 0, 0, 0, 0, 0, 0
.	.	. SD_IF, 211, 298, 40, 0, 0, 0, 2, 1, 0
.	.	.	. CORESPI_C1, 211, 298, 40, 0, 0, 0, 2, 1, 0
.	.	.	.	. corespi_8_8_32_49_0_3_1_0_0_0_0, 211, 298, 40, 0, 0, 0, 2, 1, 0
.	.	.	.	.	. spi_8_8_32_49_1_1_1_0, 211, 298, 40, 0, 0, 0, 2, 1, 0
.	.	.	.	.	.	. spi_chanctrlZ0, 132, 144, 14, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. spi_clockmux, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_control, 0, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_fifo, 18, 29, 13, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_fifo_0, 18, 31, 13, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_rf_8_49, 43, 77, 0, 0, 0, 0, 0, 0, 0
.	.	. spi_flash, 209, 299, 40, 0, 0, 0, 2, 1, 0
.	.	.	. CORESPI_C0, 209, 299, 40, 0, 0, 0, 2, 1, 0
.	.	.	.	. corespi_32_8_32_7_0_3_1_0_0_0_0, 209, 299, 40, 0, 0, 0, 2, 1, 0
.	.	.	.	.	. spi_32_8_32_7_1_1_1_0, 209, 299, 40, 0, 0, 0, 2, 1, 0
.	.	.	.	.	.	. spi_chanctrlZ1, 130, 148, 14, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. spi_clockmux_0, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_control_0, 0, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. spi_fifo_0_0, 18, 26, 13, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_fifo_1, 18, 34, 13, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. spi_rf_32_7, 43, 77, 0, 0, 0, 0, 0, 0, 0
.	. ddr_mss, 132, 62, 14, 0, 0, 0, 0, 7, 50
.	.	. ddr_mss_sb, 132, 62, 14, 0, 0, 0, 0, 7, 50
.	.	.	. CoreConfigP, 74, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreResetP, 58, 20, 14, 0, 0, 0, 0, 3, 0
.	.	.	. ddr_mss_sb_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 1
.	.	.	. ddr_mss_sb_FABOSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. ddr_mss_sb_MSS, 0, 0, 0, 0, 0, 0, 0, 2, 49