# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b.vhd" \
"../../../../Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b_tb.vhd" \

# Do not sort compile order
nosort
