<stg><name>softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config36></name>


<trans_list>

<trans id="352" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
fpga_resource_limit_hint.entry.9:2 %layer34_out_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %layer34_out

]]></Node>
<StgValue><ssdm name="layer34_out_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="160">
<![CDATA[
fpga_resource_limit_hint.entry.9:3 %in_pack_data = trunc i160 %layer34_out_read

]]></Node>
<StgValue><ssdm name="in_pack_data"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:4 %data_array_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="data_array_V_8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:5 %data_array_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="data_array_V_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:6 %in_pack_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_pack_data_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:7 %in_pack_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_pack_data_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:8 %in_pack_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_pack_data_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:9 %data_array_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="data_array_V_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:10 %data_array_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="data_array_V_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:11 %data_array_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="data_array_V_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:12 %data_array_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer34_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="data_array_V_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:13 %icmp_ln1697 = icmp_slt  i16 %in_pack_data, i16 %in_pack_data_4

]]></Node>
<StgValue><ssdm name="icmp_ln1697"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:16 %icmp_ln1697_1 = icmp_slt  i16 %in_pack_data_5, i16 %in_pack_data_6

]]></Node>
<StgValue><ssdm name="icmp_ln1697_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:22 %icmp_ln1697_3 = icmp_slt  i16 %data_array_V_4, i16 %data_array_V_5

]]></Node>
<StgValue><ssdm name="icmp_ln1697_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:25 %icmp_ln1697_4 = icmp_slt  i16 %data_array_V_6, i16 %data_array_V_7

]]></Node>
<StgValue><ssdm name="icmp_ln1697_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:14 %xor_ln1697 = xor i1 %icmp_ln1697, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:15 %select_ln65 = select i1 %xor_ln1697, i16 %in_pack_data, i16 %in_pack_data_4

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:17 %xor_ln1697_1 = xor i1 %icmp_ln1697_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:18 %select_ln65_1 = select i1 %xor_ln1697_1, i16 %in_pack_data_5, i16 %in_pack_data_6

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:19 %icmp_ln1697_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln1697_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:20 %xor_ln1697_2 = xor i1 %icmp_ln1697_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:21 %select_ln65_2 = select i1 %xor_ln1697_2, i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:23 %xor_ln1697_3 = xor i1 %icmp_ln1697_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:24 %select_ln65_3 = select i1 %xor_ln1697_3, i16 %data_array_V_4, i16 %data_array_V_5

]]></Node>
<StgValue><ssdm name="select_ln65_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:26 %xor_ln1697_4 = xor i1 %icmp_ln1697_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:27 %select_ln65_4 = select i1 %xor_ln1697_4, i16 %data_array_V_6, i16 %data_array_V_7

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:28 %icmp_ln1697_5 = icmp_slt  i16 %select_ln65_3, i16 %select_ln65_4

]]></Node>
<StgValue><ssdm name="icmp_ln1697_5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:29 %xor_ln1697_5 = xor i1 %icmp_ln1697_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:30 %select_ln65_5 = select i1 %xor_ln1697_5, i16 %select_ln65_3, i16 %select_ln65_4

]]></Node>
<StgValue><ssdm name="select_ln65_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:31 %icmp_ln1697_6 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_5

]]></Node>
<StgValue><ssdm name="icmp_ln1697_6"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:32 %xor_ln1697_6 = xor i1 %icmp_ln1697_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:33 %select_ln65_6 = select i1 %xor_ln1697_6, i16 %select_ln65_2, i16 %select_ln65_5

]]></Node>
<StgValue><ssdm name="select_ln65_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:34 %icmp_ln1697_7 = icmp_slt  i16 %data_array_V_8, i16 %data_array_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln1697_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:35 %xor_ln1697_7 = xor i1 %icmp_ln1697_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_7"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:36 %select_ln65_7 = select i1 %xor_ln1697_7, i16 %data_array_V_8, i16 %data_array_V_9

]]></Node>
<StgValue><ssdm name="select_ln65_7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:37 %icmp_ln1697_8 = icmp_slt  i16 %select_ln65_6, i16 %select_ln65_7

]]></Node>
<StgValue><ssdm name="icmp_ln1697_8"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:38 %xor_ln1697_8 = xor i1 %icmp_ln1697_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1697_8"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:39 %x_max_V = select i1 %xor_ln1697_8, i16 %select_ln65_6, i16 %select_ln65_7

]]></Node>
<StgValue><ssdm name="x_max_V"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:40 %sext_ln1394 = sext i16 %in_pack_data

]]></Node>
<StgValue><ssdm name="sext_ln1394"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:41 %sext_ln1394_1 = sext i16 %x_max_V

]]></Node>
<StgValue><ssdm name="sext_ln1394_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:42 %ret_V = sub i17 %sext_ln1394, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:43 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:44 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:45 %xor_ln941 = xor i1 %p_Result_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:46 %overflow = and i1 %p_Result_45, i1 %xor_ln941

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:47 %xor_ln348 = xor i1 %p_Result_44, i1 %p_Result_45

]]></Node>
<StgValue><ssdm name="xor_ln348"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:48 %sext_ln1394_2 = sext i16 %in_pack_data_4

]]></Node>
<StgValue><ssdm name="sext_ln1394_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:49 %ret_V_1 = sub i17 %sext_ln1394_2, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:50 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:51 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:52 %xor_ln941_1 = xor i1 %p_Result_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:53 %overflow_1 = and i1 %p_Result_47, i1 %xor_ln941_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:54 %xor_ln348_1 = xor i1 %p_Result_46, i1 %p_Result_47

]]></Node>
<StgValue><ssdm name="xor_ln348_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:55 %sext_ln1394_3 = sext i16 %in_pack_data_5

]]></Node>
<StgValue><ssdm name="sext_ln1394_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:56 %ret_V_2 = sub i17 %sext_ln1394_3, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:57 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:58 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:59 %xor_ln941_2 = xor i1 %p_Result_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:60 %overflow_2 = and i1 %p_Result_49, i1 %xor_ln941_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:61 %xor_ln348_2 = xor i1 %p_Result_48, i1 %p_Result_49

]]></Node>
<StgValue><ssdm name="xor_ln348_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:62 %sext_ln1394_4 = sext i16 %in_pack_data_6

]]></Node>
<StgValue><ssdm name="sext_ln1394_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:63 %ret_V_3 = sub i17 %sext_ln1394_4, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:64 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:65 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:66 %xor_ln941_3 = xor i1 %p_Result_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:67 %overflow_3 = and i1 %p_Result_51, i1 %xor_ln941_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:68 %xor_ln348_3 = xor i1 %p_Result_50, i1 %p_Result_51

]]></Node>
<StgValue><ssdm name="xor_ln348_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:69 %sext_ln1394_5 = sext i16 %data_array_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1394_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:70 %ret_V_4 = sub i17 %sext_ln1394_5, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:71 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:72 %p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:73 %xor_ln941_4 = xor i1 %p_Result_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:74 %overflow_4 = and i1 %p_Result_53, i1 %xor_ln941_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:75 %xor_ln348_4 = xor i1 %p_Result_52, i1 %p_Result_53

]]></Node>
<StgValue><ssdm name="xor_ln348_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:76 %sext_ln1394_6 = sext i16 %data_array_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1394_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:77 %ret_V_5 = sub i17 %sext_ln1394_6, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:78 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:79 %p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:80 %xor_ln941_5 = xor i1 %p_Result_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:81 %overflow_5 = and i1 %p_Result_55, i1 %xor_ln941_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:82 %xor_ln348_5 = xor i1 %p_Result_54, i1 %p_Result_55

]]></Node>
<StgValue><ssdm name="xor_ln348_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:83 %sext_ln1394_7 = sext i16 %data_array_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1394_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:84 %ret_V_6 = sub i17 %sext_ln1394_7, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:85 %p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:86 %p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:87 %xor_ln941_6 = xor i1 %p_Result_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:88 %overflow_6 = and i1 %p_Result_57, i1 %xor_ln941_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:89 %xor_ln348_6 = xor i1 %p_Result_56, i1 %p_Result_57

]]></Node>
<StgValue><ssdm name="xor_ln348_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:90 %sext_ln1394_8 = sext i16 %data_array_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1394_8"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:91 %ret_V_7 = sub i17 %sext_ln1394_8, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:92 %p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:93 %p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:94 %xor_ln941_7 = xor i1 %p_Result_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:95 %overflow_7 = and i1 %p_Result_59, i1 %xor_ln941_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:96 %xor_ln348_7 = xor i1 %p_Result_58, i1 %p_Result_59

]]></Node>
<StgValue><ssdm name="xor_ln348_7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:97 %sext_ln1394_9 = sext i16 %data_array_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1394_9"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:98 %ret_V_8 = sub i17 %sext_ln1394_9, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:99 %p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:100 %p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:101 %xor_ln941_8 = xor i1 %p_Result_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:102 %overflow_8 = and i1 %p_Result_61, i1 %xor_ln941_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:103 %xor_ln348_8 = xor i1 %p_Result_60, i1 %p_Result_61

]]></Node>
<StgValue><ssdm name="xor_ln348_8"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:104 %sext_ln1394_10 = sext i16 %data_array_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1394_10"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:105 %ret_V_9 = sub i17 %sext_ln1394_10, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:106 %p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:107 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:108 %xor_ln941_9 = xor i1 %p_Result_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_9"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:109 %overflow_9 = and i1 %p_Result_63, i1 %xor_ln941_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:110 %xor_ln348_9 = xor i1 %p_Result_62, i1 %p_Result_63

]]></Node>
<StgValue><ssdm name="xor_ln348_9"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:111 %select_ln392 = select i1 %overflow, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:112 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:113 %p_Result_s = select i1 %xor_ln348, i10 %select_ln392, i10 %tmp

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:114 %zext_ln225 = zext i10 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:115 %exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:116 %exp_res_V = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_res_V"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:117 %select_ln392_1 = select i1 %overflow_1, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:118 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:119 %p_Result_21 = select i1 %xor_ln348_1, i10 %select_ln392_1, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:120 %zext_ln225_1 = zext i10 %p_Result_21

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:121 %exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:122 %exp_res_V_10 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_res_V_10"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:123 %select_ln392_2 = select i1 %overflow_2, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:124 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:125 %p_Result_22 = select i1 %xor_ln348_2, i10 %select_ln392_2, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:126 %zext_ln225_2 = zext i10 %p_Result_22

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:127 %exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:128 %exp_res_V_11 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_res_V_11"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:129 %select_ln392_3 = select i1 %overflow_3, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:130 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:131 %p_Result_23 = select i1 %xor_ln348_3, i10 %select_ln392_3, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:132 %zext_ln225_3 = zext i10 %p_Result_23

]]></Node>
<StgValue><ssdm name="zext_ln225_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:133 %exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_3

]]></Node>
<StgValue><ssdm name="exp_table_addr_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:134 %exp_res_V_12 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_res_V_12"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:135 %select_ln392_4 = select i1 %overflow_4, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:136 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:137 %p_Result_24 = select i1 %xor_ln348_4, i10 %select_ln392_4, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:138 %zext_ln225_4 = zext i10 %p_Result_24

]]></Node>
<StgValue><ssdm name="zext_ln225_4"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:139 %exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_4

]]></Node>
<StgValue><ssdm name="exp_table_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:140 %exp_res_V_13 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_res_V_13"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:141 %select_ln392_5 = select i1 %overflow_5, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_5"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:142 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_5, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:143 %p_Result_25 = select i1 %xor_ln348_5, i10 %select_ln392_5, i10 %tmp_4

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:144 %zext_ln225_5 = zext i10 %p_Result_25

]]></Node>
<StgValue><ssdm name="zext_ln225_5"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:145 %exp_table_addr_5 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_5

]]></Node>
<StgValue><ssdm name="exp_table_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:146 %exp_res_V_14 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_res_V_14"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:147 %select_ln392_6 = select i1 %overflow_6, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_6"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:148 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_6, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:149 %p_Result_26 = select i1 %xor_ln348_6, i10 %select_ln392_6, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:150 %zext_ln225_6 = zext i10 %p_Result_26

]]></Node>
<StgValue><ssdm name="zext_ln225_6"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:151 %exp_table_addr_6 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_6

]]></Node>
<StgValue><ssdm name="exp_table_addr_6"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:152 %exp_res_V_15 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_res_V_15"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:153 %select_ln392_7 = select i1 %overflow_7, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_7"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:154 %tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_7, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:155 %p_Result_27 = select i1 %xor_ln348_7, i10 %select_ln392_7, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:156 %zext_ln225_7 = zext i10 %p_Result_27

]]></Node>
<StgValue><ssdm name="zext_ln225_7"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:157 %exp_table_addr_7 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_7

]]></Node>
<StgValue><ssdm name="exp_table_addr_7"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:158 %exp_res_V_16 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_res_V_16"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:159 %select_ln392_8 = select i1 %overflow_8, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_8"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:160 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_8, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:161 %p_Result_28 = select i1 %xor_ln348_8, i10 %select_ln392_8, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:162 %zext_ln225_8 = zext i10 %p_Result_28

]]></Node>
<StgValue><ssdm name="zext_ln225_8"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:163 %exp_table_addr_8 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_8

]]></Node>
<StgValue><ssdm name="exp_table_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:164 %exp_res_V_17 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_res_V_17"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:166 %select_ln392_9 = select i1 %overflow_9, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln392_9"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:167 %tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_9, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:168 %p_Result_29 = select i1 %xor_ln348_9, i10 %select_ln392_9, i10 %tmp_8

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:169 %zext_ln225_9 = zext i10 %p_Result_29

]]></Node>
<StgValue><ssdm name="zext_ln225_9"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:170 %exp_table_addr_9 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_9

]]></Node>
<StgValue><ssdm name="exp_table_addr_9"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:171 %exp_res_V_18 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_res_V_18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="177" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:116 %exp_res_V = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_res_V"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:122 %exp_res_V_10 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_res_V_10"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:128 %exp_res_V_11 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_res_V_11"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:134 %exp_res_V_12 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_res_V_12"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:140 %exp_res_V_13 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_res_V_13"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:146 %exp_res_V_14 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_res_V_14"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:152 %exp_res_V_15 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_res_V_15"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:158 %exp_res_V_16 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_res_V_16"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:164 %exp_res_V_17 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_res_V_17"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:171 %exp_res_V_18 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_res_V_18"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:173 %zext_ln43 = zext i17 %exp_res_V_12

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:174 %zext_ln43_1 = zext i17 %exp_res_V_11

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:175 %zext_ln43_2 = zext i17 %exp_res_V_10

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:176 %zext_ln43_3 = zext i17 %exp_res_V

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:177 %p_Val2_10 = add i18 %zext_ln43_2, i18 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:178 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_10, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:179 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_10, i32 17

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:180 %select_ln392_11 = select i1 %tmp_31, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln392_11"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:181 %lhs_2 = select i1 %p_Result_64, i18 %select_ln392_11, i18 %p_Val2_10

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:182 %p_Val2_11 = add i18 %zext_ln43, i18 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:183 %p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_11, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:184 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:185 %select_ln392_12 = select i1 %tmp_33, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln392_12"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:186 %rhs_2 = select i1 %p_Result_65, i18 %select_ln392_12, i18 %p_Val2_11

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:187 %sext_ln859_3 = sext i18 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln859_3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:188 %sext_ln859_4 = sext i18 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln859_4"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:189 %ret_V_10 = add i19 %sext_ln859_4, i19 %sext_ln859_3

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:190 %p_Val2_13 = add i18 %rhs_2, i18 %lhs_2

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:191 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_10, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:192 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_13, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:193 %xor_ln941_12 = xor i1 %p_Result_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_12"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:194 %overflow_12 = and i1 %p_Result_67, i1 %xor_ln941_12

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:195 %xor_ln942_1 = xor i1 %p_Result_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:196 %underflow_1 = and i1 %p_Result_66, i1 %xor_ln942_1

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:197 %xor_ln348_13 = xor i1 %p_Result_66, i1 %p_Result_67

]]></Node>
<StgValue><ssdm name="xor_ln348_13"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:198 %xor_ln348_14 = xor i1 %xor_ln348_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln348_14"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:199 %or_ln348_1 = or i1 %overflow_12, i1 %xor_ln348_14

]]></Node>
<StgValue><ssdm name="or_ln348_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:200 %select_ln348 = select i1 %xor_ln348_13, i18 131071, i18 %p_Val2_13

]]></Node>
<StgValue><ssdm name="select_ln348"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:201 %select_ln396 = select i1 %underflow_1, i18 131072, i18 %p_Val2_13

]]></Node>
<StgValue><ssdm name="select_ln396"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:202 %lhs_6 = select i1 %or_ln348_1, i18 %select_ln348, i18 %select_ln396

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:203 %zext_ln43_4 = zext i17 %exp_res_V_16

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:204 %zext_ln43_5 = zext i17 %exp_res_V_15

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:205 %zext_ln43_6 = zext i17 %exp_res_V_14

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:206 %zext_ln43_7 = zext i17 %exp_res_V_13

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:207 %p_Val2_14 = add i18 %zext_ln43_6, i18 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:208 %p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_14, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:209 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_14, i32 17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:210 %select_ln392_13 = select i1 %tmp_37, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln392_13"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:211 %lhs_5 = select i1 %p_Result_68, i18 %select_ln392_13, i18 %p_Val2_14

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:212 %p_Val2_15 = add i18 %zext_ln43_4, i18 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:213 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_15, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:214 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:215 %select_ln392_14 = select i1 %tmp_39, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln392_14"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:216 %rhs_5 = select i1 %p_Result_69, i18 %select_ln392_14, i18 %p_Val2_15

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:217 %sext_ln859_5 = sext i18 %lhs_5

]]></Node>
<StgValue><ssdm name="sext_ln859_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:218 %sext_ln859_6 = sext i18 %rhs_5

]]></Node>
<StgValue><ssdm name="sext_ln859_6"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:219 %ret_V_11 = add i19 %sext_ln859_6, i19 %sext_ln859_5

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:220 %p_Val2_17 = add i18 %rhs_5, i18 %lhs_5

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:221 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_11, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:222 %p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_17, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:223 %xor_ln941_13 = xor i1 %p_Result_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_13"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:224 %overflow_15 = and i1 %p_Result_71, i1 %xor_ln941_13

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:225 %xor_ln942_2 = xor i1 %p_Result_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:226 %underflow_2 = and i1 %p_Result_70, i1 %xor_ln942_2

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:227 %xor_ln348_15 = xor i1 %p_Result_70, i1 %p_Result_71

]]></Node>
<StgValue><ssdm name="xor_ln348_15"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:228 %xor_ln348_16 = xor i1 %xor_ln348_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln348_16"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:229 %or_ln348_2 = or i1 %overflow_15, i1 %xor_ln348_16

]]></Node>
<StgValue><ssdm name="or_ln348_2"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:230 %select_ln348_5 = select i1 %xor_ln348_15, i18 131071, i18 %p_Val2_17

]]></Node>
<StgValue><ssdm name="select_ln348_5"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:231 %select_ln396_1 = select i1 %underflow_2, i18 131072, i18 %p_Val2_17

]]></Node>
<StgValue><ssdm name="select_ln396_1"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:232 %rhs_6 = select i1 %or_ln348_2, i18 %select_ln348_5, i18 %select_ln396_1

]]></Node>
<StgValue><ssdm name="rhs_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:165 %exp_res_V_8_cast39 = zext i17 %exp_res_V_17

]]></Node>
<StgValue><ssdm name="exp_res_V_8_cast39"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:172 %exp_res_V_9_cast40 = zext i17 %exp_res_V_18

]]></Node>
<StgValue><ssdm name="exp_res_V_9_cast40"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:233 %sext_ln859 = sext i18 %lhs_6

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:234 %sext_ln859_1 = sext i18 %rhs_6

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:235 %ret_V_12 = add i19 %sext_ln859, i19 %sext_ln859_1

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:236 %p_Val2_19 = add i18 %lhs_6, i18 %rhs_6

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:237 %p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_12, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:238 %p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_19, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:239 %xor_ln941_10 = xor i1 %p_Result_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_10"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:240 %overflow_16 = and i1 %p_Result_73, i1 %xor_ln941_10

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:241 %xor_ln348_10 = xor i1 %p_Result_72, i1 %p_Result_73

]]></Node>
<StgValue><ssdm name="xor_ln348_10"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:242 %select_ln392_10 = select i1 %overflow_16, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln392_10"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:243 %lhs_7 = select i1 %xor_ln348_10, i18 %select_ln392_10, i18 %p_Val2_19

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:244 %p_Val2_20 = add i18 %exp_res_V_9_cast40, i18 %exp_res_V_8_cast39

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:245 %add_ln902 = add i17 %exp_res_V_18, i17 %exp_res_V_17

]]></Node>
<StgValue><ssdm name="add_ln902"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:246 %p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_20, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:247 %rhs_7 = select i1 %p_Result_74, i17 131071, i17 %add_ln902

]]></Node>
<StgValue><ssdm name="rhs_7"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:248 %zext_ln859 = zext i17 %rhs_7

]]></Node>
<StgValue><ssdm name="zext_ln859"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:249 %sext_ln859_2 = sext i18 %lhs_7

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:250 %zext_ln859_1 = zext i17 %rhs_7

]]></Node>
<StgValue><ssdm name="zext_ln859_1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:251 %ret_V_13 = add i19 %sext_ln859_2, i19 %zext_ln859_1

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:252 %p_Val2_22 = add i18 %lhs_7, i18 %zext_ln859

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:253 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_13, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:254 %p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_22, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:255 %xor_ln941_11 = xor i1 %p_Result_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_11"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:256 %overflow_18 = and i1 %p_Result_76, i1 %xor_ln941_11

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:257 %xor_ln942 = xor i1 %p_Result_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:258 %underflow = and i1 %p_Result_75, i1 %xor_ln942

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:259 %xor_ln348_11 = xor i1 %p_Result_75, i1 %p_Result_76

]]></Node>
<StgValue><ssdm name="xor_ln348_11"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:260 %xor_ln348_12 = xor i1 %xor_ln348_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln348_12"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:261 %or_ln348 = or i1 %overflow_18, i1 %xor_ln348_12

]]></Node>
<StgValue><ssdm name="or_ln348"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:262 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %p_Val2_22, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:263 %select_ln348_8 = select i1 %xor_ln348_11, i10 511, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln348_8"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:264 %select_ln396_2 = select i1 %underflow, i10 512, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln396_2"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:265 %p_Result_43 = select i1 %or_ln348, i10 %select_ln348_8, i10 %select_ln396_2

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:266 %zext_ln235 = zext i10 %p_Result_43

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:267 %invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="invert_table_addr"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:268 %inv_exp_sum_V = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="285" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:268 %inv_exp_sum_V = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:270 %sext_ln1319 = sext i18 %inv_exp_sum_V

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:271 %zext_ln1319 = zext i17 %exp_res_V

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:272 %mul_ln1316 = mul i26 %sext_ln1319, i26 %zext_ln1319

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:273 %out_pack_data = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="out_pack_data"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:277 %zext_ln1319_1 = zext i17 %exp_res_V_10

]]></Node>
<StgValue><ssdm name="zext_ln1319_1"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:278 %mul_ln1316_1 = mul i26 %sext_ln1319, i26 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:279 %out_pack_data_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="out_pack_data_1"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:283 %zext_ln1319_2 = zext i17 %exp_res_V_11

]]></Node>
<StgValue><ssdm name="zext_ln1319_2"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:284 %mul_ln1316_2 = mul i26 %sext_ln1319, i26 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:285 %out_pack_data_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="out_pack_data_2"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:289 %zext_ln1319_3 = zext i17 %exp_res_V_12

]]></Node>
<StgValue><ssdm name="zext_ln1319_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:290 %mul_ln1316_3 = mul i26 %sext_ln1319, i26 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:291 %out_pack_data_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="out_pack_data_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:295 %zext_ln1319_4 = zext i17 %exp_res_V_13

]]></Node>
<StgValue><ssdm name="zext_ln1319_4"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:296 %mul_ln1316_4 = mul i26 %sext_ln1319, i26 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:297 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:301 %zext_ln1319_5 = zext i17 %exp_res_V_14

]]></Node>
<StgValue><ssdm name="zext_ln1319_5"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:302 %mul_ln1316_5 = mul i26 %sext_ln1319, i26 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:303 %trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:307 %zext_ln1319_6 = zext i17 %exp_res_V_15

]]></Node>
<StgValue><ssdm name="zext_ln1319_6"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:308 %mul_ln1316_6 = mul i26 %sext_ln1319, i26 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:309 %trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:313 %zext_ln1319_7 = zext i17 %exp_res_V_16

]]></Node>
<StgValue><ssdm name="zext_ln1319_7"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:314 %mul_ln1316_7 = mul i26 %sext_ln1319, i26 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:315 %trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_7, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:319 %zext_ln1319_8 = zext i17 %exp_res_V_17

]]></Node>
<StgValue><ssdm name="zext_ln1319_8"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:320 %mul_ln1316_8 = mul i26 %sext_ln1319, i26 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:321 %trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_8, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln864_4"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:325 %zext_ln1319_9 = zext i17 %exp_res_V_18

]]></Node>
<StgValue><ssdm name="zext_ln1319_9"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_limit_hint.entry.9:326 %mul_ln1316_9 = mul i26 %sext_ln1319, i26 %zext_ln1319_9

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:327 %trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1316_9, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln864_5"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
fpga_resource_limit_hint.entry.9:330 %p_0 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln864_5, i16 %trunc_ln864_4, i16 %trunc_ln864_3, i16 %trunc_ln864_2, i16 %trunc_ln864_1, i16 %trunc_ln, i16 %out_pack_data_3, i16 %out_pack_data_2, i16 %out_pack_data_1, i16 %out_pack_data

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160">
<![CDATA[
fpga_resource_limit_hint.entry.9:331 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i160P128A, i160 %layer36_out, i160 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer36_out, void @empty_20, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer34_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:269 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:274 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:275 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:276 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:280 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:281 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:282 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:286 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:287 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:288 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:292 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:293 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:294 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:298 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:299 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:300 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:304 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:305 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:306 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:310 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:311 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:312 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:316 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:317 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:318 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:322 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:323 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:324 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:328 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_3, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:329 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:332 %ret_ln248 = ret

]]></Node>
<StgValue><ssdm name="ret_ln248"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
