Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 364aa719c8ca40f289cd8b437ec239d6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_4bit_tb_behav xil_defaultlib.cla_4bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generate_propagate_unit
Compiling module xil_defaultlib.carry_lookahead_unit
Compiling module xil_defaultlib.summation_unit
Compiling module xil_defaultlib.carry_lookahead_4bit
Compiling module xil_defaultlib.cla_4bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla_4bit_tb_behav
