OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/sim_ex3/work/@_opt
