// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module crypto_aead_encrypt_P12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_0_read,
        s_1_read,
        s_2_read,
        s_3_read,
        s_4_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] s_0_read;
input  [63:0] s_1_read;
input  [63:0] s_2_read;
input  [63:0] s_3_read;
input  [63:0] s_4_read;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;
output  [63:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] t_55_fu_782_p2;
reg   [63:0] t_55_reg_2798;
wire   [63:0] t_56_fu_812_p2;
reg   [63:0] t_56_reg_2803;
wire   [63:0] t_57_fu_842_p2;
reg   [63:0] t_57_reg_2809;
wire   [63:0] t_58_fu_854_p2;
reg   [63:0] t_58_reg_2817;
wire   [63:0] t_60_fu_866_p2;
reg   [63:0] t_60_reg_2824;
wire   [63:0] t_64_fu_1037_p2;
reg   [63:0] t_64_reg_2831;
wire    ap_CS_fsm_state2;
wire   [63:0] t_66_fu_1057_p2;
reg   [63:0] t_66_reg_2838;
wire   [63:0] t_67_fu_1069_p2;
reg   [63:0] t_67_reg_2845;
wire   [63:0] xor_ln16_19_fu_1089_p2;
reg   [63:0] xor_ln16_19_reg_2852;
wire   [63:0] xor_ln17_fu_1107_p2;
reg   [63:0] xor_ln17_reg_2860;
wire   [63:0] t_84_fu_1616_p2;
reg   [63:0] t_84_reg_2866;
wire    ap_CS_fsm_state3;
wire   [63:0] t_85_fu_1646_p2;
reg   [63:0] t_85_reg_2871;
wire   [63:0] t_86_fu_1658_p2;
reg   [63:0] t_86_reg_2878;
wire   [63:0] t_87_fu_1664_p2;
reg   [63:0] t_87_reg_2885;
wire   [63:0] t_88_fu_1676_p2;
reg   [63:0] t_88_reg_2892;
wire   [63:0] t_89_fu_1682_p2;
reg   [63:0] t_89_reg_2899;
wire   [63:0] t_105_fu_2225_p2;
reg   [63:0] t_105_reg_2905;
wire    ap_CS_fsm_state4;
wire   [63:0] t_106_fu_2255_p2;
reg   [63:0] t_106_reg_2910;
wire   [63:0] t_107_fu_2267_p2;
reg   [63:0] t_107_reg_2917;
wire   [63:0] t_108_fu_2273_p2;
reg   [63:0] t_108_reg_2924;
wire   [63:0] t_109_fu_2285_p2;
reg   [63:0] t_109_reg_2931;
wire   [63:0] t_110_fu_2291_p2;
reg   [63:0] t_110_reg_2938;
wire    grp_ROR_r_fu_92_ap_ready;
reg   [63:0] grp_ROR_r_fu_92_x;
wire   [63:0] grp_ROR_r_fu_92_ap_return;
wire    grp_ROR_r_fu_99_ap_ready;
reg   [63:0] grp_ROR_r_fu_99_x;
wire   [63:0] grp_ROR_r_fu_99_ap_return;
wire    grp_ROR_r_fu_106_ap_ready;
reg   [63:0] grp_ROR_r_fu_106_x;
reg   [5:0] grp_ROR_r_fu_106_n;
wire   [63:0] grp_ROR_r_fu_106_ap_return;
wire    grp_ROR_r_fu_113_ap_ready;
reg   [63:0] grp_ROR_r_fu_113_x;
reg   [5:0] grp_ROR_r_fu_113_n;
wire   [63:0] grp_ROR_r_fu_113_ap_return;
wire    grp_ROR_r_fu_120_ap_ready;
reg   [63:0] grp_ROR_r_fu_120_x;
reg   [5:0] grp_ROR_r_fu_120_n;
wire   [63:0] grp_ROR_r_fu_120_ap_return;
wire    grp_ROR_r_fu_127_ap_ready;
reg   [63:0] grp_ROR_r_fu_127_x;
reg   [5:0] grp_ROR_r_fu_127_n;
wire   [63:0] grp_ROR_r_fu_127_ap_return;
wire    grp_ROR_r_fu_134_ap_ready;
reg   [63:0] grp_ROR_r_fu_134_x;
reg   [5:0] grp_ROR_r_fu_134_n;
wire   [63:0] grp_ROR_r_fu_134_ap_return;
wire    grp_ROR_r_fu_141_ap_ready;
reg   [63:0] grp_ROR_r_fu_141_x;
reg   [5:0] grp_ROR_r_fu_141_n;
wire   [63:0] grp_ROR_r_fu_141_ap_return;
wire    grp_ROR_r_fu_148_ap_ready;
reg   [63:0] grp_ROR_r_fu_148_x;
reg   [5:0] grp_ROR_r_fu_148_n;
wire   [63:0] grp_ROR_r_fu_148_ap_return;
wire    grp_ROR_r_fu_155_ap_ready;
reg   [63:0] grp_ROR_r_fu_155_x;
reg   [5:0] grp_ROR_r_fu_155_n;
wire   [63:0] grp_ROR_r_fu_155_ap_return;
wire    grp_ROR_r_fu_162_ap_ready;
reg   [63:0] grp_ROR_r_fu_162_x;
reg   [5:0] grp_ROR_r_fu_162_n;
wire   [63:0] grp_ROR_r_fu_162_ap_return;
wire    grp_ROR_r_fu_169_ap_ready;
reg   [63:0] grp_ROR_r_fu_169_x;
reg   [5:0] grp_ROR_r_fu_169_n;
wire   [63:0] grp_ROR_r_fu_169_ap_return;
wire    grp_ROR_r_fu_176_ap_ready;
reg   [63:0] grp_ROR_r_fu_176_x;
reg   [5:0] grp_ROR_r_fu_176_n;
wire   [63:0] grp_ROR_r_fu_176_ap_return;
wire    grp_ROR_r_fu_183_ap_ready;
reg   [63:0] grp_ROR_r_fu_183_x;
reg   [5:0] grp_ROR_r_fu_183_n;
wire   [63:0] grp_ROR_r_fu_183_ap_return;
wire    grp_ROR_r_fu_190_ap_ready;
reg   [63:0] grp_ROR_r_fu_190_x;
reg   [5:0] grp_ROR_r_fu_190_n;
wire   [63:0] grp_ROR_r_fu_190_ap_return;
wire    grp_ROR_r_fu_197_ap_ready;
reg   [63:0] grp_ROR_r_fu_197_x;
reg   [5:0] grp_ROR_r_fu_197_n;
wire   [63:0] grp_ROR_r_fu_197_ap_return;
wire    grp_ROR_r_fu_204_ap_ready;
reg   [63:0] grp_ROR_r_fu_204_x;
reg   [5:0] grp_ROR_r_fu_204_n;
wire   [63:0] grp_ROR_r_fu_204_ap_return;
wire    grp_ROR_r_fu_211_ap_ready;
reg   [63:0] grp_ROR_r_fu_211_x;
reg   [5:0] grp_ROR_r_fu_211_n;
wire   [63:0] grp_ROR_r_fu_211_ap_return;
wire    grp_ROR_r_fu_218_ap_ready;
reg   [63:0] grp_ROR_r_fu_218_x;
reg   [5:0] grp_ROR_r_fu_218_n;
wire   [63:0] grp_ROR_r_fu_218_ap_return;
wire    grp_ROR_r_fu_225_ap_ready;
reg   [63:0] grp_ROR_r_fu_225_x;
reg   [5:0] grp_ROR_r_fu_225_n;
wire   [63:0] grp_ROR_r_fu_225_ap_return;
wire    grp_ROR_r_fu_254_ap_ready;
reg   [63:0] grp_ROR_r_fu_254_x;
reg   [5:0] grp_ROR_r_fu_254_n;
wire   [63:0] grp_ROR_r_fu_254_ap_return;
wire    grp_ROR_r_fu_261_ap_ready;
reg   [63:0] grp_ROR_r_fu_261_x;
reg   [5:0] grp_ROR_r_fu_261_n;
wire   [63:0] grp_ROR_r_fu_261_ap_return;
wire    grp_ROR_r_fu_268_ap_ready;
reg   [63:0] grp_ROR_r_fu_268_x;
reg   [5:0] grp_ROR_r_fu_268_n;
wire   [63:0] grp_ROR_r_fu_268_ap_return;
wire    grp_ROR_r_fu_275_ap_ready;
reg   [63:0] grp_ROR_r_fu_275_x;
reg   [5:0] grp_ROR_r_fu_275_n;
wire   [63:0] grp_ROR_r_fu_275_ap_return;
wire    grp_ROR_r_fu_282_ap_ready;
reg   [63:0] grp_ROR_r_fu_282_x;
reg   [5:0] grp_ROR_r_fu_282_n;
wire   [63:0] grp_ROR_r_fu_282_ap_return;
wire    grp_ROR_r_fu_289_ap_ready;
reg   [63:0] grp_ROR_r_fu_289_x;
reg   [5:0] grp_ROR_r_fu_289_n;
wire   [63:0] grp_ROR_r_fu_289_ap_return;
wire    grp_ROR_r_fu_302_ap_ready;
reg   [63:0] grp_ROR_r_fu_302_x;
wire   [63:0] grp_ROR_r_fu_302_ap_return;
wire    grp_ROR_r_fu_309_ap_ready;
reg   [63:0] grp_ROR_r_fu_309_x;
wire   [63:0] grp_ROR_r_fu_309_ap_return;
wire    grp_ROR_r_fu_316_ap_ready;
reg   [63:0] grp_ROR_r_fu_316_x;
wire   [63:0] grp_ROR_r_fu_316_ap_return;
wire    grp_ROR_r_fu_323_ap_ready;
reg   [63:0] grp_ROR_r_fu_323_x;
wire   [63:0] grp_ROR_r_fu_323_ap_return;
wire   [63:0] t_45_fu_448_p2;
wire   [63:0] t_59_fu_872_p2;
wire    ap_CS_fsm_state5;
wire   [63:0] t_44_fu_440_p2;
wire   [63:0] t_47_fu_470_p2;
wire   [63:0] t_61_fu_878_p2;
wire   [63:0] t_46_fu_462_p2;
wire   [63:0] t_73_fu_1252_p2;
wire   [63:0] t_43_fu_426_p2;
wire   [63:0] t_72_fu_1244_p2;
wire   [63:0] t_52_fu_656_p2;
wire   [63:0] t_65_fu_1049_p2;
wire   [63:0] t_75_fu_1274_p2;
wire   [63:0] t_94_fu_1861_p2;
wire   [63:0] t_115_fu_2470_p2;
wire   [63:0] t_51_fu_648_p2;
wire   [63:0] t_68_fu_1075_p2;
wire   [63:0] t_74_fu_1266_p2;
wire   [63:0] t_93_fu_1853_p2;
wire   [63:0] t_114_fu_2462_p2;
wire   [63:0] t_54_fu_678_p2;
wire   [63:0] t_71_fu_1231_p2;
wire   [63:0] t_96_fu_1883_p2;
wire   [63:0] t_117_fu_2492_p2;
wire   [63:0] t_53_fu_670_p2;
wire   [63:0] t_80_fu_1460_p2;
wire   [63:0] t_95_fu_1875_p2;
wire   [63:0] t_116_fu_2484_p2;
wire   [63:0] t_50_fu_634_p2;
wire   [63:0] t_79_fu_1452_p2;
wire   [63:0] t_92_fu_1839_p2;
wire   [63:0] t_113_fu_2448_p2;
wire   [63:0] t_82_fu_1482_p2;
wire   [63:0] t_101_fu_2069_p2;
wire   [63:0] t_122_fu_2678_p2;
wire   [63:0] t_81_fu_1474_p2;
wire   [63:0] t_100_fu_2061_p2;
wire   [63:0] t_121_fu_2670_p2;
wire   [63:0] t_78_fu_1438_p2;
wire   [63:0] t_103_fu_2091_p2;
wire   [63:0] t_124_fu_2700_p2;
wire   [63:0] t_102_fu_2083_p2;
wire   [63:0] t_123_fu_2692_p2;
wire   [63:0] t_99_fu_2047_p2;
wire   [63:0] t_120_fu_2656_p2;
wire   [63:0] xor_ln13_fu_330_p2;
wire   [63:0] xor_ln13_4_fu_354_p2;
wire   [63:0] and_ln13_fu_360_p2;
wire   [63:0] xor_ln13_1_fu_336_p2;
wire   [63:0] xor_ln13_3_fu_348_p2;
wire   [63:0] xor_ln13_6_fu_372_p2;
wire   [63:0] xor_ln13_7_fu_384_p2;
wire   [63:0] and_ln13_2_fu_390_p2;
wire   [63:0] xor_ln13_2_fu_342_p2;
wire   [63:0] xor_ln13_9_fu_402_p2;
wire   [63:0] xor_ln13_10_fu_414_p2;
wire   [63:0] and_ln13_4_fu_420_p2;
wire   [63:0] t_fu_366_p2;
wire   [63:0] xor_ln13_12_fu_434_p2;
wire   [63:0] and_ln13_1_fu_378_p2;
wire   [63:0] t_42_fu_396_p2;
wire   [63:0] xor_ln13_15_fu_456_p2;
wire   [63:0] and_ln13_3_fu_408_p2;
wire   [63:0] xor_ln13_18_fu_478_p2;
wire   [63:0] xor_ln13_20_fu_490_p2;
wire   [63:0] xor_ln13_22_fu_502_p2;
wire   [63:0] xor_ln14_8_fu_520_p2;
wire   [63:0] xor_ln14_5_fu_514_p2;
wire   [63:0] xor_ln13_23_fu_508_p2;
wire   [63:0] xor_ln14_12_fu_538_p2;
wire   [63:0] xor_ln14_11_fu_532_p2;
wire   [63:0] xor_ln13_21_fu_496_p2;
wire   [63:0] xor_ln14_fu_526_p2;
wire   [63:0] xor_ln13_19_fu_484_p2;
wire   [63:0] xor_ln14_4_fu_562_p2;
wire   [63:0] xor_ln14_1_fu_544_p2;
wire   [63:0] and_ln14_fu_568_p2;
wire   [63:0] xor_ln14_3_fu_556_p2;
wire   [63:0] xor_ln14_6_fu_580_p2;
wire   [63:0] xor_ln14_7_fu_592_p2;
wire   [63:0] and_ln14_2_fu_598_p2;
wire   [63:0] xor_ln14_2_fu_550_p2;
wire   [63:0] xor_ln14_9_fu_610_p2;
wire   [63:0] xor_ln14_10_fu_622_p2;
wire   [63:0] and_ln14_4_fu_628_p2;
wire   [63:0] t_48_fu_574_p2;
wire   [63:0] xor_ln14_16_fu_642_p2;
wire   [63:0] and_ln14_1_fu_586_p2;
wire   [63:0] t_49_fu_604_p2;
wire   [63:0] xor_ln14_20_fu_664_p2;
wire   [63:0] and_ln14_3_fu_616_p2;
wire   [63:0] xor_ln14_25_fu_686_p2;
wire   [63:0] xor_ln14_26_fu_698_p2;
wire   [63:0] xor_ln14_27_fu_710_p2;
wire   [63:0] xor_ln15_8_fu_728_p2;
wire   [63:0] xor_ln15_5_fu_722_p2;
wire   [63:0] xor_ln14_23_fu_716_p2;
wire   [63:0] xor_ln15_12_fu_746_p2;
wire   [63:0] xor_ln15_11_fu_740_p2;
wire   [63:0] xor_ln14_21_fu_704_p2;
wire   [63:0] xor_ln15_fu_734_p2;
wire   [63:0] xor_ln14_19_fu_692_p2;
wire   [63:0] xor_ln15_4_fu_770_p2;
wire   [63:0] xor_ln15_1_fu_752_p2;
wire   [63:0] and_ln15_fu_776_p2;
wire   [63:0] xor_ln15_3_fu_764_p2;
wire   [63:0] xor_ln15_6_fu_788_p2;
wire   [63:0] xor_ln15_7_fu_800_p2;
wire   [63:0] and_ln15_2_fu_806_p2;
wire   [63:0] xor_ln15_2_fu_758_p2;
wire   [63:0] xor_ln15_9_fu_818_p2;
wire   [63:0] xor_ln15_10_fu_830_p2;
wire   [63:0] and_ln15_4_fu_836_p2;
wire   [63:0] xor_ln15_16_fu_848_p2;
wire   [63:0] and_ln15_1_fu_794_p2;
wire   [63:0] xor_ln15_20_fu_860_p2;
wire   [63:0] and_ln15_3_fu_824_p2;
wire   [63:0] xor_ln15_25_fu_885_p2;
wire   [63:0] xor_ln15_26_fu_896_p2;
wire   [63:0] xor_ln15_27_fu_907_p2;
wire   [63:0] xor_ln16_8_fu_923_p2;
wire   [63:0] xor_ln16_5_fu_918_p2;
wire   [63:0] xor_ln15_23_fu_912_p2;
wire   [63:0] xor_ln16_12_fu_941_p2;
wire   [63:0] xor_ln16_11_fu_935_p2;
wire   [63:0] xor_ln15_21_fu_901_p2;
wire   [63:0] xor_ln16_fu_929_p2;
wire   [63:0] xor_ln15_19_fu_891_p2;
wire   [63:0] xor_ln16_4_fu_965_p2;
wire   [63:0] xor_ln16_1_fu_947_p2;
wire   [63:0] and_ln16_fu_971_p2;
wire   [63:0] xor_ln16_3_fu_959_p2;
wire   [63:0] xor_ln16_6_fu_983_p2;
wire   [63:0] xor_ln16_7_fu_995_p2;
wire   [63:0] and_ln16_2_fu_1001_p2;
wire   [63:0] xor_ln16_2_fu_953_p2;
wire   [63:0] xor_ln16_9_fu_1013_p2;
wire   [63:0] xor_ln16_10_fu_1025_p2;
wire   [63:0] and_ln16_4_fu_1031_p2;
wire   [63:0] t_62_fu_977_p2;
wire   [63:0] xor_ln16_16_fu_1043_p2;
wire   [63:0] and_ln16_1_fu_989_p2;
wire   [63:0] t_63_fu_1007_p2;
wire   [63:0] xor_ln16_20_fu_1063_p2;
wire   [63:0] and_ln16_3_fu_1019_p2;
wire   [63:0] xor_ln16_25_fu_1083_p2;
wire   [63:0] xor_ln17_8_fu_1101_p2;
wire   [63:0] xor_ln17_5_fu_1095_p2;
wire   [63:0] xor_ln16_26_fu_1113_p2;
wire   [63:0] xor_ln16_27_fu_1124_p2;
wire   [63:0] xor_ln16_23_fu_1129_p2;
wire   [63:0] xor_ln17_12_fu_1140_p2;
wire   [63:0] xor_ln17_11_fu_1135_p2;
wire   [63:0] xor_ln16_21_fu_1118_p2;
wire   [63:0] xor_ln17_4_fu_1162_p2;
wire   [63:0] xor_ln17_1_fu_1146_p2;
wire   [63:0] and_ln17_fu_1167_p2;
wire   [63:0] xor_ln17_3_fu_1158_p2;
wire   [63:0] xor_ln17_6_fu_1178_p2;
wire   [63:0] xor_ln17_7_fu_1190_p2;
wire   [63:0] and_ln17_2_fu_1196_p2;
wire   [63:0] xor_ln17_2_fu_1152_p2;
wire   [63:0] xor_ln17_9_fu_1208_p2;
wire   [63:0] xor_ln17_10_fu_1220_p2;
wire   [63:0] and_ln17_4_fu_1226_p2;
wire   [63:0] t_69_fu_1172_p2;
wire   [63:0] xor_ln17_16_fu_1239_p2;
wire   [63:0] and_ln17_1_fu_1184_p2;
wire   [63:0] t_70_fu_1202_p2;
wire   [63:0] xor_ln17_20_fu_1260_p2;
wire   [63:0] and_ln17_3_fu_1214_p2;
wire   [63:0] xor_ln17_25_fu_1282_p2;
wire   [63:0] xor_ln17_26_fu_1294_p2;
wire   [63:0] xor_ln17_27_fu_1306_p2;
wire   [63:0] xor_ln18_8_fu_1324_p2;
wire   [63:0] xor_ln18_5_fu_1318_p2;
wire   [63:0] xor_ln17_23_fu_1312_p2;
wire   [63:0] xor_ln18_12_fu_1342_p2;
wire   [63:0] xor_ln18_11_fu_1336_p2;
wire   [63:0] xor_ln17_21_fu_1300_p2;
wire   [63:0] xor_ln18_fu_1330_p2;
wire   [63:0] xor_ln17_19_fu_1288_p2;
wire   [63:0] xor_ln18_4_fu_1366_p2;
wire   [63:0] xor_ln18_1_fu_1348_p2;
wire   [63:0] and_ln18_fu_1372_p2;
wire   [63:0] xor_ln18_3_fu_1360_p2;
wire   [63:0] xor_ln18_6_fu_1384_p2;
wire   [63:0] xor_ln18_7_fu_1396_p2;
wire   [63:0] and_ln18_2_fu_1402_p2;
wire   [63:0] xor_ln18_2_fu_1354_p2;
wire   [63:0] xor_ln18_9_fu_1414_p2;
wire   [63:0] xor_ln18_10_fu_1426_p2;
wire   [63:0] and_ln18_4_fu_1432_p2;
wire   [63:0] t_76_fu_1378_p2;
wire   [63:0] xor_ln18_16_fu_1446_p2;
wire   [63:0] and_ln18_1_fu_1390_p2;
wire   [63:0] t_77_fu_1408_p2;
wire   [63:0] xor_ln18_20_fu_1468_p2;
wire   [63:0] and_ln18_3_fu_1420_p2;
wire   [63:0] xor_ln18_25_fu_1490_p2;
wire   [63:0] xor_ln18_26_fu_1502_p2;
wire   [63:0] xor_ln18_27_fu_1514_p2;
wire   [63:0] xor_ln19_8_fu_1532_p2;
wire   [63:0] xor_ln19_5_fu_1526_p2;
wire   [63:0] xor_ln18_23_fu_1520_p2;
wire   [63:0] xor_ln19_12_fu_1550_p2;
wire   [63:0] xor_ln19_11_fu_1544_p2;
wire   [63:0] xor_ln18_21_fu_1508_p2;
wire   [63:0] xor_ln19_fu_1538_p2;
wire   [63:0] xor_ln18_19_fu_1496_p2;
wire   [63:0] xor_ln19_4_fu_1574_p2;
wire   [63:0] xor_ln19_1_fu_1556_p2;
wire   [63:0] and_ln19_fu_1580_p2;
wire   [63:0] xor_ln19_3_fu_1568_p2;
wire   [63:0] xor_ln19_6_fu_1592_p2;
wire   [63:0] xor_ln19_7_fu_1604_p2;
wire   [63:0] and_ln19_2_fu_1610_p2;
wire   [63:0] xor_ln19_2_fu_1562_p2;
wire   [63:0] xor_ln19_9_fu_1622_p2;
wire   [63:0] xor_ln19_10_fu_1634_p2;
wire   [63:0] and_ln19_4_fu_1640_p2;
wire   [63:0] t_83_fu_1586_p2;
wire   [63:0] xor_ln19_16_fu_1652_p2;
wire   [63:0] and_ln19_1_fu_1598_p2;
wire   [63:0] xor_ln19_20_fu_1670_p2;
wire   [63:0] and_ln19_3_fu_1628_p2;
wire   [63:0] xor_ln19_25_fu_1688_p2;
wire   [63:0] xor_ln19_26_fu_1699_p2;
wire   [63:0] xor_ln19_27_fu_1710_p2;
wire   [63:0] xor_ln20_8_fu_1726_p2;
wire   [63:0] xor_ln20_5_fu_1721_p2;
wire   [63:0] xor_ln19_23_fu_1715_p2;
wire   [63:0] xor_ln20_12_fu_1743_p2;
wire   [63:0] xor_ln20_11_fu_1738_p2;
wire   [63:0] xor_ln19_21_fu_1704_p2;
wire   [63:0] xor_ln20_fu_1732_p2;
wire   [63:0] xor_ln19_19_fu_1694_p2;
wire   [63:0] xor_ln20_4_fu_1767_p2;
wire   [63:0] xor_ln20_1_fu_1749_p2;
wire   [63:0] and_ln20_fu_1773_p2;
wire   [63:0] xor_ln20_3_fu_1761_p2;
wire   [63:0] xor_ln20_6_fu_1785_p2;
wire   [63:0] xor_ln20_7_fu_1797_p2;
wire   [63:0] and_ln20_2_fu_1803_p2;
wire   [63:0] xor_ln20_2_fu_1755_p2;
wire   [63:0] xor_ln20_9_fu_1815_p2;
wire   [63:0] xor_ln20_10_fu_1827_p2;
wire   [63:0] and_ln20_4_fu_1833_p2;
wire   [63:0] t_90_fu_1779_p2;
wire   [63:0] xor_ln20_16_fu_1847_p2;
wire   [63:0] and_ln20_1_fu_1791_p2;
wire   [63:0] t_91_fu_1809_p2;
wire   [63:0] xor_ln20_20_fu_1869_p2;
wire   [63:0] and_ln20_3_fu_1821_p2;
wire   [63:0] xor_ln20_25_fu_1891_p2;
wire   [63:0] xor_ln20_26_fu_1903_p2;
wire   [63:0] xor_ln20_27_fu_1915_p2;
wire   [63:0] xor_ln21_8_fu_1933_p2;
wire   [63:0] xor_ln21_5_fu_1927_p2;
wire   [63:0] xor_ln20_23_fu_1921_p2;
wire   [63:0] xor_ln21_12_fu_1951_p2;
wire   [63:0] xor_ln21_11_fu_1945_p2;
wire   [63:0] xor_ln20_21_fu_1909_p2;
wire   [63:0] xor_ln21_fu_1939_p2;
wire   [63:0] xor_ln20_19_fu_1897_p2;
wire   [63:0] xor_ln21_4_fu_1975_p2;
wire   [63:0] xor_ln21_1_fu_1957_p2;
wire   [63:0] and_ln21_fu_1981_p2;
wire   [63:0] xor_ln21_3_fu_1969_p2;
wire   [63:0] xor_ln21_6_fu_1993_p2;
wire   [63:0] xor_ln21_7_fu_2005_p2;
wire   [63:0] and_ln21_2_fu_2011_p2;
wire   [63:0] xor_ln21_2_fu_1963_p2;
wire   [63:0] xor_ln21_9_fu_2023_p2;
wire   [63:0] xor_ln21_10_fu_2035_p2;
wire   [63:0] and_ln21_4_fu_2041_p2;
wire   [63:0] t_97_fu_1987_p2;
wire   [63:0] xor_ln21_16_fu_2055_p2;
wire   [63:0] and_ln21_1_fu_1999_p2;
wire   [63:0] t_98_fu_2017_p2;
wire   [63:0] xor_ln21_20_fu_2077_p2;
wire   [63:0] and_ln21_3_fu_2029_p2;
wire   [63:0] xor_ln21_25_fu_2099_p2;
wire   [63:0] xor_ln21_26_fu_2111_p2;
wire   [63:0] xor_ln21_27_fu_2123_p2;
wire   [63:0] xor_ln22_8_fu_2141_p2;
wire   [63:0] xor_ln22_5_fu_2135_p2;
wire   [63:0] xor_ln21_23_fu_2129_p2;
wire   [63:0] xor_ln22_12_fu_2159_p2;
wire   [63:0] xor_ln22_11_fu_2153_p2;
wire   [63:0] xor_ln21_21_fu_2117_p2;
wire   [63:0] xor_ln22_fu_2147_p2;
wire   [63:0] xor_ln21_19_fu_2105_p2;
wire   [63:0] xor_ln22_4_fu_2183_p2;
wire   [63:0] xor_ln22_1_fu_2165_p2;
wire   [63:0] and_ln22_fu_2189_p2;
wire   [63:0] xor_ln22_3_fu_2177_p2;
wire   [63:0] xor_ln22_6_fu_2201_p2;
wire   [63:0] xor_ln22_7_fu_2213_p2;
wire   [63:0] and_ln22_2_fu_2219_p2;
wire   [63:0] xor_ln22_2_fu_2171_p2;
wire   [63:0] xor_ln22_9_fu_2231_p2;
wire   [63:0] xor_ln22_10_fu_2243_p2;
wire   [63:0] and_ln22_4_fu_2249_p2;
wire   [63:0] t_104_fu_2195_p2;
wire   [63:0] xor_ln22_16_fu_2261_p2;
wire   [63:0] and_ln22_1_fu_2207_p2;
wire   [63:0] xor_ln22_20_fu_2279_p2;
wire   [63:0] and_ln22_3_fu_2237_p2;
wire   [63:0] xor_ln22_25_fu_2297_p2;
wire   [63:0] xor_ln22_26_fu_2308_p2;
wire   [63:0] xor_ln22_27_fu_2319_p2;
wire   [63:0] xor_ln23_8_fu_2335_p2;
wire   [63:0] xor_ln23_5_fu_2330_p2;
wire   [63:0] xor_ln22_23_fu_2324_p2;
wire   [63:0] xor_ln23_12_fu_2352_p2;
wire   [63:0] xor_ln23_11_fu_2347_p2;
wire   [63:0] xor_ln22_21_fu_2313_p2;
wire   [63:0] xor_ln23_fu_2341_p2;
wire   [63:0] xor_ln22_19_fu_2303_p2;
wire   [63:0] xor_ln23_4_fu_2376_p2;
wire   [63:0] xor_ln23_1_fu_2358_p2;
wire   [63:0] and_ln23_fu_2382_p2;
wire   [63:0] xor_ln23_3_fu_2370_p2;
wire   [63:0] xor_ln23_6_fu_2394_p2;
wire   [63:0] xor_ln23_7_fu_2406_p2;
wire   [63:0] and_ln23_2_fu_2412_p2;
wire   [63:0] xor_ln23_2_fu_2364_p2;
wire   [63:0] xor_ln23_9_fu_2424_p2;
wire   [63:0] xor_ln23_10_fu_2436_p2;
wire   [63:0] and_ln23_4_fu_2442_p2;
wire   [63:0] t_111_fu_2388_p2;
wire   [63:0] xor_ln23_16_fu_2456_p2;
wire   [63:0] and_ln23_1_fu_2400_p2;
wire   [63:0] t_112_fu_2418_p2;
wire   [63:0] xor_ln23_20_fu_2478_p2;
wire   [63:0] and_ln23_3_fu_2430_p2;
wire   [63:0] xor_ln23_25_fu_2500_p2;
wire   [63:0] xor_ln23_26_fu_2512_p2;
wire   [63:0] xor_ln23_27_fu_2524_p2;
wire   [63:0] xor_ln24_8_fu_2542_p2;
wire   [63:0] xor_ln24_5_fu_2536_p2;
wire   [63:0] xor_ln23_23_fu_2530_p2;
wire   [63:0] xor_ln24_12_fu_2560_p2;
wire   [63:0] xor_ln24_11_fu_2554_p2;
wire   [63:0] xor_ln23_21_fu_2518_p2;
wire   [63:0] xor_ln24_fu_2548_p2;
wire   [63:0] xor_ln23_19_fu_2506_p2;
wire   [63:0] xor_ln24_4_fu_2584_p2;
wire   [63:0] xor_ln24_1_fu_2566_p2;
wire   [63:0] and_ln24_fu_2590_p2;
wire   [63:0] xor_ln24_3_fu_2578_p2;
wire   [63:0] xor_ln24_6_fu_2602_p2;
wire   [63:0] xor_ln24_7_fu_2614_p2;
wire   [63:0] and_ln24_2_fu_2620_p2;
wire   [63:0] xor_ln24_2_fu_2572_p2;
wire   [63:0] xor_ln24_9_fu_2632_p2;
wire   [63:0] xor_ln24_10_fu_2644_p2;
wire   [63:0] and_ln24_4_fu_2650_p2;
wire   [63:0] t_118_fu_2596_p2;
wire   [63:0] xor_ln24_16_fu_2664_p2;
wire   [63:0] and_ln24_1_fu_2608_p2;
wire   [63:0] t_119_fu_2626_p2;
wire   [63:0] xor_ln24_20_fu_2686_p2;
wire   [63:0] and_ln24_3_fu_2638_p2;
wire   [63:0] xor_ln24_26_fu_2708_p2;
wire   [63:0] xor_ln24_28_fu_2720_p2;
wire   [63:0] xor_ln24_29_fu_2732_p2;
wire   [63:0] xor_ln24_30_fu_2744_p2;
wire   [63:0] xor_ln24_31_fu_2756_p2;
wire   [63:0] xor_ln24_19_fu_2714_p2;
wire   [63:0] xor_ln24_21_fu_2726_p2;
wire   [63:0] xor_ln24_23_fu_2738_p2;
wire   [63:0] xor_ln24_25_fu_2750_p2;
wire   [63:0] xor_ln24_27_fu_2762_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_92(
    .ap_ready(grp_ROR_r_fu_92_ap_ready),
    .x(grp_ROR_r_fu_92_x),
    .n(6'd19),
    .ap_return(grp_ROR_r_fu_92_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_99(
    .ap_ready(grp_ROR_r_fu_99_ap_ready),
    .x(grp_ROR_r_fu_99_x),
    .n(6'd28),
    .ap_return(grp_ROR_r_fu_99_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_106(
    .ap_ready(grp_ROR_r_fu_106_ap_ready),
    .x(grp_ROR_r_fu_106_x),
    .n(grp_ROR_r_fu_106_n),
    .ap_return(grp_ROR_r_fu_106_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_113(
    .ap_ready(grp_ROR_r_fu_113_ap_ready),
    .x(grp_ROR_r_fu_113_x),
    .n(grp_ROR_r_fu_113_n),
    .ap_return(grp_ROR_r_fu_113_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_120(
    .ap_ready(grp_ROR_r_fu_120_ap_ready),
    .x(grp_ROR_r_fu_120_x),
    .n(grp_ROR_r_fu_120_n),
    .ap_return(grp_ROR_r_fu_120_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_127(
    .ap_ready(grp_ROR_r_fu_127_ap_ready),
    .x(grp_ROR_r_fu_127_x),
    .n(grp_ROR_r_fu_127_n),
    .ap_return(grp_ROR_r_fu_127_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_134(
    .ap_ready(grp_ROR_r_fu_134_ap_ready),
    .x(grp_ROR_r_fu_134_x),
    .n(grp_ROR_r_fu_134_n),
    .ap_return(grp_ROR_r_fu_134_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_141(
    .ap_ready(grp_ROR_r_fu_141_ap_ready),
    .x(grp_ROR_r_fu_141_x),
    .n(grp_ROR_r_fu_141_n),
    .ap_return(grp_ROR_r_fu_141_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_148(
    .ap_ready(grp_ROR_r_fu_148_ap_ready),
    .x(grp_ROR_r_fu_148_x),
    .n(grp_ROR_r_fu_148_n),
    .ap_return(grp_ROR_r_fu_148_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_155(
    .ap_ready(grp_ROR_r_fu_155_ap_ready),
    .x(grp_ROR_r_fu_155_x),
    .n(grp_ROR_r_fu_155_n),
    .ap_return(grp_ROR_r_fu_155_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_162(
    .ap_ready(grp_ROR_r_fu_162_ap_ready),
    .x(grp_ROR_r_fu_162_x),
    .n(grp_ROR_r_fu_162_n),
    .ap_return(grp_ROR_r_fu_162_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_169(
    .ap_ready(grp_ROR_r_fu_169_ap_ready),
    .x(grp_ROR_r_fu_169_x),
    .n(grp_ROR_r_fu_169_n),
    .ap_return(grp_ROR_r_fu_169_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_176(
    .ap_ready(grp_ROR_r_fu_176_ap_ready),
    .x(grp_ROR_r_fu_176_x),
    .n(grp_ROR_r_fu_176_n),
    .ap_return(grp_ROR_r_fu_176_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_183(
    .ap_ready(grp_ROR_r_fu_183_ap_ready),
    .x(grp_ROR_r_fu_183_x),
    .n(grp_ROR_r_fu_183_n),
    .ap_return(grp_ROR_r_fu_183_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_190(
    .ap_ready(grp_ROR_r_fu_190_ap_ready),
    .x(grp_ROR_r_fu_190_x),
    .n(grp_ROR_r_fu_190_n),
    .ap_return(grp_ROR_r_fu_190_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_197(
    .ap_ready(grp_ROR_r_fu_197_ap_ready),
    .x(grp_ROR_r_fu_197_x),
    .n(grp_ROR_r_fu_197_n),
    .ap_return(grp_ROR_r_fu_197_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_204(
    .ap_ready(grp_ROR_r_fu_204_ap_ready),
    .x(grp_ROR_r_fu_204_x),
    .n(grp_ROR_r_fu_204_n),
    .ap_return(grp_ROR_r_fu_204_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_211(
    .ap_ready(grp_ROR_r_fu_211_ap_ready),
    .x(grp_ROR_r_fu_211_x),
    .n(grp_ROR_r_fu_211_n),
    .ap_return(grp_ROR_r_fu_211_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_218(
    .ap_ready(grp_ROR_r_fu_218_ap_ready),
    .x(grp_ROR_r_fu_218_x),
    .n(grp_ROR_r_fu_218_n),
    .ap_return(grp_ROR_r_fu_218_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_225(
    .ap_ready(grp_ROR_r_fu_225_ap_ready),
    .x(grp_ROR_r_fu_225_x),
    .n(grp_ROR_r_fu_225_n),
    .ap_return(grp_ROR_r_fu_225_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_254(
    .ap_ready(grp_ROR_r_fu_254_ap_ready),
    .x(grp_ROR_r_fu_254_x),
    .n(grp_ROR_r_fu_254_n),
    .ap_return(grp_ROR_r_fu_254_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_261(
    .ap_ready(grp_ROR_r_fu_261_ap_ready),
    .x(grp_ROR_r_fu_261_x),
    .n(grp_ROR_r_fu_261_n),
    .ap_return(grp_ROR_r_fu_261_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_268(
    .ap_ready(grp_ROR_r_fu_268_ap_ready),
    .x(grp_ROR_r_fu_268_x),
    .n(grp_ROR_r_fu_268_n),
    .ap_return(grp_ROR_r_fu_268_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_275(
    .ap_ready(grp_ROR_r_fu_275_ap_ready),
    .x(grp_ROR_r_fu_275_x),
    .n(grp_ROR_r_fu_275_n),
    .ap_return(grp_ROR_r_fu_275_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_282(
    .ap_ready(grp_ROR_r_fu_282_ap_ready),
    .x(grp_ROR_r_fu_282_x),
    .n(grp_ROR_r_fu_282_n),
    .ap_return(grp_ROR_r_fu_282_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_289(
    .ap_ready(grp_ROR_r_fu_289_ap_ready),
    .x(grp_ROR_r_fu_289_x),
    .n(grp_ROR_r_fu_289_n),
    .ap_return(grp_ROR_r_fu_289_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_302(
    .ap_ready(grp_ROR_r_fu_302_ap_ready),
    .x(grp_ROR_r_fu_302_x),
    .n(6'd10),
    .ap_return(grp_ROR_r_fu_302_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_309(
    .ap_ready(grp_ROR_r_fu_309_ap_ready),
    .x(grp_ROR_r_fu_309_x),
    .n(6'd17),
    .ap_return(grp_ROR_r_fu_309_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_316(
    .ap_ready(grp_ROR_r_fu_316_ap_ready),
    .x(grp_ROR_r_fu_316_x),
    .n(6'd7),
    .ap_return(grp_ROR_r_fu_316_ap_return)
);

crypto_aead_encrypt_ROR_r grp_ROR_r_fu_323(
    .ap_ready(grp_ROR_r_fu_323_ap_ready),
    .x(grp_ROR_r_fu_323_x),
    .n(6'd41),
    .ap_return(grp_ROR_r_fu_323_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        t_105_reg_2905 <= t_105_fu_2225_p2;
        t_106_reg_2910 <= t_106_fu_2255_p2;
        t_107_reg_2917 <= t_107_fu_2267_p2;
        t_108_reg_2924 <= t_108_fu_2273_p2;
        t_109_reg_2931 <= t_109_fu_2285_p2;
        t_110_reg_2938 <= t_110_fu_2291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        t_55_reg_2798 <= t_55_fu_782_p2;
        t_56_reg_2803 <= t_56_fu_812_p2;
        t_57_reg_2809 <= t_57_fu_842_p2;
        t_58_reg_2817 <= t_58_fu_854_p2;
        t_60_reg_2824 <= t_60_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_64_reg_2831 <= t_64_fu_1037_p2;
        t_66_reg_2838 <= t_66_fu_1057_p2;
        t_67_reg_2845 <= t_67_fu_1069_p2;
        xor_ln16_19_reg_2852 <= xor_ln16_19_fu_1089_p2;
        xor_ln17_reg_2860 <= xor_ln17_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        t_84_reg_2866 <= t_84_fu_1616_p2;
        t_85_reg_2871 <= t_85_fu_1646_p2;
        t_86_reg_2878 <= t_86_fu_1658_p2;
        t_87_reg_2885 <= t_87_fu_1664_p2;
        t_88_reg_2892 <= t_88_fu_1676_p2;
        t_89_reg_2899 <= t_89_fu_1682_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_106_n = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_106_n = 6'd61;
    end else begin
        grp_ROR_r_fu_106_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_106_x = t_107_reg_2917;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_106_x = t_86_reg_2878;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_106_x = t_67_reg_2845;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_106_x = t_58_reg_2817;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_106_x = t_44_fu_440_p2;
    end else begin
        grp_ROR_r_fu_106_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_113_n = 6'd17;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_113_n = 6'd39;
    end else begin
        grp_ROR_r_fu_113_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_113_x = t_107_reg_2917;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_113_x = t_86_reg_2878;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_113_x = t_67_reg_2845;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_113_x = t_58_reg_2817;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_113_x = t_44_fu_440_p2;
    end else begin
        grp_ROR_r_fu_113_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_120_n = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_120_n = 6'd1;
    end else begin
        grp_ROR_r_fu_120_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_120_x = t_110_reg_2938;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_120_x = t_89_reg_2899;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_120_x = t_64_reg_2831;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_120_x = t_61_fu_878_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_120_x = t_47_fu_470_p2;
    end else begin
        grp_ROR_r_fu_120_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_127_n = 6'd41;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_127_n = 6'd6;
    end else begin
        grp_ROR_r_fu_127_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_127_x = t_110_reg_2938;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_127_x = t_89_reg_2899;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_127_x = t_64_reg_2831;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_127_x = t_61_fu_878_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_127_x = t_47_fu_470_p2;
    end else begin
        grp_ROR_r_fu_127_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_134_n = 6'd19;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_134_n = 6'd10;
    end else begin
        grp_ROR_r_fu_134_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_134_x = t_109_reg_2931;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_134_x = t_88_reg_2892;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_134_x = t_73_fu_1252_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_134_x = t_60_reg_2824;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_134_x = t_46_fu_462_p2;
    end else begin
        grp_ROR_r_fu_134_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_141_n = 6'd28;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_141_n = 6'd17;
    end else begin
        grp_ROR_r_fu_141_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_141_x = t_109_reg_2931;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_141_x = t_88_reg_2892;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_141_x = t_73_fu_1252_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_141_x = t_60_reg_2824;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_141_x = t_46_fu_462_p2;
    end else begin
        grp_ROR_r_fu_141_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_148_n = 6'd61;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_148_n = 6'd7;
    end else begin
        grp_ROR_r_fu_148_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_148_x = t_106_reg_2910;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_148_x = t_85_reg_2871;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_148_x = t_72_fu_1244_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_148_x = t_57_reg_2809;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_148_x = t_43_fu_426_p2;
    end else begin
        grp_ROR_r_fu_148_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_155_n = 6'd39;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_155_n = 6'd41;
    end else begin
        grp_ROR_r_fu_155_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_155_x = t_106_reg_2910;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_155_x = t_85_reg_2871;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_155_x = t_72_fu_1244_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_155_x = t_57_reg_2809;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_155_x = t_43_fu_426_p2;
    end else begin
        grp_ROR_r_fu_155_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_162_n = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_162_n = 6'd61;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_162_n = 6'd19;
    end else begin
        grp_ROR_r_fu_162_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_162_x = t_115_fu_2470_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_162_x = t_94_fu_1861_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_162_x = t_75_fu_1274_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_162_x = t_65_fu_1049_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_162_x = t_52_fu_656_p2;
    end else begin
        grp_ROR_r_fu_162_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_169_n = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_169_n = 6'd39;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_169_n = 6'd28;
    end else begin
        grp_ROR_r_fu_169_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_169_x = t_115_fu_2470_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_169_x = t_94_fu_1861_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_169_x = t_75_fu_1274_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_169_x = t_65_fu_1049_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_169_x = t_52_fu_656_p2;
    end else begin
        grp_ROR_r_fu_169_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_176_n = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_176_n = 6'd1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_176_n = 6'd61;
    end else begin
        grp_ROR_r_fu_176_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_176_x = t_114_fu_2462_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_176_x = t_93_fu_1853_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_176_x = t_74_fu_1266_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_176_x = t_68_fu_1075_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_176_x = t_51_fu_648_p2;
    end else begin
        grp_ROR_r_fu_176_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_183_n = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_183_n = 6'd6;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_183_n = 6'd39;
    end else begin
        grp_ROR_r_fu_183_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_183_x = t_114_fu_2462_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_183_x = t_93_fu_1853_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_183_x = t_74_fu_1266_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_183_x = t_68_fu_1075_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_183_x = t_51_fu_648_p2;
    end else begin
        grp_ROR_r_fu_183_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_190_n = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_190_n = 6'd1;
    end else begin
        grp_ROR_r_fu_190_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_190_x = t_117_fu_2492_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_190_x = t_96_fu_1883_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_190_x = t_71_fu_1231_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_190_x = t_54_fu_678_p2;
    end else begin
        grp_ROR_r_fu_190_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_197_n = 6'd41;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_197_n = 6'd6;
    end else begin
        grp_ROR_r_fu_197_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_197_x = t_117_fu_2492_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_197_x = t_96_fu_1883_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_197_x = t_71_fu_1231_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_197_x = t_54_fu_678_p2;
    end else begin
        grp_ROR_r_fu_197_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_204_n = 6'd19;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_204_n = 6'd10;
    end else begin
        grp_ROR_r_fu_204_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_204_x = t_116_fu_2484_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_204_x = t_95_fu_1875_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_204_x = t_80_fu_1460_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_204_x = t_53_fu_670_p2;
    end else begin
        grp_ROR_r_fu_204_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_211_n = 6'd28;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_211_n = 6'd17;
    end else begin
        grp_ROR_r_fu_211_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_211_x = t_116_fu_2484_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_211_x = t_95_fu_1875_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_211_x = t_80_fu_1460_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_211_x = t_53_fu_670_p2;
    end else begin
        grp_ROR_r_fu_211_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_218_n = 6'd61;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_218_n = 6'd7;
    end else begin
        grp_ROR_r_fu_218_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_218_x = t_113_fu_2448_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_218_x = t_92_fu_1839_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_218_x = t_79_fu_1452_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_218_x = t_50_fu_634_p2;
    end else begin
        grp_ROR_r_fu_218_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_225_n = 6'd39;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_ROR_r_fu_225_n = 6'd41;
    end else begin
        grp_ROR_r_fu_225_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_225_x = t_113_fu_2448_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_225_x = t_92_fu_1839_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_225_x = t_79_fu_1452_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_225_x = t_50_fu_634_p2;
    end else begin
        grp_ROR_r_fu_225_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_ROR_r_fu_254_n = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_254_n = 6'd1;
    end else begin
        grp_ROR_r_fu_254_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_254_x = t_122_fu_2678_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_254_x = t_101_fu_2069_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_254_x = t_82_fu_1482_p2;
    end else begin
        grp_ROR_r_fu_254_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_ROR_r_fu_261_n = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_261_n = 6'd6;
    end else begin
        grp_ROR_r_fu_261_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_261_x = t_122_fu_2678_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_261_x = t_101_fu_2069_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_261_x = t_82_fu_1482_p2;
    end else begin
        grp_ROR_r_fu_261_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_ROR_r_fu_268_n = 6'd61;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_268_n = 6'd10;
    end else begin
        grp_ROR_r_fu_268_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_268_x = t_121_fu_2670_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_268_x = t_100_fu_2061_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_268_x = t_81_fu_1474_p2;
    end else begin
        grp_ROR_r_fu_268_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_ROR_r_fu_275_n = 6'd39;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_275_n = 6'd17;
    end else begin
        grp_ROR_r_fu_275_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_275_x = t_121_fu_2670_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_275_x = t_100_fu_2061_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_275_x = t_81_fu_1474_p2;
    end else begin
        grp_ROR_r_fu_275_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_ROR_r_fu_282_n = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_282_n = 6'd7;
    end else begin
        grp_ROR_r_fu_282_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_282_x = t_124_fu_2700_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_282_x = t_103_fu_2091_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_282_x = t_78_fu_1438_p2;
    end else begin
        grp_ROR_r_fu_282_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_ROR_r_fu_289_n = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_289_n = 6'd41;
    end else begin
        grp_ROR_r_fu_289_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_289_x = t_124_fu_2700_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_289_x = t_103_fu_2091_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_289_x = t_78_fu_1438_p2;
    end else begin
        grp_ROR_r_fu_289_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_302_x = t_123_fu_2692_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_302_x = t_102_fu_2083_p2;
    end else begin
        grp_ROR_r_fu_302_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_309_x = t_123_fu_2692_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_309_x = t_102_fu_2083_p2;
    end else begin
        grp_ROR_r_fu_309_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_316_x = t_120_fu_2656_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_316_x = t_99_fu_2047_p2;
    end else begin
        grp_ROR_r_fu_316_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_323_x = t_120_fu_2656_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_323_x = t_99_fu_2047_p2;
    end else begin
        grp_ROR_r_fu_323_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_92_x = t_108_reg_2924;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_92_x = t_87_reg_2885;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_92_x = t_66_reg_2838;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_92_x = t_59_fu_872_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_92_x = t_45_fu_448_p2;
    end else begin
        grp_ROR_r_fu_92_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_ROR_r_fu_99_x = t_108_reg_2924;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_ROR_r_fu_99_x = t_87_reg_2885;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ROR_r_fu_99_x = t_66_reg_2838;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ROR_r_fu_99_x = t_59_fu_872_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_ROR_r_fu_99_x = t_45_fu_448_p2;
    end else begin
        grp_ROR_r_fu_99_x = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln13_1_fu_378_p2 = (xor_ln13_6_fu_372_p2 & s_3_read);

assign and_ln13_2_fu_390_p2 = (xor_ln13_7_fu_384_p2 & s_4_read);

assign and_ln13_3_fu_408_p2 = (xor_ln13_9_fu_402_p2 & xor_ln13_1_fu_336_p2);

assign and_ln13_4_fu_420_p2 = (xor_ln13_10_fu_414_p2 & s_1_read);

assign and_ln13_fu_360_p2 = (xor_ln13_fu_330_p2 & xor_ln13_4_fu_354_p2);

assign and_ln14_1_fu_586_p2 = (xor_ln14_6_fu_580_p2 & xor_ln13_21_fu_496_p2);

assign and_ln14_2_fu_598_p2 = (xor_ln14_7_fu_592_p2 & xor_ln13_23_fu_508_p2);

assign and_ln14_3_fu_616_p2 = (xor_ln14_9_fu_610_p2 & xor_ln14_1_fu_544_p2);

assign and_ln14_4_fu_628_p2 = (xor_ln14_10_fu_622_p2 & xor_ln13_19_fu_484_p2);

assign and_ln14_fu_568_p2 = (xor_ln14_fu_526_p2 & xor_ln14_4_fu_562_p2);

assign and_ln15_1_fu_794_p2 = (xor_ln15_6_fu_788_p2 & xor_ln14_21_fu_704_p2);

assign and_ln15_2_fu_806_p2 = (xor_ln15_7_fu_800_p2 & xor_ln14_23_fu_716_p2);

assign and_ln15_3_fu_824_p2 = (xor_ln15_9_fu_818_p2 & xor_ln15_1_fu_752_p2);

assign and_ln15_4_fu_836_p2 = (xor_ln15_10_fu_830_p2 & xor_ln14_19_fu_692_p2);

assign and_ln15_fu_776_p2 = (xor_ln15_fu_734_p2 & xor_ln15_4_fu_770_p2);

assign and_ln16_1_fu_989_p2 = (xor_ln16_6_fu_983_p2 & xor_ln15_21_fu_901_p2);

assign and_ln16_2_fu_1001_p2 = (xor_ln16_7_fu_995_p2 & xor_ln15_23_fu_912_p2);

assign and_ln16_3_fu_1019_p2 = (xor_ln16_9_fu_1013_p2 & xor_ln16_1_fu_947_p2);

assign and_ln16_4_fu_1031_p2 = (xor_ln16_10_fu_1025_p2 & xor_ln15_19_fu_891_p2);

assign and_ln16_fu_971_p2 = (xor_ln16_fu_929_p2 & xor_ln16_4_fu_965_p2);

assign and_ln17_1_fu_1184_p2 = (xor_ln17_6_fu_1178_p2 & xor_ln16_21_fu_1118_p2);

assign and_ln17_2_fu_1196_p2 = (xor_ln17_7_fu_1190_p2 & xor_ln16_23_fu_1129_p2);

assign and_ln17_3_fu_1214_p2 = (xor_ln17_9_fu_1208_p2 & xor_ln17_1_fu_1146_p2);

assign and_ln17_4_fu_1226_p2 = (xor_ln17_10_fu_1220_p2 & xor_ln16_19_reg_2852);

assign and_ln17_fu_1167_p2 = (xor_ln17_reg_2860 & xor_ln17_4_fu_1162_p2);

assign and_ln18_1_fu_1390_p2 = (xor_ln18_6_fu_1384_p2 & xor_ln17_21_fu_1300_p2);

assign and_ln18_2_fu_1402_p2 = (xor_ln18_7_fu_1396_p2 & xor_ln17_23_fu_1312_p2);

assign and_ln18_3_fu_1420_p2 = (xor_ln18_9_fu_1414_p2 & xor_ln18_1_fu_1348_p2);

assign and_ln18_4_fu_1432_p2 = (xor_ln18_10_fu_1426_p2 & xor_ln17_19_fu_1288_p2);

assign and_ln18_fu_1372_p2 = (xor_ln18_fu_1330_p2 & xor_ln18_4_fu_1366_p2);

assign and_ln19_1_fu_1598_p2 = (xor_ln19_6_fu_1592_p2 & xor_ln18_21_fu_1508_p2);

assign and_ln19_2_fu_1610_p2 = (xor_ln19_7_fu_1604_p2 & xor_ln18_23_fu_1520_p2);

assign and_ln19_3_fu_1628_p2 = (xor_ln19_9_fu_1622_p2 & xor_ln19_1_fu_1556_p2);

assign and_ln19_4_fu_1640_p2 = (xor_ln19_10_fu_1634_p2 & xor_ln18_19_fu_1496_p2);

assign and_ln19_fu_1580_p2 = (xor_ln19_fu_1538_p2 & xor_ln19_4_fu_1574_p2);

assign and_ln20_1_fu_1791_p2 = (xor_ln20_6_fu_1785_p2 & xor_ln19_21_fu_1704_p2);

assign and_ln20_2_fu_1803_p2 = (xor_ln20_7_fu_1797_p2 & xor_ln19_23_fu_1715_p2);

assign and_ln20_3_fu_1821_p2 = (xor_ln20_9_fu_1815_p2 & xor_ln20_1_fu_1749_p2);

assign and_ln20_4_fu_1833_p2 = (xor_ln20_10_fu_1827_p2 & xor_ln19_19_fu_1694_p2);

assign and_ln20_fu_1773_p2 = (xor_ln20_fu_1732_p2 & xor_ln20_4_fu_1767_p2);

assign and_ln21_1_fu_1999_p2 = (xor_ln21_6_fu_1993_p2 & xor_ln20_21_fu_1909_p2);

assign and_ln21_2_fu_2011_p2 = (xor_ln21_7_fu_2005_p2 & xor_ln20_23_fu_1921_p2);

assign and_ln21_3_fu_2029_p2 = (xor_ln21_9_fu_2023_p2 & xor_ln21_1_fu_1957_p2);

assign and_ln21_4_fu_2041_p2 = (xor_ln21_10_fu_2035_p2 & xor_ln20_19_fu_1897_p2);

assign and_ln21_fu_1981_p2 = (xor_ln21_fu_1939_p2 & xor_ln21_4_fu_1975_p2);

assign and_ln22_1_fu_2207_p2 = (xor_ln22_6_fu_2201_p2 & xor_ln21_21_fu_2117_p2);

assign and_ln22_2_fu_2219_p2 = (xor_ln22_7_fu_2213_p2 & xor_ln21_23_fu_2129_p2);

assign and_ln22_3_fu_2237_p2 = (xor_ln22_9_fu_2231_p2 & xor_ln22_1_fu_2165_p2);

assign and_ln22_4_fu_2249_p2 = (xor_ln22_10_fu_2243_p2 & xor_ln21_19_fu_2105_p2);

assign and_ln22_fu_2189_p2 = (xor_ln22_fu_2147_p2 & xor_ln22_4_fu_2183_p2);

assign and_ln23_1_fu_2400_p2 = (xor_ln23_6_fu_2394_p2 & xor_ln22_21_fu_2313_p2);

assign and_ln23_2_fu_2412_p2 = (xor_ln23_7_fu_2406_p2 & xor_ln22_23_fu_2324_p2);

assign and_ln23_3_fu_2430_p2 = (xor_ln23_9_fu_2424_p2 & xor_ln23_1_fu_2358_p2);

assign and_ln23_4_fu_2442_p2 = (xor_ln23_10_fu_2436_p2 & xor_ln22_19_fu_2303_p2);

assign and_ln23_fu_2382_p2 = (xor_ln23_fu_2341_p2 & xor_ln23_4_fu_2376_p2);

assign and_ln24_1_fu_2608_p2 = (xor_ln24_6_fu_2602_p2 & xor_ln23_21_fu_2518_p2);

assign and_ln24_2_fu_2620_p2 = (xor_ln24_7_fu_2614_p2 & xor_ln23_23_fu_2530_p2);

assign and_ln24_3_fu_2638_p2 = (xor_ln24_9_fu_2632_p2 & xor_ln24_1_fu_2566_p2);

assign and_ln24_4_fu_2650_p2 = (xor_ln24_10_fu_2644_p2 & xor_ln23_19_fu_2506_p2);

assign and_ln24_fu_2590_p2 = (xor_ln24_fu_2548_p2 & xor_ln24_4_fu_2584_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_return_0 = xor_ln24_19_fu_2714_p2;

assign ap_return_1 = xor_ln24_21_fu_2726_p2;

assign ap_return_2 = xor_ln24_23_fu_2738_p2;

assign ap_return_3 = xor_ln24_25_fu_2750_p2;

assign ap_return_4 = xor_ln24_27_fu_2762_p2;

assign t_100_fu_2061_p2 = (xor_ln21_16_fu_2055_p2 ^ and_ln21_1_fu_1999_p2);

assign t_101_fu_2069_p2 = (t_99_fu_2047_p2 ^ t_97_fu_1987_p2);

assign t_102_fu_2083_p2 = (xor_ln21_20_fu_2077_p2 ^ and_ln21_3_fu_2029_p2);

assign t_103_fu_2091_p2 = (t_98_fu_2017_p2 ^ 64'd18446744073709551615);

assign t_104_fu_2195_p2 = (xor_ln22_1_fu_2165_p2 ^ and_ln22_fu_2189_p2);

assign t_105_fu_2225_p2 = (xor_ln22_3_fu_2177_p2 ^ and_ln22_2_fu_2219_p2);

assign t_106_fu_2255_p2 = (xor_ln22_2_fu_2171_p2 ^ and_ln22_4_fu_2249_p2);

assign t_107_fu_2267_p2 = (xor_ln22_16_fu_2261_p2 ^ and_ln22_1_fu_2207_p2);

assign t_108_fu_2273_p2 = (t_106_fu_2255_p2 ^ t_104_fu_2195_p2);

assign t_109_fu_2285_p2 = (xor_ln22_20_fu_2279_p2 ^ and_ln22_3_fu_2237_p2);

assign t_110_fu_2291_p2 = (t_105_fu_2225_p2 ^ 64'd18446744073709551615);

assign t_111_fu_2388_p2 = (xor_ln23_1_fu_2358_p2 ^ and_ln23_fu_2382_p2);

assign t_112_fu_2418_p2 = (xor_ln23_3_fu_2370_p2 ^ and_ln23_2_fu_2412_p2);

assign t_113_fu_2448_p2 = (xor_ln23_2_fu_2364_p2 ^ and_ln23_4_fu_2442_p2);

assign t_114_fu_2462_p2 = (xor_ln23_16_fu_2456_p2 ^ and_ln23_1_fu_2400_p2);

assign t_115_fu_2470_p2 = (t_113_fu_2448_p2 ^ t_111_fu_2388_p2);

assign t_116_fu_2484_p2 = (xor_ln23_20_fu_2478_p2 ^ and_ln23_3_fu_2430_p2);

assign t_117_fu_2492_p2 = (t_112_fu_2418_p2 ^ 64'd18446744073709551615);

assign t_118_fu_2596_p2 = (xor_ln24_1_fu_2566_p2 ^ and_ln24_fu_2590_p2);

assign t_119_fu_2626_p2 = (xor_ln24_3_fu_2578_p2 ^ and_ln24_2_fu_2620_p2);

assign t_120_fu_2656_p2 = (xor_ln24_2_fu_2572_p2 ^ and_ln24_4_fu_2650_p2);

assign t_121_fu_2670_p2 = (xor_ln24_16_fu_2664_p2 ^ and_ln24_1_fu_2608_p2);

assign t_122_fu_2678_p2 = (t_120_fu_2656_p2 ^ t_118_fu_2596_p2);

assign t_123_fu_2692_p2 = (xor_ln24_20_fu_2686_p2 ^ and_ln24_3_fu_2638_p2);

assign t_124_fu_2700_p2 = (t_119_fu_2626_p2 ^ 64'd18446744073709551615);

assign t_42_fu_396_p2 = (xor_ln13_3_fu_348_p2 ^ and_ln13_2_fu_390_p2);

assign t_43_fu_426_p2 = (xor_ln13_2_fu_342_p2 ^ and_ln13_4_fu_420_p2);

assign t_44_fu_440_p2 = (xor_ln13_12_fu_434_p2 ^ and_ln13_1_fu_378_p2);

assign t_45_fu_448_p2 = (t_fu_366_p2 ^ t_43_fu_426_p2);

assign t_46_fu_462_p2 = (xor_ln13_15_fu_456_p2 ^ and_ln13_3_fu_408_p2);

assign t_47_fu_470_p2 = (t_42_fu_396_p2 ^ 64'd18446744073709551615);

assign t_48_fu_574_p2 = (xor_ln14_1_fu_544_p2 ^ and_ln14_fu_568_p2);

assign t_49_fu_604_p2 = (xor_ln14_3_fu_556_p2 ^ and_ln14_2_fu_598_p2);

assign t_50_fu_634_p2 = (xor_ln14_2_fu_550_p2 ^ and_ln14_4_fu_628_p2);

assign t_51_fu_648_p2 = (xor_ln14_16_fu_642_p2 ^ and_ln14_1_fu_586_p2);

assign t_52_fu_656_p2 = (t_50_fu_634_p2 ^ t_48_fu_574_p2);

assign t_53_fu_670_p2 = (xor_ln14_20_fu_664_p2 ^ and_ln14_3_fu_616_p2);

assign t_54_fu_678_p2 = (t_49_fu_604_p2 ^ 64'd18446744073709551615);

assign t_55_fu_782_p2 = (xor_ln15_1_fu_752_p2 ^ and_ln15_fu_776_p2);

assign t_56_fu_812_p2 = (xor_ln15_3_fu_764_p2 ^ and_ln15_2_fu_806_p2);

assign t_57_fu_842_p2 = (xor_ln15_2_fu_758_p2 ^ and_ln15_4_fu_836_p2);

assign t_58_fu_854_p2 = (xor_ln15_16_fu_848_p2 ^ and_ln15_1_fu_794_p2);

assign t_59_fu_872_p2 = (t_57_reg_2809 ^ t_55_reg_2798);

assign t_60_fu_866_p2 = (xor_ln15_20_fu_860_p2 ^ and_ln15_3_fu_824_p2);

assign t_61_fu_878_p2 = (t_56_reg_2803 ^ 64'd18446744073709551615);

assign t_62_fu_977_p2 = (xor_ln16_1_fu_947_p2 ^ and_ln16_fu_971_p2);

assign t_63_fu_1007_p2 = (xor_ln16_3_fu_959_p2 ^ and_ln16_2_fu_1001_p2);

assign t_64_fu_1037_p2 = (xor_ln16_2_fu_953_p2 ^ and_ln16_4_fu_1031_p2);

assign t_65_fu_1049_p2 = (xor_ln16_16_fu_1043_p2 ^ and_ln16_1_fu_989_p2);

assign t_66_fu_1057_p2 = (t_64_fu_1037_p2 ^ t_62_fu_977_p2);

assign t_67_fu_1069_p2 = (xor_ln16_20_fu_1063_p2 ^ and_ln16_3_fu_1019_p2);

assign t_68_fu_1075_p2 = (t_63_fu_1007_p2 ^ 64'd18446744073709551615);

assign t_69_fu_1172_p2 = (xor_ln17_1_fu_1146_p2 ^ and_ln17_fu_1167_p2);

assign t_70_fu_1202_p2 = (xor_ln17_3_fu_1158_p2 ^ and_ln17_2_fu_1196_p2);

assign t_71_fu_1231_p2 = (xor_ln17_2_fu_1152_p2 ^ and_ln17_4_fu_1226_p2);

assign t_72_fu_1244_p2 = (xor_ln17_16_fu_1239_p2 ^ and_ln17_1_fu_1184_p2);

assign t_73_fu_1252_p2 = (t_71_fu_1231_p2 ^ t_69_fu_1172_p2);

assign t_74_fu_1266_p2 = (xor_ln17_20_fu_1260_p2 ^ and_ln17_3_fu_1214_p2);

assign t_75_fu_1274_p2 = (t_70_fu_1202_p2 ^ 64'd18446744073709551615);

assign t_76_fu_1378_p2 = (xor_ln18_1_fu_1348_p2 ^ and_ln18_fu_1372_p2);

assign t_77_fu_1408_p2 = (xor_ln18_3_fu_1360_p2 ^ and_ln18_2_fu_1402_p2);

assign t_78_fu_1438_p2 = (xor_ln18_2_fu_1354_p2 ^ and_ln18_4_fu_1432_p2);

assign t_79_fu_1452_p2 = (xor_ln18_16_fu_1446_p2 ^ and_ln18_1_fu_1390_p2);

assign t_80_fu_1460_p2 = (t_78_fu_1438_p2 ^ t_76_fu_1378_p2);

assign t_81_fu_1474_p2 = (xor_ln18_20_fu_1468_p2 ^ and_ln18_3_fu_1420_p2);

assign t_82_fu_1482_p2 = (t_77_fu_1408_p2 ^ 64'd18446744073709551615);

assign t_83_fu_1586_p2 = (xor_ln19_1_fu_1556_p2 ^ and_ln19_fu_1580_p2);

assign t_84_fu_1616_p2 = (xor_ln19_3_fu_1568_p2 ^ and_ln19_2_fu_1610_p2);

assign t_85_fu_1646_p2 = (xor_ln19_2_fu_1562_p2 ^ and_ln19_4_fu_1640_p2);

assign t_86_fu_1658_p2 = (xor_ln19_16_fu_1652_p2 ^ and_ln19_1_fu_1598_p2);

assign t_87_fu_1664_p2 = (t_85_fu_1646_p2 ^ t_83_fu_1586_p2);

assign t_88_fu_1676_p2 = (xor_ln19_20_fu_1670_p2 ^ and_ln19_3_fu_1628_p2);

assign t_89_fu_1682_p2 = (t_84_fu_1616_p2 ^ 64'd18446744073709551615);

assign t_90_fu_1779_p2 = (xor_ln20_1_fu_1749_p2 ^ and_ln20_fu_1773_p2);

assign t_91_fu_1809_p2 = (xor_ln20_3_fu_1761_p2 ^ and_ln20_2_fu_1803_p2);

assign t_92_fu_1839_p2 = (xor_ln20_2_fu_1755_p2 ^ and_ln20_4_fu_1833_p2);

assign t_93_fu_1853_p2 = (xor_ln20_16_fu_1847_p2 ^ and_ln20_1_fu_1791_p2);

assign t_94_fu_1861_p2 = (t_92_fu_1839_p2 ^ t_90_fu_1779_p2);

assign t_95_fu_1875_p2 = (xor_ln20_20_fu_1869_p2 ^ and_ln20_3_fu_1821_p2);

assign t_96_fu_1883_p2 = (t_91_fu_1809_p2 ^ 64'd18446744073709551615);

assign t_97_fu_1987_p2 = (xor_ln21_1_fu_1957_p2 ^ and_ln21_fu_1981_p2);

assign t_98_fu_2017_p2 = (xor_ln21_3_fu_1969_p2 ^ and_ln21_2_fu_2011_p2);

assign t_99_fu_2047_p2 = (xor_ln21_2_fu_1963_p2 ^ and_ln21_4_fu_2041_p2);

assign t_fu_366_p2 = (xor_ln13_1_fu_336_p2 ^ and_ln13_fu_360_p2);

assign xor_ln13_10_fu_414_p2 = (xor_ln13_1_fu_336_p2 ^ 64'd18446744073709551615);

assign xor_ln13_12_fu_434_p2 = (t_fu_366_p2 ^ s_1_read);

assign xor_ln13_15_fu_456_p2 = (t_42_fu_396_p2 ^ s_3_read);

assign xor_ln13_18_fu_478_p2 = (grp_ROR_r_fu_113_ap_return ^ grp_ROR_r_fu_106_ap_return);

assign xor_ln13_19_fu_484_p2 = (xor_ln13_18_fu_478_p2 ^ t_44_fu_440_p2);

assign xor_ln13_1_fu_336_p2 = (s_4_read ^ s_0_read);

assign xor_ln13_20_fu_490_p2 = (t_46_fu_462_p2 ^ grp_ROR_r_fu_141_ap_return);

assign xor_ln13_21_fu_496_p2 = (xor_ln13_20_fu_490_p2 ^ grp_ROR_r_fu_134_ap_return);

assign xor_ln13_22_fu_502_p2 = (t_43_fu_426_p2 ^ grp_ROR_r_fu_155_ap_return);

assign xor_ln13_23_fu_508_p2 = (xor_ln13_22_fu_502_p2 ^ grp_ROR_r_fu_148_ap_return);

assign xor_ln13_2_fu_342_p2 = (s_4_read ^ s_3_read);

assign xor_ln13_3_fu_348_p2 = (xor_ln13_fu_330_p2 ^ s_1_read);

assign xor_ln13_4_fu_354_p2 = (s_1_read ^ 64'd18446744073709551615);

assign xor_ln13_6_fu_372_p2 = (xor_ln13_3_fu_348_p2 ^ 64'd18446744073709551615);

assign xor_ln13_7_fu_384_p2 = (s_3_read ^ 64'd18446744073709551615);

assign xor_ln13_9_fu_402_p2 = (xor_ln13_2_fu_342_p2 ^ 64'd18446744073709551615);

assign xor_ln13_fu_330_p2 = (s_2_read ^ 64'd240);

assign xor_ln14_10_fu_622_p2 = (xor_ln14_1_fu_544_p2 ^ 64'd18446744073709551615);

assign xor_ln14_11_fu_532_p2 = (grp_ROR_r_fu_99_ap_return ^ grp_ROR_r_fu_92_ap_return);

assign xor_ln14_12_fu_538_p2 = (xor_ln13_23_fu_508_p2 ^ t_45_fu_448_p2);

assign xor_ln14_16_fu_642_p2 = (xor_ln13_19_fu_484_p2 ^ t_48_fu_574_p2);

assign xor_ln14_19_fu_692_p2 = (xor_ln14_25_fu_686_p2 ^ t_51_fu_648_p2);

assign xor_ln14_1_fu_544_p2 = (xor_ln14_12_fu_538_p2 ^ xor_ln14_11_fu_532_p2);

assign xor_ln14_20_fu_664_p2 = (xor_ln13_21_fu_496_p2 ^ t_49_fu_604_p2);

assign xor_ln14_21_fu_704_p2 = (xor_ln14_26_fu_698_p2 ^ grp_ROR_r_fu_204_ap_return);

assign xor_ln14_23_fu_716_p2 = (xor_ln14_27_fu_710_p2 ^ grp_ROR_r_fu_218_ap_return);

assign xor_ln14_25_fu_686_p2 = (grp_ROR_r_fu_183_ap_return ^ grp_ROR_r_fu_176_ap_return);

assign xor_ln14_26_fu_698_p2 = (t_53_fu_670_p2 ^ grp_ROR_r_fu_211_ap_return);

assign xor_ln14_27_fu_710_p2 = (t_50_fu_634_p2 ^ grp_ROR_r_fu_225_ap_return);

assign xor_ln14_2_fu_550_p2 = (xor_ln13_23_fu_508_p2 ^ xor_ln13_21_fu_496_p2);

assign xor_ln14_3_fu_556_p2 = (xor_ln14_fu_526_p2 ^ xor_ln13_19_fu_484_p2);

assign xor_ln14_4_fu_562_p2 = (xor_ln13_19_fu_484_p2 ^ 64'd18446744073709551615);

assign xor_ln14_5_fu_514_p2 = (t_42_fu_396_p2 ^ grp_ROR_r_fu_120_ap_return);

assign xor_ln14_6_fu_580_p2 = (xor_ln14_3_fu_556_p2 ^ 64'd18446744073709551615);

assign xor_ln14_7_fu_592_p2 = (xor_ln13_21_fu_496_p2 ^ 64'd18446744073709551615);

assign xor_ln14_8_fu_520_p2 = (grp_ROR_r_fu_127_ap_return ^ 64'd18446744073709551390);

assign xor_ln14_9_fu_610_p2 = (xor_ln14_2_fu_550_p2 ^ 64'd18446744073709551615);

assign xor_ln14_fu_526_p2 = (xor_ln14_8_fu_520_p2 ^ xor_ln14_5_fu_514_p2);

assign xor_ln15_10_fu_830_p2 = (xor_ln15_1_fu_752_p2 ^ 64'd18446744073709551615);

assign xor_ln15_11_fu_740_p2 = (t_52_fu_656_p2 ^ grp_ROR_r_fu_162_ap_return);

assign xor_ln15_12_fu_746_p2 = (xor_ln14_23_fu_716_p2 ^ grp_ROR_r_fu_169_ap_return);

assign xor_ln15_16_fu_848_p2 = (xor_ln14_19_fu_692_p2 ^ t_55_fu_782_p2);

assign xor_ln15_19_fu_891_p2 = (xor_ln15_25_fu_885_p2 ^ t_58_reg_2817);

assign xor_ln15_1_fu_752_p2 = (xor_ln15_12_fu_746_p2 ^ xor_ln15_11_fu_740_p2);

assign xor_ln15_20_fu_860_p2 = (xor_ln14_21_fu_704_p2 ^ t_56_fu_812_p2);

assign xor_ln15_21_fu_901_p2 = (xor_ln15_26_fu_896_p2 ^ grp_ROR_r_fu_134_ap_return);

assign xor_ln15_23_fu_912_p2 = (xor_ln15_27_fu_907_p2 ^ grp_ROR_r_fu_148_ap_return);

assign xor_ln15_25_fu_885_p2 = (grp_ROR_r_fu_113_ap_return ^ grp_ROR_r_fu_106_ap_return);

assign xor_ln15_26_fu_896_p2 = (t_60_reg_2824 ^ grp_ROR_r_fu_141_ap_return);

assign xor_ln15_27_fu_907_p2 = (t_57_reg_2809 ^ grp_ROR_r_fu_155_ap_return);

assign xor_ln15_2_fu_758_p2 = (xor_ln14_23_fu_716_p2 ^ xor_ln14_21_fu_704_p2);

assign xor_ln15_3_fu_764_p2 = (xor_ln15_fu_734_p2 ^ xor_ln14_19_fu_692_p2);

assign xor_ln15_4_fu_770_p2 = (xor_ln14_19_fu_692_p2 ^ 64'd18446744073709551615);

assign xor_ln15_5_fu_722_p2 = (t_49_fu_604_p2 ^ grp_ROR_r_fu_190_ap_return);

assign xor_ln15_6_fu_788_p2 = (xor_ln15_3_fu_764_p2 ^ 64'd18446744073709551615);

assign xor_ln15_7_fu_800_p2 = (xor_ln14_21_fu_704_p2 ^ 64'd18446744073709551615);

assign xor_ln15_8_fu_728_p2 = (grp_ROR_r_fu_197_ap_return ^ 64'd18446744073709551405);

assign xor_ln15_9_fu_818_p2 = (xor_ln15_2_fu_758_p2 ^ 64'd18446744073709551615);

assign xor_ln15_fu_734_p2 = (xor_ln15_8_fu_728_p2 ^ xor_ln15_5_fu_722_p2);

assign xor_ln16_10_fu_1025_p2 = (xor_ln16_1_fu_947_p2 ^ 64'd18446744073709551615);

assign xor_ln16_11_fu_935_p2 = (t_59_fu_872_p2 ^ grp_ROR_r_fu_92_ap_return);

assign xor_ln16_12_fu_941_p2 = (xor_ln15_23_fu_912_p2 ^ grp_ROR_r_fu_99_ap_return);

assign xor_ln16_16_fu_1043_p2 = (xor_ln15_19_fu_891_p2 ^ t_62_fu_977_p2);

assign xor_ln16_19_fu_1089_p2 = (xor_ln16_25_fu_1083_p2 ^ t_65_fu_1049_p2);

assign xor_ln16_1_fu_947_p2 = (xor_ln16_12_fu_941_p2 ^ xor_ln16_11_fu_935_p2);

assign xor_ln16_20_fu_1063_p2 = (xor_ln15_21_fu_901_p2 ^ t_63_fu_1007_p2);

assign xor_ln16_21_fu_1118_p2 = (xor_ln16_26_fu_1113_p2 ^ grp_ROR_r_fu_106_ap_return);

assign xor_ln16_23_fu_1129_p2 = (xor_ln16_27_fu_1124_p2 ^ grp_ROR_r_fu_120_ap_return);

assign xor_ln16_25_fu_1083_p2 = (grp_ROR_r_fu_169_ap_return ^ grp_ROR_r_fu_162_ap_return);

assign xor_ln16_26_fu_1113_p2 = (t_67_reg_2845 ^ grp_ROR_r_fu_113_ap_return);

assign xor_ln16_27_fu_1124_p2 = (t_64_reg_2831 ^ grp_ROR_r_fu_127_ap_return);

assign xor_ln16_2_fu_953_p2 = (xor_ln15_23_fu_912_p2 ^ xor_ln15_21_fu_901_p2);

assign xor_ln16_3_fu_959_p2 = (xor_ln16_fu_929_p2 ^ xor_ln15_19_fu_891_p2);

assign xor_ln16_4_fu_965_p2 = (xor_ln15_19_fu_891_p2 ^ 64'd18446744073709551615);

assign xor_ln16_5_fu_918_p2 = (t_56_reg_2803 ^ grp_ROR_r_fu_120_ap_return);

assign xor_ln16_6_fu_983_p2 = (xor_ln16_3_fu_959_p2 ^ 64'd18446744073709551615);

assign xor_ln16_7_fu_995_p2 = (xor_ln15_21_fu_901_p2 ^ 64'd18446744073709551615);

assign xor_ln16_8_fu_923_p2 = (grp_ROR_r_fu_127_ap_return ^ 64'd18446744073709551420);

assign xor_ln16_9_fu_1013_p2 = (xor_ln16_2_fu_953_p2 ^ 64'd18446744073709551615);

assign xor_ln16_fu_929_p2 = (xor_ln16_8_fu_923_p2 ^ xor_ln16_5_fu_918_p2);

assign xor_ln17_10_fu_1220_p2 = (xor_ln17_1_fu_1146_p2 ^ 64'd18446744073709551615);

assign xor_ln17_11_fu_1135_p2 = (t_66_reg_2838 ^ grp_ROR_r_fu_92_ap_return);

assign xor_ln17_12_fu_1140_p2 = (xor_ln16_23_fu_1129_p2 ^ grp_ROR_r_fu_99_ap_return);

assign xor_ln17_16_fu_1239_p2 = (xor_ln16_19_reg_2852 ^ t_69_fu_1172_p2);

assign xor_ln17_19_fu_1288_p2 = (xor_ln17_25_fu_1282_p2 ^ t_72_fu_1244_p2);

assign xor_ln17_1_fu_1146_p2 = (xor_ln17_12_fu_1140_p2 ^ xor_ln17_11_fu_1135_p2);

assign xor_ln17_20_fu_1260_p2 = (xor_ln16_21_fu_1118_p2 ^ t_70_fu_1202_p2);

assign xor_ln17_21_fu_1300_p2 = (xor_ln17_26_fu_1294_p2 ^ grp_ROR_r_fu_176_ap_return);

assign xor_ln17_23_fu_1312_p2 = (xor_ln17_27_fu_1306_p2 ^ grp_ROR_r_fu_190_ap_return);

assign xor_ln17_25_fu_1282_p2 = (grp_ROR_r_fu_155_ap_return ^ grp_ROR_r_fu_148_ap_return);

assign xor_ln17_26_fu_1294_p2 = (t_74_fu_1266_p2 ^ grp_ROR_r_fu_183_ap_return);

assign xor_ln17_27_fu_1306_p2 = (t_71_fu_1231_p2 ^ grp_ROR_r_fu_197_ap_return);

assign xor_ln17_2_fu_1152_p2 = (xor_ln16_23_fu_1129_p2 ^ xor_ln16_21_fu_1118_p2);

assign xor_ln17_3_fu_1158_p2 = (xor_ln17_reg_2860 ^ xor_ln16_19_reg_2852);

assign xor_ln17_4_fu_1162_p2 = (xor_ln16_19_reg_2852 ^ 64'd18446744073709551615);

assign xor_ln17_5_fu_1095_p2 = (t_63_fu_1007_p2 ^ grp_ROR_r_fu_176_ap_return);

assign xor_ln17_6_fu_1178_p2 = (xor_ln17_3_fu_1158_p2 ^ 64'd18446744073709551615);

assign xor_ln17_7_fu_1190_p2 = (xor_ln16_21_fu_1118_p2 ^ 64'd18446744073709551615);

assign xor_ln17_8_fu_1101_p2 = (grp_ROR_r_fu_183_ap_return ^ 64'd18446744073709551435);

assign xor_ln17_9_fu_1208_p2 = (xor_ln17_2_fu_1152_p2 ^ 64'd18446744073709551615);

assign xor_ln17_fu_1107_p2 = (xor_ln17_8_fu_1101_p2 ^ xor_ln17_5_fu_1095_p2);

assign xor_ln18_10_fu_1426_p2 = (xor_ln18_1_fu_1348_p2 ^ 64'd18446744073709551615);

assign xor_ln18_11_fu_1336_p2 = (t_73_fu_1252_p2 ^ grp_ROR_r_fu_134_ap_return);

assign xor_ln18_12_fu_1342_p2 = (xor_ln17_23_fu_1312_p2 ^ grp_ROR_r_fu_141_ap_return);

assign xor_ln18_16_fu_1446_p2 = (xor_ln17_19_fu_1288_p2 ^ t_76_fu_1378_p2);

assign xor_ln18_19_fu_1496_p2 = (xor_ln18_25_fu_1490_p2 ^ t_79_fu_1452_p2);

assign xor_ln18_1_fu_1348_p2 = (xor_ln18_12_fu_1342_p2 ^ xor_ln18_11_fu_1336_p2);

assign xor_ln18_20_fu_1468_p2 = (xor_ln17_21_fu_1300_p2 ^ t_77_fu_1408_p2);

assign xor_ln18_21_fu_1508_p2 = (xor_ln18_26_fu_1502_p2 ^ grp_ROR_r_fu_268_ap_return);

assign xor_ln18_23_fu_1520_p2 = (xor_ln18_27_fu_1514_p2 ^ grp_ROR_r_fu_282_ap_return);

assign xor_ln18_25_fu_1490_p2 = (grp_ROR_r_fu_225_ap_return ^ grp_ROR_r_fu_218_ap_return);

assign xor_ln18_26_fu_1502_p2 = (t_81_fu_1474_p2 ^ grp_ROR_r_fu_275_ap_return);

assign xor_ln18_27_fu_1514_p2 = (t_78_fu_1438_p2 ^ grp_ROR_r_fu_289_ap_return);

assign xor_ln18_2_fu_1354_p2 = (xor_ln17_23_fu_1312_p2 ^ xor_ln17_21_fu_1300_p2);

assign xor_ln18_3_fu_1360_p2 = (xor_ln18_fu_1330_p2 ^ xor_ln17_19_fu_1288_p2);

assign xor_ln18_4_fu_1366_p2 = (xor_ln17_19_fu_1288_p2 ^ 64'd18446744073709551615);

assign xor_ln18_5_fu_1318_p2 = (t_70_fu_1202_p2 ^ grp_ROR_r_fu_162_ap_return);

assign xor_ln18_6_fu_1384_p2 = (xor_ln18_3_fu_1360_p2 ^ 64'd18446744073709551615);

assign xor_ln18_7_fu_1396_p2 = (xor_ln17_21_fu_1300_p2 ^ 64'd18446744073709551615);

assign xor_ln18_8_fu_1324_p2 = (grp_ROR_r_fu_169_ap_return ^ 64'd18446744073709551450);

assign xor_ln18_9_fu_1414_p2 = (xor_ln18_2_fu_1354_p2 ^ 64'd18446744073709551615);

assign xor_ln18_fu_1330_p2 = (xor_ln18_8_fu_1324_p2 ^ xor_ln18_5_fu_1318_p2);

assign xor_ln19_10_fu_1634_p2 = (xor_ln19_1_fu_1556_p2 ^ 64'd18446744073709551615);

assign xor_ln19_11_fu_1544_p2 = (t_80_fu_1460_p2 ^ grp_ROR_r_fu_204_ap_return);

assign xor_ln19_12_fu_1550_p2 = (xor_ln18_23_fu_1520_p2 ^ grp_ROR_r_fu_211_ap_return);

assign xor_ln19_16_fu_1652_p2 = (xor_ln18_19_fu_1496_p2 ^ t_83_fu_1586_p2);

assign xor_ln19_19_fu_1694_p2 = (xor_ln19_25_fu_1688_p2 ^ t_86_reg_2878);

assign xor_ln19_1_fu_1556_p2 = (xor_ln19_12_fu_1550_p2 ^ xor_ln19_11_fu_1544_p2);

assign xor_ln19_20_fu_1670_p2 = (xor_ln18_21_fu_1508_p2 ^ t_84_fu_1616_p2);

assign xor_ln19_21_fu_1704_p2 = (xor_ln19_26_fu_1699_p2 ^ grp_ROR_r_fu_134_ap_return);

assign xor_ln19_23_fu_1715_p2 = (xor_ln19_27_fu_1710_p2 ^ grp_ROR_r_fu_148_ap_return);

assign xor_ln19_25_fu_1688_p2 = (grp_ROR_r_fu_113_ap_return ^ grp_ROR_r_fu_106_ap_return);

assign xor_ln19_26_fu_1699_p2 = (t_88_reg_2892 ^ grp_ROR_r_fu_141_ap_return);

assign xor_ln19_27_fu_1710_p2 = (t_85_reg_2871 ^ grp_ROR_r_fu_155_ap_return);

assign xor_ln19_2_fu_1562_p2 = (xor_ln18_23_fu_1520_p2 ^ xor_ln18_21_fu_1508_p2);

assign xor_ln19_3_fu_1568_p2 = (xor_ln19_fu_1538_p2 ^ xor_ln18_19_fu_1496_p2);

assign xor_ln19_4_fu_1574_p2 = (xor_ln18_19_fu_1496_p2 ^ 64'd18446744073709551615);

assign xor_ln19_5_fu_1526_p2 = (t_77_fu_1408_p2 ^ grp_ROR_r_fu_254_ap_return);

assign xor_ln19_6_fu_1592_p2 = (xor_ln19_3_fu_1568_p2 ^ 64'd18446744073709551615);

assign xor_ln19_7_fu_1604_p2 = (xor_ln18_21_fu_1508_p2 ^ 64'd18446744073709551615);

assign xor_ln19_8_fu_1532_p2 = (grp_ROR_r_fu_261_ap_return ^ 64'd18446744073709551465);

assign xor_ln19_9_fu_1622_p2 = (xor_ln19_2_fu_1562_p2 ^ 64'd18446744073709551615);

assign xor_ln19_fu_1538_p2 = (xor_ln19_8_fu_1532_p2 ^ xor_ln19_5_fu_1526_p2);

assign xor_ln20_10_fu_1827_p2 = (xor_ln20_1_fu_1749_p2 ^ 64'd18446744073709551615);

assign xor_ln20_11_fu_1738_p2 = (t_87_reg_2885 ^ grp_ROR_r_fu_92_ap_return);

assign xor_ln20_12_fu_1743_p2 = (xor_ln19_23_fu_1715_p2 ^ grp_ROR_r_fu_99_ap_return);

assign xor_ln20_16_fu_1847_p2 = (xor_ln19_19_fu_1694_p2 ^ t_90_fu_1779_p2);

assign xor_ln20_19_fu_1897_p2 = (xor_ln20_25_fu_1891_p2 ^ t_93_fu_1853_p2);

assign xor_ln20_1_fu_1749_p2 = (xor_ln20_12_fu_1743_p2 ^ xor_ln20_11_fu_1738_p2);

assign xor_ln20_20_fu_1869_p2 = (xor_ln19_21_fu_1704_p2 ^ t_91_fu_1809_p2);

assign xor_ln20_21_fu_1909_p2 = (xor_ln20_26_fu_1903_p2 ^ grp_ROR_r_fu_204_ap_return);

assign xor_ln20_23_fu_1921_p2 = (xor_ln20_27_fu_1915_p2 ^ grp_ROR_r_fu_218_ap_return);

assign xor_ln20_25_fu_1891_p2 = (grp_ROR_r_fu_183_ap_return ^ grp_ROR_r_fu_176_ap_return);

assign xor_ln20_26_fu_1903_p2 = (t_95_fu_1875_p2 ^ grp_ROR_r_fu_211_ap_return);

assign xor_ln20_27_fu_1915_p2 = (t_92_fu_1839_p2 ^ grp_ROR_r_fu_225_ap_return);

assign xor_ln20_2_fu_1755_p2 = (xor_ln19_23_fu_1715_p2 ^ xor_ln19_21_fu_1704_p2);

assign xor_ln20_3_fu_1761_p2 = (xor_ln20_fu_1732_p2 ^ xor_ln19_19_fu_1694_p2);

assign xor_ln20_4_fu_1767_p2 = (xor_ln19_19_fu_1694_p2 ^ 64'd18446744073709551615);

assign xor_ln20_5_fu_1721_p2 = (t_84_reg_2866 ^ grp_ROR_r_fu_120_ap_return);

assign xor_ln20_6_fu_1785_p2 = (xor_ln20_3_fu_1761_p2 ^ 64'd18446744073709551615);

assign xor_ln20_7_fu_1797_p2 = (xor_ln19_21_fu_1704_p2 ^ 64'd18446744073709551615);

assign xor_ln20_8_fu_1726_p2 = (grp_ROR_r_fu_127_ap_return ^ 64'd18446744073709551480);

assign xor_ln20_9_fu_1815_p2 = (xor_ln20_2_fu_1755_p2 ^ 64'd18446744073709551615);

assign xor_ln20_fu_1732_p2 = (xor_ln20_8_fu_1726_p2 ^ xor_ln20_5_fu_1721_p2);

assign xor_ln21_10_fu_2035_p2 = (xor_ln21_1_fu_1957_p2 ^ 64'd18446744073709551615);

assign xor_ln21_11_fu_1945_p2 = (t_94_fu_1861_p2 ^ grp_ROR_r_fu_162_ap_return);

assign xor_ln21_12_fu_1951_p2 = (xor_ln20_23_fu_1921_p2 ^ grp_ROR_r_fu_169_ap_return);

assign xor_ln21_16_fu_2055_p2 = (xor_ln20_19_fu_1897_p2 ^ t_97_fu_1987_p2);

assign xor_ln21_19_fu_2105_p2 = (xor_ln21_25_fu_2099_p2 ^ t_100_fu_2061_p2);

assign xor_ln21_1_fu_1957_p2 = (xor_ln21_12_fu_1951_p2 ^ xor_ln21_11_fu_1945_p2);

assign xor_ln21_20_fu_2077_p2 = (xor_ln20_21_fu_1909_p2 ^ t_98_fu_2017_p2);

assign xor_ln21_21_fu_2117_p2 = (xor_ln21_26_fu_2111_p2 ^ grp_ROR_r_fu_302_ap_return);

assign xor_ln21_23_fu_2129_p2 = (xor_ln21_27_fu_2123_p2 ^ grp_ROR_r_fu_316_ap_return);

assign xor_ln21_25_fu_2099_p2 = (grp_ROR_r_fu_275_ap_return ^ grp_ROR_r_fu_268_ap_return);

assign xor_ln21_26_fu_2111_p2 = (t_102_fu_2083_p2 ^ grp_ROR_r_fu_309_ap_return);

assign xor_ln21_27_fu_2123_p2 = (t_99_fu_2047_p2 ^ grp_ROR_r_fu_323_ap_return);

assign xor_ln21_2_fu_1963_p2 = (xor_ln20_23_fu_1921_p2 ^ xor_ln20_21_fu_1909_p2);

assign xor_ln21_3_fu_1969_p2 = (xor_ln21_fu_1939_p2 ^ xor_ln20_19_fu_1897_p2);

assign xor_ln21_4_fu_1975_p2 = (xor_ln20_19_fu_1897_p2 ^ 64'd18446744073709551615);

assign xor_ln21_5_fu_1927_p2 = (t_91_fu_1809_p2 ^ grp_ROR_r_fu_190_ap_return);

assign xor_ln21_6_fu_1993_p2 = (xor_ln21_3_fu_1969_p2 ^ 64'd18446744073709551615);

assign xor_ln21_7_fu_2005_p2 = (xor_ln20_21_fu_1909_p2 ^ 64'd18446744073709551615);

assign xor_ln21_8_fu_1933_p2 = (grp_ROR_r_fu_197_ap_return ^ 64'd18446744073709551495);

assign xor_ln21_9_fu_2023_p2 = (xor_ln21_2_fu_1963_p2 ^ 64'd18446744073709551615);

assign xor_ln21_fu_1939_p2 = (xor_ln21_8_fu_1933_p2 ^ xor_ln21_5_fu_1927_p2);

assign xor_ln22_10_fu_2243_p2 = (xor_ln22_1_fu_2165_p2 ^ 64'd18446744073709551615);

assign xor_ln22_11_fu_2153_p2 = (t_101_fu_2069_p2 ^ grp_ROR_r_fu_254_ap_return);

assign xor_ln22_12_fu_2159_p2 = (xor_ln21_23_fu_2129_p2 ^ grp_ROR_r_fu_261_ap_return);

assign xor_ln22_16_fu_2261_p2 = (xor_ln21_19_fu_2105_p2 ^ t_104_fu_2195_p2);

assign xor_ln22_19_fu_2303_p2 = (xor_ln22_25_fu_2297_p2 ^ t_107_reg_2917);

assign xor_ln22_1_fu_2165_p2 = (xor_ln22_12_fu_2159_p2 ^ xor_ln22_11_fu_2153_p2);

assign xor_ln22_20_fu_2279_p2 = (xor_ln21_21_fu_2117_p2 ^ t_105_fu_2225_p2);

assign xor_ln22_21_fu_2313_p2 = (xor_ln22_26_fu_2308_p2 ^ grp_ROR_r_fu_134_ap_return);

assign xor_ln22_23_fu_2324_p2 = (xor_ln22_27_fu_2319_p2 ^ grp_ROR_r_fu_148_ap_return);

assign xor_ln22_25_fu_2297_p2 = (grp_ROR_r_fu_113_ap_return ^ grp_ROR_r_fu_106_ap_return);

assign xor_ln22_26_fu_2308_p2 = (t_109_reg_2931 ^ grp_ROR_r_fu_141_ap_return);

assign xor_ln22_27_fu_2319_p2 = (t_106_reg_2910 ^ grp_ROR_r_fu_155_ap_return);

assign xor_ln22_2_fu_2171_p2 = (xor_ln21_23_fu_2129_p2 ^ xor_ln21_21_fu_2117_p2);

assign xor_ln22_3_fu_2177_p2 = (xor_ln22_fu_2147_p2 ^ xor_ln21_19_fu_2105_p2);

assign xor_ln22_4_fu_2183_p2 = (xor_ln21_19_fu_2105_p2 ^ 64'd18446744073709551615);

assign xor_ln22_5_fu_2135_p2 = (t_98_fu_2017_p2 ^ grp_ROR_r_fu_282_ap_return);

assign xor_ln22_6_fu_2201_p2 = (xor_ln22_3_fu_2177_p2 ^ 64'd18446744073709551615);

assign xor_ln22_7_fu_2213_p2 = (xor_ln21_21_fu_2117_p2 ^ 64'd18446744073709551615);

assign xor_ln22_8_fu_2141_p2 = (grp_ROR_r_fu_289_ap_return ^ 64'd18446744073709551510);

assign xor_ln22_9_fu_2231_p2 = (xor_ln22_2_fu_2171_p2 ^ 64'd18446744073709551615);

assign xor_ln22_fu_2147_p2 = (xor_ln22_8_fu_2141_p2 ^ xor_ln22_5_fu_2135_p2);

assign xor_ln23_10_fu_2436_p2 = (xor_ln23_1_fu_2358_p2 ^ 64'd18446744073709551615);

assign xor_ln23_11_fu_2347_p2 = (t_108_reg_2924 ^ grp_ROR_r_fu_92_ap_return);

assign xor_ln23_12_fu_2352_p2 = (xor_ln22_23_fu_2324_p2 ^ grp_ROR_r_fu_99_ap_return);

assign xor_ln23_16_fu_2456_p2 = (xor_ln22_19_fu_2303_p2 ^ t_111_fu_2388_p2);

assign xor_ln23_19_fu_2506_p2 = (xor_ln23_25_fu_2500_p2 ^ t_114_fu_2462_p2);

assign xor_ln23_1_fu_2358_p2 = (xor_ln23_12_fu_2352_p2 ^ xor_ln23_11_fu_2347_p2);

assign xor_ln23_20_fu_2478_p2 = (xor_ln22_21_fu_2313_p2 ^ t_112_fu_2418_p2);

assign xor_ln23_21_fu_2518_p2 = (xor_ln23_26_fu_2512_p2 ^ grp_ROR_r_fu_204_ap_return);

assign xor_ln23_23_fu_2530_p2 = (xor_ln23_27_fu_2524_p2 ^ grp_ROR_r_fu_218_ap_return);

assign xor_ln23_25_fu_2500_p2 = (grp_ROR_r_fu_183_ap_return ^ grp_ROR_r_fu_176_ap_return);

assign xor_ln23_26_fu_2512_p2 = (t_116_fu_2484_p2 ^ grp_ROR_r_fu_211_ap_return);

assign xor_ln23_27_fu_2524_p2 = (t_113_fu_2448_p2 ^ grp_ROR_r_fu_225_ap_return);

assign xor_ln23_2_fu_2364_p2 = (xor_ln22_23_fu_2324_p2 ^ xor_ln22_21_fu_2313_p2);

assign xor_ln23_3_fu_2370_p2 = (xor_ln23_fu_2341_p2 ^ xor_ln22_19_fu_2303_p2);

assign xor_ln23_4_fu_2376_p2 = (xor_ln22_19_fu_2303_p2 ^ 64'd18446744073709551615);

assign xor_ln23_5_fu_2330_p2 = (t_105_reg_2905 ^ grp_ROR_r_fu_120_ap_return);

assign xor_ln23_6_fu_2394_p2 = (xor_ln23_3_fu_2370_p2 ^ 64'd18446744073709551615);

assign xor_ln23_7_fu_2406_p2 = (xor_ln22_21_fu_2313_p2 ^ 64'd18446744073709551615);

assign xor_ln23_8_fu_2335_p2 = (grp_ROR_r_fu_127_ap_return ^ 64'd18446744073709551525);

assign xor_ln23_9_fu_2424_p2 = (xor_ln23_2_fu_2364_p2 ^ 64'd18446744073709551615);

assign xor_ln23_fu_2341_p2 = (xor_ln23_8_fu_2335_p2 ^ xor_ln23_5_fu_2330_p2);

assign xor_ln24_10_fu_2644_p2 = (xor_ln24_1_fu_2566_p2 ^ 64'd18446744073709551615);

assign xor_ln24_11_fu_2554_p2 = (t_115_fu_2470_p2 ^ grp_ROR_r_fu_162_ap_return);

assign xor_ln24_12_fu_2560_p2 = (xor_ln23_23_fu_2530_p2 ^ grp_ROR_r_fu_169_ap_return);

assign xor_ln24_16_fu_2664_p2 = (xor_ln23_19_fu_2506_p2 ^ t_118_fu_2596_p2);

assign xor_ln24_19_fu_2714_p2 = (xor_ln24_26_fu_2708_p2 ^ grp_ROR_r_fu_261_ap_return);

assign xor_ln24_1_fu_2566_p2 = (xor_ln24_12_fu_2560_p2 ^ xor_ln24_11_fu_2554_p2);

assign xor_ln24_20_fu_2686_p2 = (xor_ln23_21_fu_2518_p2 ^ t_119_fu_2626_p2);

assign xor_ln24_21_fu_2726_p2 = (xor_ln24_28_fu_2720_p2 ^ t_121_fu_2670_p2);

assign xor_ln24_23_fu_2738_p2 = (xor_ln24_29_fu_2732_p2 ^ grp_ROR_r_fu_282_ap_return);

assign xor_ln24_25_fu_2750_p2 = (xor_ln24_30_fu_2744_p2 ^ grp_ROR_r_fu_302_ap_return);

assign xor_ln24_26_fu_2708_p2 = (t_122_fu_2678_p2 ^ grp_ROR_r_fu_254_ap_return);

assign xor_ln24_27_fu_2762_p2 = (xor_ln24_31_fu_2756_p2 ^ grp_ROR_r_fu_316_ap_return);

assign xor_ln24_28_fu_2720_p2 = (grp_ROR_r_fu_275_ap_return ^ grp_ROR_r_fu_268_ap_return);

assign xor_ln24_29_fu_2732_p2 = (t_124_fu_2700_p2 ^ grp_ROR_r_fu_289_ap_return);

assign xor_ln24_2_fu_2572_p2 = (xor_ln23_23_fu_2530_p2 ^ xor_ln23_21_fu_2518_p2);

assign xor_ln24_30_fu_2744_p2 = (t_123_fu_2692_p2 ^ grp_ROR_r_fu_309_ap_return);

assign xor_ln24_31_fu_2756_p2 = (t_120_fu_2656_p2 ^ grp_ROR_r_fu_323_ap_return);

assign xor_ln24_3_fu_2578_p2 = (xor_ln24_fu_2548_p2 ^ xor_ln23_19_fu_2506_p2);

assign xor_ln24_4_fu_2584_p2 = (xor_ln23_19_fu_2506_p2 ^ 64'd18446744073709551615);

assign xor_ln24_5_fu_2536_p2 = (t_112_fu_2418_p2 ^ grp_ROR_r_fu_190_ap_return);

assign xor_ln24_6_fu_2602_p2 = (xor_ln24_3_fu_2578_p2 ^ 64'd18446744073709551615);

assign xor_ln24_7_fu_2614_p2 = (xor_ln23_21_fu_2518_p2 ^ 64'd18446744073709551615);

assign xor_ln24_8_fu_2542_p2 = (grp_ROR_r_fu_197_ap_return ^ 64'd18446744073709551540);

assign xor_ln24_9_fu_2632_p2 = (xor_ln24_2_fu_2572_p2 ^ 64'd18446744073709551615);

assign xor_ln24_fu_2548_p2 = (xor_ln24_8_fu_2542_p2 ^ xor_ln24_5_fu_2536_p2);

endmodule //crypto_aead_encrypt_P12
