,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/projf/projf-explore.git,2020-04-25 10:21:33+00:00,Project F brings FPGAs to life with exciting open-source designs you can build on.,50,projf/projf-explore,258746878,SystemVerilog,projf-explore,3157,497,2024-04-04 08:51:44+00:00,"['fpga', 'graphics-hardware', 'oshw', 'verilog']",https://api.github.com/licenses/mit
1,https://github.com/openhwgroup/core-v-mcu.git,2020-06-25 01:14:03+00:00,"This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.",52,openhwgroup/core-v-mcu,274802727,SystemVerilog,core-v-mcu,35898,156,2024-04-08 04:19:51+00:00,"['microcontroller', 'systemverilog', 'openhwgroup', 'riscv']",
2,https://github.com/aignacio/ravenoc.git,2020-03-14 23:41:42+00:00,RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications,26,aignacio/ravenoc,247370601,SystemVerilog,ravenoc,2379,121,2024-04-04 15:29:19+00:00,"['noc', 'network-on-chip', 'axi4', 'router', 'flits', 'virtual-channels', 'mpsoc']",https://api.github.com/licenses/mit
3,https://github.com/Verdvana/AXI4_Interconnect.git,2020-03-15 11:29:33+00:00,AXI总线连接器,17,Verdvana/AXI4_Interconnect,247453264,SystemVerilog,AXI4_Interconnect,5449,73,2024-04-07 09:50:06+00:00,[],None
4,https://github.com/hdl-util/mipi-csi-2.git,2020-03-17 18:15:31+00:00,Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA,13,hdl-util/mipi-csi-2,248041702,SystemVerilog,mipi-csi-2,51,59,2024-04-04 23:01:51+00:00,[],
5,https://github.com/crossroadsfpga/enso.git,2020-03-18 17:41:54+00:00,Ensō is a high-performance streaming interface for NIC-application communication.,3,crossroadsfpga/enso,248301431,SystemVerilog,enso,3966,59,2024-04-13 18:56:41+00:00,"['fpga', 'networking', 'nic']",https://api.github.com/licenses/bsd-3-clause-clear
6,https://github.com/chipsalliance/uvm-verilator.git,2020-06-09 08:51:14+00:00,,15,chipsalliance/uvm-verilator,270950839,SystemVerilog,uvm-verilator,5120,53,2024-04-13 11:38:42+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/muneebullashariff/axi4_vip.git,2020-04-02 08:42:59+00:00,Verification IP for APB protocol,35,muneebullashariff/axi4_vip,252401201,SystemVerilog,axi4_vip,272,50,2024-04-03 04:58:51+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/ben-marshall/croyde-riscv.git,2020-03-30 20:18:44+00:00,"A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.",4,ben-marshall/croyde-riscv,251418791,SystemVerilog,croyde-riscv,772,40,2024-04-03 22:36:21+00:00,"['risc-v', 'riscv64', 'microcontroller', 'cpu', 'verilog', 'formal-verification', 'micro-controller', 'risc', 'yosys', 'cryptography', 'crypto', 'systemverilog', 'verilator', 'mit-license']",https://api.github.com/licenses/mit
9,https://github.com/justcatthefish/justctf-2019.git,2020-02-16 19:21:26+00:00,justCTF 2019 challenges sources,6,justcatthefish/justctf-2019,240951074,SystemVerilog,justctf-2019,34646,37,2023-05-30 06:09:56+00:00,[],None
10,https://github.com/ARC-Lab-UF/intel-training-modules.git,2020-04-09 15:05:59+00:00,,14,ARC-Lab-UF/intel-training-modules,254403649,SystemVerilog,intel-training-modules,10958,34,2024-04-11 04:39:58+00:00,[],None
11,https://github.com/MiSTer-devel/AtariST_MiSTer.git,2020-04-19 08:46:09+00:00,Atari ST/STe for MiSTer,15,MiSTer-devel/AtariST_MiSTer,256953279,SystemVerilog,AtariST_MiSTer,33482,26,2024-02-17 13:41:05+00:00,[],None
12,https://github.com/mcrl/soff-hardware-opae.git,2020-05-14 04:57:00+00:00,,1,mcrl/soff-hardware-opae,263818861,SystemVerilog,soff-hardware-opae,1056,25,2023-01-10 00:25:17+00:00,[],
13,https://github.com/balmerdx/sdio_linux_fpga.git,2020-03-29 08:26:17+00:00,Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S),17,balmerdx/sdio_linux_fpga,250985833,SystemVerilog,sdio_linux_fpga,6218,24,2024-04-08 16:09:18+00:00,[],None
14,https://github.com/stcmtk/fpga-webinar-2020.git,2020-05-05 16:17:08+00:00,,9,stcmtk/fpga-webinar-2020,261522839,SystemVerilog,fpga-webinar-2020,5185,24,2024-02-17 01:13:55+00:00,[],None
15,https://github.com/hdl-util/mipi-ccs.git,2020-04-10 00:02:38+00:00,Control a MIPI Camera over I2C,4,hdl-util/mipi-ccs,254504012,SystemVerilog,mipi-ccs,18,21,2024-03-25 00:00:25+00:00,"['imx219', 'mipi', 'mipi-ccs', 'fpga', 'i2c', 'camera', 'ov5647']",
16,https://github.com/vlotnik/uvm_sin_cos_table.git,2020-04-17 21:37:05+00:00,Contains source code for sin/cos table verification using UVM,3,vlotnik/uvm_sin_cos_table,256615038,SystemVerilog,uvm_sin_cos_table,264,20,2023-02-27 19:50:18+00:00,[],None
17,https://github.com/zhajio1988/ExtremeDV_UVM.git,2020-04-23 14:55:42+00:00,"UVM resource from github, run simulation use YASAsim flow",15,zhajio1988/ExtremeDV_UVM,258239573,SystemVerilog,ExtremeDV_UVM,197,20,2024-04-07 04:25:06+00:00,"['ic', 'verification', 'systemverilog', 'uvm']",None
18,https://github.com/StanfordVLSI/dragonphy2.git,2020-04-27 17:20:12+00:00,Open Source PHY v2,3,StanfordVLSI/dragonphy2,259401546,SystemVerilog,dragonphy2,167551,19,2024-04-10 15:06:46+00:00,"['high-speed', 'receiver', 'adc', 'verilog', 'systemverilog', 'analog', 'mixed-signal', 'dsp', 'equalization']",https://api.github.com/licenses/apache-2.0
19,https://github.com/recogni/svlib.git,2020-05-08 21:44:21+00:00,svlib from http://www.verilab.com/resources/svlib/,6,recogni/svlib,262434802,SystemVerilog,svlib,542,19,2024-03-13 06:11:50+00:00,[],None
20,https://github.com/pulp-platform/clint.git,2020-06-14 15:19:28+00:00,RISC-V Core Local Interrupt Controller (CLINT),5,pulp-platform/clint,272227942,SystemVerilog,clint,33,19,2024-04-02 17:01:04+00:00,[],
21,https://github.com/Verdvana/AXI_SRAM.git,2020-03-26 07:53:10+00:00,支持AXI总线协议的8k×8 SP SRAM,5,Verdvana/AXI_SRAM,250194324,SystemVerilog,AXI_SRAM,216,18,2024-03-12 08:08:55+00:00,[],None
22,https://github.com/muneebullashariff/apb_vip.git,2020-04-02 08:39:50+00:00,Verification IP for APB protocol,21,muneebullashariff/apb_vip,252400440,SystemVerilog,apb_vip,166,18,2024-03-22 10:39:17+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/SymbioticEDA/sva-demos.git,2020-04-21 13:20:09+00:00,SVA examples and demonstration,4,SymbioticEDA/sva-demos,257602200,SystemVerilog,sva-demos,153,17,2024-03-14 04:04:35+00:00,[],None
24,https://github.com/tinylabs/tinylabs-cores.git,2020-06-16 19:21:32+00:00,Fusesoc compatible rtl cores,1,tinylabs/tinylabs-cores,272793459,SystemVerilog,tinylabs-cores,380,14,2024-03-31 21:26:14+00:00,[],None
25,https://github.com/Angela-WangBo/Shenjing-RTL.git,2020-02-22 03:04:18+00:00,"This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator",1,Angela-WangBo/Shenjing-RTL,242270553,SystemVerilog,Shenjing-RTL,198,14,2024-04-11 19:11:21+00:00,[],None
26,https://github.com/Quaker762/DE10-GPU.git,2020-03-02 10:02:21+00:00,GPU for OENG1167 in Verilog HDL for DE10 series boards,1,Quaker762/DE10-GPU,244337793,SystemVerilog,DE10-GPU,69000,13,2023-05-05 13:49:43+00:00,[],https://api.github.com/licenses/gpl-3.0
27,https://github.com/muguang123/AXI_Verification.git,2020-03-22 13:21:34+00:00,Verification AXI-4 bus standard using UVM and System Verilog,1,muguang123/AXI_Verification,249187927,,AXI_Verification,45,12,2023-11-25 05:00:28+00:00,[],None
28,https://github.com/JoseIuri/UVM_Python_UVMC.git,2020-02-14 17:01:15+00:00,This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor®.,4,JoseIuri/UVM_Python_UVMC,240558170,SystemVerilog,UVM_Python_UVMC,18,12,2024-04-07 07:53:46+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/chad-q/andes-vector-riscv-dv.git,2020-05-02 05:28:19+00:00,Andes Vector Extension support added to riscv-dv,2,chad-q/andes-vector-riscv-dv,260620489,SystemVerilog,andes-vector-riscv-dv,896,12,2024-04-09 07:50:40+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/radiolok/dekatronpc.git,2020-02-16 20:32:36+00:00,DekatronPC - vacuum tube and cold-cathode tube based computer,2,radiolok/dekatronpc,240961438,SystemVerilog,dekatronpc,178436,12,2023-12-27 03:30:51+00:00,[],None
31,https://github.com/muneebullashariff/pulpino_soc_uvm_testbench.git,2020-03-23 14:45:15+00:00,UVM testbench for verifying the Pulpino SoC  ,7,muneebullashariff/pulpino_soc_uvm_testbench,249457904,SystemVerilog,pulpino_soc_uvm_testbench,33,12,2023-07-20 13:09:50+00:00,[],None
32,https://github.com/PacoReinaCampo/MPSoC-NTM.git,2020-05-03 17:25:56+00:00,Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV,2,PacoReinaCampo/MPSoC-NTM,260983393,SystemVerilog,MPSoC-NTM,75350,12,2023-08-30 18:41:48+00:00,"['neural-network', 'mpsoc', 'differentiable-neural-computer', 'neural-turing-machine']",https://api.github.com/licenses/mit
33,https://github.com/nikulshr/resnet_fpga.git,2020-04-19 02:25:42+00:00,UCSD CSE 237D Spring '20 Course Project,8,nikulshr/resnet_fpga,256896571,SystemVerilog,resnet_fpga,235049,11,2023-09-14 11:25:55+00:00,[],None
34,https://github.com/nikitabuzov/SpikingNeuralNet.git,2020-06-17 19:04:52+00:00,Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons,5,nikitabuzov/SpikingNeuralNet,273057070,SystemVerilog,SpikingNeuralNet,670,11,2024-01-26 08:13:26+00:00,[],None
35,https://github.com/fcayci/sv-digital-design.git,2020-04-24 09:54:18+00:00,SystemVerilog examples for a digital design course,9,fcayci/sv-digital-design,258472844,SystemVerilog,sv-digital-design,30,11,2023-06-09 19:33:34+00:00,"['fpga', 'verilog', 'systemverilog', 'digital-design', 'logic-design']",None
36,https://github.com/Matt8898/leg.git,2020-06-25 08:58:41+00:00,,0,Matt8898/leg,274871209,SystemVerilog,leg,64,10,2023-08-21 23:29:34+00:00,[],None
37,https://github.com/chenyangbing/UVM-example.git,2020-03-16 16:22:37+00:00,UVM ,5,chenyangbing/UVM-example,247762713,SystemVerilog,UVM-example,7,10,2024-03-16 07:25:35+00:00,"['uvm', 'systemverilog', 'systemverilog-hdl']",None
38,https://github.com/IObundle/iob-interconnect.git,2020-04-27 21:56:12+00:00,handle bus interconnection,10,IObundle/iob-interconnect,259465700,SystemVerilog,iob-interconnect,114,10,2024-01-15 04:31:30+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/dpretet/meduram.git,2020-03-12 15:36:36+00:00,Multi-port BRAM IP for ASIC and FPGA,2,dpretet/meduram,246870563,SystemVerilog,meduram,247,10,2024-03-26 06:49:27+00:00,"['bram', 'ram', 'amba', 'axi4', 'fpga', 'svut', 'yosys', 'iverilog', 'block', 'fusesoc', 'asic', 'axi4-lite', 'axi4-lite-interface', 'multi-port']",https://api.github.com/licenses/mit
40,https://github.com/hdl-util/image-processing.git,2020-06-27 04:16:37+00:00,SystemVerilog code for image processing tasks like demosaicing,3,hdl-util/image-processing,275297941,SystemVerilog,image-processing,21,9,2024-04-05 03:07:24+00:00,[],
41,https://github.com/j1s1e1/VerilogTurboCodeMaxProduct.git,2020-05-27 19:15:43+00:00,Turbo coder and decoder,5,j1s1e1/VerilogTurboCodeMaxProduct,267405926,SystemVerilog,VerilogTurboCodeMaxProduct,57,9,2024-01-08 01:12:33+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/USCPOSH/NUSADC.git,2020-02-17 20:57:33+00:00,Repository for ISSCC 2020 paper.,1,USCPOSH/NUSADC,241206464,SystemVerilog,NUSADC,11,9,2024-04-11 02:10:01+00:00,[],None
43,https://github.com/jiegec/fpnew-wrapper.git,2020-04-06 11:23:48+00:00,A chisel3 wrapper for pulp-platform/fpnew,0,jiegec/fpnew-wrapper,253476244,SystemVerilog,fpnew-wrapper,85,8,2024-01-20 14:21:54+00:00,"['chisel3', 'fpu', 'hardware-libraries']",https://api.github.com/licenses/mit
44,https://github.com/dalance/svlint-action.git,2020-02-20 10:41:00+00:00,,2,dalance/svlint-action,241858282,SystemVerilog,svlint-action,22,7,2024-02-27 10:01:34+00:00,"['systemverilog', 'github-actions']",https://api.github.com/licenses/mit
45,https://github.com/srishis/DMA8237A_VERIF.git,2020-05-09 20:41:40+00:00,Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench,1,srishis/DMA8237A_VERIF,262655333,SystemVerilog,DMA8237A_VERIF,356,7,2024-01-13 13:29:45+00:00,[],None
46,https://github.com/PacoReinaCampo/SoC-FinTech.git,2020-05-03 18:04:14+00:00,Financial Technology with SoC-NTM verified with UVM/OSVVM/FV,0,PacoReinaCampo/SoC-FinTech,260990290,SystemVerilog,SoC-FinTech,56782,7,2023-08-30 19:23:33+00:00,[],https://api.github.com/licenses/mit
47,https://github.com/chenyangbing/Memory.git,2020-03-14 15:55:02+00:00,,2,chenyangbing/Memory,247306675,SystemVerilog,Memory,6,7,2024-02-27 05:39:04+00:00,['systemverilog'],None
48,https://github.com/rubinsteina13/SV_I2S_RX_CORE.git,2020-06-03 09:08:15+00:00,Synthesizable SystemVerilog IP-Core of the I2S Receiver,2,rubinsteina13/SV_I2S_RX_CORE,269041127,SystemVerilog,SV_I2S_RX_CORE,85,7,2024-04-05 10:17:22+00:00,"['verilog', 'hdl', 'systemverilog', 'system-verilog', 'asic-design', 'i2s', 'i2s-dac', 'cpld', 'fpga', 'ip-core']",https://api.github.com/licenses/mit
49,https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller.git,2020-03-04 23:16:22+00:00,"Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT.",1,gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller,245023970,SystemVerilog,Design-and-Verification-of-DDR3-SDRAM-memory-controller,52,6,2023-10-27 02:55:58+00:00,[],None
50,https://github.com/amiq-consulting/amiq_reg_agt.git,2020-03-09 14:59:08+00:00,Register Agent,3,amiq-consulting/amiq_reg_agt,246065313,SystemVerilog,amiq_reg_agt,53,6,2022-06-30 01:33:06+00:00,[],https://api.github.com/licenses/apache-2.0
51,https://github.com/QianfengClarkShen/easy_fifo.git,2020-03-13 18:56:47+00:00,a low latency FIFO wrote in systemverilog,2,QianfengClarkShen/easy_fifo,247142084,SystemVerilog,easy_fifo,106,6,2023-09-30 01:39:57+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/Emi-Pushpam/AHB-with-FIFO.git,2020-03-04 09:02:18+00:00,UVM methodology,1,Emi-Pushpam/AHB-with-FIFO,244853389,SystemVerilog,AHB-with-FIFO,33,6,2024-02-18 05:52:12+00:00,[],None
53,https://github.com/hypernyan/hdl_generics.git,2020-05-23 12:50:05+00:00,Generic HDL components to be used in different projects,4,hypernyan/hdl_generics,266335681,SystemVerilog,hdl_generics,95,6,2023-08-07 20:58:39+00:00,[],None
54,https://github.com/anthonyabeo/digital_circuits.git,2020-06-01 20:38:07+00:00,A collection of digital logic circuits,3,anthonyabeo/digital_circuits,268627200,SystemVerilog,digital_circuits,56,6,2023-04-30 12:38:03+00:00,"['systemverilog', 'logic-design', 'logic-synthesis', 'digital-circuit']",None
55,https://github.com/artemglukhov/FLOG_BFLOAT16.git,2020-03-12 09:32:07+00:00,SystemVerilog implementation of the natural logarithm for a Floating Point Unit (FPU) employing the 16-bit brain-inspired floating-point format (bFloat).,0,artemglukhov/FLOG_BFLOAT16,246794808,SystemVerilog,FLOG_BFLOAT16,3237,6,2023-12-04 14:44:36+00:00,[],
56,https://github.com/AndyEveritt/picoMIPS.git,2020-06-03 12:58:59+00:00,Small scale picoMIPS processor to perform affine transforms. For ELEC6234 University of Southampton,0,AndyEveritt/picoMIPS,269088897,SystemVerilog,picoMIPS,724,6,2024-04-08 15:11:03+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/hiremathpriyag/i2c_uvm.git,2020-05-06 05:47:28+00:00,,2,hiremathpriyag/i2c_uvm,261663735,SystemVerilog,i2c_uvm,15932,5,2024-03-24 03:06:04+00:00,[],None
58,https://github.com/litex-hub/pythondata-cpu-blackparrot.git,2020-02-23 19:27:34+00:00,Python module containing system_verilog files for blackparrot cpu (for use with LiteX).,3,litex-hub/pythondata-cpu-blackparrot,242577527,SystemVerilog,pythondata-cpu-blackparrot,25760,5,2021-09-26 17:02:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
59,https://github.com/PacoReinaCampo/SoC-NTM.git,2020-05-03 17:24:23+00:00,Neural Turing Machine for a System on Chip verified with UVM/OSVVM/FV,2,PacoReinaCampo/SoC-NTM,260983128,SystemVerilog,SoC-NTM,76596,5,2023-08-30 18:41:46+00:00,"['neural-network', 'soc', 'differentiable-neural-computer', 'neural-turing-machine']",https://api.github.com/licenses/mit
60,https://github.com/lookwhoistalkinguvm/iic_uvm_tb.git,2020-06-01 08:03:20+00:00,I2C testbench using the UVM,2,lookwhoistalkinguvm/iic_uvm_tb,268460807,SystemVerilog,iic_uvm_tb,69,5,2024-03-30 15:01:43+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/yuxiang660/learning-systemVerilog.git,2020-05-20 15:31:04+00:00,learning notes of SystemVerilog与功能验证,2,yuxiang660/learning-systemVerilog,265608699,SystemVerilog,learning-systemVerilog,839,5,2022-07-02 02:18:42+00:00,[],None
62,https://github.com/j1s1e1/VerilogFarrowFilter.git,2020-04-19 16:36:37+00:00,Fractional interpolation using a Farrow structure,4,j1s1e1/VerilogFarrowFilter,257049403,SystemVerilog,VerilogFarrowFilter,18,5,2024-01-30 08:10:59+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/mist-devel/nes.git,2020-05-29 19:02:05+00:00,NES core,7,mist-devel/nes,267934009,SystemVerilog,nes,587,5,2023-03-05 19:25:51+00:00,[],None
64,https://github.com/hakula139/MIPS-CPU.git,2020-03-12 13:35:49+00:00,A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog,1,hakula139/MIPS-CPU,246843072,SystemVerilog,MIPS-CPU,3160,4,2023-12-26 03:33:42+00:00,"['mips-processor', 'systemverilog', 'cache', 'branch-prediction', 'pipeline']",https://api.github.com/licenses/gpl-3.0
65,https://github.com/hcyang99/rv32-core.git,2020-05-06 16:16:07+00:00,"Arbitary superscalar out-of-order RV32I core, with instruction prefetching and write-back no-write-allocate DCache.",2,hcyang99/rv32-core,261814047,SystemVerilog,rv32-core,77941,4,2023-04-04 22:12:15+00:00,"['systemverilog-hdl', 'riscv32', 'risc-processor']",None
66,https://github.com/oz-matt/Axi-Lite-SVA.git,2020-05-16 15:40:09+00:00,Assertion property files for axi lite slaves/masters,1,oz-matt/Axi-Lite-SVA,264469285,SystemVerilog,Axi-Lite-SVA,49,4,2023-05-10 21:00:57+00:00,[],None
67,https://github.com/hdl-util/clock-domain-crossing.git,2020-05-23 23:00:30+00:00,Utilities for clock-domain crossing with an FPGA,2,hdl-util/clock-domain-crossing,266433518,SystemVerilog,clock-domain-crossing,7,4,2023-09-23 20:30:59+00:00,"['clock-synchronization', 'clock-domain-crossing', 'clock-domains', 'fpga', 'systemverilog', 'verilog']",
68,https://github.com/lowRISC/gsoc-sim-mem.git,2020-06-01 10:17:57+00:00,A simulated memory controller for use in FPGA designs that want to model real system performance,0,lowRISC/gsoc-sim-mem,268489401,SystemVerilog,gsoc-sim-mem,145,4,2021-07-12 13:32:03+00:00,[],https://api.github.com/licenses/apache-2.0
69,https://github.com/PacoReinaCampo/PU-NTM.git,2020-05-03 21:42:41+00:00,Neural Turing Machine for a Processing Unit verified with UVM/OSVVM/FV,2,PacoReinaCampo/PU-NTM,261026514,SystemVerilog,PU-NTM,89965,4,2023-08-29 18:53:44+00:00,"['neural-network', 'pu', 'differentiable-neural-computer', 'neural-turing-machine']",https://api.github.com/licenses/mit
70,https://github.com/fifthheaven/SMC_Verification.git,2020-04-28 02:07:36+00:00,verify SMC via UVM,0,fifthheaven/SMC_Verification,259506129,SystemVerilog,SMC_Verification,42,4,2023-08-03 07:24:25+00:00,[],None
71,https://github.com/supranational/vdf-fpga-round3-results.git,2020-03-06 18:19:32+00:00,Results from the final round of the VDF competition focused on alternate constructions.,2,supranational/vdf-fpga-round3-results,245489096,SystemVerilog,vdf-fpga-round3-results,2273,4,2023-05-29 14:45:56+00:00,[],
72,https://github.com/karthik-0398/picoMIPS.git,2020-06-11 08:41:47+00:00,picoMIPS processor doing affine transformation,1,karthik-0398/picoMIPS,271495678,SystemVerilog,picoMIPS,17340,4,2024-04-11 10:27:48+00:00,[],https://api.github.com/licenses/mit
73,https://github.com/rubinsteina13/SV_CLARKE_TRANSFORMATION_CORES.git,2020-02-29 14:18:15+00:00,Synthesizable SystemVerilog IP-Cores of the Forward and Backward Clarke Transformation,0,rubinsteina13/SV_CLARKE_TRANSFORMATION_CORES,243981472,SystemVerilog,SV_CLARKE_TRANSFORMATION_CORES,25,4,2024-02-26 00:11:46+00:00,"['systemverilog', 'verilog', 'fpga', 'digital-signal-processing', 'asic-design', 'digital-design', 'cpld', 'ip-core']",https://api.github.com/licenses/mit
74,https://github.com/HaogeL/apb_uart_UVM_structure.git,2020-02-15 11:56:18+00:00,,0,HaogeL/apb_uart_UVM_structure,240701185,SystemVerilog,apb_uart_UVM_structure,95,4,2024-03-15 13:28:57+00:00,[],None
75,https://github.com/PacoReinaCampo/PU-DV.git,2020-03-04 03:17:00+00:00,Processing Unit verified with UVM/OSVVM/FV,4,PacoReinaCampo/PU-DV,244796832,SystemVerilog,PU-DV,14315,4,2024-02-24 10:30:38+00:00,"['risc-v', 'openrisc', 'msp340', 'pu', 'uvm', 'osvvm', 'formal-verification']",https://api.github.com/licenses/mit
76,https://github.com/mateuspinto/simplified-mips-pipeline.git,2020-06-20 14:20:01+00:00,A synthesizable simplified MIPS written in System Verilog,0,mateuspinto/simplified-mips-pipeline,273722117,SystemVerilog,simplified-mips-pipeline,23,4,2022-10-12 15:00:33+00:00,"['systemverilog', 'systemverilog-hdl', 'mips', 'hardware', 'hardware-designs']",None
77,https://github.com/neofangnv/core-v-isg.git,2020-04-20 06:44:28+00:00,RISC-V Random Instruction Stream Generator,3,neofangnv/core-v-isg,257194742,SystemVerilog,core-v-isg,127,4,2024-01-11 07:01:58+00:00,[],
78,https://github.com/PacoReinaCampo/MPSoC-MPI.git,2020-02-23 15:10:56+00:00,Message Passing Interface for MPSoC,1,PacoReinaCampo/MPSoC-MPI,242538742,SystemVerilog,MPSoC-MPI,18411,3,2023-03-31 16:26:15+00:00,"['ahb3-lite', 'wishbone']",https://api.github.com/licenses/mit
79,https://github.com/mankelly/VerilogProjects.git,2020-02-24 19:42:59+00:00,All projects that utilize the Verilog & SystemVerilog HDL's.,1,mankelly/VerilogProjects,242827170,SystemVerilog,VerilogProjects,616,3,2022-11-02 06:29:35+00:00,"['verilog', 'systemverilog', 'fpga', 'xilinx', 'embedded-systems', 'system-on-chip']",None
80,https://github.com/ShanghaitechGeekPie/FPGA-tutorial.git,2020-06-27 11:12:01+00:00,A self tutorial to let you gain some naive knowledge about FPGA,1,ShanghaitechGeekPie/FPGA-tutorial,275355477,SystemVerilog,FPGA-tutorial,5380,3,2024-02-19 10:48:15+00:00,[],None
81,https://github.com/PacoReinaCampo/MPSoC-SPRAM.git,2020-02-23 15:15:14+00:00,Single-Port RAM for Instruction & Data for MPSoC,2,PacoReinaCampo/MPSoC-SPRAM,242539390,SystemVerilog,MPSoC-SPRAM,16425,3,2024-01-12 18:12:05+00:00,"['ahb3-lite', 'wishbone']",https://api.github.com/licenses/mit
82,https://github.com/PineXmas/ece593_axi4lite_verification.git,2020-05-27 06:47:39+00:00,,4,PineXmas/ece593_axi4lite_verification,267242567,SystemVerilog,ece593_axi4lite_verification,72,3,2023-08-26 08:18:25+00:00,[],None
83,https://github.com/hchsiao/axis_image_vip.git,2020-05-08 16:24:21+00:00,,0,hchsiao/axis_image_vip,262372205,SystemVerilog,axis_image_vip,451,3,2023-03-14 09:23:03+00:00,[],None
84,https://github.com/verification-gentleman-blog/comparison-of-formal-and-simulation.git,2020-05-01 10:26:07+00:00,,4,verification-gentleman-blog/comparison-of-formal-and-simulation,260432409,SystemVerilog,comparison-of-formal-and-simulation,145,3,2023-01-18 07:33:30+00:00,[],https://api.github.com/licenses/apache-2.0
85,https://github.com/MattiaMartignoni/bfloat16_Exponential.git,2020-04-21 09:33:45+00:00,SystemVerilog module implementing the exponential function for bfloat16 numbers using both Cordic and Taylor algorithms,1,MattiaMartignoni/bfloat16_Exponential,257546494,SystemVerilog,bfloat16_Exponential,184321,3,2024-04-04 07:37:00+00:00,[],None
86,https://github.com/tudortimi/uvm-extras.git,2020-05-03 07:57:11+00:00,Extensions to the UVM,2,tudortimi/uvm-extras,260854774,SystemVerilog,uvm-extras,35,3,2023-08-28 17:30:41+00:00,[],https://api.github.com/licenses/apache-2.0
87,https://github.com/gvilardefarias/Hardware-Data-Structures.git,2020-03-29 03:49:19+00:00,"A systemverilog implementation of the data structures: priority queue, queue and stack",1,gvilardefarias/Hardware-Data-Structures,250948298,SystemVerilog,Hardware-Data-Structures,10,3,2024-02-06 15:15:27+00:00,"['hardware', 'hdl', 'verilog', 'systemverilog', 'rtl', 'data-structures', 'open-hardware', 'hardware-description-language', 'system-verilog', 'system', 'priority-queue', 'stack', 'fifo']",None
88,https://github.com/elifnurisman/XOHW20_128_RISCV_ISA_Extension.git,2020-06-25 11:15:34+00:00,Repository for Xilinx Open Hardware 2020 Competition of Group #128 ,1,elifnurisman/XOHW20_128_RISCV_ISA_Extension,274896639,SystemVerilog,XOHW20_128_RISCV_ISA_Extension,3724,3,2022-12-07 21:18:02+00:00,[],https://api.github.com/licenses/gpl-3.0
89,https://github.com/PrintedComputing/TP-ISA-Core.git,2020-04-27 02:03:15+00:00,,0,PrintedComputing/TP-ISA-Core,259179343,SystemVerilog,TP-ISA-Core,264,3,2023-01-23 14:32:28+00:00,[],None
90,https://github.com/MazinLab/mkidgen3_blocks.git,2020-05-20 18:28:24+00:00,Collection of gen3 readout FPGA blocks and submodules for Vivado,0,MazinLab/mkidgen3_blocks,265653324,SystemVerilog,mkidgen3_blocks,117,3,2024-01-04 15:23:40+00:00,[],None
91,https://github.com/PacoReinaCampo/MPSoC-GPIO.git,2020-02-23 15:11:46+00:00,General Purpose Input Output for MPSoC,4,PacoReinaCampo/MPSoC-GPIO,242538853,SystemVerilog,MPSoC-GPIO,18677,3,2023-03-31 16:26:11+00:00,"['ahb3-lite', 'wishbone']",https://api.github.com/licenses/mit
92,https://github.com/raminrasoulinezhad/MLBlocks.git,2020-04-06 07:33:10+00:00,,0,raminrasoulinezhad/MLBlocks,253426748,SystemVerilog,MLBlocks,102989,3,2024-03-22 08:08:39+00:00,[],None
93,https://github.com/PacoReinaCampo/MPSoC-UART.git,2020-02-23 15:12:48+00:00,Universal Asynchronous Receiver-Transmitter for MPSoC,3,PacoReinaCampo/MPSoC-UART,242539018,SystemVerilog,MPSoC-UART,19530,3,2024-02-11 04:56:03+00:00,"['ahb3-lite', 'wishbone']",https://api.github.com/licenses/mit
94,https://github.com/maban-b/AHB_Lite.git,2020-06-15 06:43:59+00:00,,0,maban-b/AHB_Lite,272362157,SystemVerilog,AHB_Lite,21,2,2022-11-14 16:06:21+00:00,[],None
95,https://github.com/lsteveol/gr_uvm_reg_agent.git,2020-04-29 17:43:33+00:00,UVM Register Agent used with the gen_regs flow,0,lsteveol/gr_uvm_reg_agent,259998465,SystemVerilog,gr_uvm_reg_agent,53,2,2023-04-26 03:39:57+00:00,[],https://api.github.com/licenses/apache-2.0
96,https://github.com/mharvy/OperationTadpole.git,2020-04-24 18:52:52+00:00,Converts pytorch models into System Verilog that can run on FPGA,0,mharvy/OperationTadpole,258597533,SystemVerilog,OperationTadpole,46,2,2023-12-11 00:07:44+00:00,[],None
97,https://github.com/letitbe0201/NXP-SAC57D54H-SMC-Verification.git,2020-04-17 06:55:17+00:00,,0,letitbe0201/NXP-SAC57D54H-SMC-Verification,256426210,SystemVerilog,NXP-SAC57D54H-SMC-Verification,316,2,2024-03-12 06:25:16+00:00,[],None
98,https://github.com/johnmatson/fpga-channel-strip.git,2020-03-12 02:04:00+00:00,A real-time FPGA audio processing channel strip.,1,johnmatson/fpga-channel-strip,246721654,SystemVerilog,fpga-channel-strip,649113,2,2023-01-11 21:32:59+00:00,[],None
99,https://github.com/kristoforlovsky/asicde-SystemVerilog-visualization-test.git,2020-04-27 11:45:50+00:00,Mainly testing repository for our web IDE tool processing SystemVerilog language and visualizing them as block diagrams,0,kristoforlovsky/asicde-SystemVerilog-visualization-test,259297663,SystemVerilog,asicde-SystemVerilog-visualization-test,48,2,2021-02-27 15:15:12+00:00,[],None
100,https://github.com/melike1818/CS223-LABS.git,2020-05-07 21:10:24+00:00,CS223 Digital Design Lab Assignments (System Verilog),0,melike1818/CS223-LABS,262159278,SystemVerilog,CS223-LABS,4684,2,2023-11-23 15:12:01+00:00,[],None
101,https://github.com/xycfwrj/mipi-csi-tx.git,2020-04-09 03:55:52+00:00,"mipi csi tx dphy, on intel MAX10",1,xycfwrj/mipi-csi-tx,254266277,SystemVerilog,mipi-csi-tx,15,2,2020-04-13 04:36:41+00:00,[],None
102,https://github.com/ufukpalpas/Cellular-automata-game.git,2020-03-20 09:28:53+00:00,An cellular automata game for a 8x8 matrix on the BetiBoard. (requires Basys3 board),0,ufukpalpas/Cellular-automata-game,248716360,SystemVerilog,Cellular-automata-game,64,2,2020-12-13 11:13:08+00:00,"['systemverilog', 'vivado', 'xilinx', 'basys3', 'basys3-fpga', 'cellular-automata']",https://api.github.com/licenses/apache-2.0
103,https://github.com/blu2018/OpenTitan.git,2020-06-22 21:35:56+00:00,,0,blu2018/OpenTitan,274247247,SystemVerilog,OpenTitan,15642,2,2021-12-07 06:34:28+00:00,[],https://api.github.com/licenses/apache-2.0
104,https://github.com/minjiexm/svlib_0.5.git,2020-05-19 14:17:35+00:00,"svlib is a free, open-source library of utility functions for SystemVerilog. It includes file and string manipulation functions, full regular expression search/replace, easy reading and writing of configuration files, access to environment variables and wall-clock time, and much more. This project was presented at DVCon 2014.",0,minjiexm/svlib_0.5,265267318,SystemVerilog,svlib_0.5,540,2,2021-12-29 17:01:13+00:00,[],None
105,https://github.com/raja10rajesh/UVM_ethernet_Switch.git,2020-05-18 15:59:55+00:00,UVM testing methodology for ethernet switch,1,raja10rajesh/UVM_ethernet_Switch,264989966,SystemVerilog,UVM_ethernet_Switch,119,2,2022-08-25 09:49:15+00:00,[],None
106,https://github.com/Hazematman/Haze-Pixel-Processor.git,2020-04-06 22:43:41+00:00,A homebrew PPU written in system verilog,0,Hazematman/Haze-Pixel-Processor,253632431,SystemVerilog,Haze-Pixel-Processor,37,2,2023-12-05 15:18:23+00:00,[],None
107,https://github.com/estejairo/muon-daq.git,2020-05-25 14:21:06+00:00,Muon Detector DAQ,0,estejairo/muon-daq,266798596,SystemVerilog,muon-daq,44942,2,2022-07-11 06:45:28+00:00,[],None
108,https://github.com/Lombiq/Hastlayer-Hardware-Framework---Vitis.git,2020-03-28 22:52:18+00:00,Hardware-side component of Hastlayer for Xilinx Vitis FPGAs. See https://hastlayer.com for details.,2,Lombiq/Hastlayer-Hardware-Framework---Vitis,250909649,SystemVerilog,Hastlayer-Hardware-Framework---Vitis,7169,2,2023-02-15 20:18:03+00:00,"['fpga', 'vitis', 'xilinx']",https://api.github.com/licenses/bsd-3-clause
109,https://github.com/PacoReinaCampo/MPSoC-FinTech.git,2020-05-03 18:04:59+00:00,Financial Technology with MPSoC-NTM verified with UVM/OSVVM/FV,1,PacoReinaCampo/MPSoC-FinTech,260990403,SystemVerilog,MPSoC-FinTech,57607,2,2023-08-30 19:23:34+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/armleo/ArmleoCPU.git,2020-02-22 13:22:34+00:00,"ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set",0,armleo/ArmleoCPU,242345446,SystemVerilog,ArmleoCPU,2458,2,2023-09-27 03:51:05+00:00,"['risc-v', 'riscv32', 'risc', 'verilog', 'mmu', 'cpu', 'cache', 'linux', 'sbi', 'atomics']",https://api.github.com/licenses/gpl-3.0
111,https://github.com/jnestor/systolic_pq.git,2020-04-22 18:46:40+00:00,A SystemVerilog implementation of Lieserson's Systolic Priority Queue,2,jnestor/systolic_pq,257990530,SystemVerilog,systolic_pq,9,2,2021-04-30 05:42:20+00:00,[],None
112,https://github.com/Smattacus/pipelined-mips.git,2020-02-16 04:50:15+00:00,"Pipelined MIPS processor based on Harris & Harris Digital Design and Computer Architecture, 2nd Ed.",0,Smattacus/pipelined-mips,240833266,SystemVerilog,pipelined-mips,424,2,2022-12-07 04:14:51+00:00,[],None
113,https://github.com/roman-pogorelov/verlib.git,2020-05-11 18:36:19+00:00,Library of different Verilog/SystemVerilog components for FPGA implementation,0,roman-pogorelov/verlib,263126199,SystemVerilog,verlib,489,2,2024-03-25 15:11:09+00:00,[],None
114,https://github.com/ErickOF/VGA-Controller-FPGA.git,2020-02-17 20:49:05+00:00,,0,ErickOF/VGA-Controller-FPGA,241205026,SystemVerilog,VGA-Controller-FPGA,7,2,2023-08-26 17:00:58+00:00,"['systemverilog', 'vga-controller']",None
115,https://github.com/SumitMondal/wormholeRouter.git,2020-03-27 18:50:02+00:00,RTL NoC Router with Wormhole Flow Control,0,SumitMondal/wormholeRouter,250618982,SystemVerilog,wormholeRouter,19,2,2022-06-17 11:29:24+00:00,[],None
116,https://github.com/roman-pogorelov/sata_ipcore.git,2020-05-11 19:03:17+00:00,SATA host core for Intel (Altera) FPGAs,1,roman-pogorelov/sata_ipcore,263132289,SystemVerilog,sata_ipcore,6499,2,2023-06-26 16:02:16+00:00,[],None
117,https://github.com/wyt2000/ustc-nscscc-2020-1.git,2020-06-10 12:30:12+00:00,USTC NSCSCC-2020-1,2,wyt2000/ustc-nscscc-2020-1,271271271,SystemVerilog,ustc-nscscc-2020-1,35226,2,2020-08-25 00:54:16+00:00,[],None
118,https://github.com/alanmimms/kl10.git,2020-02-14 19:15:10+00:00,"KL10PV (also called ""model B"") CPU implemented in SystemVerilog for Xilinx FPGA from MP00301_KL10PV_Jun80 PDFs trying to remain faithful to the original while I learn Verilog",0,alanmimms/kl10,240581513,SystemVerilog,kl10,233488,2,2021-04-13 03:12:21+00:00,"['fpga', 'systemverilog', 'pdp-10', 'mainframe-emulator', 'verilog-hdl', 'systemverilog-hdl']",https://api.github.com/licenses/mit
119,https://github.com/PacoReinaCampo/MPSoC-MPRAM.git,2020-02-23 15:13:53+00:00,Multi-Port RAM for Instruction & Data for MPSoC,4,PacoReinaCampo/MPSoC-MPRAM,242539177,SystemVerilog,MPSoC-MPRAM,19045,2,2024-01-12 18:12:05+00:00,"['ahb3-lite', 'wishbone']",https://api.github.com/licenses/mit
120,https://github.com/konstantinosskoutelis/Connect-4-FPGA.git,2020-06-10 08:22:09+00:00,,0,konstantinosskoutelis/Connect-4-FPGA,271220534,SystemVerilog,Connect-4-FPGA,1410,2,2021-04-11 17:50:03+00:00,[],None
121,https://github.com/redrabbit329/Vitis-AI.git,2020-03-04 00:51:37+00:00,Xilinx Vitis-AI Mirroring & Practice,0,redrabbit329/Vitis-AI,244774809,SystemVerilog,Vitis-AI,443776,2,2022-03-18 18:28:23+00:00,[],https://api.github.com/licenses/apache-2.0
122,https://github.com/fpgasystems/bit_serial_kmeans.git,2020-03-19 11:10:53+00:00,,3,fpgasystems/bit_serial_kmeans,248482338,SystemVerilog,bit_serial_kmeans,53,2,2023-07-25 10:31:53+00:00,[],None
123,https://github.com/selvaruban-johnson/AMBA_APB_SV.git,2020-06-14 17:57:14+00:00,,0,selvaruban-johnson/AMBA_APB_SV,272255553,SystemVerilog,AMBA_APB_SV,33,2,2021-11-11 09:45:33+00:00,[],None
124,https://github.com/rubinsteina13/SV_DSM_CORE.git,2020-06-03 08:49:25+00:00,Synthesizable SystemVerilog IP-Core of the First-Order Delta-Sigma Modulator,1,rubinsteina13/SV_DSM_CORE,269037071,SystemVerilog,SV_DSM_CORE,52,2,2022-05-20 08:38:47+00:00,"['verilog', 'system-verilog', 'asic-design', 'ip-core', 'cpld', 'fpga', 'digital-signal-processing', 'dac']",https://api.github.com/licenses/mit
125,https://github.com/megora/SERDES.git,2020-04-07 17:51:18+00:00,"A serial to parallel converter (SERDES) which can be switched between 8, 10 and 12 bit.",1,megora/SERDES,253870801,SystemVerilog,SERDES,232,2,2023-10-20 08:29:36+00:00,[],None
126,https://github.com/hdl-util/gray-code.git,2020-05-23 20:21:40+00:00,Generate a gray code of arbitrary width in SystemVerilog,1,hdl-util/gray-code,266413207,SystemVerilog,gray-code,10,2,2022-04-12 07:32:17+00:00,"['systemverilog', 'graycode', 'gray-code', 'gray', 'code', 'fpga', 'coding']",
127,https://github.com/PacoReinaCampo/gnudebian.git,2020-05-03 20:39:31+00:00,Distribution for RTOS,2,PacoReinaCampo/gnudebian,261016757,SystemVerilog,gnudebian,10139,2,2023-01-18 16:03:21+00:00,[],https://api.github.com/licenses/mit
128,https://github.com/taraBarghian/multi-cycle-RISK-V-CPU.git,2020-06-23 07:36:42+00:00,Multi-Cycle Processor Design & Implementation  The final project of computer architecture course (SBU),0,taraBarghian/multi-cycle-RISK-V-CPU,274340480,SystemVerilog,multi-cycle-RISK-V-CPU,13,2,2021-07-23 16:45:50+00:00,[],None
129,https://github.com/CarlosH14/Arquitectura-UTP.git,2020-05-28 23:29:19+00:00,Procesador Monociclo,0,CarlosH14/Arquitectura-UTP,267718898,SystemVerilog,Arquitectura-UTP,1764,2,2021-11-25 00:40:08+00:00,[],https://api.github.com/licenses/bsd-3-clause
130,https://github.com/Jimmyokok/MIPS.git,2020-04-24 14:31:32+00:00,Assignments of ICS-Spring20-Fudan,0,Jimmyokok/MIPS,258535963,SystemVerilog,MIPS,1768,2,2022-09-16 03:48:05+00:00,[],None
131,https://github.com/hdl-util/rand.git,2020-06-26 15:23:57+00:00,"Random number generators such as LFSRs, LHCAs",1,hdl-util/rand,275187361,SystemVerilog,rand,16,2,2023-08-30 13:59:52+00:00,[],
132,https://github.com/wedddy0707/CPUEX_x86-64.git,2020-03-01 15:07:59+00:00,x86-64のコアを書きたい,0,wedddy0707/CPUEX_x86-64,244170467,SystemVerilog,CPUEX_x86-64,270,2,2022-03-23 07:56:44+00:00,[],None
133,https://github.com/agarwal-220196/Multicore-Mesi-protocol-verification.git,2020-05-19 03:52:57+00:00,,0,agarwal-220196/Multicore-Mesi-protocol-verification,265137814,SystemVerilog,Multicore-Mesi-protocol-verification,40842,2,2021-10-13 16:26:06+00:00,[],None
134,https://github.com/minjiexm/uvm-1.1d.git,2020-04-08 06:23:52+00:00,uvm-1.1d source code,0,minjiexm/uvm-1.1d,254003342,SystemVerilog,uvm-1.1d,2841,2,2023-03-05 17:14:32+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/pulp-platform/afe_readout_subsystem.git,2020-03-27 18:17:02+00:00,AFE Readout Subsystem,1,pulp-platform/afe_readout_subsystem,250611226,SystemVerilog,afe_readout_subsystem,69,2,2024-04-07 05:18:43+00:00,[],
136,https://github.com/selvaruban-johnson/APB_UVM.git,2020-06-14 17:52:04+00:00,,0,selvaruban-johnson/APB_UVM,272254659,SystemVerilog,APB_UVM,12,2,2023-02-15 10:47:44+00:00,[],None
137,https://github.com/lookout1992/sync-fifo.git,2020-06-10 03:31:35+00:00,"code for sync-fifo, the reading time of SARM is delayed 1 cycle.",0,lookout1992/sync-fifo,271170435,SystemVerilog,sync-fifo,12,1,2020-06-29 14:31:26+00:00,[],None
138,https://github.com/weibes/EE371Labs.git,2020-05-17 18:25:00+00:00,,0,weibes/EE371Labs,264730444,SystemVerilog,EE371Labs,11691,1,2021-05-20 18:47:51+00:00,[],None
139,https://github.com/DSVtool/ahb2apb.git,2020-05-25 13:21:08+00:00,,0,DSVtool/ahb2apb,266784721,SystemVerilog,ahb2apb,114,1,2020-10-20 15:49:13+00:00,[],None
140,https://github.com/icepear-jzx/USTC-CA-2020.git,2020-04-05 10:45:00+00:00,,0,icepear-jzx/USTC-CA-2020,253211328,SystemVerilog,USTC-CA-2020,30005,1,2020-08-30 09:00:32+00:00,[],None
141,https://github.com/Codetector1374/tiny_rv32.git,2020-04-11 20:26:32+00:00,,0,Codetector1374/tiny_rv32,254949378,SystemVerilog,tiny_rv32,30,1,2021-01-25 21:44:34+00:00,[],None
142,https://github.com/yg2m19/cycle_computer.git,2020-06-12 15:05:59+00:00,ELEC6231 VLSI Project/ Systemverilog code of cycle computer,0,yg2m19/cycle_computer,271826241,SystemVerilog,cycle_computer,3271,1,2020-06-12 16:07:43+00:00,[],None
143,https://github.com/oz-matt/UVM-simprisc-ws.git,2020-06-10 05:58:12+00:00,UVM testing suite for the SimpRisc CPU,1,oz-matt/UVM-simprisc-ws,271191686,SystemVerilog,UVM-simprisc-ws,22330,1,2022-01-04 07:49:04+00:00,[],None
144,https://github.com/litex-hub/pythondata-cpu-cv32e40p.git,2020-05-20 17:20:18+00:00,Python module containing system_verilog files for cv32e40p cpu (for use with LiteX).,5,litex-hub/pythondata-cpu-cv32e40p,265636711,SystemVerilog,pythondata-cpu-cv32e40p,3301,1,2022-01-10 18:04:22+00:00,[],
145,https://github.com/vogelpi/vendor_example.git,2020-02-20 19:43:58+00:00,A simple example showing how to use the OT vendor tool for using the usbdev in another project.,0,vogelpi/vendor_example,241974359,SystemVerilog,vendor_example,104,1,2023-11-27 10:00:31+00:00,[],None
146,https://github.com/iis-eth-zurich/hemera.git,2020-06-16 14:56:51+00:00,Hemera: Integrating a PULP Cluster With a Microcontroller Host Processor Using the HERO Framework,1,iis-eth-zurich/hemera,272737234,SystemVerilog,hemera,31456,1,2021-05-19 06:23:29+00:00,[],None
147,https://github.com/ErickOF/CE4301-ASIP-for-decryption-using-RSA.git,2020-06-01 01:10:31+00:00,,0,ErickOF/CE4301-ASIP-for-decryption-using-RSA,268394456,SystemVerilog,CE4301-ASIP-for-decryption-using-RSA,6758,1,2023-12-26 00:13:37+00:00,[],None
148,https://github.com/briansune/kintex-7-HDMI-LoopBack.git,2020-05-13 00:59:37+00:00,,0,briansune/kintex-7-HDMI-LoopBack,263489299,SystemVerilog,kintex-7-HDMI-LoopBack,1325,1,2022-03-30 20:56:13+00:00,"['fpga', 'hdmi', 'verilog', 'vhdl', 'pcb']",https://api.github.com/licenses/gpl-3.0
149,https://github.com/sid-xyz/NeuralNet.git,2020-04-20 16:12:58+00:00,Neural Network in Verilog - Work in Progress,0,sid-xyz/NeuralNet,257336323,SystemVerilog,NeuralNet,48,1,2021-10-16 11:25:00+00:00,"['neural-network', 'machine-learning', 'verilog', 'fpga', 'academic-project']",https://api.github.com/licenses/mit
150,https://github.com/pawarsumeet81/Design-and-Verification-of-DDR3-Memory-Controller-using-SystemVerilog.git,2020-03-30 03:11:50+00:00,Design-and-Verification-of-DDR3-Memory-Controller-using-SystemVerilog,0,pawarsumeet81/Design-and-Verification-of-DDR3-Memory-Controller-using-SystemVerilog,251188808,SystemVerilog,Design-and-Verification-of-DDR3-Memory-Controller-using-SystemVerilog,53,1,2020-11-22 08:59:11+00:00,[],None
151,https://github.com/hdlguy/AD7946.git,2020-03-31 15:05:11+00:00,logic to control the TI AD7946,0,hdlguy/AD7946,251639260,SystemVerilog,AD7946,28,1,2024-01-04 13:55:34+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/Connie120/CNN.git,2020-05-12 20:21:37+00:00,CMU research CNN,0,Connie120/CNN,263443649,SystemVerilog,CNN,51256,1,2020-08-10 19:51:25+00:00,[],None
153,https://github.com/wilson07code/Asynchronous_fifo_UVM.git,2020-05-17 13:46:37+00:00,,1,wilson07code/Asynchronous_fifo_UVM,264676861,SystemVerilog,Asynchronous_fifo_UVM,43,1,2023-03-29 20:20:22+00:00,[],None
154,https://github.com/RiordanPelayo/MIPS.git,2020-04-18 04:00:31+00:00,MIPS proccesor written in SystemVerilog,1,RiordanPelayo/MIPS,256665626,SystemVerilog,MIPS,2838,1,2020-05-28 14:20:18+00:00,[],None
155,https://github.com/bluewww/catv-riscv.git,2020-03-11 11:19:10+00:00,A small minimal RISC-V RV32 I core,0,bluewww/catv-riscv,246551404,SystemVerilog,catv-riscv,30,1,2023-01-04 07:55:11+00:00,[],None
156,https://github.com/gsw73/classifier.git,2020-06-20 23:02:35+00:00,A module to do lookup and classification using cuckoo hashing.,1,gsw73/classifier,273797672,SystemVerilog,classifier,44,1,2022-07-18 08:55:17+00:00,[],None
157,https://github.com/AndresCasasola/fpga.git,2020-02-21 09:36:24+00:00,Developing with FPGA,0,AndresCasasola/fpga,242103577,SystemVerilog,fpga,15576,1,2022-04-12 21:59:49+00:00,[],https://api.github.com/licenses/gpl-3.0
158,https://github.com/RedFlag2017/ovm_tutorial.git,2020-06-15 12:28:26+00:00,This is a tutorial for OVM (Open Verification Methodology) testbench .,0,RedFlag2017/ovm_tutorial,272432685,SystemVerilog,ovm_tutorial,10,1,2022-06-10 18:08:49+00:00,"['ovm', 'testbench']",None
159,https://github.com/GLYgly-yiyi/fpga_maibo_vga.git,2020-04-22 07:50:02+00:00,,0,GLYgly-yiyi/fpga_maibo_vga,257829707,SystemVerilog,fpga_maibo_vga,97,1,2020-04-22 09:26:23+00:00,[],None
160,https://github.com/lisazaher/cpu-parallel.git,2020-04-24 17:27:49+00:00,16 Bit Processor Parallelized across 4 steps to achieve an IPC of 1. (designed in ECE342 - Computer Hardware),0,lisazaher/cpu-parallel,258578419,SystemVerilog,cpu-parallel,9135,1,2023-01-09 04:02:37+00:00,[],None
161,https://github.com/MspecialK/BFloat16-SQRT-using-Goldschmidt-s-Algorithm.git,2020-04-21 15:04:27+00:00,Implementation in System Verilog the Goldschmidt's algorithm for the square root and the inverse square root computation.,0,MspecialK/BFloat16-SQRT-using-Goldschmidt-s-Algorithm,257632138,SystemVerilog,BFloat16-SQRT-using-Goldschmidt-s-Algorithm,794,1,2024-02-06 21:36:27+00:00,[],None
162,https://github.com/bansil-vaghasiya/Permutation-engine-for-SHA-3-256-algorithm-.git,2020-06-12 06:35:05+00:00,Verilog code for Permutation engine for SHA-3 256 algorithm ,0,bansil-vaghasiya/Permutation-engine-for-SHA-3-256-algorithm-,271726700,SystemVerilog,Permutation-engine-for-SHA-3-256-algorithm-,592,1,2024-04-06 23:00:13+00:00,[],None
163,https://github.com/akseltorgerson/ECE551-FinalDesign-EBike.git,2020-02-27 15:10:19+00:00,An FPGA design to control an E-Bike,0,akseltorgerson/ECE551-FinalDesign-EBike,243546406,SystemVerilog,ECE551-FinalDesign-EBike,58313,1,2023-04-18 03:36:35+00:00,[],None
164,https://github.com/nbhatt15397/ECE-551.git,2020-05-29 20:11:08+00:00,This repo comprises of all the verilog programs worked on during the Spring'20 semester. ,0,nbhatt15397/ECE-551,267946090,SystemVerilog,ECE-551,34906,1,2023-10-16 15:27:21+00:00,[],None
165,https://github.com/MilanSimin/Projekat.git,2020-04-06 16:37:30+00:00,,0,MilanSimin/Projekat,253556958,SystemVerilog,Projekat,2753,1,2020-07-06 13:07:39+00:00,[],None
166,https://github.com/rotembarr/coronarepo.git,2020-03-15 17:11:16+00:00,,0,rotembarr/coronarepo,247512821,SystemVerilog,coronarepo,15815,1,2020-05-04 17:09:28+00:00,[],None
167,https://github.com/JunnanLi/Pipelined-Programmable-Parser.git,2020-03-19 07:28:37+00:00,A Pipelined Programmable Parser,1,JunnanLi/Pipelined-Programmable-Parser,248437951,SystemVerilog,Pipelined-Programmable-Parser,3667,1,2024-04-02 15:16:55+00:00,"['verilog', 'fpga', 'packet-parser']",https://api.github.com/licenses/mit
168,https://github.com/pawarsumeet81/Verification-of-AMBA-AXI4-Lite-protocol.git,2020-06-26 03:04:26+00:00,,0,pawarsumeet81/Verification-of-AMBA-AXI4-Lite-protocol,275062268,SystemVerilog,Verification-of-AMBA-AXI4-Lite-protocol,13,1,2022-06-23 18:01:54+00:00,[],None
169,https://github.com/passant23/CNN-Convolutional-Neural-Network.git,2020-06-22 12:06:07+00:00,CNN- Convolutional Neural Network (SystemVerilog),0,passant23/CNN-Convolutional-Neural-Network,274126170,SystemVerilog,CNN-Convolutional-Neural-Network,4880,1,2022-11-25 20:59:20+00:00,[],None
170,https://github.com/kenzhang82/freedom-sandbox.git,2020-04-12 03:48:58+00:00,Complete simulation environment for SiFive freedom RISCV CPU platforms,1,kenzhang82/freedom-sandbox,255003542,SystemVerilog,freedom-sandbox,63,1,2021-03-21 17:11:21+00:00,"['riscv', 'rocketchip', 'cpu', 'verilog', 'chisel']",None
171,https://github.com/eladawy1988/SystemVerilog.git,2020-05-09 17:21:00+00:00,This repository contain all trainig codes and project used SystemVerilog language,1,eladawy1988/SystemVerilog,262621749,SystemVerilog,SystemVerilog,157,1,2021-11-09 06:29:18+00:00,[],None
172,https://github.com/XuYipei/FDU-ICS-SuperScalar.git,2020-06-06 14:08:13+00:00,,2,XuYipei/FDU-ICS-SuperScalar,270000210,SystemVerilog,FDU-ICS-SuperScalar,1084,1,2022-02-25 08:32:05+00:00,[],None
173,https://github.com/srishis/UART_RTL_DESIGN_AND_VERIFICATION.git,2020-05-25 07:25:43+00:00,System Verilog based RTL Design and Verification of UART design taken from FPGA Prototyping textbook by Pong Chu.,1,srishis/UART_RTL_DESIGN_AND_VERIFICATION,266712322,SystemVerilog,UART_RTL_DESIGN_AND_VERIFICATION,18,1,2021-07-05 15:42:10+00:00,[],None
174,https://github.com/motagiyash/alu_system_verilog_testbench.git,2020-02-21 07:12:38+00:00,,0,motagiyash/alu_system_verilog_testbench,242077033,SystemVerilog,alu_system_verilog_testbench,11,1,2020-02-26 09:52:42+00:00,[],None
175,https://github.com/ifd3f/Basys3-1D-Cellular-Automata.git,2020-02-25 22:22:15+00:00,,0,ifd3f/Basys3-1D-Cellular-Automata,243115386,SystemVerilog,Basys3-1D-Cellular-Automata,2807,1,2020-03-05 18:55:04+00:00,[],None
176,https://github.com/tutaveira/EEE488-Capstone.git,2020-03-15 17:23:26+00:00,,2,tutaveira/EEE488-Capstone,247514924,SystemVerilog,EEE488-Capstone,590,1,2020-03-23 06:20:36+00:00,[],None
177,https://github.com/zeeshanrafique23/Buraq-mini.git,2020-04-17 18:02:35+00:00,RISC-V 5-stage 32-bit (RV32IM) processor.,0,zeeshanrafique23/Buraq-mini,256575017,,Buraq-mini,54,1,2022-12-17 15:01:48+00:00,"['riscv32', 'systemverilog']",None
178,https://github.com/jrmoserbaltimore/risc-v-cpu.git,2020-04-11 13:53:43+00:00,A synchronous RISC-V CPU,0,jrmoserbaltimore/risc-v-cpu,254878502,SystemVerilog,risc-v-cpu,287,1,2020-05-23 22:31:51+00:00,[],
179,https://github.com/hellgate202/img_proc_lib.git,2020-04-01 22:09:11+00:00,,1,hellgate202/img_proc_lib,252297480,SystemVerilog,img_proc_lib,2660,1,2023-01-23 21:47:47+00:00,[],https://api.github.com/licenses/gpl-3.0
180,https://github.com/neoH/AUE.git,2020-03-29 14:07:12+00:00,Advanced UVM Examples,0,neoH/AUE,251047169,SystemVerilog,AUE,219,1,2020-10-15 15:19:47+00:00,[],None
181,https://github.com/deepika7497/PUMA_Core_RTL.git,2020-03-12 01:50:35+00:00,This is the RTL Model for Programmable Ultra-efficient Memristor based Accelerator (PUMA) with Digital Matrix Vector Multiplication Unit (MVMU).,1,deepika7497/PUMA_Core_RTL,246719641,SystemVerilog,PUMA_Core_RTL,138,1,2023-02-22 07:56:38+00:00,[],None
182,https://github.com/sunnymax2002/vlsi.git,2020-05-09 08:14:02+00:00,My hobbist development of Circuits and VLSI systems,0,sunnymax2002/vlsi,262522575,SystemVerilog,vlsi,47,1,2023-07-25 08:21:34+00:00,[],https://api.github.com/licenses/mit
183,https://github.com/phyzhenli/Simon_Verilog.git,2020-05-25 15:57:15+00:00,Simon Cipher verilog/system verilog code.,0,phyzhenli/Simon_Verilog,266821104,SystemVerilog,Simon_Verilog,23,1,2021-04-20 08:42:45+00:00,[],None
184,https://github.com/Jadavis123/qc-emulator.git,2020-05-18 14:30:56+00:00,Verilog/SystemVerilog and Python code related to an FPGA-based quantum computer emulator,0,Jadavis123/qc-emulator,264965530,SystemVerilog,qc-emulator,6405,1,2023-12-18 11:23:11+00:00,[],None
185,https://github.com/abhishekk-07/GoldenFile_SVA_Layered_Testbench.git,2020-05-20 05:59:02+00:00,Golden file Based SVA Layered Testbench with Coverage Analysis.,1,abhishekk-07/GoldenFile_SVA_Layered_Testbench,265465747,SystemVerilog,GoldenFile_SVA_Layered_Testbench,33,1,2021-04-18 10:01:27+00:00,[],None
186,https://github.com/akshatmathur16/ethernet_2x2_switch.git,2020-05-28 16:26:40+00:00,"Inspired by the SOC verification course on Udemy, Designed primarily on the basis of specification mentioned in the course with some mods.",0,akshatmathur16/ethernet_2x2_switch,267639652,SystemVerilog,ethernet_2x2_switch,39,1,2022-02-18 15:51:44+00:00,[],None
187,https://github.com/oz-matt/serum.git,2020-05-03 23:19:26+00:00,,0,oz-matt/serum,261039326,SystemVerilog,serum,1874,1,2020-05-21 23:57:36+00:00,[],None
188,https://github.com/gvsrmk/Silumation-and-Verification-of-Last-Level-L2-Cache.git,2020-03-04 23:11:29+00:00,Simulated a 16MB 8-way set associative last level cache following write allocate policy employing MESI protocol in order to maintain cache coherence and inclusivity. Used pseudo LRU as the replacement policy. Have used multiple trace files to drive the inputs to test our cache model,0,gvsrmk/Silumation-and-Verification-of-Last-Level-L2-Cache,245023325,SystemVerilog,Silumation-and-Verification-of-Last-Level-L2-Cache,8,1,2022-06-14 10:00:47+00:00,[],None
189,https://github.com/allen1236/2020-dclab-team01.git,2020-03-07 09:17:26+00:00,,0,allen1236/2020-dclab-team01,245602112,SystemVerilog,2020-dclab-team01,156,1,2020-05-05 02:57:04+00:00,[],None
190,https://github.com/augustoaccorsi/fsm-assincrona.git,2020-04-04 01:11:38+00:00,,0,augustoaccorsi/fsm-assincrona,252879518,SystemVerilog,fsm-assincrona,382,1,2020-04-06 20:10:04+00:00,[],None
191,https://github.com/j1s1e1/VerilogCommon.git,2020-04-19 15:50:04+00:00,Verilog files expected to be shared between multiple projects,1,j1s1e1/VerilogCommon,257039211,SystemVerilog,VerilogCommon,60,1,2023-10-11 11:47:29+00:00,[],https://api.github.com/licenses/mit
192,https://github.com/MartianZ/Xilinx_Ethernet_1G.git,2020-05-24 08:32:24+00:00,FPGA 1Gbps ETHERNET With UDP Data Transfer for Chip Evaluation,0,MartianZ/Xilinx_Ethernet_1G,266500531,SystemVerilog,Xilinx_Ethernet_1G,17799,1,2022-10-31 12:50:41+00:00,[],None
193,https://github.com/rooty19/basys3_vga.git,2020-04-26 10:55:20+00:00,"""Space invaders"" like game on BASYS3 for FPGA Contest. if you compile, you should use Vivado 19.2.",0,rooty19/basys3_vga,259007140,SystemVerilog,basys3_vga,770,1,2023-09-13 15:26:15+00:00,[],None
194,https://github.com/castleberrysam/riscv-cpu.git,2020-05-21 17:09:41+00:00,Yet another RISC-V soft core.,0,castleberrysam/riscv-cpu,265906751,SystemVerilog,riscv-cpu,344,1,2020-09-24 01:10:32+00:00,[],None
195,https://github.com/vsn97/Design-and-Verification-of-a-Bus-Arbiter.git,2020-05-23 20:11:02+00:00,Design and verification of a 4-way round robin bus arbiter,0,vsn97/Design-and-Verification-of-a-Bus-Arbiter,266411664,SystemVerilog,Design-and-Verification-of-a-Bus-Arbiter,1276,1,2022-02-18 16:10:31+00:00,[],https://api.github.com/licenses/gpl-3.0
196,https://github.com/selvaruban-johnson/arbitor.git,2020-06-14 17:52:59+00:00,,0,selvaruban-johnson/arbitor,272254831,SystemVerilog,arbitor,4,1,2020-07-09 10:34:53+00:00,[],None
197,https://github.com/pulp-platform/apb_peripherals.git,2020-03-27 18:11:17+00:00,Application-Specific APB Peripherals,1,pulp-platform/apb_peripherals,250609926,SystemVerilog,apb_peripherals,9,1,2022-08-07 12:02:15+00:00,[],None
198,https://github.com/PineXmas/ECE540_Proj_03.git,2020-02-28 21:15:59+00:00,,0,PineXmas/ECE540_Proj_03,243855759,SystemVerilog,ECE540_Proj_03,175197,1,2021-03-31 18:52:06+00:00,[],None
199,https://github.com/Illusion-Graphics/RISC-16.git,2020-06-07 10:21:55+00:00,16-bit RISC core,1,Illusion-Graphics/RISC-16,270268971,SystemVerilog,RISC-16,46,1,2024-01-23 13:32:57+00:00,"['systemverilog', 'core', 'fusesoc']",https://api.github.com/licenses/mit
200,https://github.com/hruy1/test.git,2020-06-24 22:13:23+00:00,github test,0,hruy1/test,274779425,SystemVerilog,test,6,1,2020-07-14 12:25:08+00:00,[],None
201,https://github.com/selvaruban-johnson/RISC_Processor.git,2020-06-14 17:53:23+00:00,,0,selvaruban-johnson/RISC_Processor,272254904,SystemVerilog,RISC_Processor,205,1,2020-07-09 10:36:14+00:00,[],None
202,https://github.com/selvaruban-johnson/UVM_FIFO.git,2020-06-14 17:53:55+00:00,,0,selvaruban-johnson/UVM_FIFO,272255002,SystemVerilog,UVM_FIFO,10,1,2022-10-02 03:21:55+00:00,[],None
203,https://github.com/aniketb005/uart-verification.git,2020-06-11 19:50:34+00:00,,0,aniketb005/uart-verification,271634500,SystemVerilog,uart-verification,2251,1,2022-05-31 02:23:15+00:00,[],None
204,https://github.com/hungbk99/SPI_APB.git,2020-06-03 18:41:09+00:00,A SPI design (supporting APB interfaces) using Systemverilog from VG_CPU project,1,hungbk99/SPI_APB,269166895,SystemVerilog,SPI_APB,4955,1,2023-08-10 05:27:43+00:00,[],None
205,https://github.com/anthony2307/LogicLocking.git,2020-04-09 04:01:02+00:00,"A semester long project for ECEN 489 - Security of Embedded Systems where we will be locking an Ariane open-source processor, which can be found at https://github.com/pulp-platform/ariane.",0,anthony2307/LogicLocking,254267065,SystemVerilog,LogicLocking,9765,1,2023-04-03 03:00:59+00:00,[],
206,https://github.com/abfouts/FA2019_ECE581.git,2020-05-12 21:29:02+00:00,Course load dump,0,abfouts/FA2019_ECE581,263456313,SystemVerilog,FA2019_ECE581,10661,1,2021-02-25 07:55:58+00:00,[],None
207,https://github.com/Alenkruth/AESCore.git,2020-06-14 03:35:33+00:00,AES core capable of performing AES 256 Encryption in CTR/GCM modes.,0,Alenkruth/AESCore,272126825,SystemVerilog,AESCore,81,1,2021-01-04 06:44:38+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/ljhsiun2/hackdac.git,2020-06-17 07:04:06+00:00,,0,ljhsiun2/hackdac,272902235,SystemVerilog,hackdac,32125,1,2021-08-13 03:12:14+00:00,[],
209,https://github.com/miyo/mspu.git,2020-05-06 10:20:35+00:00,,0,miyo/mspu,261724086,SystemVerilog,mspu,259,1,2023-04-27 06:42:39+00:00,[],None
210,https://github.com/j-sam1211/PROJECTS.git,2020-06-09 10:11:37+00:00,"UVM, SV, VERILOG porjects",0,j-sam1211/PROJECTS,270968789,SystemVerilog,PROJECTS,2052,1,2023-08-22 14:32:33+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/arzhangrafii/pharos.git,2020-06-19 17:07:17+00:00,pharos is a set of performance monitoring instrumentation for multi-FPGA systems ,1,arzhangrafii/pharos,273546994,SystemVerilog,pharos,285,1,2022-07-18 05:22:11+00:00,[],None
212,https://github.com/M-Daeva/sv-drsstc-controller.git,2020-03-22 09:32:52+00:00,EPM240 based DRSSTC controller (in progress),0,M-Daeva/sv-drsstc-controller,249151362,SystemVerilog,sv-drsstc-controller,3740,1,2021-06-12 16:20:45+00:00,[],None
213,https://github.com/savan1213/vitistest1.git,2020-03-10 07:54:16+00:00,,0,savan1213/vitistest1,246239635,SystemVerilog,vitistest1,390142,1,2022-03-18 18:28:18+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/VeryBigNick/ROB.git,2020-03-31 08:42:04+00:00,,0,VeryBigNick/ROB,251546281,SystemVerilog,ROB,2571,1,2022-04-10 13:03:11+00:00,[],None
215,https://github.com/zeeshan0309/SequenceDetection0110.git,2020-05-13 18:25:11+00:00,"verilog programme for detecting ""0110"" in serial input. Overlapping sequences also detected. ",0,zeeshan0309/SequenceDetection0110,263711190,SystemVerilog,SequenceDetection0110,3,1,2020-08-14 14:53:21+00:00,[],None
216,https://github.com/Kotaro7750/kirameki.git,2020-06-26 06:28:02+00:00,,0,Kotaro7750/kirameki,275088815,SystemVerilog,kirameki,46,1,2020-06-28 13:04:14+00:00,[],https://api.github.com/licenses/mit
217,https://github.com/Teggoon/CSE-140L-Lab-2.git,2020-05-05 04:46:44+00:00,Lab 2 With Vicente,1,Teggoon/CSE-140L-Lab-2,261363863,SystemVerilog,CSE-140L-Lab-2,5568,1,2022-05-02 19:32:51+00:00,[],None
218,https://github.com/kstefanovicz/PipelinedARMCPU.git,2020-02-24 02:35:23+00:00,5-stage Pipelined ARM CPU with data forwarding and accelerated branches.,0,kstefanovicz/PipelinedARMCPU,242630479,SystemVerilog,PipelinedARMCPU,50,1,2022-09-16 12:18:45+00:00,[],None
219,https://github.com/recogni/axi_sram.git,2020-06-28 05:50:20+00:00,AXI sram adapter,1,recogni/axi_sram,275516634,SystemVerilog,axi_sram,11,1,2022-07-27 05:37:51+00:00,[],None
220,https://github.com/hanyax/Decoder_UVMTest.git,2020-06-11 03:28:09+00:00,UVM Framework Testbench for av Decoder module,0,hanyax/Decoder_UVMTest,271442590,SystemVerilog,Decoder_UVMTest,368,1,2020-09-24 20:00:43+00:00,[],None
221,https://github.com/ECE510-2020-SPRING/PSU_RTL2GDS.git,2020-03-29 01:34:57+00:00,,2,ECE510-2020-SPRING/PSU_RTL2GDS,250930842,SystemVerilog,PSU_RTL2GDS,38038,1,2023-03-12 13:30:45+00:00,[],None
222,https://github.com/wuiw/RSD-RISC-V-Out-of-Order-Superscalar-Processor.git,2020-04-12 12:49:15+00:00,,1,wuiw/RSD-RISC-V-Out-of-Order-Superscalar-Processor,255081252,SystemVerilog,RSD-RISC-V-Out-of-Order-Superscalar-Processor,3772,1,2022-04-19 03:52:29+00:00,[],https://api.github.com/licenses/apache-2.0
223,https://github.com/sushileo77/SV-Constraints.git,2020-04-09 06:03:34+00:00,Collection of some challenging and tricky constraints ,0,sushileo77/SV-Constraints,254285177,SystemVerilog,SV-Constraints,13,1,2020-04-27 22:34:11+00:00,[],None
224,https://github.com/tannerpoling/SystemVerilog_Frogger.git,2020-04-23 22:57:00+00:00,,0,tannerpoling/SystemVerilog_Frogger,258350136,SystemVerilog,SystemVerilog_Frogger,11978,1,2021-03-10 20:30:25+00:00,[],None
225,https://github.com/kuopinghsu/pipeutils.git,2020-06-28 10:01:09+00:00,A basic component for pipelined control,0,kuopinghsu/pipeutils,275556583,SystemVerilog,pipeutils,69,1,2022-02-20 09:52:29+00:00,[],https://api.github.com/licenses/lgpl-2.1
226,https://github.com/yg2m19/FFT.git,2020-06-12 15:43:12+00:00,,0,yg2m19/FFT,271834240,SystemVerilog,FFT,363,1,2024-02-27 00:03:18+00:00,[],None
227,https://github.com/RussellKook/CSE371.git,2020-03-07 22:42:37+00:00,Digital Design,0,RussellKook/CSE371,245716489,SystemVerilog,CSE371,32,0,2020-03-07 23:01:18+00:00,[],None
228,https://github.com/Go0zx/EE599_ZixiGu_6974574312.git,2020-03-07 01:54:25+00:00,,0,Go0zx/EE599_ZixiGu_6974574312,245550674,SystemVerilog,EE599_ZixiGu_6974574312,8499,0,2020-05-10 12:22:07+00:00,[],None
229,https://github.com/kartiklakhotia/EE599_klakhoti_9258459798.git,2020-03-05 19:40:46+00:00,EE599_labs,0,kartiklakhotia/EE599_klakhoti_9258459798,245252444,SystemVerilog,EE599_klakhoti_9258459798,5950,0,2020-03-17 04:44:35+00:00,[],None
230,https://github.com/yufat48/riscv-dv.git,2020-03-24 17:32:36+00:00,,0,yufat48/riscv-dv,249774330,SystemVerilog,riscv-dv,9018,0,2020-03-24 17:42:30+00:00,[],https://api.github.com/licenses/apache-2.0
231,https://github.com/daniellachino/Sim3.git,2020-06-26 08:00:26+00:00,,0,daniellachino/Sim3,275103930,SystemVerilog,Sim3,6,0,2020-06-26 15:01:18+00:00,[],None
232,https://github.com/chaitanyaPaikara/EE549-Virtual-Channels.git,2020-06-04 20:08:16+00:00,Virtual channel route,0,chaitanyaPaikara/EE549-Virtual-Channels,269454962,SystemVerilog,EE549-Virtual-Channels,3538,0,2020-06-15 06:03:13+00:00,[],None
233,https://github.com/MPTG94/Numeric_Systems_Wet2.git,2020-06-05 17:01:30+00:00,"Second Wet assignment in 044252 Numeric Systems and Computer Structure Course, Spring 2020",0,MPTG94/Numeric_Systems_Wet2,269712384,SystemVerilog,Numeric_Systems_Wet2,8,0,2020-06-17 08:16:02+00:00,[],None
234,https://github.com/et-hicks/QWAC.git,2020-05-05 13:54:04+00:00,Quantized Weight Accumulating Combiner,0,et-hicks/QWAC,261486045,SystemVerilog,QWAC,11813,0,2020-05-12 23:59:20+00:00,[],None
235,https://github.com/Z-Walt-734/mipsDesign.git,2020-04-23 02:26:58+00:00,,0,Z-Walt-734/mipsDesign,258073280,SystemVerilog,mipsDesign,1819,0,2020-04-30 04:06:26+00:00,[],https://api.github.com/licenses/mit
236,https://github.com/Niravpatel71/project_287.git,2020-04-14 00:26:43+00:00,SHA-256 engine,0,Niravpatel71/project_287,255471450,SystemVerilog,project_287,4,0,2021-04-20 20:39:17+00:00,[],None
237,https://github.com/aqweszxcd/FPGA_Digital_Filters.git,2020-05-13 01:30:39+00:00,,0,aqweszxcd/FPGA_Digital_Filters,263494659,SystemVerilog,FPGA_Digital_Filters,4073,0,2020-05-13 04:06:05+00:00,[],https://api.github.com/licenses/mit
238,https://github.com/Bob-Li-2020/my_dma.git,2020-05-15 10:48:41+00:00,"DMA interacting with ""ami""",0,Bob-Li-2020/my_dma,264168811,SystemVerilog,my_dma,5,0,2020-05-15 10:49:40+00:00,[],None
239,https://github.com/RomanSablin/lattice-dtr-measure.git,2020-05-22 04:28:25+00:00, for Lattice FPGA crystal temperature measure,0,RomanSablin/lattice-dtr-measure,266017995,SystemVerilog,lattice-dtr-measure,1,0,2020-11-22 09:22:16+00:00,[],None
240,https://github.com/HensoldtCyberHWGroup/ariane_asid_integration.git,2020-06-16 13:27:02+00:00,ariane_asid_integration,0,HensoldtCyberHWGroup/ariane_asid_integration,272715084,SystemVerilog,ariane_asid_integration,32963,0,2020-06-21 09:52:29+00:00,[],
241,https://github.com/waseemorphali/UART_Verilog.git,2020-06-21 04:52:38+00:00,A simple UART interface module.,0,waseemorphali/UART_Verilog,273836462,SystemVerilog,UART_Verilog,7,0,2020-08-29 00:42:24+00:00,['uart'],None
242,https://github.com/aknezevic96/MIPS-ALU-HDL.git,2020-02-26 07:15:35+00:00,,0,aknezevic96/MIPS-ALU-HDL,243193724,SystemVerilog,MIPS-ALU-HDL,1,0,2020-02-26 07:15:51+00:00,[],None
243,https://github.com/zhenhaohe/bit_serial_kmeans.git,2020-03-19 10:35:48+00:00,,0,zhenhaohe/bit_serial_kmeans,248475322,SystemVerilog,bit_serial_kmeans,53,0,2020-03-19 10:40:14+00:00,[],None
244,https://github.com/SamyuelDanyo/rtl-n-bit-multiplier.git,2020-03-10 18:56:56+00:00,Parameterised (8-bit ready) Multiplier SystemVerilog RTL Design with 1-Cycle Shift+Add,0,SamyuelDanyo/rtl-n-bit-multiplier,246383382,SystemVerilog,rtl-n-bit-multiplier,636,0,2020-03-15 14:51:10+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/neoH/ASVE.git,2020-04-11 13:34:05+00:00,Advanced SystemVerilog Example,0,neoH/ASVE,254874750,SystemVerilog,ASVE,37,0,2020-04-21 12:28:32+00:00,[],None
246,https://github.com/ks606/uart-for-fpga.git,2020-04-09 14:27:50+00:00,,0,ks606/uart-for-fpga,254393916,SystemVerilog,uart-for-fpga,35,0,2023-10-26 06:50:43+00:00,[],None
247,https://github.com/braamBeresford/TA_ECE272.git,2020-05-06 17:51:57+00:00,,0,braamBeresford/TA_ECE272,261837590,SystemVerilog,TA_ECE272,4,0,2020-05-25 00:50:04+00:00,[],None
248,https://github.com/sergiududa/DSD_filter.git,2020-05-10 10:41:43+00:00,,0,sergiududa/DSD_filter,262764508,SystemVerilog,DSD_filter,39,0,2020-05-10 12:10:13+00:00,[],None
249,https://github.com/mortepau/hdlc.git,2020-02-20 15:04:02+00:00,TFE4171 Project - High-Level Data Link Control,0,mortepau/hdlc,241913437,SystemVerilog,hdlc,2291,0,2020-04-10 22:49:59+00:00,[],https://api.github.com/licenses/mit
250,https://github.com/Adrofier/AMBA-APB-Design.git,2020-06-27 07:51:28+00:00,,0,Adrofier/AMBA-APB-Design,275325439,SystemVerilog,AMBA-APB-Design,295,0,2020-06-27 08:11:20+00:00,[],https://api.github.com/licenses/mit
251,https://github.com/RomanKashirov/Digital_Design_and_Computer_Architecture.git,2020-04-02 10:41:30+00:00,,0,RomanKashirov/Digital_Design_and_Computer_Architecture,252426952,SystemVerilog,Digital_Design_and_Computer_Architecture,5719,0,2020-09-08 05:21:23+00:00,[],None
252,https://github.com/lisazaher/cpu-single-core.git,2020-03-31 08:45:52+00:00,Unparallel 16 Bit Processor (designed in ECE342 - Computer Hardware),0,lisazaher/cpu-single-core,251547236,SystemVerilog,cpu-single-core,770,0,2020-04-24 17:27:00+00:00,[],None
253,https://github.com/mrunalkpatel96/protobufaccel.git,2020-04-06 23:42:24+00:00,,0,mrunalkpatel96/protobufaccel,253641037,SystemVerilog,protobufaccel,2,0,2020-04-06 23:43:12+00:00,[],None
254,https://github.com/NotATempUser/ECE385LAB6.git,2020-02-22 23:05:50+00:00,,0,NotATempUser/ECE385LAB6,242424460,SystemVerilog,ECE385LAB6,69,0,2020-03-03 17:26:25+00:00,[],None
255,https://github.com/zaccrites/riscv.git,2020-04-16 21:01:48+00:00,A single-cycle RV32I CPU core,1,zaccrites/riscv,256329096,SystemVerilog,riscv,105,0,2020-04-25 22:55:12+00:00,[],https://api.github.com/licenses/mit
256,https://github.com/abettati/riscv_mirror2.git,2020-04-16 08:22:08+00:00,,0,abettati/riscv_mirror2,256153328,SystemVerilog,riscv_mirror2,3216,0,2020-04-16 08:23:58+00:00,[],
257,https://github.com/yuey1203/BNN_FPGA.git,2020-04-19 17:26:34+00:00,Sparse Matrix-Vector Multiplication,1,yuey1203/BNN_FPGA,257060446,SystemVerilog,BNN_FPGA,71076,0,2020-05-06 21:19:25+00:00,[],None
258,https://github.com/KutayAcar/System-Verilog.git,2020-04-19 06:59:22+00:00,System verilog hdl ,0,KutayAcar/System-Verilog,256935209,SystemVerilog,System-Verilog,18,0,2020-04-20 13:03:41+00:00,[],https://api.github.com/licenses/gpl-3.0
259,https://github.com/Gaon-Choi/ITE2015.git,2020-04-11 07:50:45+00:00,Digital Logic Design,0,Gaon-Choi/ITE2015,254818918,SystemVerilog,ITE2015,1083,0,2020-10-02 20:49:24+00:00,[],None
260,https://github.com/elakkiap/SHA-256-Bitcoin-Hash.git,2020-06-09 03:47:49+00:00,Final Project for class UCSD ECE 111,1,elakkiap/SHA-256-Bitcoin-Hash,270896870,SystemVerilog,SHA-256-Bitcoin-Hash,38,0,2020-06-12 01:49:20+00:00,[],None
261,https://github.com/Leenahessam/FloatingPointAddition.git,2020-06-08 20:58:43+00:00,Design for a floating-point adder in verilog.,0,Leenahessam/FloatingPointAddition,270826000,SystemVerilog,FloatingPointAddition,2,0,2020-06-08 21:04:13+00:00,[],None
262,https://github.com/Teggoon/Lab4.git,2020-06-06 18:29:51+00:00,,0,Teggoon/Lab4,270068443,SystemVerilog,Lab4,321,0,2020-06-06 18:31:38+00:00,[],None
263,https://github.com/mikeck1/ECE111.git,2020-05-26 20:46:33+00:00,Final,0,mikeck1/ECE111,267148535,SystemVerilog,ECE111,42,0,2020-05-26 20:54:34+00:00,[],None
264,https://github.com/ChristianKouris/cse140l-lab3.git,2020-05-27 06:51:01+00:00,,0,ChristianKouris/cse140l-lab3,267243172,SystemVerilog,cse140l-lab3,102,0,2021-03-31 00:14:33+00:00,[],None
265,https://github.com/kromych/fpga-vga.git,2020-05-27 01:58:49+00:00,VGA and FPGAs,0,kromych/fpga-vga,267196217,SystemVerilog,fpga-vga,5096,0,2022-04-21 07:01:02+00:00,[],None
266,https://github.com/pgroup-usc/parallel-hash.git,2020-04-12 20:04:43+00:00,,1,pgroup-usc/parallel-hash,255160730,SystemVerilog,parallel-hash,12,0,2020-04-12 20:08:49+00:00,[],None
267,https://github.com/mattbrown015/simple-fpga-cvs.git,2020-06-10 09:42:04+00:00,Simple FPGA Project with CVS,0,mattbrown015/simple-fpga-cvs,271237887,SystemVerilog,simple-fpga-cvs,45,0,2020-06-19 19:25:44+00:00,[],None
268,https://github.com/sakshintala/ECE385.git,2020-06-15 02:04:04+00:00,,0,sakshintala/ECE385,272319997,SystemVerilog,ECE385,2800,0,2020-06-15 03:27:20+00:00,[],None
269,https://github.com/ChristianKouris/cse140l-lab2.git,2020-05-12 04:01:13+00:00,,0,ChristianKouris/cse140l-lab2,263228034,SystemVerilog,cse140l-lab2,206,0,2021-03-31 00:13:31+00:00,[],None
270,https://github.com/ChristianKouris/cse140l-lab4.git,2020-06-13 06:59:39+00:00,,1,ChristianKouris/cse140l-lab4,271957943,SystemVerilog,cse140l-lab4,321,0,2021-03-31 00:11:09+00:00,[],None
271,https://github.com/UltimateHikari/QLUE_CISC.git,2020-06-03 06:03:51+00:00,"Question of Life, Universe and Everything",0,UltimateHikari/QLUE_CISC,269003120,SystemVerilog,QLUE_CISC,76,0,2020-06-10 12:55:20+00:00,[],None
272,https://github.com/dvirhilu/FPGA_escape_room.git,2020-05-17 09:21:51+00:00,,0,dvirhilu/FPGA_escape_room,264625453,SystemVerilog,FPGA_escape_room,203,0,2020-06-04 08:08:05+00:00,[],None
273,https://github.com/onurkasemlar/UVM_TRAINING_ELSYS.git,2020-04-21 09:49:59+00:00,,0,onurkasemlar/UVM_TRAINING_ELSYS,257550334,SystemVerilog,UVM_TRAINING_ELSYS,61,0,2020-05-20 12:28:15+00:00,[],None
274,https://github.com/Csomi/hdl_uvm.git,2020-04-25 11:56:33+00:00,UVM verification environment for modules and sub-systems from analogdevicesinc/hdl repository,0,Csomi/hdl_uvm,258764118,SystemVerilog,hdl_uvm,3,0,2020-10-26 16:29:13+00:00,[],None
275,https://github.com/JeanRochCoulon/riscv-dv.git,2020-04-30 14:05:14+00:00,,0,JeanRochCoulon/riscv-dv,260228192,SystemVerilog,riscv-dv,9013,0,2020-04-30 14:07:38+00:00,[],https://api.github.com/licenses/apache-2.0
276,https://github.com/dcorderoch/alu-taller.git,2020-04-30 20:16:34+00:00,,0,dcorderoch/alu-taller,260309374,SystemVerilog,alu-taller,32,0,2020-05-20 02:00:18+00:00,[],None
277,https://github.com/navahc/computer_architecture.git,2020-05-15 19:13:38+00:00,ECE586_PROJECT on 5 stage MIPS Pipeline implementation with RAW hazard (Data dependence) and Control hazard,0,navahc/computer_architecture,264277999,SystemVerilog,computer_architecture,6,0,2020-05-24 11:42:28+00:00,[],None
278,https://github.com/hao310rui140326/my_uvm.git,2020-05-15 05:59:57+00:00,uvm_study,0,hao310rui140326/my_uvm,264109139,SystemVerilog,my_uvm,149,0,2020-05-18 05:54:33+00:00,[],None
279,https://github.com/TheDoebes/data-loggger.git,2020-02-27 18:56:19+00:00,Data Logging Project for ECE 387,0,TheDoebes/data-loggger,243593448,SystemVerilog,data-loggger,51,0,2020-04-15 19:04:33+00:00,[],https://api.github.com/licenses/gpl-3.0
280,https://github.com/kairotronix/kt_sound_hdl.git,2020-05-07 10:13:21+00:00,HDL (SystemVerilog) code for the FPGA-based musical synthesizer/sound chip.,0,kairotronix/kt_sound_hdl,262016969,SystemVerilog,kt_sound_hdl,160,0,2020-05-07 10:24:28+00:00,[],None
281,https://github.com/abhaumick/VaSCoE.git,2020-05-22 20:06:50+00:00,,0,abhaumick/VaSCoE,266198003,SystemVerilog,VaSCoE,12,0,2020-05-22 20:07:35+00:00,[],None
282,https://github.com/MattiaMartignoni/GROUP12_bfloat16_FEXP.git,2020-05-31 09:39:55+00:00,16 bit floating point exponential unit based on taylor series approximation,0,MattiaMartignoni/GROUP12_bfloat16_FEXP,268249694,SystemVerilog,GROUP12_bfloat16_FEXP,8380,0,2020-05-31 15:22:06+00:00,[],None
283,https://github.com/Aaargsv/FPGA_practice.git,2020-05-26 13:57:20+00:00,,0,Aaargsv/FPGA_practice,267057420,SystemVerilog,FPGA_practice,7,0,2020-05-27 19:38:23+00:00,[],None
284,https://github.com/mhatrekaustubh101/AHB_LITE_593.git,2020-05-21 06:57:25+00:00,,0,mhatrekaustubh101/AHB_LITE_593,265777644,SystemVerilog,AHB_LITE_593,2429,0,2020-06-05 05:51:52+00:00,[],None
285,https://github.com/wordchao/sv-tutorial.git,2020-05-12 07:10:30+00:00,,0,wordchao/sv-tutorial,263260777,SystemVerilog,sv-tutorial,8,0,2020-05-12 07:12:24+00:00,[],None
286,https://github.com/ryanblushke/xswitch-testbench.git,2020-04-15 19:01:53+00:00,SystemVerilog OOP reusable testbench for Xswitch.,0,ryanblushke/xswitch-testbench,256010973,SystemVerilog,xswitch-testbench,59,0,2020-04-22 19:03:35+00:00,[],None
287,https://github.com/islengxw/testbench.git,2020-04-10 09:27:15+00:00,some testbench example,0,islengxw/testbench,254595433,SystemVerilog,testbench,1,0,2020-04-10 09:33:40+00:00,[],None
288,https://github.com/qqwert0/distribued_sgd.git,2020-04-12 12:26:07+00:00,,0,qqwert0/distribued_sgd,255077249,SystemVerilog,distribued_sgd,270,0,2020-09-05 08:07:15+00:00,[],None
289,https://github.com/zkdliushuo/risc-v-ca.git,2020-04-13 07:34:26+00:00,,0,zkdliushuo/risc-v-ca,255261113,SystemVerilog,risc-v-ca,59862,0,2021-05-11 01:55:05+00:00,[],None
290,https://github.com/silviosantana/ri5cy_verification.git,2020-04-20 13:28:10+00:00,,1,silviosantana/ri5cy_verification,257289515,SystemVerilog,ri5cy_verification,303,0,2020-09-22 08:57:30+00:00,[],None
291,https://github.com/LeandroDorta/alveo_tutorial.git,2020-04-18 19:55:00+00:00,,0,LeandroDorta/alveo_tutorial,256840966,SystemVerilog,alveo_tutorial,747,0,2020-04-29 04:25:25+00:00,[],None
292,https://github.com/JohnForssander/cpenlab4.git,2020-03-08 03:02:02+00:00,Robert and John's CPEN Lab 4,0,JohnForssander/cpenlab4,245742603,SystemVerilog,cpenlab4,25772,0,2020-03-08 03:16:22+00:00,[],None
293,https://github.com/ltkim/FPGA-Chess.git,2020-03-25 19:26:35+00:00,,0,ltkim/FPGA-Chess,250071724,SystemVerilog,FPGA-Chess,92,0,2020-03-25 19:32:05+00:00,[],None
294,https://github.com/MehmetAnil/mux4_using_mux2.git,2020-03-11 20:33:33+00:00,,0,MehmetAnil/mux4_using_mux2,246674351,SystemVerilog,mux4_using_mux2,3,0,2020-08-26 09:46:08+00:00,[],None
295,https://github.com/ececanga/Digital-Design.git,2020-03-02 11:12:53+00:00,CS223 Course Lab Assignments - Bilkent University (Spring 2018),0,ececanga/Digital-Design,244351109,SystemVerilog,Digital-Design,611,0,2021-10-31 10:53:17+00:00,[],None
296,https://github.com/adsehgal/Verilog_Projects.git,2020-03-24 12:38:38+00:00,,0,adsehgal/Verilog_Projects,249704455,SystemVerilog,Verilog_Projects,49028,0,2020-12-26 08:16:57+00:00,[],None
297,https://github.com/maorshweky/reutl_training.git,2020-03-17 13:46:39+00:00,Reut Lev's training repo,0,maorshweky/reutl_training,247981107,SystemVerilog,reutl_training,8,0,2020-04-27 20:12:49+00:00,[],None
298,https://github.com/KenzaJ-ops/Projet_SoC.git,2020-03-25 10:17:08+00:00,,0,KenzaJ-ops/Projet_SoC,249946534,SystemVerilog,Projet_SoC,19,0,2020-04-23 17:34:15+00:00,[],None
299,https://github.com/daniellachino/Sim2.git,2020-06-13 08:14:22+00:00,Digital Design Simulation2,0,daniellachino/Sim2,271968091,SystemVerilog,Sim2,27,0,2020-06-17 15:49:07+00:00,[],None
300,https://github.com/saul205/Calendario.git,2020-06-29 16:39:30+00:00,Calendar app that calculates the total of hours worked from the amount of hours worked each day,0,saul205/Calendario,275872043,SystemVerilog,Calendario,22,0,2020-06-29 17:22:28+00:00,[],None
301,https://github.com/richapallavi0627/ECE111_BitcoinHash.git,2020-05-29 23:17:01+00:00,,1,richapallavi0627/ECE111_BitcoinHash,267973075,SystemVerilog,ECE111_BitcoinHash,6587,0,2020-06-12 07:07:17+00:00,[],None
302,https://github.com/PineXmas/Test_SV_OOP.git,2020-05-30 07:21:48+00:00,,0,PineXmas/Test_SV_OOP,268029858,SystemVerilog,Test_SV_OOP,1,0,2020-05-30 07:45:52+00:00,[],None
303,https://github.com/igoral5/soda_machine.git,2020-05-20 18:24:32+00:00,Soda Machine in SystemVerilog,0,igoral5/soda_machine,265652320,SystemVerilog,soda_machine,8,0,2020-07-26 16:33:17+00:00,[],None
304,https://github.com/maxpark/vitis_ai_inipro.git,2020-05-20 02:31:17+00:00,"inipro vitis_ai,, 2020-05-20",0,maxpark/vitis_ai_inipro,265427573,SystemVerilog,vitis_ai_inipro,103367,0,2020-05-24 01:18:48+00:00,[],https://api.github.com/licenses/gpl-3.0
305,https://github.com/plasma16/systemverilog_verification.git,2020-06-19 01:31:48+00:00,SystemVerilog Verification Repositories,0,plasma16/systemverilog_verification,273377034,SystemVerilog,systemverilog_verification,1,0,2020-06-22 07:38:58+00:00,[],None
306,https://github.com/miriamlam1/rat-stuff.git,2020-06-24 08:40:41+00:00,written spring 2019,0,miriamlam1/rat-stuff,274618883,SystemVerilog,rat-stuff,15,0,2020-06-24 08:47:23+00:00,[],None
307,https://github.com/shiva6933/verilog.git,2020-06-20 06:22:34+00:00,,0,shiva6933/verilog,273651177,SystemVerilog,verilog,650,0,2020-06-20 06:23:12+00:00,[],https://api.github.com/licenses/mit
308,https://github.com/jasha64/MIPS-Pipeline-with-Cache.git,2020-05-07 06:16:39+00:00,Lab of Computer Architecture course,0,jasha64/MIPS-Pipeline-with-Cache,261966081,SystemVerilog,MIPS-Pipeline-with-Cache,4986,0,2024-01-10 02:20:09+00:00,[],None
309,https://github.com/tehuano/uvm-learner.git,2020-03-15 23:23:13+00:00,This repository contains a basic example about how to implement a UVM testbench its python interface. UVM is a framework of System Verilog classes that help to bring up verification testbenches faster.,0,tehuano/uvm-learner,247568943,SystemVerilog,uvm-learner,2489,0,2020-04-04 02:16:27+00:00,[],None
310,https://github.com/ArtemShangaraev/CC_main.git,2020-03-04 11:22:20+00:00,Firmware of the Column controller,0,ArtemShangaraev/CC_main,244882015,SystemVerilog,CC_main,2297,0,2021-10-07 07:38:06+00:00,[],None
311,https://github.com/BenHalpe/Sim2.git,2020-06-04 07:07:54+00:00,,0,BenHalpe/Sim2,269285863,SystemVerilog,Sim2,4492,0,2020-06-17 14:10:24+00:00,[],None
312,https://github.com/maitreyaranade/VLSI.git,2020-04-23 12:45:53+00:00,My small VLSI projects will go here.,0,maitreyaranade/VLSI,258199247,SystemVerilog,VLSI,876,0,2023-04-25 14:27:27+00:00,[],None
313,https://github.com/has58/UVM.git,2020-05-01 21:26:18+00:00,,0,has58/UVM,260561542,SystemVerilog,UVM,5,0,2020-05-04 13:13:55+00:00,[],None
314,https://github.com/HaogeL/multiplication_based_divider.git,2020-05-03 21:49:55+00:00,,0,HaogeL/multiplication_based_divider,261027549,SystemVerilog,multiplication_based_divider,187,0,2020-05-03 22:59:34+00:00,[],None
315,https://github.com/jameszha/SMVM_low_cost_FPGA.git,2020-05-06 21:29:32+00:00,,0,jameszha/SMVM_low_cost_FPGA,261882708,SystemVerilog,SMVM_low_cost_FPGA,70904,0,2020-05-06 21:30:29+00:00,[],None
316,https://github.com/H-S-S-11/miscellaneous-systemverilog.git,2020-05-04 17:49:12+00:00,Collection of useful bits of SystemVerilog,0,H-S-S-11/miscellaneous-systemverilog,261255977,SystemVerilog,miscellaneous-systemverilog,20,0,2021-01-23 00:45:51+00:00,[],https://api.github.com/licenses/gpl-3.0
317,https://github.com/Azzzrail/Verilog_test.git,2020-05-06 14:04:16+00:00,,0,Azzzrail/Verilog_test,261777151,SystemVerilog,Verilog_test,6483,0,2020-05-07 14:47:42+00:00,[],None
318,https://github.com/Dankumar/APB_VIP_Repo.git,2020-05-06 16:43:04+00:00,,2,Dankumar/APB_VIP_Repo,261820531,SystemVerilog,APB_VIP_Repo,220,0,2020-05-16 14:04:09+00:00,[],None
319,https://github.com/KhlystunDmitriy/Kursach-SNK.git,2020-05-07 22:12:36+00:00,,0,KhlystunDmitriy/Kursach-SNK,262169404,SystemVerilog,Kursach-SNK,5999,0,2020-07-06 15:49:47+00:00,[],None
320,https://github.com/Leenahessam/ALU.git,2020-06-08 20:55:03+00:00," ALU is designed in Verilog, it receives a 4 bits selection code to decide which operation to perform. ALU should do the following operations: Integer Math Operations. Add, Subtract, Multiply, Integer Division Shift Operations. Logical Shift Left, Logical Shift Right, Mathematical Shift Right, Rotate Right. Logical Operations. AND, OR, XOR, INVERT .",1,Leenahessam/ALU,270824775,SystemVerilog,ALU,2,0,2020-06-08 20:57:03+00:00,[],None
321,https://github.com/amit-ro/simple-synchronizers.git,2020-06-06 10:17:43+00:00,few designs of simple synchronizers and how they work,0,amit-ro/simple-synchronizers,269944054,SystemVerilog,simple-synchronizers,174,0,2020-06-10 15:17:12+00:00,[],None
322,https://github.com/Teggoon/CSE-140L-Lab-3.git,2020-05-14 22:32:11+00:00,,1,Teggoon/CSE-140L-Lab-3,264039748,SystemVerilog,CSE-140L-Lab-3,927,0,2020-05-27 02:44:40+00:00,[],None
323,https://github.com/gur111/DigiSysSim2.git,2020-06-08 12:26:31+00:00,,0,gur111/DigiSysSim2,270659646,SystemVerilog,DigiSysSim2,32,0,2020-12-09 20:30:43+00:00,[],https://api.github.com/licenses/gpl-3.0
324,https://github.com/B06901052/DCLAB_final.git,2020-06-07 13:45:36+00:00,觸控黑白棋,0,B06901052/DCLAB_final,270319275,SystemVerilog,DCLAB_final,66,0,2020-06-20 19:00:09+00:00,[],None
325,https://github.com/reffum/snos.git,2020-06-18 07:10:20+00:00,,0,reffum/snos,273167026,SystemVerilog,snos,100,0,2020-07-11 21:45:40+00:00,[],None
326,https://github.com/appledore22/ALU_FIFO.git,2020-05-27 07:02:22+00:00,ALU with input and output fifo,0,appledore22/ALU_FIFO,267245416,SystemVerilog,ALU_FIFO,10,0,2020-05-29 06:26:39+00:00,[],None
327,https://github.com/Kiran760043/Timed-FSM.git,2020-05-21 21:38:28+00:00,FPGA Programs,0,Kiran760043/Timed-FSM,265956940,SystemVerilog,Timed-FSM,83,0,2020-05-21 21:50:25+00:00,[],None
328,https://github.com/BharathNR1030/src_3_instr.git,2020-05-28 07:47:15+00:00,,0,BharathNR1030/src_3_instr,267526663,SystemVerilog,src_3_instr,137,0,2020-05-28 07:55:30+00:00,[],None
329,https://github.com/AlefCS/TCC.git,2020-04-28 21:40:36+00:00,The source files for my graduation project. The project is basically a synthesizable Genetic Algorithm written in SystemVerilog.,0,AlefCS/TCC,259757753,SystemVerilog,TCC,50,0,2021-08-24 23:25:26+00:00,[],https://api.github.com/licenses/gpl-3.0
330,https://github.com/zeeshan0309/JK_flipflop_implement.git,2020-04-08 06:07:23+00:00,,0,zeeshan0309/JK_flipflop_implement,254000268,SystemVerilog,JK_flipflop_implement,3,0,2020-05-07 08:19:47+00:00,[],None
331,https://github.com/Z4R1Z/Cellular-Automata-SystemVerilog.git,2020-02-24 21:18:36+00:00,,0,Z4R1Z/Cellular-Automata-SystemVerilog,242845725,SystemVerilog,Cellular-Automata-SystemVerilog,7,0,2021-02-14 12:46:45+00:00,[],None
332,https://github.com/hxfycy/Vitis.git,2020-04-14 02:16:57+00:00,,0,hxfycy/Vitis,255488734,SystemVerilog,Vitis,50,0,2020-05-16 04:06:41+00:00,[],None
333,https://github.com/kinming92/MISP-FPU-Processor.git,2020-03-11 02:58:15+00:00,,0,kinming92/MISP-FPU-Processor,246460778,SystemVerilog,MISP-FPU-Processor,6,0,2020-03-11 03:08:34+00:00,[],None
334,https://github.com/2kaiser/advanced_implementations.git,2020-03-09 00:31:49+00:00,Advanced optimizations for RISCV32,0,2kaiser/advanced_implementations,245911205,SystemVerilog,advanced_implementations,535,0,2020-03-10 19:46:28+00:00,[],None
335,https://github.com/pnarahar/LRU_Model.git,2020-03-27 05:07:42+00:00,,0,pnarahar/LRU_Model,250445495,SystemVerilog,LRU_Model,9,0,2022-03-27 16:09:33+00:00,[],None
336,https://github.com/rsarwar87/de10-sky-tracker.git,2020-06-01 17:05:48+00:00,,0,rsarwar87/de10-sky-tracker,268582757,SystemVerilog,de10-sky-tracker,15743,0,2022-04-16 00:53:33+00:00,[],None
337,https://github.com/Kiran760043/Diff-between-Assign-and-IF-Statement.git,2020-05-30 22:32:45+00:00,FPGA Programs,0,Kiran760043/Diff-between-Assign-and-IF-Statement,268170332,SystemVerilog,Diff-between-Assign-and-IF-Statement,41,0,2020-05-30 22:33:44+00:00,[],None
338,https://github.com/melike1818/CS223-PROJECT.git,2020-05-22 12:40:01+00:00,CS223 Digital Design Project (System Verilog),0,melike1818/CS223-PROJECT,266107465,SystemVerilog,CS223-PROJECT,2003,0,2020-07-22 19:10:18+00:00,[],None
339,https://github.com/Muellegr/MusicBoxEmpty.git,2020-02-22 00:31:06+00:00,Special empty repository ,0,Muellegr/MusicBoxEmpty,242254934,SystemVerilog,MusicBoxEmpty,101,0,2020-02-22 01:39:52+00:00,[],None
340,https://github.com/zode97/Verilog-FPGA.git,2020-04-24 19:49:06+00:00,,0,zode97/Verilog-FPGA,258609120,SystemVerilog,Verilog-FPGA,17702,0,2021-04-10 16:47:40+00:00,[],None
341,https://github.com/nikkikwon/Digital-Systems-Laboratory.git,2020-05-04 04:09:24+00:00,,0,nikkikwon/Digital-Systems-Laboratory,261077689,SystemVerilog,Digital-Systems-Laboratory,30,0,2020-05-04 04:17:32+00:00,[],None
342,https://github.com/leyvaKeilly/COMP541-DigitalLogic-ComputerDesign.git,2020-05-03 01:50:20+00:00,COMP541 is an introduction to digital logic as well as the structure and electronic design of modern processors. Students will implement a working computer during the laboratory sessions.,0,leyvaKeilly/COMP541-DigitalLogic-ComputerDesign,260809387,SystemVerilog,COMP541-DigitalLogic-ComputerDesign,44331,0,2020-05-03 02:35:20+00:00,[],None
343,https://github.com/MartinMeng008/Digital-Logic.git,2020-05-01 20:02:11+00:00,,0,MartinMeng008/Digital-Logic,260547768,SystemVerilog,Digital-Logic,35112,0,2020-10-30 04:34:58+00:00,[],None
344,https://github.com/falkenum/little-computer.git,2020-03-21 18:13:15+00:00,,0,falkenum/little-computer,249034147,SystemVerilog,little-computer,350,0,2020-04-20 19:56:54+00:00,[],None
345,https://github.com/claint76/rggen-sample-plugin.git,2020-03-05 08:52:57+00:00,Sample project for RgGen plugin,0,claint76/rggen-sample-plugin,245112548,,rggen-sample-plugin,10,0,2020-08-18 13:45:37+00:00,[],https://api.github.com/licenses/mit
346,https://github.com/garvitgupta08/Door-lock-FSM-on-FPGA.git,2020-03-22 20:38:31+00:00,Implement a mealy FSM on basys3 board (artix 7),0,garvitgupta08/Door-lock-FSM-on-FPGA,249268227,SystemVerilog,Door-lock-FSM-on-FPGA,878,0,2020-03-22 21:16:31+00:00,[],None
347,https://github.com/wilson07code/AMBA_APB_UVM.git,2020-05-17 13:59:26+00:00,,0,wilson07code/AMBA_APB_UVM,264679420,SystemVerilog,AMBA_APB_UVM,40,0,2020-05-17 14:00:52+00:00,[],None
348,https://github.com/ynaffitgnay/lazyf1scp.git,2020-05-07 21:15:02+00:00,Get data from f1,0,ynaffitgnay/lazyf1scp,262160082,SystemVerilog,lazyf1scp,749,0,2020-08-12 07:06:58+00:00,[],None
349,https://github.com/woodrowb96/FPGA-USB-Oscilloscope.git,2020-02-19 23:20:23+00:00,,0,woodrowb96/FPGA-USB-Oscilloscope,241748172,SystemVerilog,FPGA-USB-Oscilloscope,1218,0,2020-02-24 00:40:46+00:00,[],None
350,https://github.com/frendylio/EE361.git,2020-02-25 01:47:12+00:00,,0,frendylio/EE361,242884602,SystemVerilog,EE361,18,0,2020-02-25 06:57:47+00:00,[],None
351,https://github.com/mrschnabel/Pong.git,2020-04-19 01:26:03+00:00,A pong game created on an FPGA.  Programmed using Verilog.,0,mrschnabel/Pong,256888566,SystemVerilog,Pong,43,0,2020-04-19 01:28:06+00:00,[],None
352,https://github.com/bkneubel/operation_tadpole.git,2020-04-23 23:07:48+00:00,Wouldn't you like to know,0,bkneubel/operation_tadpole,258351919,SystemVerilog,operation_tadpole,1,0,2020-04-23 23:12:32+00:00,[],None
353,https://github.com/navahc/PRE-SILICON.git,2020-04-07 23:36:29+00:00,ALL ASSIGNMENTS AND PROJECT,2,navahc/PRE-SILICON,253936914,SystemVerilog,PRE-SILICON,884,0,2020-04-23 02:31:57+00:00,[],None
354,https://github.com/nh-turja/system_verilog_codes.git,2020-04-08 15:16:26+00:00,This repository is a compilation of system verilog codes which I have learnt for front end verification at Ulkasemi Ltd.,0,nh-turja/system_verilog_codes,254123814,SystemVerilog,system_verilog_codes,7,0,2020-04-08 16:45:13+00:00,[],None
355,https://github.com/melt-umn/rewriting-optimization-demo.git,2020-05-27 19:20:57+00:00,A demonstration use of strategy attributes to perform optimizations for a simple statement/expression language,0,melt-umn/rewriting-optimization-demo,267406922,SystemVerilog,rewriting-optimization-demo,30,0,2022-01-19 02:11:42+00:00,[],https://api.github.com/licenses/lgpl-3.0
356,https://github.com/appledore22/AXI_ALU.git,2020-05-28 14:44:28+00:00,simple axi based alu ,1,appledore22/AXI_ALU,267616049,SystemVerilog,AXI_ALU,17,0,2020-05-30 10:52:13+00:00,[],None
357,https://github.com/fpgaexcel/SquareRoot.git,2020-06-02 23:28:42+00:00,Optimal SquareRoot Algorithm for an FPGA,0,fpgaexcel/SquareRoot,268929833,SystemVerilog,SquareRoot,2,0,2020-06-03 02:38:15+00:00,[],None
358,https://github.com/ChristianKouris/cse140l-lab5.git,2020-06-13 07:04:59+00:00,,0,ChristianKouris/cse140l-lab5,271958699,SystemVerilog,cse140l-lab5,840,0,2021-03-31 00:10:16+00:00,[],None
359,https://github.com/alanmimms/kl10-verilator.git,2020-06-13 19:41:23+00:00,Verilator fork of kl10 FPGA for faster sims,0,alanmimms/kl10-verilator,272074718,SystemVerilog,kl10-verilator,1440,0,2020-07-19 20:20:45+00:00,[],None
360,https://github.com/BoSmallEar/OoO-Processor.git,2020-06-19 13:45:45+00:00,,0,BoSmallEar/OoO-Processor,273504242,SystemVerilog,OoO-Processor,50207,0,2021-09-24 07:15:41+00:00,[],None
361,https://github.com/amit-ro/basic-asynchronous-FIFO.git,2020-06-09 08:26:00+00:00,design of a basic FIFO to synchronize domains ,0,amit-ro/basic-asynchronous-FIFO,270945171,SystemVerilog,basic-asynchronous-FIFO,96,0,2020-06-10 15:18:38+00:00,[],None
362,https://github.com/aurelientse/TKA001.git,2020-06-25 20:53:59+00:00,,0,aurelientse/TKA001,275013176,SystemVerilog,TKA001,1199,0,2020-09-06 15:58:26+00:00,[],None
363,https://github.com/alecastrillo/ProyectoII-ArquiII.git,2020-06-24 22:00:57+00:00,Arquitectura vectorial para la ecualización de imágenes.,0,alecastrillo/ProyectoII-ArquiII,274777785,SystemVerilog,ProyectoII-ArquiII,35754,0,2020-08-21 04:01:04+00:00,[],None
364,https://github.com/wilson07code/SystemVerilog_Lab.git,2020-03-12 05:32:47+00:00,,0,wilson07code/SystemVerilog_Lab,246751774,SystemVerilog,SystemVerilog_Lab,3,0,2020-03-12 05:35:45+00:00,[],None
365,https://github.com/JJ-Atkinson/MicroprocessorsUofM_Spring2020_Proj.git,2020-03-05 20:54:29+00:00,"School project for microprocessors, University of memphis 2020",0,JJ-Atkinson/MicroprocessorsUofM_Spring2020_Proj,245265782,SystemVerilog,MicroprocessorsUofM_Spring2020_Proj,40,0,2020-04-23 02:27:05+00:00,[],None
366,https://github.com/gsw73/double-buffered-reorder-fifo.git,2020-03-11 19:30:42+00:00,A parameterized number of data words are written into a reorder memory and then popped out in order when memory is full.,1,gsw73/double-buffered-reorder-fifo,246662507,SystemVerilog,double-buffered-reorder-fifo,14,0,2020-06-13 20:08:39+00:00,[],None
367,https://github.com/FabianeKuhn/ArquiteturaII.git,2020-04-01 20:52:44+00:00,,0,FabianeKuhn/ArquiteturaII,252284329,SystemVerilog,ArquiteturaII,203,0,2020-09-21 12:30:56+00:00,[],None
368,https://github.com/StefanovicZivan/Circle_counting_algorithm.git,2020-03-14 17:39:29+00:00,,0,StefanovicZivan/Circle_counting_algorithm,247323879,SystemVerilog,Circle_counting_algorithm,192,0,2021-07-07 10:01:03+00:00,[],None
369,https://github.com/Leo-i/ethernet.git,2020-03-18 09:38:29+00:00,,0,Leo-i/ethernet,248190419,SystemVerilog,ethernet,59520,0,2020-07-29 17:29:53+00:00,[],None
370,https://github.com/dmu1313/Baby-Beethoven.git,2020-04-14 20:27:57+00:00,,0,dmu1313/Baby-Beethoven,255718381,SystemVerilog,Baby-Beethoven,55181,0,2020-07-17 10:34:08+00:00,[],None
371,https://github.com/rendaletaas/ee287SHAproject.git,2020-04-15 01:05:25+00:00,The SHA256 project for EE287 at SJSU,0,rendaletaas/ee287SHAproject,255767293,SystemVerilog,ee287SHAproject,1508,0,2023-01-28 12:39:37+00:00,[],None
372,https://github.com/alejandroramosmartin/Display.git,2020-04-12 17:52:21+00:00,,0,alejandroramosmartin/Display,255138885,SystemVerilog,Display,3700,0,2021-01-05 23:16:02+00:00,[],None
373,https://github.com/bansil-vaghasiya/3-stage-pipelined-MAC-unit.git,2020-06-12 06:37:17+00:00,Verilog code for 3 stage pipelined Multiplier and Adder ,0,bansil-vaghasiya/3-stage-pipelined-MAC-unit,271727077,SystemVerilog,3-stage-pipelined-MAC-unit,8,0,2020-09-20 20:25:40+00:00,[],None
374,https://github.com/astalstain/OpenAV1.git,2020-03-24 14:37:43+00:00,,1,astalstain/OpenAV1,249732503,SystemVerilog,OpenAV1,24,0,2020-05-18 13:15:52+00:00,[],None
375,https://github.com/sibanez12/SDNet_proj.git,2020-03-25 18:44:20+00:00,Simple Vivado project to test SDNet,0,sibanez12/SDNet_proj,250062263,SystemVerilog,SDNet_proj,327,0,2021-11-22 03:03:47+00:00,[],None
376,https://github.com/batuhanates/panda.git,2020-03-17 16:31:33+00:00,,0,batuhanates/panda,248019816,SystemVerilog,panda,99,0,2020-09-21 10:29:07+00:00,[],https://api.github.com/licenses/apache-2.0
377,https://github.com/charlesdai2003/Kepler_sample_Chao.git,2020-02-18 16:07:18+00:00,New repo containing some of my work for the challenge question response from Kepler.,0,charlesdai2003/Kepler_sample_Chao,241405682,SystemVerilog,Kepler_sample_Chao,939,0,2020-02-18 16:38:30+00:00,[],None
378,https://github.com/toshipp/learn-verilog.git,2020-03-14 07:19:25+00:00,,0,toshipp/learn-verilog,247230561,SystemVerilog,learn-verilog,20,0,2020-03-21 10:30:22+00:00,[],None
379,https://github.com/ttopuz/arc4-decryption.git,2020-06-07 03:36:44+00:00,,1,ttopuz/arc4-decryption,270181584,,arc4-decryption,91,0,2020-06-22 17:58:17+00:00,[],None
380,https://github.com/ojrade/ECE-352.git,2020-06-10 00:00:11+00:00,,0,ojrade/ECE-352,271134823,SystemVerilog,ECE-352,2412,0,2020-06-10 00:00:57+00:00,[],None
381,https://github.com/roman-pogorelov/alt_clones.git,2020-05-11 18:56:41+00:00,Clones of some Intel (Altera) components written in pure HDL,0,roman-pogorelov/alt_clones,263130805,SystemVerilog,alt_clones,10,0,2020-05-13 14:11:12+00:00,[],None
382,https://github.com/Bjorn-J/MicroBlazeMemInit.git,2020-05-18 00:32:23+00:00,Simulation memory initialization for MicroBlaze processor,0,Bjorn-J/MicroBlazeMemInit,264784515,SystemVerilog,MicroBlazeMemInit,11,0,2020-05-18 01:46:09+00:00,[],None
383,https://github.com/ypradera/System-Verilog-and-FPGA-Design.git,2020-06-14 00:47:23+00:00,,0,ypradera/System-Verilog-and-FPGA-Design,272109067,SystemVerilog,System-Verilog-and-FPGA-Design,41,0,2020-06-14 01:01:28+00:00,[],None
384,https://github.com/chen841115/on_chip_homework2.git,2020-06-14 09:56:15+00:00,,0,chen841115/on_chip_homework2,272174559,SystemVerilog,on_chip_homework2,45532,0,2020-12-07 06:01:49+00:00,[],None
385,https://github.com/penguinleo/MyTestBenchUart.git,2020-06-24 13:32:27+00:00,This repository is the testbenchs for the uart ip core I designed. Maybe the *.bat and the *.do file should added into the repository?,0,penguinleo/MyTestBenchUart,274676596,SystemVerilog,MyTestBenchUart,12,0,2020-06-29 13:27:04+00:00,[],None
386,https://github.com/Chong-Gu/9-bit-Instruction.git,2020-06-02 23:44:56+00:00,,0,Chong-Gu/9-bit-Instruction,268932001,SystemVerilog,9-bit-Instruction,537,0,2020-06-02 23:46:19+00:00,[],None
387,https://github.com/djstedronsky/Time_Travelers_Verilog_Stopwatch.git,2020-06-09 21:44:07+00:00,Verilog implementation of RTC/Stopwatch. LTTS FPGA Training.,2,djstedronsky/Time_Travelers_Verilog_Stopwatch,271116091,SystemVerilog,Time_Travelers_Verilog_Stopwatch,3585,0,2020-06-19 16:44:43+00:00,[],None
388,https://github.com/antreasko/Simon_Says-_Game_FPGA.git,2020-03-03 16:07:19+00:00,,0,antreasko/Simon_Says-_Game_FPGA,244681320,SystemVerilog,Simon_Says-_Game_FPGA,3825,0,2020-03-03 16:08:40+00:00,[],None
389,https://github.com/Pear0/mii-net.git,2020-04-02 12:20:42+00:00,,0,Pear0/mii-net,252447156,SystemVerilog,mii-net,5933,0,2020-07-31 06:39:23+00:00,[],None
390,https://github.com/akiles-esta-usado/digital_design_elo212.git,2020-05-22 22:15:45+00:00,Diseños del ramo ELO212,1,akiles-esta-usado/digital_design_elo212,266217762,SystemVerilog,digital_design_elo212,9244,0,2020-07-31 18:17:18+00:00,[],None
391,https://github.com/Kiran760043/Multiplier-using-ROM.git,2020-05-26 19:00:06+00:00,FPGA Programs,0,Kiran760043/Multiplier-using-ROM,267127659,SystemVerilog,Multiplier-using-ROM,69,0,2020-05-26 19:02:21+00:00,[],None
392,https://github.com/Konf/pulpino_students.git,2020-05-26 19:14:42+00:00,,3,Konf/pulpino_students,267130695,SystemVerilog,pulpino_students,128,0,2021-04-01 16:57:30+00:00,[],None
393,https://github.com/pkelling/Hack-Computer.git,2020-05-15 18:52:22+00:00,Build computer from scratch with hack based instruction set with multiprocessing.,0,pkelling/Hack-Computer,264273999,SystemVerilog,Hack-Computer,750,0,2020-05-19 15:33:39+00:00,[],None
394,https://github.com/kouamano/submit_example.git,2020-05-03 14:16:31+00:00,,0,kouamano/submit_example,260939427,SystemVerilog,submit_example,3683,0,2020-06-01 00:40:23+00:00,[],None
395,https://github.com/Jglez2330/Lab3.git,2020-05-05 16:13:38+00:00,Laboratorio #3 del curso Taller de Diseño Digital que corresponde con la implementación de un ALU parametrizable de N bits en System Verilog.,0,Jglez2330/Lab3,261521989,SystemVerilog,Lab3,28235,0,2020-08-12 08:42:48+00:00,[],None
396,https://github.com/zamanimatin/ComputerArch-CA2.git,2020-04-19 17:05:13+00:00,,0,zamanimatin/ComputerArch-CA2,257055795,SystemVerilog,ComputerArch-CA2,22,0,2020-04-24 10:51:55+00:00,[],None
397,https://github.com/chaserwhytey/5StagePipelinedProcessor.git,2020-02-21 18:12:18+00:00,5-stage pipelined processor in SystemVerilog,0,chaserwhytey/5StagePipelinedProcessor,242202111,SystemVerilog,5StagePipelinedProcessor,45,0,2020-04-03 04:53:38+00:00,[],None
398,https://github.com/vedga/FPGA-MULTIPLIER.git,2020-02-19 08:38:29+00:00,Systemverilog code for integer multiplication block,0,vedga/FPGA-MULTIPLIER,241571908,SystemVerilog,FPGA-MULTIPLIER,21,0,2020-02-19 08:46:43+00:00,[],https://api.github.com/licenses/gpl-3.0
399,https://github.com/brandon-t-nguyen/verilog-modules.git,2020-04-28 23:49:29+00:00,Assorted Verilog and System Verilog modules,0,brandon-t-nguyen/verilog-modules,259778238,SystemVerilog,verilog-modules,6,0,2020-04-30 04:34:56+00:00,[],None
400,https://github.com/Lanagun/UVM.git,2020-05-24 14:34:05+00:00,,0,Lanagun/UVM,266559128,SystemVerilog,UVM,17,0,2020-10-23 08:13:51+00:00,[],None
401,https://github.com/daniellachino/Sim1.git,2020-05-23 13:18:56+00:00,,0,daniellachino/Sim1,266340554,SystemVerilog,Sim1,75,0,2020-06-01 16:16:51+00:00,[],None
402,https://github.com/aniketb005/axi4-verification.git,2020-06-11 19:23:46+00:00,,0,aniketb005/axi4-verification,271629793,SystemVerilog,axi4-verification,542,0,2022-01-04 18:26:08+00:00,[],None
403,https://github.com/chanduong999/421_sw.git,2020-05-16 08:46:44+00:00,,1,chanduong999/421_sw,264395621,SystemVerilog,421_sw,3,0,2020-05-16 08:50:16+00:00,[],None
404,https://github.com/oz-matt/Axi-Lite-Simp.git,2020-05-12 23:05:02+00:00,Single transaction demonstration for AXI Lite master and slave,0,oz-matt/Axi-Lite-Simp,263472145,SystemVerilog,Axi-Lite-Simp,75,0,2020-05-14 01:59:03+00:00,[],None
405,https://github.com/JoeLopez333/Divider.git,2020-05-06 20:04:10+00:00,16x16 hardware divider in system verilog,0,JoeLopez333/Divider,261866482,SystemVerilog,Divider,4,0,2020-05-06 20:08:01+00:00,[],None
406,https://github.com/FroxSoC/rob.git,2020-05-07 14:00:53+00:00,,0,FroxSoC/rob,262066054,SystemVerilog,rob,11,0,2020-05-07 16:43:21+00:00,[],None
407,https://github.com/Vineeth-Narayan/comp-arch-assignment.git,2020-04-22 18:25:07+00:00,,0,Vineeth-Narayan/comp-arch-assignment,257985693,SystemVerilog,comp-arch-assignment,3,0,2020-04-22 20:07:48+00:00,[],None
408,https://github.com/saipra99/sai_systemverilog.git,2020-04-08 12:10:49+00:00,,0,saipra99/sai_systemverilog,254077491,SystemVerilog,sai_systemverilog,8,0,2020-04-08 13:17:02+00:00,[],None
409,https://github.com/huseyn777/Guess-the-movement.git,2020-04-04 02:42:06+00:00,"Hardware based mechanical game, which was programmed on SystemVerilog",0,huseyn777/Guess-the-movement,252891794,SystemVerilog,Guess-the-movement,13,0,2020-09-14 00:09:06+00:00,[],None
410,https://github.com/gilad29/floating_point.git,2020-03-04 00:28:18+00:00,,0,gilad29/floating_point,244771591,SystemVerilog,floating_point,2,0,2020-03-10 23:18:05+00:00,[],None
411,https://github.com/jrmoserbaltimore/retro-1.git,2020-03-15 21:00:03+00:00,"Retro-1 console, based on MiSTer",0,jrmoserbaltimore/retro-1,247550731,SystemVerilog,retro-1,88,0,2020-11-01 19:01:48+00:00,[],
412,https://github.com/KarimHewidy/uvmGamed.git,2020-03-21 20:59:47+00:00,,0,KarimHewidy/uvmGamed,249059905,SystemVerilog,uvmGamed,12886,0,2020-04-24 12:07:36+00:00,[],None
413,https://github.com/xyz600/xyz-cpu.git,2020-03-01 04:51:13+00:00,original cpu,0,xyz600/xyz-cpu,244088857,SystemVerilog,xyz-cpu,15,0,2020-10-26 01:39:35+00:00,[],None
414,https://github.com/lopej212/ECE474_VLSI.git,2020-04-14 23:50:40+00:00,This repository holds all of the assignments for ECE 474 VLSI System Design course at Oregon State University ,0,lopej212/ECE474_VLSI,255755299,SystemVerilog,ECE474_VLSI,7536,0,2020-04-23 20:46:09+00:00,[],None
415,https://github.com/blecharczyk/TronGameFPGA.git,2020-04-15 21:45:08+00:00,The repository includes a game project in the style of 'Tron' or 'Curve Fever' on the FPGA platform.,0,blecharczyk/TronGameFPGA,256043643,SystemVerilog,TronGameFPGA,826,0,2020-04-15 22:19:50+00:00,[],None
416,https://github.com/qiweiii-git/qwi00_led.git,2020-03-29 15:26:10+00:00,qwi00_led is a simple LED control program.,1,qiweiii-git/qwi00_led,251064968,SystemVerilog,qwi00_led,5,0,2020-04-01 13:56:54+00:00,[],None
417,https://github.com/john777100/Board-game-on-DE2-115-FPGA.git,2020-03-24 08:36:47+00:00,Final project of Electrical Engineering Lab (digital Circuit) supervised by Chia-Hsiang Yang,0,john777100/Board-game-on-DE2-115-FPGA,249654135,SystemVerilog,Board-game-on-DE2-115-FPGA,36288,0,2020-10-26 15:59:27+00:00,[],None
418,https://github.com/fassial/OoO.git,2020-04-05 17:56:12+00:00,OoO,0,fassial/OoO,253297695,SystemVerilog,OoO,79,0,2020-04-05 17:57:49+00:00,[],None
419,https://github.com/Kotaro7750/risky2.git,2020-04-21 12:11:17+00:00,,0,Kotaro7750/risky2,257584015,SystemVerilog,risky2,150,0,2020-06-19 07:22:09+00:00,[],None
420,https://github.com/siamumar/TinyGarble2CircuitSynthesis.git,2020-06-26 00:36:43+00:00,,1,siamumar/TinyGarble2CircuitSynthesis,275042905,SystemVerilog,TinyGarble2CircuitSynthesis,3096,0,2020-06-26 05:28:19+00:00,[],
421,https://github.com/mr103/ECE-260C-SV-UVM-Verification-Project.git,2020-06-01 18:11:27+00:00,Class Project for ECE 260C,0,mr103/ECE-260C-SV-UVM-Verification-Project,268597086,SystemVerilog,ECE-260C-SV-UVM-Verification-Project,1268,0,2020-06-01 18:22:59+00:00,[],None
422,https://github.com/v-benenati/ece152a_lab6.git,2020-05-21 20:14:24+00:00,,0,v-benenati/ece152a_lab6,265942738,SystemVerilog,ece152a_lab6,19,0,2020-05-29 00:55:09+00:00,[],None
423,https://github.com/me-sachinsingh/spi_uvm_vip.git,2020-05-21 18:24:39+00:00,,0,me-sachinsingh/spi_uvm_vip,265922081,SystemVerilog,spi_uvm_vip,1,0,2020-05-21 19:01:38+00:00,[],None
424,https://github.com/BalderOdinson/pulp_soc_nvdla.git,2020-06-21 18:36:23+00:00,,1,BalderOdinson/pulp_soc_nvdla,273962770,SystemVerilog,pulp_soc_nvdla,105,0,2020-06-21 18:50:07+00:00,[],
425,https://github.com/karthik-0398/FFTdedicatedhw.git,2020-06-11 08:49:18+00:00,FFT butteryfly dedicated hardware,0,karthik-0398/FFTdedicatedhw,271497236,SystemVerilog,FFTdedicatedhw,8729,0,2024-03-11 21:43:02+00:00,[],https://api.github.com/licenses/mit
426,https://github.com/umanggarg96/nes_emu.git,2020-06-25 17:34:43+00:00,NES Emulator,0,umanggarg96/nes_emu,274977354,SystemVerilog,nes_emu,2,0,2020-06-25 18:27:16+00:00,[],None
427,https://github.com/marin-ignacio/CE4301-Proyecto1.git,2020-06-29 23:32:08+00:00,,0,marin-ignacio/CE4301-Proyecto1,275948828,SystemVerilog,CE4301-Proyecto1,28157,0,2020-07-15 13:07:40+00:00,[],None
428,https://github.com/cufeolm/sequences.git,2020-03-15 19:48:27+00:00,"this rep is a test playground for sequences ,transactions and packages. (Karim,Mostafa)",1,cufeolm/sequences,247539839,SystemVerilog,sequences,10377,0,2020-05-06 08:22:17+00:00,[],None
429,https://github.com/miyo/srv6_hdl.git,2020-03-18 11:55:40+00:00,,0,miyo/srv6_hdl,248218615,SystemVerilog,srv6_hdl,4,0,2020-03-19 14:15:12+00:00,[],None
430,https://github.com/rahul7456/sha3_256_perm.git,2020-04-17 18:53:07+00:00,287 project,0,rahul7456/sha3_256_perm,256585069,SystemVerilog,sha3_256_perm,1926,0,2020-09-03 04:32:11+00:00,[],None
431,https://github.com/ajteh/CPE233.git,2020-04-01 05:32:03+00:00,,0,ajteh/CPE233,252081199,SystemVerilog,CPE233,2505,0,2020-04-01 06:07:08+00:00,[],None
432,https://github.com/svtrainingonline/SV_training_material.git,2020-04-12 04:20:38+00:00,System Verilog learn by doing with code examples,0,svtrainingonline/SV_training_material,255007353,SystemVerilog,SV_training_material,10,0,2020-04-12 10:25:45+00:00,[],https://api.github.com/licenses/gpl-2.0
433,https://github.com/ackamal/cse140l_lab1.git,2020-04-16 20:37:16+00:00,,0,ackamal/cse140l_lab1,256324331,SystemVerilog,cse140l_lab1,555,0,2020-04-16 21:26:05+00:00,[],None
434,https://github.com/talesbylal/Escape-Elevator.git,2020-02-27 19:50:29+00:00,,0,talesbylal/Escape-Elevator,243603364,SystemVerilog,Escape-Elevator,309,0,2020-02-27 19:53:41+00:00,[],None
435,https://github.com/swp930/141lab4.git,2020-03-04 21:40:54+00:00,,0,swp930/141lab4,245009680,SystemVerilog,141lab4,22,0,2020-03-17 15:33:06+00:00,[],None
436,https://github.com/shreyas521/ibex.git,2020-03-14 11:53:34+00:00,,0,shreyas521/ibex,247267150,SystemVerilog,ibex,2038,0,2020-09-24 18:15:25+00:00,[],None
437,https://github.com/NidhoggProject/UEC2_Nidhogg.git,2020-03-09 17:00:38+00:00,,0,NidhoggProject/UEC2_Nidhogg,246093653,SystemVerilog,UEC2_Nidhogg,18023,0,2020-09-20 15:01:36+00:00,[],None
438,https://github.com/Vineeth-Narayan/comp-arch-assignment2.git,2020-04-28 05:02:48+00:00,2nd assignment of smp,0,Vineeth-Narayan/comp-arch-assignment2,259536242,SystemVerilog,comp-arch-assignment2,10,0,2020-06-12 13:25:14+00:00,[],None
439,https://github.com/kagg123/Computer-Architecture.git,2020-04-24 03:43:17+00:00,,0,kagg123/Computer-Architecture,258397747,SystemVerilog,Computer-Architecture,36,0,2020-05-05 01:21:14+00:00,[],None
440,https://github.com/djwadhwa/Tic-Tac-Toe-FPGA.git,2020-05-26 22:04:24+00:00,Tic-Tac-Toe written in System Verilog running on DE1-SoC,0,djwadhwa/Tic-Tac-Toe-FPGA,267161403,SystemVerilog,Tic-Tac-Toe-FPGA,17,0,2020-06-28 21:26:42+00:00,[],None
441,https://github.com/hungbk99/Single-Precision-Floating-Point-Unit.git,2020-06-05 15:31:56+00:00,A Single Precision Floating Point Unit Using SystemVerilog from Advanced Digital Techniques subject in HCMUT,0,hungbk99/Single-Precision-Floating-Point-Unit,269685534,SystemVerilog,Single-Precision-Floating-Point-Unit,53,0,2020-09-11 04:08:09+00:00,[],None
442,https://github.com/chdiana1111/Git_test.git,2020-06-07 09:07:01+00:00,test_git,0,chdiana1111/Git_test,270251329,SystemVerilog,Git_test,0,0,2020-06-07 09:30:49+00:00,[],None
443,https://github.com/hchsiao/aosoc.git,2020-05-08 16:23:22+00:00,,0,hchsiao/aosoc,262371953,SystemVerilog,aosoc,194,0,2020-05-12 14:41:48+00:00,[],None
444,https://github.com/farshad112/LFSR.git,2020-04-29 11:11:16+00:00,Parameterized Fibonacci Linear Frequency Shift Register. ,0,farshad112/LFSR,259903207,SystemVerilog,LFSR,2,0,2020-04-29 11:45:32+00:00,[],None
445,https://github.com/MPTG94/Numeric_Systems_Wet1.git,2020-05-24 12:59:18+00:00,"First Wet assignment in 044252 Numeric Systems and Computer Structure Course, Spring 2020",0,MPTG94/Numeric_Systems_Wet1,266541480,SystemVerilog,Numeric_Systems_Wet1,7,0,2020-05-29 14:07:36+00:00,[],None
446,https://github.com/living2code/paritygenerator.git,2020-05-24 15:35:51+00:00,RTL Implementation of binary parity generator,0,living2code/paritygenerator,266570888,SystemVerilog,paritygenerator,3,0,2020-05-24 23:42:04+00:00,[],None
447,https://github.com/sethrohrbach/ece593_proj.git,2020-05-26 00:02:23+00:00,,0,sethrohrbach/ece593_proj,266904225,SystemVerilog,ece593_proj,1564,0,2020-06-09 05:08:25+00:00,[],None
448,https://github.com/hao310rui140326/my_pe.git,2020-05-26 00:39:58+00:00,,0,hao310rui140326/my_pe,266909105,SystemVerilog,my_pe,5097,0,2021-05-05 08:45:08+00:00,[],None
449,https://github.com/gur111/DigiSysSim3.git,2020-06-23 09:04:23+00:00,,0,gur111/DigiSysSim3,274359302,SystemVerilog,DigiSysSim3,8,0,2020-12-09 20:30:41+00:00,[],https://api.github.com/licenses/mit
450,https://github.com/SpikE4343/ice-flight.git,2020-05-11 00:38:22+00:00,TinyFPGA-BX based quadcopter flight controller,1,SpikE4343/ice-flight,262902711,SystemVerilog,ice-flight,15319,0,2020-11-13 03:39:22+00:00,[],https://api.github.com/licenses/gpl-3.0
451,https://github.com/ackamal/cse140l_lab3.git,2020-05-19 20:50:12+00:00,,0,ackamal/cse140l_lab3,265363453,SystemVerilog,cse140l_lab3,2911,0,2020-05-26 03:18:08+00:00,[],None
452,https://github.com/ColinFritzLtts/Verilog_Stopwatch.git,2020-06-05 14:22:35+00:00,,1,ColinFritzLtts/Verilog_Stopwatch,269663158,SystemVerilog,Verilog_Stopwatch,2367,0,2020-06-19 22:25:21+00:00,[],None
453,https://github.com/akerlund/rtl_fpga_projects.git,2020-06-07 11:02:22+00:00,FPGA projects,0,akerlund/rtl_fpga_projects,270278437,SystemVerilog,rtl_fpga_projects,189,0,2021-03-17 21:10:00+00:00,[],https://api.github.com/licenses/gpl-3.0
454,https://github.com/xinyuli672/Digital-Systems-Design.git,2020-04-10 21:00:10+00:00,,0,xinyuli672/Digital-Systems-Design,254735360,SystemVerilog,Digital-Systems-Design,663,0,2020-04-10 21:01:28+00:00,[],None
455,https://github.com/zlgenuine/VitisAI.git,2020-04-04 08:14:28+00:00,,1,zlgenuine/VitisAI,252944689,SystemVerilog,VitisAI,591391,0,2020-07-16 14:59:06+00:00,[],https://api.github.com/licenses/apache-2.0
456,https://github.com/toshipp/rv.git,2020-05-23 09:41:16+00:00,,0,toshipp/rv,266305990,SystemVerilog,rv,74,0,2023-03-20 11:08:45+00:00,[],https://api.github.com/licenses/gpl-2.0
457,https://github.com/bhautik1209/SHA3-256-Permutation-Engine.git,2020-06-02 22:45:30+00:00,Hash code generator,0,bhautik1209/SHA3-256-Permutation-Engine,268924034,SystemVerilog,SHA3-256-Permutation-Engine,608,0,2020-06-02 22:46:32+00:00,[],None
458,https://github.com/mr103/BitcoinHash-Processor.git,2020-06-01 18:28:53+00:00,Course Project for ECE 111,0,mr103/BitcoinHash-Processor,268600972,SystemVerilog,BitcoinHash-Processor,4027,0,2020-06-01 18:55:06+00:00,[],None
459,https://github.com/farshad112/MISR.git,2020-04-29 14:25:38+00:00,Multiple Input Shift Register (MISR) design in SystemVerilog.  ,0,farshad112/MISR,259947983,SystemVerilog,MISR,3,0,2020-08-24 06:52:39+00:00,[],None
460,https://github.com/JeanRochCoulon/cv64.git,2020-04-30 13:57:49+00:00,,1,JeanRochCoulon/cv64,260226322,SystemVerilog,cv64,31587,0,2020-04-30 14:02:19+00:00,[],
461,https://github.com/Yogabhinanda/socsymm.git,2020-05-08 06:44:41+00:00,SOC SYMM - MD.SAZEED AND YOGABHINANDA SRINIVAS,0,Yogabhinanda/socsymm,262247708,SystemVerilog,socsymm,8,0,2020-05-08 07:06:57+00:00,[],None
462,https://github.com/ackamal/cse140l-lab4.git,2020-06-09 00:21:31+00:00,,0,ackamal/cse140l-lab4,270863134,SystemVerilog,cse140l-lab4,7,0,2020-06-09 00:22:46+00:00,[],None
463,https://github.com/hachetman/cores.git,2020-06-11 15:10:38+00:00,HDL ip Cores,0,hachetman/cores,271577668,SystemVerilog,cores,20,0,2020-06-23 19:54:39+00:00,[],None
464,https://github.com/unicornt/mips-bpb.git,2020-05-31 11:11:43+00:00,mips-bpb,0,unicornt/mips-bpb,268263372,SystemVerilog,mips-bpb,2084,0,2020-05-31 11:13:48+00:00,[],None
465,https://github.com/yuanq4/3TB4.git,2020-03-29 19:47:13+00:00,,0,yuanq4/3TB4,251119552,SystemVerilog,3TB4,14790,0,2020-03-29 19:59:15+00:00,[],None
466,https://github.com/clubMustakisValparaiso/ARMSIM.git,2020-03-31 13:38:52+00:00,,0,clubMustakisValparaiso/ARMSIM,251613433,SystemVerilog,ARMSIM,207,0,2020-03-31 14:57:57+00:00,[],None
467,https://github.com/HSuzu/UdrGrad-VideoControler.git,2020-04-22 06:54:26+00:00,,0,HSuzu/UdrGrad-VideoControler,257817459,SystemVerilog,UdrGrad-VideoControler,8981,0,2020-04-22 07:18:34+00:00,[],None
468,https://github.com/darwinjpr/riscv-core.git,2020-06-30 01:44:31+00:00,Desarrollo de un microprocesador riscvi32 utilizando vivado,0,darwinjpr/riscv-core,275968408,SystemVerilog,riscv-core,85,0,2020-08-07 23:38:44+00:00,[],None
469,https://github.com/maorshweky/yuvalsh_training.git,2020-03-17 13:37:30+00:00,Yuval Shapira's training repo,0,maorshweky/yuvalsh_training,247979015,SystemVerilog,yuvalsh_training,42,0,2020-04-26 12:50:40+00:00,[],None
470,https://github.com/isaacporras/TallerDiseno-LAB3.git,2020-03-10 16:25:02+00:00,,0,isaacporras/TallerDiseno-LAB3,246351417,SystemVerilog,TallerDiseno-LAB3,10193,0,2020-05-19 15:45:04+00:00,[],None
471,https://github.com/maorshweky/arielk_training.git,2020-03-17 15:51:05+00:00,Ariel Kalish's training repo,0,maorshweky/arielk_training,248010745,SystemVerilog,arielk_training,45,0,2020-04-26 12:49:06+00:00,[],None
472,https://github.com/udairathore/Thesis.git,2020-03-08 05:32:06+00:00,Repository for Thesis,0,udairathore/Thesis,245758076,SystemVerilog,Thesis,4838,0,2020-07-23 17:05:12+00:00,[],None
473,https://github.com/Bob-Li-2020/axi.git,2020-03-20 10:33:15+00:00,,0,Bob-Li-2020/axi,248729001,SystemVerilog,axi,3354,0,2020-09-11 01:47:48+00:00,[],None
474,https://github.com/Boundouq/Projet_SoC.git,2020-03-23 23:16:59+00:00,,0,Boundouq/Projet_SoC,249565248,SystemVerilog,Projet_SoC,417,0,2020-11-15 13:20:51+00:00,[],None
475,https://github.com/Muellegr/FPGA_i2c.git,2020-06-26 01:08:44+00:00,,0,Muellegr/FPGA_i2c,275046849,SystemVerilog,FPGA_i2c,11,0,2020-06-28 04:14:04+00:00,[],None
476,https://github.com/atfienberg/mDOMPins.git,2020-06-30 20:24:12+00:00,mDOM pin validation,0,atfienberg/mDOMPins,276200954,SystemVerilog,mDOMPins,13513,0,2020-07-07 19:57:47+00:00,[],None
477,https://github.com/jamesswingos/cs141_proj5.git,2020-04-17 19:59:08+00:00,Let's get this done litty titty,0,jamesswingos/cs141_proj5,256597566,SystemVerilog,cs141_proj5,4172,0,2020-04-27 20:40:06+00:00,[],None
478,https://github.com/jgtorchi/EE521_RAT_CPU.git,2020-04-16 20:44:40+00:00,,0,jgtorchi/EE521_RAT_CPU,256325712,SystemVerilog,EE521_RAT_CPU,50,0,2020-05-25 10:06:35+00:00,[],None
479,https://github.com/SamyuelDanyo/vlsi-bitslice-divider-datapath.git,2020-03-11 02:51:22+00:00,"8-Bit divider datapath system design using bitslice VLSI technique. Custom cell library, bitslice architecture and control ASM design.",0,SamyuelDanyo/vlsi-bitslice-divider-datapath,246459718,SystemVerilog,vlsi-bitslice-divider-datapath,1001,0,2023-12-05 12:49:22+00:00,[],https://api.github.com/licenses/mit
480,https://github.com/deekshagajendra/practice.git,2020-02-20 05:24:59+00:00,learning git,0,deekshagajendra/practice,241800885,SystemVerilog,practice,3,0,2020-02-21 07:07:13+00:00,[],None
481,https://github.com/Mixbap/AES.git,2020-04-16 09:22:42+00:00,,0,Mixbap/AES,256167555,SystemVerilog,AES,24,0,2020-04-16 09:22:53+00:00,[],None
482,https://github.com/rn00175/ARM-Microprocessor.git,2020-04-17 05:10:09+00:00,"Basic 10 Instruction, Pipelined ARM microprocessor Simulation adapted from ECE469 Labs",0,rn00175/ARM-Microprocessor,256406846,SystemVerilog,ARM-Microprocessor,37,0,2020-09-08 21:27:12+00:00,[],https://api.github.com/licenses/mit
483,https://github.com/Teggoon/CSE140LLab1.git,2020-04-16 19:36:09+00:00,Lab 1 with Vicente my man,0,Teggoon/CSE140LLab1,256312089,SystemVerilog,CSE140LLab1,1053,0,2021-01-27 20:12:17+00:00,[],None
484,https://github.com/qaztronic/ece594Neuromorphic.git,2020-04-15 02:47:20+00:00,,0,qaztronic/ece594Neuromorphic,255786780,SystemVerilog,ece594Neuromorphic,99,0,2020-04-15 02:47:35+00:00,[],None
485,https://github.com/ndbeste/598-Project.git,2020-04-14 22:27:45+00:00,Neuromorphic VLSI Project,1,ndbeste/598-Project,255741803,SystemVerilog,598-Project,8161,0,2020-05-05 05:22:43+00:00,[],None
486,https://github.com/AlfonsoUSM/Caracterizacion.git,2020-04-14 22:16:48+00:00,,0,AlfonsoUSM/Caracterizacion,255739844,SystemVerilog,Caracterizacion,165338,0,2020-05-11 05:21:52+00:00,[],None
487,https://github.com/adi226/-Hardware-Generator-for-Deep-Convolution-Neural-Networks.git,2020-05-30 09:56:52+00:00,"Design, simulation and synthesis of a configurable Artificial Neural Network and creating a parameterized HDL generation tool in C++ to create an optimized 3-Layer Neural Network. Each layer based on ARM’s AXI4 handshaking protocol.",0,adi226/-Hardware-Generator-for-Deep-Convolution-Neural-Networks,268052751,SystemVerilog,-Hardware-Generator-for-Deep-Convolution-Neural-Networks,1928,0,2020-05-30 10:10:56+00:00,[],None
488,https://github.com/elpidakrp/vlsi_score_4.git,2020-06-16 13:06:16+00:00,,0,elpidakrp/vlsi_score_4,272710338,SystemVerilog,vlsi_score_4,859,0,2021-11-28 12:03:16+00:00,[],None
489,https://github.com/souvicksaha95/System-Verilog-Basics.git,2020-06-03 14:20:03+00:00,This repo is not about any projects. It's just about why Systemverilog is better than Verilog and it's features.,0,souvicksaha95/System-Verilog-Basics,269108015,SystemVerilog,System-Verilog-Basics,20,0,2020-06-05 15:29:13+00:00,[],None
490,https://github.com/CBX1997/verilog.git,2020-06-21 16:16:12+00:00,verilog code module,0,CBX1997/verilog,273940665,SystemVerilog,verilog,97,0,2021-01-21 11:56:09+00:00,[],None
491,https://github.com/MPTG94/Numeric_Systems_Wet3.git,2020-06-21 13:27:35+00:00,"Third Wet assignment in 044252 Numeric Systems and Computer Structure Course, Spring 2020",0,MPTG94/Numeric_Systems_Wet3,273909654,SystemVerilog,Numeric_Systems_Wet3,8,0,2020-06-22 14:55:17+00:00,[],None
492,https://github.com/melt-umn/lambda-calculus.git,2020-02-18 00:39:17+00:00,An implementation of the lambda calculus using term rewriting in Silver,0,melt-umn/lambda-calculus,241238641,SystemVerilog,lambda-calculus,52,0,2021-10-05 21:54:50+00:00,[],https://api.github.com/licenses/lgpl-3.0
493,https://github.com/MartinMeng008/hackdac-2018-soc.git,2020-02-18 20:38:18+00:00,Buggy SoC used for the second phase of the Hack@DAC 2018 hardware security competition. ,0,MartinMeng008/hackdac-2018-soc,241462253,,hackdac-2018-soc,19051,0,2023-08-19 06:07:04+00:00,[],
494,https://github.com/Fizz-Trickster/STUDY_Verilog.git,2020-03-07 14:22:28+00:00,,0,Fizz-Trickster/STUDY_Verilog,245646356,SystemVerilog,STUDY_Verilog,7,0,2020-03-15 03:05:38+00:00,[],None
495,https://github.com/RudrenduMahindar/EE599_mahindar_6343999513.git,2020-03-07 05:24:37+00:00,FPGA assignments,0,RudrenduMahindar/EE599_mahindar_6343999513,245573868,SystemVerilog,EE599_mahindar_6343999513,585,0,2020-04-06 22:03:09+00:00,[],None
496,https://github.com/yangp8/EE371FinalProject.git,2020-02-28 22:23:28+00:00,,0,yangp8/EE371FinalProject,243864987,SystemVerilog,EE371FinalProject,19140,0,2020-02-29 23:59:44+00:00,[],None
497,https://github.com/daniellachino/Sim3_2.git,2020-06-26 15:13:02+00:00,,0,daniellachino/Sim3_2,275184847,SystemVerilog,Sim3_2,8,0,2020-06-26 17:04:21+00:00,[],None
498,https://github.com/alejocv7/fpga-calculator.git,2020-06-25 13:33:10+00:00,,0,alejocv7/fpga-calculator,274924334,SystemVerilog,fpga-calculator,7,0,2023-06-11 23:58:31+00:00,[],None
499,https://github.com/DarshanBallari/darshan01.git,2020-04-11 15:06:02+00:00,,0,DarshanBallari/darshan01,254892928,SystemVerilog,darshan01,1,0,2020-04-12 18:08:09+00:00,[],None
500,https://github.com/jnestor/flowreg-dally.git,2020-03-27 22:42:12+00:00,Register with ready-valid flow control based on Dally & Harting Example 22.1,0,jnestor/flowreg-dally,250664325,SystemVerilog,flowreg-dally,0,0,2020-03-27 23:25:32+00:00,[],None
501,https://github.com/SaintAnger589/uvmPractice.git,2020-04-27 05:42:32+00:00,,0,SaintAnger589/uvmPractice,259216709,SystemVerilog,uvmPractice,6,0,2020-05-01 14:52:20+00:00,[],None
502,https://github.com/ludwig247/ibex.git,2020-03-15 08:41:45+00:00,ibex,1,ludwig247/ibex,247430004,SystemVerilog,ibex,1947,0,2020-03-15 08:42:29+00:00,[],None
503,https://github.com/flyingpiggs/ECE469-labs.git,2020-03-14 20:04:04+00:00,UIC ECE469 labs for netID chen172 and jv2,0,flyingpiggs/ECE469-labs,247345202,SystemVerilog,ECE469-labs,1065,0,2020-04-10 21:51:19+00:00,[],None
504,https://github.com/ffflowww/FPGA-counter.git,2020-05-25 16:27:12+00:00,"Small basic counter build with Quartus Prime 19.1, using Altera DE1-SoC",1,ffflowww/FPGA-counter,266827593,SystemVerilog,FPGA-counter,24,0,2020-06-03 20:37:30+00:00,[],None
505,https://github.com/ggamb1t/Practice_Spring2020_SystemVerilog.git,2020-05-29 18:47:17+00:00,,0,ggamb1t/Practice_Spring2020_SystemVerilog,267931311,SystemVerilog,Practice_Spring2020_SystemVerilog,5,0,2020-06-01 02:29:45+00:00,[],None
506,https://github.com/MehmetAnil/ALU.git,2020-05-17 11:39:24+00:00,,0,MehmetAnil/ALU,264650990,SystemVerilog,ALU,7,0,2020-05-19 11:57:52+00:00,[],None
507,https://github.com/MusicFreak456/Simple_Brainfuck_Processor.git,2020-06-11 20:54:06+00:00,,0,MusicFreak456/Simple_Brainfuck_Processor,271644821,SystemVerilog,Simple_Brainfuck_Processor,4,0,2020-06-15 16:15:03+00:00,[],https://api.github.com/licenses/mit
508,https://github.com/Divyaj2/project.git,2020-06-05 05:45:54+00:00,,0,Divyaj2/project,269541239,SystemVerilog,project,124345,0,2020-06-05 05:51:36+00:00,[],None
509,https://github.com/plenck/HDL.git,2020-06-05 07:43:36+00:00,,0,plenck/HDL,269563439,SystemVerilog,HDL,14,0,2020-06-12 07:34:55+00:00,[],https://api.github.com/licenses/mit
510,https://github.com/PCercelino/FIFO.git,2020-06-14 04:17:52+00:00,Design and Testbench of a FIFO (First-in / First-out) in the discipline of embedded systems.,0,PCercelino/FIFO,272131404,SystemVerilog,FIFO,1,0,2020-06-14 04:20:08+00:00,[],None
511,https://github.com/hachetman/icebreaker_build.git,2020-06-08 17:48:21+00:00,,0,hachetman/icebreaker_build,270767083,SystemVerilog,icebreaker_build,17,0,2020-06-23 19:57:20+00:00,[],https://api.github.com/licenses/lgpl-3.0
512,https://github.com/amit-ro/bus-synchronizers.git,2020-06-08 17:09:01+00:00,few designs of bus synchronizers,0,amit-ro/bus-synchronizers,270754733,SystemVerilog,bus-synchronizers,117,0,2020-06-10 15:18:13+00:00,[],None
513,https://github.com/JiayiA/CSE140L-Labs.git,2020-06-30 18:01:18+00:00,Verilog,0,JiayiA/CSE140L-Labs,276172967,SystemVerilog,CSE140L-Labs,7586,0,2020-06-30 18:11:31+00:00,[],None
514,https://github.com/PacoReinaCampo/PU-FinTech.git,2020-03-05 22:43:36+00:00,Financial Technology with PU-NTM verified with UVM/OSVVM/FV,0,PacoReinaCampo/PU-FinTech,245282703,SystemVerilog,PU-FinTech,60626,0,2023-08-30 19:23:29+00:00,[],https://api.github.com/licenses/mit
515,https://github.com/ahmedihabb2/SPI.git,2020-06-21 13:49:15+00:00,Serial Peripheral Interface,0,ahmedihabb2/SPI,273913449,SystemVerilog,SPI,6,0,2020-06-21 13:51:01+00:00,[],None
516,https://github.com/BenHalpe/Sim3.git,2020-06-23 14:39:59+00:00,,0,BenHalpe/Sim3,274430262,SystemVerilog,Sim3,1721,0,2020-06-29 10:12:38+00:00,[],None
517,https://github.com/hassaankhalid1996/wb_slave_core2.git,2020-06-27 12:22:36+00:00,Designing a layered test-bench for the wishbone slave interface.,2,hassaankhalid1996/wb_slave_core2,275366752,SystemVerilog,wb_slave_core2,105,0,2020-07-02 14:26:42+00:00,[],None
518,https://github.com/anshumn305/coding.git,2020-06-27 09:31:06+00:00,,0,anshumn305/coding,275339952,SystemVerilog,coding,1,0,2020-06-27 09:41:13+00:00,[],None
519,https://github.com/hungbk99/RVS192-CPU.git,2020-06-05 15:57:12+00:00,A 32-bit RISC-V CPU using SystemVerilog from my Design Project in HCMUT,1,hungbk99/RVS192-CPU,269693070,SystemVerilog,RVS192-CPU,3999,0,2021-03-31 03:29:46+00:00,[],None
520,https://github.com/cmyhust/CoreBench.git,2020-06-04 15:32:22+00:00,,0,cmyhust/CoreBench,269397229,,CoreBench,38,0,2020-06-04 16:55:04+00:00,[],https://api.github.com/licenses/gpl-3.0
521,https://github.com/AustinRye/MIPS-Processor.git,2020-06-06 16:38:50+00:00,A 32-bit single-cycle MIPS processor based on the RISC instruction set architecture.,0,AustinRye/MIPS-Processor,270040566,SystemVerilog,MIPS-Processor,192,0,2021-01-02 19:20:01+00:00,[],None
522,https://github.com/prism5426/EE-371-Final-Project.git,2020-06-01 06:37:13+00:00,Lab6,0,prism5426/EE-371-Final-Project,268444133,SystemVerilog,EE-371-Final-Project,78,0,2021-03-06 02:24:58+00:00,[],None
523,https://github.com/yg2m19/ELEC6231_Cycle_Computer.git,2020-06-12 16:09:26+00:00,ELEC6231 VLSI Project/ Systemverilog code of cycle computer,0,yg2m19/ELEC6231_Cycle_Computer,271839506,SystemVerilog,ELEC6231_Cycle_Computer,3254,0,2020-06-12 16:10:21+00:00,[],None
524,https://github.com/Teggoon/Lab5.git,2020-06-08 20:03:14+00:00,,0,Teggoon/Lab5,270809511,SystemVerilog,Lab5,62,0,2020-06-12 06:00:28+00:00,[],None
525,https://github.com/Xtyll/ip_v4_header_crc.git,2020-05-20 09:14:52+00:00,Module for calculation checksum of the IP v4 header,0,Xtyll/ip_v4_header_crc,265512039,SystemVerilog,ip_v4_header_crc,5,0,2020-06-13 21:03:19+00:00,[],None
526,https://github.com/MehmetAnil/RegisterMemory.git,2020-06-01 19:48:54+00:00,,0,MehmetAnil/RegisterMemory,268617408,SystemVerilog,RegisterMemory,2,0,2020-08-26 09:36:13+00:00,[],None
527,https://github.com/FelipeAsOr/VGAcontroller.git,2020-05-16 15:14:35+00:00,Using System Verilog a VGA controller will be write on here,0,FelipeAsOr/VGAcontroller,264464268,SystemVerilog,VGAcontroller,5457,0,2020-05-30 02:49:39+00:00,[],None
528,https://github.com/TwistsOfFate/MIPS-CPU-HDL.git,2020-03-15 00:05:34+00:00,MIPS CPU written in HDL.,0,TwistsOfFate/MIPS-CPU-HDL,247372987,SystemVerilog,MIPS-CPU-HDL,2509,0,2020-05-06 23:50:22+00:00,[],https://api.github.com/licenses/mit
529,https://github.com/oliverb123/pop_fpga.git,2020-04-07 14:02:08+00:00,,0,oliverb123/pop_fpga,253810529,SystemVerilog,pop_fpga,8,0,2021-04-18 11:36:46+00:00,[],https://api.github.com/licenses/mit
530,https://github.com/konstantinosskoutelis/MIPS-8-bit-Microprocessor.git,2020-04-07 15:25:32+00:00,,0,konstantinosskoutelis/MIPS-8-bit-Microprocessor,253834424,SystemVerilog,MIPS-8-bit-Microprocessor,154,0,2021-03-06 13:47:57+00:00,[],None
531,https://github.com/LFzhaoyue123/SystemVerilog_Lab.git,2020-04-25 02:57:08+00:00,for new learner of seystemverilog,0,LFzhaoyue123/SystemVerilog_Lab,258674091,SystemVerilog,SystemVerilog_Lab,119,0,2020-06-03 07:10:21+00:00,[],None
532,https://github.com/tanerdurmaz/cs-223-project.git,2020-03-17 09:05:49+00:00,Bilkent University' Digital Design project about creating cellular automata,0,tanerdurmaz/cs-223-project,247924137,SystemVerilog,cs-223-project,259,0,2020-03-17 10:40:37+00:00,[],None
533,https://github.com/pnarahar/generic_modules.git,2020-03-08 04:59:16+00:00,Develop useful generic modules,0,pnarahar/generic_modules,245754818,SystemVerilog,generic_modules,31,0,2021-12-12 21:34:42+00:00,[],None
534,https://github.com/SamyuelDanyo/fsm-design-test-rtl.git,2020-03-10 19:29:24+00:00,SystemVerilog Design For Testability (DFT) as applied to Finate State Machines (FSMs). Aims to show how DFT structures can be built into an integrated circuit (IC) to assist testing via a scan path..,0,SamyuelDanyo/fsm-design-test-rtl,246389651,SystemVerilog,fsm-design-test-rtl,152,0,2020-03-15 14:52:27+00:00,[],https://api.github.com/licenses/mit
535,https://github.com/rishikdutta/EE599-Accelerated-computing_Assignment2_.git,2020-04-04 04:22:56+00:00,assignment 2,0,rishikdutta/EE599-Accelerated-computing_Assignment2_,252907717,SystemVerilog,EE599-Accelerated-computing_Assignment2_,4,0,2020-04-04 04:43:21+00:00,[],None
536,https://github.com/estejairo/coprossesor.git,2020-04-05 03:01:45+00:00,Coprossesor with usb communication,0,estejairo/coprossesor,253144449,SystemVerilog,coprossesor,31,0,2020-04-07 07:33:20+00:00,[],None
537,https://github.com/oesan1/ece111.git,2020-02-24 10:41:10+00:00,group projects,0,oesan1/ece111,242709485,SystemVerilog,ece111,21,0,2020-03-21 05:14:07+00:00,[],None
538,https://github.com/JimmyYourHonor/cse_148.git,2020-04-14 23:12:04+00:00,,0,JimmyYourHonor/cse_148,255749303,SystemVerilog,cse_148,238625,0,2022-07-26 17:10:49+00:00,[],None
539,https://github.com/errangutan/empty_env.git,2020-04-16 13:14:31+00:00,Empty environment for testing meru,0,errangutan/empty_env,256219475,SystemVerilog,empty_env,23,0,2020-04-30 07:57:50+00:00,[],None
540,https://github.com/srishis/CarryLookAheadAdderUsingSystemVerilog.git,2020-04-16 22:06:33+00:00,8 bit Carry Look Ahead Adder Using System Verilog,0,srishis/CarryLookAheadAdderUsingSystemVerilog,256340627,SystemVerilog,CarryLookAheadAdderUsingSystemVerilog,217,0,2020-04-16 22:19:04+00:00,[],None
541,https://github.com/scottcs2/561_Final_Project.git,2020-04-21 18:08:47+00:00,EECS 561 Final Project for a stabilizing a hovering rocket.,0,scottcs2/561_Final_Project,257676551,SystemVerilog,561_Final_Project,65,0,2020-04-21 18:27:44+00:00,[],None
542,https://github.com/NiravJadav/APB_SLAVE_PORT.git,2020-02-26 07:28:33+00:00,,0,NiravJadav/APB_SLAVE_PORT,243196413,SystemVerilog,APB_SLAVE_PORT,89,0,2020-03-17 06:44:11+00:00,[],None
543,https://github.com/liyueahhh/SVerilog.git,2020-02-18 04:29:11+00:00,,0,liyueahhh/SVerilog,241272245,SystemVerilog,SVerilog,2,0,2020-02-18 04:31:15+00:00,[],None
544,https://github.com/acanalpay/Digital-Design-Project.git,2020-02-26 18:20:37+00:00,CS223 Digital Design Course Project,0,acanalpay/Digital-Design-Project,243333917,SystemVerilog,Digital-Design-Project,991,0,2021-03-23 07:09:07+00:00,[],None
545,https://github.com/gur111/DigiSysSym1.git,2020-05-13 09:39:14+00:00,,0,gur111/DigiSysSym1,263587117,SystemVerilog,DigiSysSym1,37,0,2020-12-09 20:30:44+00:00,[],None
546,https://github.com/sebas97012/RSAASIP.git,2020-05-30 18:21:08+00:00,Primer proyecto grupal de CE-4301: Arquitectura de Computadores I. I semestre 2020,1,sebas97012/RSAASIP,268136373,SystemVerilog,RSAASIP,317955,0,2021-02-02 16:11:15+00:00,[],None
547,https://github.com/ChristianKouris/sha256.git,2020-05-27 07:01:41+00:00,A simple version of the sha256 hashing algorithm,0,ChristianKouris/sha256,267245304,SystemVerilog,sha256,4,0,2021-03-30 05:46:19+00:00,[],None
548,https://github.com/oscar-rc1/ELO212_2020_Tests.git,2020-05-31 00:38:53+00:00,,2,oscar-rc1/ELO212_2020_Tests,268183873,SystemVerilog,ELO212_2020_Tests,27,0,2020-10-03 09:24:30+00:00,[],None
549,https://github.com/harinidarapu/system-Verilog.git,2020-03-11 21:44:09+00:00,concepts,0,harinidarapu/system-Verilog,246685927,SystemVerilog,system-Verilog,5,0,2020-03-23 03:41:19+00:00,[],None
550,https://github.com/silicondosa/EE-599_SurajChakravarthiRaja_1389288844.git,2020-03-08 03:26:45+00:00,EE599: Accelerated Computing using FPGAs (Assignments),0,silicondosa/EE-599_SurajChakravarthiRaja_1389288844,245745246,SystemVerilog,EE-599_SurajChakravarthiRaja_1389288844,16034,0,2020-04-04 08:44:05+00:00,[],None
551,https://github.com/oz-matt/EasierUVM-SimpRisc-ws.git,2020-06-28 23:50:32+00:00,Verification suite of the SimpRisc CPU using the EasierUVM code gen,1,oz-matt/EasierUVM-SimpRisc-ws,275688584,SystemVerilog,EasierUVM-SimpRisc-ws,18239,0,2021-01-14 20:41:18+00:00,[],None
552,https://github.com/zeeshan0309/D_flipflop_implement.git,2020-05-07 08:22:10+00:00,,0,zeeshan0309/D_flipflop_implement,261992097,SystemVerilog,D_flipflop_implement,2,0,2020-05-07 08:26:55+00:00,[],None
553,https://github.com/wofanqiang/AES_implementation.git,2020-05-02 08:00:28+00:00,,0,wofanqiang/AES_implementation,260640857,SystemVerilog,AES_implementation,9,0,2021-03-27 05:50:54+00:00,[],None
554,https://github.com/hchsiao/zero-buggy.git,2020-05-08 16:23:42+00:00,,0,hchsiao/zero-buggy,262372033,SystemVerilog,zero-buggy,4,0,2020-05-08 16:32:17+00:00,[],None
555,https://github.com/hzhang131/ECE385_final.git,2020-05-12 00:00:25+00:00,ECE 385 Final Project,2,hzhang131/ECE385_final,263186567,SystemVerilog,ECE385_final,86750,0,2021-10-16 15:52:27+00:00,[],None
556,https://github.com/hamidsalemi77/CA_CA-1.git,2020-04-24 18:22:43+00:00,caa,0,hamidsalemi77/CA_CA-1,258590503,SystemVerilog,CA_CA-1,1715,0,2020-04-25 18:59:58+00:00,[],None
557,https://github.com/yueyang2000/brick_game.git,2020-05-23 11:32:20+00:00,A simple brick-destroy game implemented on FPGA,0,yueyang2000/brick_game,266322986,SystemVerilog,brick_game,7122,0,2021-12-11 03:53:28+00:00,[],None
558,https://github.com/moriahgau/ECE385-Final-Project.git,2020-05-14 03:43:37+00:00,Space Invaders-Inspired Game in SystemVerilog,0,moriahgau/ECE385-Final-Project,263808020,SystemVerilog,ECE385-Final-Project,44,0,2020-05-14 03:50:33+00:00,[],None
559,https://github.com/AustinRye/HDL-Common-Blocks.git,2020-05-23 20:51:47+00:00,A package of commonly used HDL blocks.,0,AustinRye/HDL-Common-Blocks,266417575,SystemVerilog,HDL-Common-Blocks,23,0,2021-01-02 19:22:17+00:00,[],None
560,https://github.com/bansil-vaghasiya/Digital-Vending-Machine-.git,2020-06-12 06:09:21+00:00,Verilog code for digital vending machine for 5 products.,0,bansil-vaghasiya/Digital-Vending-Machine-,271722222,SystemVerilog,Digital-Vending-Machine-,3,0,2020-06-12 06:15:02+00:00,[],None
561,https://github.com/vparik6/HDL-based-System-Design-.git,2020-06-09 21:51:54+00:00,This repo contains my lab work from HDL based system design course at UIC ,0,vparik6/HDL-based-System-Design-,271117254,SystemVerilog,HDL-based-System-Design-,2320,0,2020-06-09 22:13:03+00:00,[],None
562,https://github.com/AndersStruck/02204-Metastability-in-FPGA.git,2020-04-21 14:22:50+00:00,Project to detect metastability in FPGA's,0,AndersStruck/02204-Metastability-in-FPGA,257620388,SystemVerilog,02204-Metastability-in-FPGA,115,0,2020-05-17 22:06:43+00:00,[],None
563,https://github.com/qaztronic/ECE_252B_Paper.git,2020-06-06 19:48:06+00:00,,0,qaztronic/ECE_252B_Paper,270086719,SystemVerilog,ECE_252B_Paper,1152,0,2020-06-11 06:37:22+00:00,[],None
564,https://github.com/AStiffLizard/Clockz.git,2020-05-27 01:33:37+00:00,,0,AStiffLizard/Clockz,267191779,SystemVerilog,Clockz,14,0,2020-05-27 02:55:47+00:00,[],None
565,https://github.com/Asker0K/digitalClock.git,2020-06-29 16:30:02+00:00,Digital clock based on SystemVerilog. This project is created for passing exam in MAI.,0,Asker0K/digitalClock,275869859,SystemVerilog,digitalClock,9428,0,2020-06-29 16:32:42+00:00,[],None
566,https://github.com/ynsengun/Emergency_Elevator.git,2020-02-16 18:07:10+00:00,A project developed on Basys 3 board. System Verilog and high level state machine design are used to design hardware.,0,ynsengun/Emergency_Elevator,240939974,SystemVerilog,Emergency_Elevator,1516,0,2020-02-16 18:24:56+00:00,[],None
567,https://github.com/Brian-08/CPE333_.git,2020-02-19 01:37:34+00:00,333 Project Files,0,Brian-08/CPE333_,241507062,SystemVerilog,CPE333_,796,0,2020-03-21 06:40:41+00:00,[],None
568,https://github.com/asicdv/systemverilog.git,2020-03-04 02:11:11+00:00,,0,asicdv/systemverilog,244786574,SystemVerilog,systemverilog,17,0,2020-03-10 03:14:40+00:00,[],None
569,https://github.com/abdoulahidia/verif.git,2020-04-13 03:57:23+00:00,,0,abdoulahidia/verif,255226688,SystemVerilog,verif,16,0,2020-04-14 02:35:14+00:00,[],None
570,https://github.com/samycharas/openfpga_tb.git,2020-04-05 23:49:27+00:00,,0,samycharas/openfpga_tb,253355084,SystemVerilog,openfpga_tb,28314,0,2020-04-08 03:03:25+00:00,[],None
571,https://github.com/sahilumrotkar/system-verilog.git,2020-04-07 03:48:39+00:00,,0,sahilumrotkar/system-verilog,253680913,SystemVerilog,system-verilog,1,0,2020-04-07 06:00:14+00:00,[],None
572,https://github.com/soleiyu/float_hdl.git,2020-04-09 06:02:13+00:00,,0,soleiyu/float_hdl,254284940,SystemVerilog,float_hdl,672,0,2020-05-20 12:46:20+00:00,[],None
573,https://github.com/mtdudek/FPGA.git,2020-02-25 22:49:11+00:00,Kurs FPGA/ FPGA course ,0,mtdudek/FPGA,243119614,SystemVerilog,FPGA,57029,0,2020-02-26 00:10:32+00:00,[],None
574,https://github.com/cisabelle-impinj/fpga_final.git,2020-03-05 05:21:50+00:00,,0,cisabelle-impinj/fpga_final,245076127,SystemVerilog,fpga_final,1033,0,2020-03-05 05:24:23+00:00,[],None
575,https://github.com/Cra2yPierr0t/TOY_TPU.git,2020-06-23 15:37:23+00:00,取り敢えず動くTPU,0,Cra2yPierr0t/TOY_TPU,274444047,SystemVerilog,TOY_TPU,12,0,2020-08-07 05:26:21+00:00,[],None
576,https://github.com/kisung5/ProyectoGrupalI.git,2020-06-21 00:08:54+00:00,,0,kisung5/ProyectoGrupalI,273804769,SystemVerilog,ProyectoGrupalI,16992,0,2021-11-21 07:34:26+00:00,[],None
577,https://github.com/j2kim99/hsd20_lab10.git,2020-06-12 13:42:20+00:00,,0,j2kim99/hsd20_lab10,271807732,SystemVerilog,hsd20_lab10,673,0,2020-06-16 19:12:46+00:00,[],None
578,https://github.com/yufat48/pulpissimo.git,2020-06-17 05:00:48+00:00,branch of pulpissimo,0,yufat48/pulpissimo,272881975,SystemVerilog,pulpissimo,8229,0,2020-06-17 05:57:19+00:00,[],
579,https://github.com/Adrofier/Dual-Clock-Asynchronous-FIFO-Buffer.git,2020-06-17 06:48:13+00:00,Dual-Clock Asynchronous FIFO Buffer used for Clock domain crossing and other VGA Applications.,0,Adrofier/Dual-Clock-Asynchronous-FIFO-Buffer,272899239,SystemVerilog,Dual-Clock-Asynchronous-FIFO-Buffer,13,0,2020-06-27 05:32:34+00:00,[],https://api.github.com/licenses/mit
580,https://github.com/mattbrown015/fpga-ip-example.git,2020-06-22 07:59:34+00:00,Example of how to use Vivado IP in an FPGA design,0,mattbrown015/fpga-ip-example,274075839,SystemVerilog,fpga-ip-example,27,0,2020-06-23 18:06:54+00:00,[],None
581,https://github.com/ram-bhaskara/HDMI-Tx.git,2020-04-18 16:30:50+00:00,Demonstration of HDMI transmitter implemented on Zybo z7020 FPGA,0,ram-bhaskara/HDMI-Tx,256801050,SystemVerilog,HDMI-Tx,1142,0,2020-04-18 17:32:24+00:00,[],None
582,https://github.com/JoeLopez333/WallaceTree.git,2020-04-23 16:44:47+00:00,Code for a 16x16 Wallace Tree multiplier in systemverilog,0,JoeLopez333/WallaceTree,258269036,SystemVerilog,WallaceTree,33,0,2020-05-05 00:48:34+00:00,[],None
583,https://github.com/appledore22/ALU_READY_VALID.git,2020-05-28 09:07:13+00:00,Simple ALU with ready valid handshake mechanism,0,appledore22/ALU_READY_VALID,267543551,SystemVerilog,ALU_READY_VALID,2,0,2020-05-28 09:08:49+00:00,[],None
584,https://github.com/Olorin7/EE599_XueningZhao_5741894054.git,2020-03-05 20:08:57+00:00,USC EE599 related codes,0,Olorin7/EE599_XueningZhao_5741894054,245257591,SystemVerilog,EE599_XueningZhao_5741894054,8823,0,2020-05-10 06:31:06+00:00,['verilog'],None
585,https://github.com/mr103/Bitcoin-Hash-Processor.git,2020-06-10 23:27:09+00:00,,0,mr103/Bitcoin-Hash-Processor,271406217,SystemVerilog,Bitcoin-Hash-Processor,6049,0,2020-06-10 23:31:45+00:00,[],None
586,https://github.com/richapallavi0627/ECE_260C_yapp_project.git,2020-06-01 17:35:49+00:00,,0,richapallavi0627/ECE_260C_yapp_project,268589371,SystemVerilog,ECE_260C_yapp_project,1270,0,2020-06-01 17:58:54+00:00,[],None
587,https://github.com/sycy-pro/decoder.git,2020-03-13 11:01:11+00:00,,1,sycy-pro/decoder,247051195,SystemVerilog,decoder,7913,0,2020-05-26 19:55:10+00:00,[],None
588,https://github.com/Kelton8Z/multiplication_coprocessor.git,2020-05-01 02:56:48+00:00,,1,Kelton8Z/multiplication_coprocessor,260367221,SystemVerilog,multiplication_coprocessor,1,0,2020-05-01 02:58:00+00:00,[],None
589,https://github.com/kammulchandani/UVMI.git,2020-05-01 22:38:06+00:00,,0,kammulchandani/UVMI,260571820,SystemVerilog,UVMI,18089,0,2020-05-01 22:40:57+00:00,[],None
590,https://github.com/oz-matt/patrec_sv.git,2020-04-30 23:44:48+00:00,,0,oz-matt/patrec_sv,260342088,SystemVerilog,patrec_sv,8,0,2020-05-01 04:38:46+00:00,[],None
591,https://github.com/jsamarth/GuitarPedalBoard.git,2020-05-03 01:31:29+00:00,"This is a FPGA Project on Guitar Effects. Usually, guitarists use one guitar effect Stompbox per effect. This project aimed at using the FPGA hardware, which is significantly faster than Microcontrollers, to modulate Guitar signals being fed into the board using Digital Signal Processing. ",0,jsamarth/GuitarPedalBoard,260807252,SystemVerilog,GuitarPedalBoard,6301,0,2020-05-11 10:52:22+00:00,[],None
592,https://github.com/ChristianKouris/cse140l-lab1.git,2020-04-27 22:45:48+00:00,Lab 1 of CSE 140L,0,ChristianKouris/cse140l-lab1,259474020,SystemVerilog,cse140l-lab1,545,0,2021-03-31 00:17:05+00:00,[],None
593,https://github.com/strangetrail/simple_convolution.git,2020-04-28 13:52:38+00:00,Simple convolution module in verilog,0,strangetrail/simple_convolution,259650920,SystemVerilog,simple_convolution,18,0,2020-04-28 13:58:09+00:00,[],https://api.github.com/licenses/gpl-3.0
594,https://github.com/alex-aleyan/stratix10_dev_board.git,2020-02-17 20:44:45+00:00,EM2130,1,alex-aleyan/stratix10_dev_board,241204164,SystemVerilog,stratix10_dev_board,104981,0,2020-05-27 16:40:09+00:00,[],None
595,https://github.com/anujp10/EE_599_aspatil_5704035814.git,2020-03-07 07:51:02+00:00,,0,anujp10/EE_599_aspatil_5704035814,245590498,SystemVerilog,EE_599_aspatil_5704035814,587,0,2020-04-04 08:01:17+00:00,[],None
596,https://github.com/XavRobo/IbexAsynchrone.git,2020-03-09 15:09:50+00:00,,0,XavRobo/IbexAsynchrone,246067931,SystemVerilog,IbexAsynchrone,9775,0,2020-05-11 08:16:16+00:00,[],None
597,https://github.com/hellgate202/freq_meas.git,2020-06-23 06:34:33+00:00,Frequency Measurer,0,hellgate202/freq_meas,274327910,SystemVerilog,freq_meas,16,0,2020-06-23 13:45:49+00:00,[],https://api.github.com/licenses/gpl-3.0
598,https://github.com/waseemorphali/segment_display.git,2020-06-22 19:56:55+00:00,,0,waseemorphali/segment_display,274229720,SystemVerilog,segment_display,2,0,2020-06-23 23:14:56+00:00,[],None
599,https://github.com/aaronferrucci/svmonty.git,2020-04-27 16:06:30+00:00,,0,aaronferrucci/svmonty,259383395,SystemVerilog,svmonty,8,0,2020-05-04 02:56:56+00:00,[],None
600,https://github.com/Chandlerxlnx/UVM_Example.git,2020-06-11 01:37:23+00:00,,0,Chandlerxlnx/UVM_Example,271424265,SystemVerilog,UVM_Example,37,0,2023-06-09 05:56:43+00:00,[],https://api.github.com/licenses/apache-2.0
601,https://github.com/Kevin-Heyer/Kalman-Filter-Xilinx.git,2020-04-29 21:41:20+00:00,,0,Kevin-Heyer/Kalman-Filter-Xilinx,260052073,SystemVerilog,Kalman-Filter-Xilinx,105,0,2020-06-12 21:29:10+00:00,[],None
602,https://github.com/NWChenTW/UVM_Practice.git,2020-05-13 21:48:24+00:00,,0,NWChenTW/UVM_Practice,263750413,SystemVerilog,UVM_Practice,31,0,2020-05-27 05:21:42+00:00,[],None
603,https://github.com/spraakbanken/sparv-models.git,2020-05-13 11:55:04+00:00,Models for the Sparv pipeline,0,spraakbanken/sparv-models,263615757,SystemVerilog,sparv-models,56,0,2022-11-14 12:05:46+00:00,[],https://api.github.com/licenses/mit
604,https://github.com/daveant1/385-digital-systems.git,2020-05-20 03:48:41+00:00,,0,daveant1/385-digital-systems,265443627,SystemVerilog,385-digital-systems,740,0,2021-01-27 19:54:43+00:00,[],None
605,https://github.com/BenHalpe/Sim1.git,2020-05-21 09:37:34+00:00,,0,BenHalpe/Sim1,265809524,SystemVerilog,Sim1,3649,0,2020-05-29 17:10:21+00:00,[],None
606,https://github.com/freddyD77/Block-Floating-Point-Vector-Dot-Product-Generator.git,2020-06-09 19:50:02+00:00,,0,freddyD77/Block-Floating-Point-Vector-Dot-Product-Generator,271095618,SystemVerilog,Block-Floating-Point-Vector-Dot-Product-Generator,25,0,2020-09-30 19:40:38+00:00,[],None
607,https://github.com/wwkkww1983/CPU.git,2020-06-06 06:04:45+00:00,,0,wwkkww1983/CPU,269886032,,CPU,63850,0,2020-09-02 16:15:25+00:00,[],None
608,https://github.com/DUNE-DAQ/protodune-wib-firmware.git,2020-04-05 08:01:54+00:00,ProtoDUNE Warm Interface Board firmware,0,DUNE-DAQ/protodune-wib-firmware,253184243,SystemVerilog,protodune-wib-firmware,34881,0,2023-04-26 05:40:45+00:00,"['dunedaq-other', 'dunedaq-team-wib']",None
609,https://github.com/afans4/Verilogmod.git,2020-03-04 03:15:08+00:00,,0,afans4/Verilogmod,244796544,SystemVerilog,Verilogmod,87481,0,2021-09-16 13:57:12+00:00,[],None
610,https://github.com/raibu/vlog-labs.git,2020-02-29 22:08:58+00:00,verilog labs,0,raibu/vlog-labs,244048726,SystemVerilog,vlog-labs,73,0,2020-05-31 16:15:02+00:00,[],https://api.github.com/licenses/gpl-3.0
611,https://github.com/isikozsoy/CS223_Course_Project.git,2020-02-20 16:36:07+00:00,"The aim of this project is to learn how to use the 7 segment module,    how to give input via switches on Basys 3 FPGA Board, how to use the buttons and design cellular automata for a 8x8 matrix on the BetiBoard by creating a game. ",0,isikozsoy/CS223_Course_Project,241934964,SystemVerilog,CS223_Course_Project,402,0,2020-02-20 16:53:40+00:00,[],None
612,https://github.com/harinidarapu/Accumulator.git,2020-02-16 19:01:36+00:00,signed 8 bit addition,0,harinidarapu/Accumulator,240947941,SystemVerilog,Accumulator,2,0,2020-02-16 19:15:31+00:00,[],None
613,https://github.com/cufeolm/KA_MIPS.git,2020-03-18 22:14:25+00:00,MIPS with binded register file,0,cufeolm/KA_MIPS,248354679,SystemVerilog,KA_MIPS,8305,0,2020-03-18 22:18:10+00:00,[],None
614,https://github.com/Ag48/demo_structure_regfile.git,2020-03-22 14:20:20+00:00,,0,Ag48/demo_structure_regfile,249199164,SystemVerilog,demo_structure_regfile,3,0,2020-04-19 08:36:11+00:00,[],None
615,https://github.com/hk700/Digital-System-Design.git,2020-03-22 00:59:26+00:00,,0,hk700/Digital-System-Design,249088680,SystemVerilog,Digital-System-Design,6,0,2020-03-22 01:11:36+00:00,[],None
616,https://github.com/msattine/misc.git,2020-04-01 10:48:21+00:00,Miscellaneous script skeletons,0,msattine/misc,252147208,SystemVerilog,misc,36,0,2020-04-01 11:42:13+00:00,[],None
617,https://github.com/brunocamboim/arq2-verilog-trabalho-processador.git,2020-03-26 19:44:59+00:00,Trabalho 1 de arquitetura e organização de computadores II,0,brunocamboim/arq2-verilog-trabalho-processador,250356061,SystemVerilog,arq2-verilog-trabalho-processador,112,0,2020-04-05 22:11:35+00:00,[],None
618,https://github.com/ialit/18742-Term-Project.git,2020-04-04 18:14:44+00:00,,0,ialit/18742-Term-Project,253068282,SystemVerilog,18742-Term-Project,34026,0,2020-05-04 04:14:55+00:00,[],None
619,https://github.com/aqweszxcd/ClosestEditDistance.git,2020-05-16 10:46:41+00:00,,0,aqweszxcd/ClosestEditDistance,264415349,SystemVerilog,ClosestEditDistance,53443,0,2020-05-16 11:16:00+00:00,[],https://api.github.com/licenses/mit
620,https://github.com/merledu/Buraq-mini.git,2020-03-31 06:31:25+00:00,This repository is the contain systemverilog version of Buraq-mini with a seperate branch for veriloator team.,2,merledu/Buraq-mini,251519443,SystemVerilog,Buraq-mini,78,0,2022-12-17 15:19:09+00:00,[],None
621,https://github.com/AnouarNechi/ITI-FPGA.git,2020-03-23 13:11:57+00:00,,0,AnouarNechi/ITI-FPGA,249434400,SystemVerilog,ITI-FPGA,31699,0,2020-03-23 13:34:16+00:00,[],
622,https://github.com/srishis/vm2002.git,2020-04-05 02:18:25+00:00,virtual manager/ vending machine design using system verilog,0,srishis/vm2002,253138757,SystemVerilog,vm2002,255,0,2020-04-26 02:51:36+00:00,[],None
623,https://github.com/ralfgad/FIFO.git,2020-06-11 06:27:31+00:00,Punto de partida tarea1 FIFO,1,ralfgad/FIFO,271469091,SystemVerilog,FIFO,281,0,2021-09-17 08:14:30+00:00,[],None
624,https://github.com/AnkithMuralidhar/HDL_SV_projects.git,2020-05-19 17:57:47+00:00,System Design using System verilog,1,AnkithMuralidhar/HDL_SV_projects,265322761,SystemVerilog,HDL_SV_projects,43,0,2020-05-19 18:17:46+00:00,[],None
625,https://github.com/hellgate202/math_lib.git,2020-04-30 20:18:16+00:00,Few math modules,0,hellgate202/math_lib,260309689,SystemVerilog,math_lib,25,0,2021-12-05 17:55:46+00:00,[],https://api.github.com/licenses/gpl-3.0
626,https://github.com/tarasm2/ProjectB.git,2020-05-21 22:18:23+00:00,TCES 330 ProjectB,1,tarasm2/ProjectB,265963006,SystemVerilog,ProjectB,20541,0,2020-06-11 10:39:05+00:00,[],None
627,https://github.com/dzy10/18847-hardware-tnn-bernard-2020.git,2020-05-05 17:19:18+00:00,CMU 18-847 Final Project: Team Bernard 2020,0,dzy10/18847-hardware-tnn-bernard-2020,261537317,SystemVerilog,18847-hardware-tnn-bernard-2020,9319,0,2020-05-05 23:04:17+00:00,[],None
628,https://github.com/Kevin-Heyer/RISC-V_Xilinx.git,2020-06-19 23:17:56+00:00,FPGA implementation of a RISC V architecture,0,Kevin-Heyer/RISC-V_Xilinx,273603207,SystemVerilog,RISC-V_Xilinx,5009,0,2020-07-20 18:54:56+00:00,[],None
629,https://github.com/chaserwhytey/VerilogTetrisGame.git,2020-02-21 17:21:43+00:00,Tetris implemented in SystemVerilog on DE1-SoC with VGA display and audio output ,1,chaserwhytey/VerilogTetrisGame,242193252,SystemVerilog,VerilogTetrisGame,23202,0,2020-05-07 00:15:33+00:00,[],None
630,https://github.com/gbrlribeiro/SE204.git,2020-02-24 14:55:57+00:00,,0,gbrlribeiro/SE204,242763997,SystemVerilog,SE204,21755,0,2022-06-07 17:38:58+00:00,[],None
631,https://github.com/ShaunCrippen/School-Projects.git,2020-02-26 06:46:50+00:00,undergraduate/graduate course projects ,0,ShaunCrippen/School-Projects,243188605,SystemVerilog,School-Projects,19249,0,2021-05-28 21:34:01+00:00,[],None
632,https://github.com/mtdudek/RISC-V_caches.git,2020-02-26 00:13:34+00:00,Projekt końcowy FPGA(rozwijanie pod pracę inżynierską). / Final project for FPGA course(WIP),0,mtdudek/RISC-V_caches,243130528,SystemVerilog,RISC-V_caches,90321,0,2020-02-26 00:37:51+00:00,[],None
633,https://github.com/chrissteinsland/DDS2_termproject.git,2020-03-05 13:40:10+00:00,,0,chrissteinsland/DDS2_termproject,245173108,SystemVerilog,DDS2_termproject,178,0,2020-04-08 10:19:52+00:00,[],None
634,https://github.com/maorshweky/oribar_training.git,2020-03-17 13:50:19+00:00,Ori Barel's training repo,0,maorshweky/oribar_training,247981904,SystemVerilog,oribar_training,21,0,2020-04-26 12:50:25+00:00,[],None
635,https://github.com/ssulca/interconnet.git,2020-03-19 17:48:47+00:00,Principles and practices of interconnection Networks,1,ssulca/interconnet,248568719,SystemVerilog,interconnet,10,0,2020-03-23 20:51:37+00:00,[],https://api.github.com/licenses/mit
636,https://github.com/srishis/DFF_Verification.git,2020-03-29 00:36:55+00:00,DFF_verification_using_class_based_testbench,0,srishis/DFF_Verification,250923254,SystemVerilog,DFF_Verification,38,0,2020-03-30 09:47:52+00:00,[],None
637,https://github.com/MspecialK/FLOATING_SQRT.git,2020-02-26 16:05:00+00:00,SQRT_SCHMIDT,0,MspecialK/FLOATING_SQRT,243304985,SystemVerilog,FLOATING_SQRT,89,0,2020-04-21 14:54:42+00:00,[],https://api.github.com/licenses/epl-2.0
638,https://github.com/LeandroDorta/gcd_tutorial.git,2020-04-26 00:37:11+00:00,,0,LeandroDorta/gcd_tutorial,258904291,SystemVerilog,gcd_tutorial,38,0,2020-04-26 01:12:24+00:00,[],None
639,https://github.com/Ashnfreeman/N-bit_graycode_binary_converter_systemverilog.git,2020-05-09 05:19:23+00:00,,0,Ashnfreeman/N-bit_graycode_binary_converter_systemverilog,262494941,SystemVerilog,N-bit_graycode_binary_converter_systemverilog,1,0,2020-05-09 05:20:34+00:00,[],None
640,https://github.com/freddyD77/Efficient-Convolutional-Neural-Network-Layer-on-SoC.git,2020-05-12 14:46:45+00:00,,0,freddyD77/Efficient-Convolutional-Neural-Network-Layer-on-SoC,263365452,SystemVerilog,Efficient-Convolutional-Neural-Network-Layer-on-SoC,13,0,2020-09-30 19:19:01+00:00,[],None
641,https://github.com/daveant1/385-final-project.git,2020-05-20 03:46:14+00:00,,0,daveant1/385-final-project,265443108,SystemVerilog,385-final-project,2245,0,2021-01-27 19:56:00+00:00,[],None
642,https://github.com/wilson07code/Arbiter_UVM.git,2020-05-17 13:57:29+00:00,,0,wilson07code/Arbiter_UVM,264679065,SystemVerilog,Arbiter_UVM,41,0,2020-05-17 13:58:40+00:00,[],None
643,https://github.com/victorg11/VLSI_System_Design_ECE474.git,2020-06-02 21:43:21+00:00,,0,victorg11/VLSI_System_Design_ECE474,268914886,SystemVerilog,VLSI_System_Design_ECE474,4650,0,2020-06-12 06:34:37+00:00,[],None
644,https://github.com/ejziel/Mips-Single-Cycle.git,2020-05-21 17:08:15+00:00,Implementação de um processador MIPS single cycle em System Verilog,0,ejziel/Mips-Single-Cycle,265906468,SystemVerilog,Mips-Single-Cycle,6609,0,2020-05-21 17:23:26+00:00,[],None
645,https://github.com/melt-umn/rewriting-regex-matching.git,2020-05-08 18:47:44+00:00,An implementation of regex matching via Brzozowski derivatives using strategy attributes,0,melt-umn/rewriting-regex-matching,262402887,SystemVerilog,rewriting-regex-matching,28,0,2022-01-19 02:16:13+00:00,[],None
646,https://github.com/cetola/ECE593-Cetola-Inan.git,2020-02-22 18:59:13+00:00,Testing the Ibex core in a didactic world.,0,cetola/ECE593-Cetola-Inan,242395520,SystemVerilog,ECE593-Cetola-Inan,1268,0,2023-01-27 23:44:49+00:00,[],https://api.github.com/licenses/mit
647,https://github.com/PrincetonUniversity/chasm.git,2020-02-21 13:01:26+00:00,,0,PrincetonUniversity/chasm,242140309,SystemVerilog,chasm,800,0,2020-03-03 23:05:06+00:00,[],None
648,https://github.com/alegouis/my_repo.git,2020-02-28 15:43:26+00:00,,0,alegouis/my_repo,243796880,SystemVerilog,my_repo,2,0,2020-02-28 16:23:52+00:00,[],None
649,https://github.com/wilson07code/LAB_prog.git,2020-03-05 14:16:02+00:00,,0,wilson07code/LAB_prog,245181398,SystemVerilog,LAB_prog,41,0,2020-03-05 14:43:35+00:00,[],None
650,https://github.com/navahc/msd_project.git,2020-03-08 22:11:27+00:00,SINGLE LEVEL CACHE IMPLEMENTATION WITH REPLACEMENT POLICIES(TRUE BIT AND ONE BIT LRU),1,navahc/msd_project,245896062,SystemVerilog,msd_project,51,0,2020-03-21 02:56:54+00:00,[],None
651,https://github.com/wilson07code/System_Verilog.git,2020-03-09 04:49:11+00:00,,0,wilson07code/System_Verilog,245946317,SystemVerilog,System_Verilog,39,0,2020-05-17 14:08:38+00:00,[],None
652,https://github.com/RussellKook/CSE271.git,2020-03-07 23:18:53+00:00,,0,RussellKook/CSE271,245720083,SystemVerilog,CSE271,17,0,2020-03-07 23:26:19+00:00,[],None
653,https://github.com/mateusfh/Concepcao.git,2020-03-17 11:18:43+00:00,,0,mateusfh/Concepcao,247950776,,Concepcao,1460,0,2020-09-03 02:22:45+00:00,[],None
654,https://github.com/ujunhwan/de1soc-fpga-hps-speed-comparison.git,2020-03-16 11:08:09+00:00,Embedded System Design Class Final Project,0,ujunhwan/de1soc-fpga-hps-speed-comparison,247681236,SystemVerilog,de1soc-fpga-hps-speed-comparison,54789,0,2021-09-23 11:50:36+00:00,[],None
655,https://github.com/faaiqgwaqar/ECE271-Digital-Logic-Design.git,2020-03-24 04:40:15+00:00,Complete course compilation of ECE271 taken at Oregon State University. This course was taken during Fall term of the 2018 academic year ,0,faaiqgwaqar/ECE271-Digital-Logic-Design,249614325,SystemVerilog,ECE271-Digital-Logic-Design,7,0,2020-03-24 05:04:40+00:00,[],None
656,https://github.com/terati/Kirby_Verilog.git,2020-04-13 05:56:47+00:00,SP2020 ECE385 Final Project by: Timothy Wong & Wenjie Yu,0,terati/Kirby_Verilog,255243650,SystemVerilog,Kirby_Verilog,9014,0,2021-08-16 07:14:41+00:00,[],None
657,https://github.com/has58/perceptron_systemVerilog.git,2020-05-25 23:56:54+00:00,,0,has58/perceptron_systemVerilog,266903541,SystemVerilog,perceptron_systemVerilog,3,0,2020-05-25 23:58:38+00:00,[],None
658,https://github.com/aqweszxcd/AES256ECB_HDL.git,2020-05-16 11:24:01+00:00,,0,aqweszxcd/AES256ECB_HDL,264421273,SystemVerilog,AES256ECB_HDL,2389,0,2020-05-16 11:28:58+00:00,[],https://api.github.com/licenses/mit
659,https://github.com/samarth2317/Designing-of-Permutation-Engine-for-SHA-3-256-Hash.git,2020-05-17 01:00:26+00:00,,0,samarth2317/Designing-of-Permutation-Engine-for-SHA-3-256-Hash,264557598,SystemVerilog,Designing-of-Permutation-Engine-for-SHA-3-256-Hash,987,0,2020-05-17 01:10:07+00:00,[],None
660,https://github.com/michele-t/FMU.git,2020-06-28 15:16:08+00:00,Fused Multiply-Add module,0,michele-t/FMU,275611178,SystemVerilog,FMU,208,0,2020-06-28 15:35:05+00:00,[],None
661,https://github.com/jaycordaro/Basic-MAX10-FPGA-project-PLL.git,2020-06-24 06:10:32+00:00,This is the basic LED blinking project extended to include the Altera ALTPLL IP,0,jaycordaro/Basic-MAX10-FPGA-project-PLL,274589402,SystemVerilog,Basic-MAX10-FPGA-project-PLL,431,0,2021-02-21 17:29:54+00:00,[],https://api.github.com/licenses/bsd-2-clause
