0 1 1 the
1 2 2 circuit
2 3 3 modules
3 4 4 100
4 5 5 to
5 6 6 105
6 7 7 ,
7 8 8 as
8 9 9 representatively
9 10 10 shown
10 11 11 in
11 12 12 fig
12 13 13 .
13 14 14 1
14 15 15 ,
15 16 16 have
16 17 17 heir
17 18 18 operation
18 19 19 clock
19 20 20 signals
20 21 21 supplied
21 22 22 from
22 23 23 a
23 24 24 clock
24 25 25 generator
25 26 26 120
26 27 27 .
26