Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 24 20:09:04 2021
| Host         : DESKTOP-AV7OBB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_sequential_s_currentState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_sequential_s_currentState_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.800        0.000                      0                  429        0.060        0.000                      0                  429        4.020        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.800        0.000                      0                  429        0.060        0.000                      0                  429        4.020        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 datapath/MIN_H_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/MIN_H_COUNTER/s_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.551ns (29.588%)  route 3.691ns (70.412%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.731     5.334    datapath/MIN_H_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  datapath/MIN_H_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  datapath/MIN_H_COUNTER/s_value_reg[0]/Q
                         net (fo=5, routed)           1.343     7.195    datapath/MIN_H_COUNTER/s_minHCntVal[0]
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.116     7.311 f  datapath/MIN_H_COUNTER/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.400     7.711    datapath/SEC_H_COUNTER/FSM_sequential_s_currentState_reg[2]_1
    SLICE_X83Y52         LUT6 (Prop_lut6_I5_O)        0.328     8.039 r  datapath/SEC_H_COUNTER/led_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.606     8.645    control_unit/led_OBUF[0]
    SLICE_X82Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.769 f  control_unit/an_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.592     9.361    pulse_generator1Hz/s_value_reg[1]_0
    SLICE_X84Y53         LUT5 (Prop_lut5_I2_O)        0.117     9.478 r  pulse_generator1Hz/s_value[2]_i_3/O
                         net (fo=3, routed)           0.750    10.228    datapath/MIN_H_COUNTER/s_value_reg[0]_0
    SLICE_X84Y52         LUT2 (Prop_lut2_I0_O)        0.348    10.576 r  datapath/MIN_H_COUNTER/s_value[0]_i_1/O
                         net (fo=1, routed)           0.000    10.576    datapath/MIN_H_COUNTER/s_value[0]_i_1_n_0
    SLICE_X84Y52         FDRE                                         r  datapath/MIN_H_COUNTER/s_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.611    15.034    datapath/MIN_H_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  datapath/MIN_H_COUNTER/s_value_reg[0]/C
                         clock pessimism              0.300    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X84Y52         FDRE (Setup_fdre_C_D)        0.077    15.375    datapath/MIN_H_COUNTER/s_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.076ns (24.231%)  route 3.365ns (75.769%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.695     9.898    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y52         FDRE                                         r  blink1HZ/s_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y52         FDRE                                         r  blink1HZ/s_counter_reg[24]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y52         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.076ns (24.231%)  route 3.365ns (75.769%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.695     9.898    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y52         FDRE                                         r  blink1HZ/s_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y52         FDRE                                         r  blink1HZ/s_counter_reg[25]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y52         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.076ns (24.231%)  route 3.365ns (75.769%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.695     9.898    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y52         FDRE                                         r  blink1HZ/s_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y52         FDRE                                         r  blink1HZ/s_counter_reg[26]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y52         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.076ns (24.450%)  route 3.325ns (75.550%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.655     9.859    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[16]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y50         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.076ns (24.450%)  route 3.325ns (75.550%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.655     9.859    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[17]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y50         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.076ns (24.450%)  route 3.325ns (75.550%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.655     9.859    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[18]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y50         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 blink1HZ/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink1HZ/s_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.076ns (24.450%)  route 3.325ns (75.550%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.855     5.458    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y46         FDRE                                         r  blink1HZ/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  blink1HZ/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.606    blink1HZ/s_counter_reg[3]
    SLICE_X78Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  blink1HZ/s_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     7.147    blink1HZ/s_counter[0]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  blink1HZ/s_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.417     7.689    blink1HZ/s_counter[0]_i_7__0_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.813 r  blink1HZ/s_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.427     8.240    blink1HZ/s_counter[0]_i_6__0_n_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.364 r  blink1HZ/s_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.715     9.079    blink1HZ/s_counter[0]_i_4__0_n_0
    SLICE_X78Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.203 r  blink1HZ/s_counter[0]_i_1__1/O
                         net (fo=27, routed)          0.655     9.859    blink1HZ/s_counter[0]_i_1__1_n_0
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.601    15.024    blink1HZ/clk_IBUF_BUFG
    SLICE_X79Y50         FDRE                                         r  blink1HZ/s_counter_reg[19]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X79Y50         FDRE (Setup_fdre_C_R)       -0.429    14.746    blink1HZ/s_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 blink2Hz/blink_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/SEC_L_COUNTER/s_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.376ns (28.147%)  route 3.513ns (71.853%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.856     5.459    blink2Hz/clk_IBUF_BUFG
    SLICE_X76Y48         FDRE                                         r  blink2Hz/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.518     5.977 f  blink2Hz/blink_reg/Q
                         net (fo=9, routed)           1.477     7.454    control_unit/s_blink2Hz
    SLICE_X84Y55         LUT4 (Prop_lut4_I0_O)        0.148     7.602 f  control_unit/s_value[3]_i_3__0/O
                         net (fo=4, routed)           1.021     8.623    control_unit/s_value[3]_i_3__0_n_0
    SLICE_X82Y54         LUT4 (Prop_lut4_I2_O)        0.356     8.979 r  control_unit/s_value[3]_i_4__0/O
                         net (fo=3, routed)           1.015     9.993    datapath/SEC_L_COUNTER/s_value_reg[3]_1
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.354    10.347 r  datapath/SEC_L_COUNTER/s_value[3]_i_2__0/O
                         net (fo=1, routed)           0.000    10.347    datapath/SEC_L_COUNTER/s_value[3]_i_2__0_n_0
    SLICE_X82Y54         FDRE                                         r  datapath/SEC_L_COUNTER/s_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.610    15.033    datapath/SEC_L_COUNTER/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  datapath/SEC_L_COUNTER/s_value_reg[3]/C
                         clock pessimism              0.187    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X82Y54         FDRE (Setup_fdre_C_D)        0.075    15.259    datapath/SEC_L_COUNTER/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 datapath/MIN_H_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/MIN_H_COUNTER/s_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.551ns (30.561%)  route 3.524ns (69.439%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.731     5.334    datapath/MIN_H_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  datapath/MIN_H_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.518     5.852 f  datapath/MIN_H_COUNTER/s_value_reg[0]/Q
                         net (fo=5, routed)           1.343     7.195    datapath/MIN_H_COUNTER/s_minHCntVal[0]
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.116     7.311 f  datapath/MIN_H_COUNTER/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.400     7.711    datapath/SEC_H_COUNTER/FSM_sequential_s_currentState_reg[2]_1
    SLICE_X83Y52         LUT6 (Prop_lut6_I5_O)        0.328     8.039 r  datapath/SEC_H_COUNTER/led_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.606     8.645    control_unit/led_OBUF[0]
    SLICE_X82Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.769 f  control_unit/an_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.592     9.361    pulse_generator1Hz/s_value_reg[1]_0
    SLICE_X84Y53         LUT5 (Prop_lut5_I2_O)        0.117     9.478 r  pulse_generator1Hz/s_value[2]_i_3/O
                         net (fo=3, routed)           0.583    10.061    datapath/MIN_H_COUNTER/s_value_reg[0]_0
    SLICE_X84Y52         LUT5 (Prop_lut5_I3_O)        0.348    10.409 r  datapath/MIN_H_COUNTER/s_value[1]_i_1/O
                         net (fo=1, routed)           0.000    10.409    datapath/MIN_H_COUNTER/s_value[1]_i_1_n_0
    SLICE_X84Y52         FDRE                                         r  datapath/MIN_H_COUNTER/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.611    15.034    datapath/MIN_H_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  datapath/MIN_H_COUNTER/s_value_reg[1]/C
                         clock pessimism              0.300    15.334    
                         clock uncertainty           -0.035    15.298    
    SLICE_X84Y52         FDRE (Setup_fdre_C_D)        0.081    15.379    datapath/MIN_H_COUNTER/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.336ns (83.231%)  route 0.068ns (16.769%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_R_debouncer/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.067     1.807    but_R_debouncer/s_debounceCnt_reg_n_0_[3]
    SLICE_X74Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.926 r  but_R_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.927    but_R_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.980 r  but_R_debouncer/s_debounceCnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.980    but_R_debouncer/s_debounceCnt0[5]
    SLICE_X74Y50         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[5]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.134     1.919    but_R_debouncer/s_debounceCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 but_C_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_C_debouncer/s_debounceCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.334ns (80.697%)  route 0.080ns (19.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_C_debouncer/clk_IBUF_BUFG
    SLICE_X76Y49         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_C_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.079     1.819    but_C_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X76Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.936 r  but_C_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    but_C_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.990 r  but_C_debouncer/s_debounceCnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.990    but_C_debouncer/s_debounceCnt0_carry__0_n_7
    SLICE_X76Y50         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_C_debouncer/clk_IBUF_BUFG
    SLICE_X76Y50         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[5]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y50         FDRE (Hold_fdre_C_D)         0.134     1.919    but_C_debouncer/s_debounceCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.299ns (54.199%)  route 0.253ns (45.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.595     1.514    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X73Y53         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  but_R_debouncer/s_debounceCnt_reg[0]/Q
                         net (fo=5, routed)           0.253     1.908    but_R_debouncer/s_debounceCnt_reg_n_0_[0]
    SLICE_X74Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.066 r  but_R_debouncer/s_debounceCnt0_carry/O[0]
                         net (fo=1, routed)           0.000     2.066    but_R_debouncer/s_debounceCnt0[1]
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.931     2.096    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[1]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X74Y49         FDRE (Hold_fdre_C_D)         0.134     1.979    but_R_debouncer/s_debounceCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.372ns (84.604%)  route 0.068ns (15.396%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_R_debouncer/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.067     1.807    but_R_debouncer/s_debounceCnt_reg_n_0_[3]
    SLICE_X74Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.926 r  but_R_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.927    but_R_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.016 r  but_R_debouncer/s_debounceCnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.016    but_R_debouncer/s_debounceCnt0[6]
    SLICE_X74Y50         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.134     1.919    but_R_debouncer/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.374ns (84.674%)  route 0.068ns (15.326%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_R_debouncer/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.067     1.807    but_R_debouncer/s_debounceCnt_reg_n_0_[3]
    SLICE_X74Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.926 r  but_R_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.927    but_R_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.018 r  but_R_debouncer/s_debounceCnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.018    but_R_debouncer/s_debounceCnt0[8]
    SLICE_X74Y50         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[8]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.134     1.919    but_R_debouncer/s_debounceCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.313ns (55.332%)  route 0.253ns (44.668%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.595     1.514    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X73Y53         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  but_R_debouncer/s_debounceCnt_reg[0]/Q
                         net (fo=5, routed)           0.253     1.908    but_R_debouncer/s_debounceCnt_reg_n_0_[0]
    SLICE_X74Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.080 r  but_R_debouncer/s_debounceCnt0_carry/O[2]
                         net (fo=1, routed)           0.000     2.080    but_R_debouncer/s_debounceCnt0[3]
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.931     2.096    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[3]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X74Y49         FDRE (Hold_fdre_C_D)         0.134     1.979    but_R_debouncer/s_debounceCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 but_C_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_C_debouncer/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.370ns (82.242%)  route 0.080ns (17.758%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_C_debouncer/clk_IBUF_BUFG
    SLICE_X76Y49         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_C_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.079     1.819    but_C_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X76Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.936 r  but_C_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    but_C_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.026 r  but_C_debouncer/s_debounceCnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.026    but_C_debouncer/s_debounceCnt0_carry__0_n_6
    SLICE_X76Y50         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_C_debouncer/clk_IBUF_BUFG
    SLICE_X76Y50         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y50         FDRE (Hold_fdre_C_D)         0.134     1.919    but_C_debouncer/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 but_C_debouncer/s_debounceCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_C_debouncer/s_debounceCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.372ns (82.320%)  route 0.080ns (17.680%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_C_debouncer/clk_IBUF_BUFG
    SLICE_X76Y49         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_C_debouncer/s_debounceCnt_reg[4]/Q
                         net (fo=3, routed)           0.079     1.819    but_C_debouncer/s_debounceCnt_reg_n_0_[4]
    SLICE_X76Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.936 r  but_C_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    but_C_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.028 r  but_C_debouncer/s_debounceCnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.028    but_C_debouncer/s_debounceCnt0_carry__0_n_4
    SLICE_X76Y50         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_C_debouncer/clk_IBUF_BUFG
    SLICE_X76Y50         FDRE                                         r  but_C_debouncer/s_debounceCnt_reg[8]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y50         FDRE (Hold_fdre_C_D)         0.134     1.919    but_C_debouncer/s_debounceCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.325ns (56.260%)  route 0.253ns (43.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.595     1.514    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X73Y53         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  but_R_debouncer/s_debounceCnt_reg[0]/Q
                         net (fo=5, routed)           0.253     1.908    but_R_debouncer/s_debounceCnt_reg_n_0_[0]
    SLICE_X74Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.092 r  but_R_debouncer/s_debounceCnt0_carry/O[1]
                         net (fo=1, routed)           0.000     2.092    but_R_debouncer/s_debounceCnt0[2]
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.931     2.096    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[2]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X74Y49         FDRE (Hold_fdre_C_D)         0.134     1.979    but_R_debouncer/s_debounceCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 but_R_debouncer/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            but_R_debouncer/s_debounceCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.389ns (85.177%)  route 0.068ns (14.823%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.656     1.576    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  but_R_debouncer/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.067     1.807    but_R_debouncer/s_debounceCnt_reg_n_0_[3]
    SLICE_X74Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.926 r  but_R_debouncer/s_debounceCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.927    but_R_debouncer/s_debounceCnt0_carry_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  but_R_debouncer/s_debounceCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.967    but_R_debouncer/s_debounceCnt0_carry__0_n_0
    SLICE_X74Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.033 r  but_R_debouncer/s_debounceCnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.033    but_R_debouncer/s_debounceCnt0[11]
    SLICE_X74Y51         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.871     2.036    but_R_debouncer/clk_IBUF_BUFG
    SLICE_X74Y51         FDRE                                         r  but_R_debouncer/s_debounceCnt_reg[11]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X74Y51         FDRE (Hold_fdre_C_D)         0.134     1.919    but_R_debouncer/s_debounceCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X78Y50    blink1HZ/blink_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y46    blink1HZ/s_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y50    blink1HZ/s_counter_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y50    blink1HZ/s_counter_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y50    blink1HZ/s_counter_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y46    blink1HZ/s_counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y51    blink1HZ/s_counter_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y51    blink1HZ/s_counter_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X79Y51    blink1HZ/s_counter_reg[22]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y54    display_driver/s_an_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y54    display_driver/s_an_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X79Y48    blink1HZ/s_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X79Y48    blink1HZ/s_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X76Y48    blink2Hz/blink_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y47    blink2Hz/s_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y48    blink2Hz/s_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y48    blink2Hz/s_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y48    blink2Hz/s_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y48    blink2Hz/s_counter_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y54    display_driver/s_an_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y54    display_driver/s_an_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y50    blink2Hz/s_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X76Y54    but_C_debouncer/s_debounceCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y52    but_C_debouncer/s_debounceCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X76Y50    but_C_debouncer/s_debounceCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X76Y50    but_C_debouncer/s_debounceCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y51    but_C_debouncer/s_debounceCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X76Y50    but_C_debouncer/s_debounceCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X77Y51    but_C_debouncer/s_debounceCnt_reg[9]/C



