
*** Running vivado
    with args -log ban_interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ban_interface.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ban_interface.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/federico/vivado/ban/ban.srcs/utils_1/imports/synth_1/ban_interface.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/federico/vivado/ban/ban.srcs/utils_1/imports/synth_1/ban_interface.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ban_interface -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1091402
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3239.781 ; gain = 157.797 ; free physical = 10000 ; free virtual = 18513
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ban_interface' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:30]
INFO: [Synth 8-3491] module 'ban_interface_operator_2' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:12' bound to instance 'grp_operator_2_fu_505' of component 'ban_interface_operator_2' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1822]
INFO: [Synth 8-638] synthesizing module 'ban_interface_operator_2' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U1' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:260]
INFO: [Synth 8-638] synthesizing module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' (1#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U2' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:275]
INFO: [Synth 8-638] synthesizing module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' (2#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U3' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:291]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U4' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:307]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U5' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:323]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_mux_32_32_1_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_mux_32_32_1_1.vhd:10' bound to instance 'mux_32_32_1_1_U6' of component 'ban_interface_mux_32_32_1_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:339]
INFO: [Synth 8-638] synthesizing module 'ban_interface_mux_32_32_1_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_mux_32_32_1_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ban_interface_mux_32_32_1_1' (3#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_mux_32_32_1_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_operator_2' (4#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2.vhd:29]
INFO: [Synth 8-3491] module 'ban_interface_operator_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_1.vhd:12' bound to instance 'grp_operator_1_fu_511' of component 'ban_interface_operator_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1837]
INFO: [Synth 8-638] synthesizing module 'ban_interface_operator_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_1.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_operator_1' (5#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_1.vhd:52]
INFO: [Synth 8-3491] module 'ban_interface_operator_add' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_add.vhd:12' bound to instance 'grp_operator_add_fu_520' of component 'ban_interface_operator_add' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1875]
INFO: [Synth 8-638] synthesizing module 'ban_interface_operator_add' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_add.vhd:34]
INFO: [Synth 8-3491] module 'ban_interface_p_sum' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:12' bound to instance 'grp_p_sum_fu_144' of component 'ban_interface_p_sum' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_add.vhd:308]
INFO: [Synth 8-638] synthesizing module 'ban_interface_p_sum' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U21' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:219]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U22' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:234]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U23' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:249]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U24' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:264]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U25' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:280]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U26' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_p_sum' (6#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_operator_add' (7#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_add.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U33' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1895]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U34' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1910]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_4_full_dsp_1_U35' of component 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1925]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_3_max_dsp_1_U36' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' (8#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_3_max_dsp_1_U37' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1955]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_3_max_dsp_1_U38' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1970]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_3_max_dsp_1_U39' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:1985]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_3_max_dsp_1_U40' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2000]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_3_max_dsp_1_U41' of component 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2015]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd:9' bound to instance 'fdiv_32ns_32ns_32_9_no_dsp_1_U42' of component 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2030]
INFO: [Synth 8-638] synthesizing module 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u' of component 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' (9#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd:9' bound to instance 'fdiv_32ns_32ns_32_9_no_dsp_1_U43' of component 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2045]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd:9' bound to instance 'fdiv_32ns_32ns_32_9_no_dsp_1_U44' of component 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2060]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U45' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2075]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U46' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2091]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U47' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2107]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U48' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2123]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U49' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2139]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U50' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2155]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U51' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2171]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U52' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2187]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U53' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2203]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd:9' bound to instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U54' of component 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2219]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1' declared at '/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd:9' bound to instance 'fsqrt_32ns_32ns_32_8_no_dsp_1_U55' of component 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:2235]
INFO: [Synth 8-638] synthesizing module 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u' of component 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1' (10#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ban_interface' (11#1) [/home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface.vhd:30]
WARNING: [Synth 8-3917] design ban_interface has port ap_local_block driven by constant 0
WARNING: [Synth 8-3917] design ban_interface has port ap_local_deadlock driven by constant 0
WARNING: [Synth 8-7129] Port reset in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[31] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[30] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[29] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[28] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[27] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[26] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[25] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[24] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[23] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[22] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[21] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[20] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[19] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[18] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[17] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[16] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[15] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[14] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[13] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[12] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[11] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[10] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[9] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[8] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[7] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[6] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[5] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[4] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[3] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[2] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[1] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[0] in module ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[31] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[30] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[29] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[28] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[27] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[26] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[25] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[24] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[23] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[22] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[21] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[20] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[19] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[18] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[17] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[16] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[15] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[14] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[13] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[12] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[11] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[10] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[9] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[8] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[7] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[6] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[5] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[4] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[3] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[2] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[1] in module ban_interface_p_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read25[0] in module ban_interface_p_sum is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3328.750 ; gain = 246.766 ; free physical = 10552 ; free virtual = 19067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3346.562 ; gain = 264.578 ; free physical = 10592 ; free virtual = 19106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3346.562 ; gain = 264.578 ; free physical = 10592 ; free virtual = 19106
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3346.562 ; gain = 0.000 ; free physical = 10577 ; free virtual = 19092
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/federico/vivado/ban/ban.srcs/constrs_2/new/ban_interface.xdc]
Finished Parsing XDC File [/home/federico/vivado/ban/ban.srcs/constrs_2/new/ban_interface.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3491.438 ; gain = 0.000 ; free physical = 10468 ; free virtual = 18983
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3491.438 ; gain = 0.000 ; free physical = 10468 ; free virtual = 18983
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3491.438 ; gain = 409.453 ; free physical = 10581 ; free virtual = 19095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3491.438 ; gain = 409.453 ; free physical = 10581 ; free virtual = 19095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3491.438 ; gain = 409.453 ; free physical = 10581 ; free virtual = 19095
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3491.438 ; gain = 409.453 ; free physical = 10566 ; free virtual = 19082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 13    
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 61    
+---Registers : 
	              139 Bit    Registers := 1     
	               32 Bit    Registers := 189   
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 17    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 93    
+---Muxes : 
	   2 Input  139 Bit        Muxes := 1     
	 140 Input  139 Bit        Muxes := 1     
	  16 Input  138 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  120 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 196   
	   5 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 3     
	   8 Input   29 Bit        Muxes := 1     
	  30 Input   29 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	   8 Input    6 Bit        Muxes := 17    
	   7 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 88    
	   7 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	  23 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design ban_interface has port ap_local_block driven by constant 0
WARNING: [Synth 8-3917] design ban_interface has port ap_local_deadlock driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3493.422 ; gain = 411.438 ; free physical = 10522 ; free virtual = 19044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3877.172 ; gain = 795.188 ; free physical = 9980 ; free virtual = 18503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3877.172 ; gain = 795.188 ; free physical = 9980 ; free virtual = 18503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9965 ; free virtual = 18487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------+----------+
|      |BlackBox name                                   |Instances |
+------+------------------------------------------------+----------+
|1     |ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip |         7|
|2     |ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip    |        17|
|3     |ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip   |         3|
|4     |ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip  |         6|
|5     |ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip  |         1|
+------+------------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------------+------+
|      |Cell                                                   |Count |
+------+-------------------------------------------------------+------+
|1     |ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_bbox   |     1|
|2     |ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_bbox_0 |     6|
|8     |ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_bbox      |     1|
|9     |ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_bbox_1    |    16|
|25    |ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_bbox     |     1|
|26    |ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_bbox_3   |     2|
|28    |ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_bbox    |     1|
|29    |ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_bbox_2  |     5|
|34    |ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_bbox    |     1|
|35    |BUFG                                                   |     1|
|36    |CARRY8                                                 |    84|
|37    |LUT1                                                   |   349|
|38    |LUT2                                                   |   641|
|39    |LUT3                                                   |  1104|
|40    |LUT4                                                   |  1094|
|41    |LUT5                                                   |  1598|
|42    |LUT6                                                   |  3471|
|43    |MUXF7                                                  |    48|
|44    |FDRE                                                   |  5494|
|45    |FDSE                                                   |    11|
|46    |IBUF                                                   |   323|
|47    |OBUF                                                   |   133|
+------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3978.234 ; gain = 896.250 ; free physical = 9960 ; free virtual = 18482
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3978.234 ; gain = 751.375 ; free physical = 9996 ; free virtual = 18518
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3978.242 ; gain = 896.250 ; free physical = 9996 ; free virtual = 18518
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3992.172 ; gain = 0.000 ; free physical = 10083 ; free virtual = 18605
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4027.156 ; gain = 0.000 ; free physical = 10010 ; free virtual = 18533
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 324 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 323 instances

Synth Design complete, checksum: 2e31de3d
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 4027.156 ; gain = 1157.172 ; free physical = 10222 ; free virtual = 18744
INFO: [Common 17-1381] The checkpoint '/home/federico/vivado/ban/ban.runs/synth_1/ban_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ban_interface_utilization_synth.rpt -pb ban_interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 16:31:44 2022...
