/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_uhfr_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 3:50p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:25 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_uhfr_intr2.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 3:50p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_UHFR_INTR2_H__
#define BCHP_UHFR_INTR2_H__

/***************************************************************************
 *UHFR_INTR2 - UHF Receiver L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_UHFR_INTR2_CPU_STATUS               0x00416200 /* CPU interrupt Status Register */
#define BCHP_UHFR_INTR2_CPU_SET                  0x00416204 /* CPU interrupt Set Register */
#define BCHP_UHFR_INTR2_CPU_CLEAR                0x00416208 /* CPU interrupt Clear Register */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS          0x0041620c /* CPU interrupt Mask Status Register */
#define BCHP_UHFR_INTR2_CPU_MASK_SET             0x00416210 /* CPU interrupt Mask Set Register */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR           0x00416214 /* CPU interrupt Mask Clear Register */
#define BCHP_UHFR_INTR2_PCI_STATUS               0x00416218 /* PCI interrupt Status Register */
#define BCHP_UHFR_INTR2_PCI_SET                  0x0041621c /* PCI interrupt Set Register */
#define BCHP_UHFR_INTR2_PCI_CLEAR                0x00416220 /* PCI interrupt Clear Register */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS          0x00416224 /* PCI interrupt Mask Status Register */
#define BCHP_UHFR_INTR2_PCI_MASK_SET             0x00416228 /* PCI interrupt Mask Set Register */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR           0x0041622c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UHFR_INTR2 :: CPU_STATUS :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_CHSM_ERR_MASK          0x80000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_CHSM_ERR_SHIFT         31
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_CHSM_ERR_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_WRONG_TR_MASK          0x40000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_WRONG_TR_SHIFT         30
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_WRONG_TR_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_LHTR_MASK           0x20000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_LHTR_SHIFT          29
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_LHTR_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_HLTR_MASK           0x10000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_HLTR_SHIFT          28
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_HLTR_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_GAP_MASK            0x08000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_GAP_SHIFT           27
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_ALT_NO_GAP_DEFAULT         0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_CPU_STATUS_PTP_TM_TMOUT_MASK               0x04000000
#define BCHP_UHFR_INTR2_CPU_STATUS_PTP_TM_TMOUT_SHIFT              26
#define BCHP_UHFR_INTR2_CPU_STATUS_PTP_TM_TMOUT_DEFAULT            0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DATA_CORR_VLD_MASK         0x02000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DATA_CORR_VLD_SHIFT        25
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DATA_CORR_VLD_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_STATE_INT_MASK             0x01000000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_STATE_INT_SHIFT            24
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_STATE_INT_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_BCH_ERR_MASK               0x00800000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_BCH_ERR_SHIFT              23
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_BCH_ERR_DEFAULT            0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_CPU_STATUS_COLLISION_FALL_MASK             0x00400000
#define BCHP_UHFR_INTR2_CPU_STATUS_COLLISION_FALL_SHIFT            22
#define BCHP_UHFR_INTR2_CPU_STATUS_COLLISION_FALL_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_CPU_STATUS_COLLISION_RISE_MASK             0x00200000
#define BCHP_UHFR_INTR2_CPU_STATUS_COLLISION_RISE_SHIFT            21
#define BCHP_UHFR_INTR2_CPU_STATUS_COLLISION_RISE_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR2_DETECTED_FALL_MASK      0x00100000
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR2_DETECTED_FALL_SHIFT     20
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR2_DETECTED_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR2_DETECTED_RISE_MASK      0x00080000
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR2_DETECTED_RISE_SHIFT     19
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR2_DETECTED_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR1_DETECTED_FALL_MASK      0x00040000
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR1_DETECTED_FALL_SHIFT     18
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR1_DETECTED_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR1_DETECTED_RISE_MASK      0x00020000
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR1_DETECTED_RISE_SHIFT     17
#define BCHP_UHFR_INTR2_CPU_STATUS_IRR_PR1_DETECTED_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DECODE_PR2_END_MASK        0x00010000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DECODE_PR2_END_SHIFT       16
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DECODE_PR2_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DECODE_PR1_END_MASK        0x00008000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DECODE_PR1_END_SHIFT       15
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_DECODE_PR1_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR2_PACKET_END_MASK        0x00004000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR2_PACKET_END_SHIFT       14
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR2_PACKET_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR2_DETECTED_MASK          0x00002000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR2_DETECTED_SHIFT         13
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR2_DETECTED_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR1_PACKET_END_MASK        0x00001000
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR1_PACKET_END_SHIFT       12
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR1_PACKET_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR1_DETECTED_MASK          0x00000800
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR1_DETECTED_SHIFT         11
#define BCHP_UHFR_INTR2_CPU_STATUS_CORR_PR1_DETECTED_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_SFR_MASK                    0x00000400
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_SFR_SHIFT                   10
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_SFR_DEFAULT                 0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_MAX_TIMEOUT_MASK            0x00000200
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_MAX_TIMEOUT_SHIFT           9
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_MAX_TIMEOUT_DEFAULT         0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_PACKET_END_MASK             0x00000100
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_PACKET_END_SHIFT            8
#define BCHP_UHFR_INTR2_CPU_STATUS_ALT_PACKET_END_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_CPU_STATUS_reserved_for_eco0_MASK          0x000000e0
#define BCHP_UHFR_INTR2_CPU_STATUS_reserved_for_eco0_SHIFT         5
#define BCHP_UHFR_INTR2_CPU_STATUS_reserved_for_eco0_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_CPU_STATUS_SLOW_RSSI_FALL_MASK             0x00000010
#define BCHP_UHFR_INTR2_CPU_STATUS_SLOW_RSSI_FALL_SHIFT            4
#define BCHP_UHFR_INTR2_CPU_STATUS_SLOW_RSSI_FALL_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_CPU_STATUS_SLOW_RSSI_RISE_MASK             0x00000008
#define BCHP_UHFR_INTR2_CPU_STATUS_SLOW_RSSI_RISE_SHIFT            3
#define BCHP_UHFR_INTR2_CPU_STATUS_SLOW_RSSI_RISE_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_CPU_STATUS_SS_DONE_MASK                    0x00000004
#define BCHP_UHFR_INTR2_CPU_STATUS_SS_DONE_SHIFT                   2
#define BCHP_UHFR_INTR2_CPU_STATUS_SS_DONE_DEFAULT                 0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_CPU_STATUS_STRB_20KHZ_MASK                 0x00000002
#define BCHP_UHFR_INTR2_CPU_STATUS_STRB_20KHZ_SHIFT                1
#define BCHP_UHFR_INTR2_CPU_STATUS_STRB_20KHZ_DEFAULT              0x00000000

/* UHFR_INTR2 :: CPU_STATUS :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_CPU_STATUS_STRB_500KHZ_MASK                0x00000001
#define BCHP_UHFR_INTR2_CPU_STATUS_STRB_500KHZ_SHIFT               0
#define BCHP_UHFR_INTR2_CPU_STATUS_STRB_500KHZ_DEFAULT             0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* UHFR_INTR2 :: CPU_SET :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_CHSM_ERR_MASK             0x80000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_CHSM_ERR_SHIFT            31
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_CHSM_ERR_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_WRONG_TR_MASK             0x40000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_WRONG_TR_SHIFT            30
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_WRONG_TR_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_LHTR_MASK              0x20000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_LHTR_SHIFT             29
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_LHTR_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_HLTR_MASK              0x10000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_HLTR_SHIFT             28
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_HLTR_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_GAP_MASK               0x08000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_GAP_SHIFT              27
#define BCHP_UHFR_INTR2_CPU_SET_CORR_ALT_NO_GAP_DEFAULT            0x00000000

/* UHFR_INTR2 :: CPU_SET :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_CPU_SET_PTP_TM_TMOUT_MASK                  0x04000000
#define BCHP_UHFR_INTR2_CPU_SET_PTP_TM_TMOUT_SHIFT                 26
#define BCHP_UHFR_INTR2_CPU_SET_PTP_TM_TMOUT_DEFAULT               0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DATA_CORR_VLD_MASK            0x02000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DATA_CORR_VLD_SHIFT           25
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DATA_CORR_VLD_DEFAULT         0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_STATE_INT_MASK                0x01000000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_STATE_INT_SHIFT               24
#define BCHP_UHFR_INTR2_CPU_SET_CORR_STATE_INT_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_BCH_ERR_MASK                  0x00800000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_BCH_ERR_SHIFT                 23
#define BCHP_UHFR_INTR2_CPU_SET_CORR_BCH_ERR_DEFAULT               0x00000000

/* UHFR_INTR2 :: CPU_SET :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_CPU_SET_COLLISION_FALL_MASK                0x00400000
#define BCHP_UHFR_INTR2_CPU_SET_COLLISION_FALL_SHIFT               22
#define BCHP_UHFR_INTR2_CPU_SET_COLLISION_FALL_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_SET :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_CPU_SET_COLLISION_RISE_MASK                0x00200000
#define BCHP_UHFR_INTR2_CPU_SET_COLLISION_RISE_SHIFT               21
#define BCHP_UHFR_INTR2_CPU_SET_COLLISION_RISE_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_SET :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR2_DETECTED_FALL_MASK         0x00100000
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR2_DETECTED_FALL_SHIFT        20
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR2_DETECTED_FALL_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_SET :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR2_DETECTED_RISE_MASK         0x00080000
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR2_DETECTED_RISE_SHIFT        19
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR2_DETECTED_RISE_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_SET :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR1_DETECTED_FALL_MASK         0x00040000
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR1_DETECTED_FALL_SHIFT        18
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR1_DETECTED_FALL_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_SET :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR1_DETECTED_RISE_MASK         0x00020000
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR1_DETECTED_RISE_SHIFT        17
#define BCHP_UHFR_INTR2_CPU_SET_IRR_PR1_DETECTED_RISE_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DECODE_PR2_END_MASK           0x00010000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DECODE_PR2_END_SHIFT          16
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DECODE_PR2_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DECODE_PR1_END_MASK           0x00008000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DECODE_PR1_END_SHIFT          15
#define BCHP_UHFR_INTR2_CPU_SET_CORR_DECODE_PR1_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR2_PACKET_END_MASK           0x00004000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR2_PACKET_END_SHIFT          14
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR2_PACKET_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR2_DETECTED_MASK             0x00002000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR2_DETECTED_SHIFT            13
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR2_DETECTED_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR1_PACKET_END_MASK           0x00001000
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR1_PACKET_END_SHIFT          12
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR1_PACKET_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_SET :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR1_DETECTED_MASK             0x00000800
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR1_DETECTED_SHIFT            11
#define BCHP_UHFR_INTR2_CPU_SET_CORR_PR1_DETECTED_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_SET :: ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_CPU_SET_ALT_SFR_MASK                       0x00000400
#define BCHP_UHFR_INTR2_CPU_SET_ALT_SFR_SHIFT                      10
#define BCHP_UHFR_INTR2_CPU_SET_ALT_SFR_DEFAULT                    0x00000000

/* UHFR_INTR2 :: CPU_SET :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_CPU_SET_ALT_MAX_TIMEOUT_MASK               0x00000200
#define BCHP_UHFR_INTR2_CPU_SET_ALT_MAX_TIMEOUT_SHIFT              9
#define BCHP_UHFR_INTR2_CPU_SET_ALT_MAX_TIMEOUT_DEFAULT            0x00000000

/* UHFR_INTR2 :: CPU_SET :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_CPU_SET_ALT_PACKET_END_MASK                0x00000100
#define BCHP_UHFR_INTR2_CPU_SET_ALT_PACKET_END_SHIFT               8
#define BCHP_UHFR_INTR2_CPU_SET_ALT_PACKET_END_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_SET :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_CPU_SET_reserved_for_eco0_MASK             0x000000e0
#define BCHP_UHFR_INTR2_CPU_SET_reserved_for_eco0_SHIFT            5
#define BCHP_UHFR_INTR2_CPU_SET_reserved_for_eco0_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_SET :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_CPU_SET_SLOW_RSSI_FALL_MASK                0x00000010
#define BCHP_UHFR_INTR2_CPU_SET_SLOW_RSSI_FALL_SHIFT               4
#define BCHP_UHFR_INTR2_CPU_SET_SLOW_RSSI_FALL_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_SET :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_CPU_SET_SLOW_RSSI_RISE_MASK                0x00000008
#define BCHP_UHFR_INTR2_CPU_SET_SLOW_RSSI_RISE_SHIFT               3
#define BCHP_UHFR_INTR2_CPU_SET_SLOW_RSSI_RISE_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_SET :: SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_CPU_SET_SS_DONE_MASK                       0x00000004
#define BCHP_UHFR_INTR2_CPU_SET_SS_DONE_SHIFT                      2
#define BCHP_UHFR_INTR2_CPU_SET_SS_DONE_DEFAULT                    0x00000000

/* UHFR_INTR2 :: CPU_SET :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_CPU_SET_STRB_20KHZ_MASK                    0x00000002
#define BCHP_UHFR_INTR2_CPU_SET_STRB_20KHZ_SHIFT                   1
#define BCHP_UHFR_INTR2_CPU_SET_STRB_20KHZ_DEFAULT                 0x00000000

/* UHFR_INTR2 :: CPU_SET :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_CPU_SET_STRB_500KHZ_MASK                   0x00000001
#define BCHP_UHFR_INTR2_CPU_SET_STRB_500KHZ_SHIFT                  0
#define BCHP_UHFR_INTR2_CPU_SET_STRB_500KHZ_DEFAULT                0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* UHFR_INTR2 :: CPU_CLEAR :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_CHSM_ERR_MASK           0x80000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_CHSM_ERR_SHIFT          31
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_CHSM_ERR_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_WRONG_TR_MASK           0x40000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_WRONG_TR_SHIFT          30
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_WRONG_TR_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_LHTR_MASK            0x20000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_LHTR_SHIFT           29
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_LHTR_DEFAULT         0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_HLTR_MASK            0x10000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_HLTR_SHIFT           28
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_HLTR_DEFAULT         0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_GAP_MASK             0x08000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_GAP_SHIFT            27
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_ALT_NO_GAP_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_PTP_TM_TMOUT_MASK                0x04000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_PTP_TM_TMOUT_SHIFT               26
#define BCHP_UHFR_INTR2_CPU_CLEAR_PTP_TM_TMOUT_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DATA_CORR_VLD_MASK          0x02000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DATA_CORR_VLD_SHIFT         25
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DATA_CORR_VLD_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_STATE_INT_MASK              0x01000000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_STATE_INT_SHIFT             24
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_STATE_INT_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_BCH_ERR_MASK                0x00800000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_BCH_ERR_SHIFT               23
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_BCH_ERR_DEFAULT             0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_COLLISION_FALL_MASK              0x00400000
#define BCHP_UHFR_INTR2_CPU_CLEAR_COLLISION_FALL_SHIFT             22
#define BCHP_UHFR_INTR2_CPU_CLEAR_COLLISION_FALL_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_COLLISION_RISE_MASK              0x00200000
#define BCHP_UHFR_INTR2_CPU_CLEAR_COLLISION_RISE_SHIFT             21
#define BCHP_UHFR_INTR2_CPU_CLEAR_COLLISION_RISE_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR2_DETECTED_FALL_MASK       0x00100000
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR2_DETECTED_FALL_SHIFT      20
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR2_DETECTED_FALL_DEFAULT    0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR2_DETECTED_RISE_MASK       0x00080000
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR2_DETECTED_RISE_SHIFT      19
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR2_DETECTED_RISE_DEFAULT    0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR1_DETECTED_FALL_MASK       0x00040000
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR1_DETECTED_FALL_SHIFT      18
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR1_DETECTED_FALL_DEFAULT    0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR1_DETECTED_RISE_MASK       0x00020000
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR1_DETECTED_RISE_SHIFT      17
#define BCHP_UHFR_INTR2_CPU_CLEAR_IRR_PR1_DETECTED_RISE_DEFAULT    0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DECODE_PR2_END_MASK         0x00010000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DECODE_PR2_END_SHIFT        16
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DECODE_PR2_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DECODE_PR1_END_MASK         0x00008000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DECODE_PR1_END_SHIFT        15
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_DECODE_PR1_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR2_PACKET_END_MASK         0x00004000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR2_PACKET_END_SHIFT        14
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR2_PACKET_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR2_DETECTED_MASK           0x00002000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR2_DETECTED_SHIFT          13
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR2_DETECTED_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR1_PACKET_END_MASK         0x00001000
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR1_PACKET_END_SHIFT        12
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR1_PACKET_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR1_DETECTED_MASK           0x00000800
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR1_DETECTED_SHIFT          11
#define BCHP_UHFR_INTR2_CPU_CLEAR_CORR_PR1_DETECTED_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_SFR_MASK                     0x00000400
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_SFR_SHIFT                    10
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_SFR_DEFAULT                  0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_MAX_TIMEOUT_MASK             0x00000200
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_MAX_TIMEOUT_SHIFT            9
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_MAX_TIMEOUT_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_PACKET_END_MASK              0x00000100
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_PACKET_END_SHIFT             8
#define BCHP_UHFR_INTR2_CPU_CLEAR_ALT_PACKET_END_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_reserved_for_eco0_MASK           0x000000e0
#define BCHP_UHFR_INTR2_CPU_CLEAR_reserved_for_eco0_SHIFT          5
#define BCHP_UHFR_INTR2_CPU_CLEAR_reserved_for_eco0_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_SLOW_RSSI_FALL_MASK              0x00000010
#define BCHP_UHFR_INTR2_CPU_CLEAR_SLOW_RSSI_FALL_SHIFT             4
#define BCHP_UHFR_INTR2_CPU_CLEAR_SLOW_RSSI_FALL_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_SLOW_RSSI_RISE_MASK              0x00000008
#define BCHP_UHFR_INTR2_CPU_CLEAR_SLOW_RSSI_RISE_SHIFT             3
#define BCHP_UHFR_INTR2_CPU_CLEAR_SLOW_RSSI_RISE_DEFAULT           0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_SS_DONE_MASK                     0x00000004
#define BCHP_UHFR_INTR2_CPU_CLEAR_SS_DONE_SHIFT                    2
#define BCHP_UHFR_INTR2_CPU_CLEAR_SS_DONE_DEFAULT                  0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_STRB_20KHZ_MASK                  0x00000002
#define BCHP_UHFR_INTR2_CPU_CLEAR_STRB_20KHZ_SHIFT                 1
#define BCHP_UHFR_INTR2_CPU_CLEAR_STRB_20KHZ_DEFAULT               0x00000000

/* UHFR_INTR2 :: CPU_CLEAR :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_CPU_CLEAR_STRB_500KHZ_MASK                 0x00000001
#define BCHP_UHFR_INTR2_CPU_CLEAR_STRB_500KHZ_SHIFT                0
#define BCHP_UHFR_INTR2_CPU_CLEAR_STRB_500KHZ_DEFAULT              0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_CHSM_ERR_MASK 0x80000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_CHSM_ERR_SHIFT 31
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_CHSM_ERR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_WRONG_TR_MASK 0x40000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_WRONG_TR_SHIFT 30
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_WRONG_TR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_LHTR_MASK 0x20000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_LHTR_SHIFT 29
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_LHTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_HLTR_MASK 0x10000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_HLTR_SHIFT 28
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_HLTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_GAP_MASK  0x08000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_GAP_SHIFT 27
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_ALT_NO_GAP_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_PTP_TM_TMOUT_MASK     0x04000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_PTP_TM_TMOUT_SHIFT    26
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_PTP_TM_TMOUT_DEFAULT  0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DATA_CORR_VLD_MASK 0x02000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DATA_CORR_VLD_SHIFT 25
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DATA_CORR_VLD_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_STATE_INT_MASK   0x01000000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_STATE_INT_SHIFT  24
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_STATE_INT_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_BCH_ERR_MASK     0x00800000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_BCH_ERR_SHIFT    23
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_BCH_ERR_DEFAULT  0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_COLLISION_FALL_MASK   0x00400000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_COLLISION_FALL_SHIFT  22
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_COLLISION_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_COLLISION_RISE_MASK   0x00200000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_COLLISION_RISE_SHIFT  21
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_COLLISION_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR2_DETECTED_FALL_MASK 0x00100000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR2_DETECTED_FALL_SHIFT 20
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR2_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR2_DETECTED_RISE_MASK 0x00080000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR2_DETECTED_RISE_SHIFT 19
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR2_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR1_DETECTED_FALL_MASK 0x00040000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR1_DETECTED_FALL_SHIFT 18
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR1_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR1_DETECTED_RISE_MASK 0x00020000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR1_DETECTED_RISE_SHIFT 17
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_IRR_PR1_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DECODE_PR2_END_MASK 0x00010000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DECODE_PR2_END_SHIFT 16
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DECODE_PR2_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DECODE_PR1_END_MASK 0x00008000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DECODE_PR1_END_SHIFT 15
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_DECODE_PR1_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR2_PACKET_END_MASK 0x00004000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR2_PACKET_END_SHIFT 14
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR2_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR2_DETECTED_MASK 0x00002000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR2_DETECTED_SHIFT 13
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR2_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR1_PACKET_END_MASK 0x00001000
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR1_PACKET_END_SHIFT 12
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR1_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR1_DETECTED_MASK 0x00000800
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR1_DETECTED_SHIFT 11
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_CORR_PR1_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_SFR_MASK          0x00000400
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_SFR_SHIFT         10
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_SFR_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_MAX_TIMEOUT_MASK  0x00000200
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_MAX_TIMEOUT_SHIFT 9
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_MAX_TIMEOUT_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_PACKET_END_MASK   0x00000100
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_PACKET_END_SHIFT  8
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_ALT_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_reserved_for_eco0_MASK     0x000000e0
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_reserved_for_eco0_SHIFT    5
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_reserved_for_eco0_DEFAULT  0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SLOW_RSSI_FALL_MASK   0x00000010
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SLOW_RSSI_FALL_SHIFT  4
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SLOW_RSSI_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SLOW_RSSI_RISE_MASK   0x00000008
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SLOW_RSSI_RISE_SHIFT  3
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SLOW_RSSI_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SS_DONE_MASK          0x00000004
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SS_DONE_SHIFT         2
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_SS_DONE_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_STRB_20KHZ_MASK       0x00000002
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_STRB_20KHZ_SHIFT      1
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_STRB_20KHZ_DEFAULT    0x00000000

/* UHFR_INTR2 :: CPU_MASK_STATUS :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_STRB_500KHZ_MASK      0x00000001
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_STRB_500KHZ_SHIFT     0
#define BCHP_UHFR_INTR2_CPU_MASK_STATUS_IMSK_STRB_500KHZ_DEFAULT   0x00000000

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_CHSM_ERR_MASK   0x80000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_CHSM_ERR_SHIFT  31
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_CHSM_ERR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_WRONG_TR_MASK   0x40000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_WRONG_TR_SHIFT  30
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_WRONG_TR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_LHTR_MASK    0x20000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_LHTR_SHIFT   29
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_LHTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_HLTR_MASK    0x10000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_HLTR_SHIFT   28
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_HLTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_GAP_MASK     0x08000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_GAP_SHIFT    27
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_ALT_NO_GAP_DEFAULT  0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_PTP_TM_TMOUT_MASK        0x04000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_PTP_TM_TMOUT_SHIFT       26
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_PTP_TM_TMOUT_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DATA_CORR_VLD_MASK  0x02000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DATA_CORR_VLD_SHIFT 25
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DATA_CORR_VLD_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_STATE_INT_MASK      0x01000000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_STATE_INT_SHIFT     24
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_STATE_INT_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_BCH_ERR_MASK        0x00800000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_BCH_ERR_SHIFT       23
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_BCH_ERR_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_COLLISION_FALL_MASK      0x00400000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_COLLISION_FALL_SHIFT     22
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_COLLISION_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_COLLISION_RISE_MASK      0x00200000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_COLLISION_RISE_SHIFT     21
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_COLLISION_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR2_DETECTED_FALL_MASK 0x00100000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR2_DETECTED_FALL_SHIFT 20
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR2_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR2_DETECTED_RISE_MASK 0x00080000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR2_DETECTED_RISE_SHIFT 19
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR2_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR1_DETECTED_FALL_MASK 0x00040000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR1_DETECTED_FALL_SHIFT 18
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR1_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR1_DETECTED_RISE_MASK 0x00020000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR1_DETECTED_RISE_SHIFT 17
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_IRR_PR1_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DECODE_PR2_END_MASK 0x00010000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DECODE_PR2_END_SHIFT 16
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DECODE_PR2_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DECODE_PR1_END_MASK 0x00008000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DECODE_PR1_END_SHIFT 15
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_DECODE_PR1_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR2_PACKET_END_MASK 0x00004000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR2_PACKET_END_SHIFT 14
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR2_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR2_DETECTED_MASK   0x00002000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR2_DETECTED_SHIFT  13
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR2_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR1_PACKET_END_MASK 0x00001000
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR1_PACKET_END_SHIFT 12
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR1_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR1_DETECTED_MASK   0x00000800
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR1_DETECTED_SHIFT  11
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_CORR_PR1_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_SFR_MASK             0x00000400
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_SFR_SHIFT            10
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_SFR_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_MAX_TIMEOUT_MASK     0x00000200
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_MAX_TIMEOUT_SHIFT    9
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_MAX_TIMEOUT_DEFAULT  0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_PACKET_END_MASK      0x00000100
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_PACKET_END_SHIFT     8
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_ALT_PACKET_END_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_reserved_for_eco0_MASK        0x000000e0
#define BCHP_UHFR_INTR2_CPU_MASK_SET_reserved_for_eco0_SHIFT       5
#define BCHP_UHFR_INTR2_CPU_MASK_SET_reserved_for_eco0_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SLOW_RSSI_FALL_MASK      0x00000010
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SLOW_RSSI_FALL_SHIFT     4
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SLOW_RSSI_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SLOW_RSSI_RISE_MASK      0x00000008
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SLOW_RSSI_RISE_SHIFT     3
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SLOW_RSSI_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SS_DONE_MASK             0x00000004
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SS_DONE_SHIFT            2
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_SS_DONE_DEFAULT          0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_STRB_20KHZ_MASK          0x00000002
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_STRB_20KHZ_SHIFT         1
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_STRB_20KHZ_DEFAULT       0x00000000

/* UHFR_INTR2 :: CPU_MASK_SET :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_STRB_500KHZ_MASK         0x00000001
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_STRB_500KHZ_SHIFT        0
#define BCHP_UHFR_INTR2_CPU_MASK_SET_IMSK_STRB_500KHZ_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_CHSM_ERR_MASK 0x80000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_CHSM_ERR_SHIFT 31
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_CHSM_ERR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_WRONG_TR_MASK 0x40000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_WRONG_TR_SHIFT 30
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_WRONG_TR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_LHTR_MASK  0x20000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_LHTR_SHIFT 29
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_LHTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_HLTR_MASK  0x10000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_HLTR_SHIFT 28
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_HLTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_GAP_MASK   0x08000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_GAP_SHIFT  27
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_ALT_NO_GAP_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_PTP_TM_TMOUT_MASK      0x04000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_PTP_TM_TMOUT_SHIFT     26
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_PTP_TM_TMOUT_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DATA_CORR_VLD_MASK 0x02000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DATA_CORR_VLD_SHIFT 25
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DATA_CORR_VLD_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_STATE_INT_MASK    0x01000000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_STATE_INT_SHIFT   24
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_STATE_INT_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_BCH_ERR_MASK      0x00800000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_BCH_ERR_SHIFT     23
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_BCH_ERR_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_COLLISION_FALL_MASK    0x00400000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_COLLISION_FALL_SHIFT   22
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_COLLISION_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_COLLISION_RISE_MASK    0x00200000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_COLLISION_RISE_SHIFT   21
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_COLLISION_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_FALL_MASK 0x00100000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_FALL_SHIFT 20
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_RISE_MASK 0x00080000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_RISE_SHIFT 19
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_FALL_MASK 0x00040000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_FALL_SHIFT 18
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_RISE_MASK 0x00020000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_RISE_SHIFT 17
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DECODE_PR2_END_MASK 0x00010000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DECODE_PR2_END_SHIFT 16
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DECODE_PR2_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DECODE_PR1_END_MASK 0x00008000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DECODE_PR1_END_SHIFT 15
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_DECODE_PR1_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR2_PACKET_END_MASK 0x00004000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR2_PACKET_END_SHIFT 14
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR2_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR2_DETECTED_MASK 0x00002000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR2_DETECTED_SHIFT 13
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR2_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR1_PACKET_END_MASK 0x00001000
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR1_PACKET_END_SHIFT 12
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR1_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR1_DETECTED_MASK 0x00000800
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR1_DETECTED_SHIFT 11
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_CORR_PR1_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_SFR_MASK           0x00000400
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_SFR_SHIFT          10
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_SFR_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_MAX_TIMEOUT_MASK   0x00000200
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_MAX_TIMEOUT_SHIFT  9
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_MAX_TIMEOUT_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_PACKET_END_MASK    0x00000100
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_PACKET_END_SHIFT   8
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_ALT_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_reserved_for_eco0_MASK      0x000000e0
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_reserved_for_eco0_SHIFT     5
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_reserved_for_eco0_DEFAULT   0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SLOW_RSSI_FALL_MASK    0x00000010
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SLOW_RSSI_FALL_SHIFT   4
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SLOW_RSSI_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SLOW_RSSI_RISE_MASK    0x00000008
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SLOW_RSSI_RISE_SHIFT   3
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SLOW_RSSI_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SS_DONE_MASK           0x00000004
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SS_DONE_SHIFT          2
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_SS_DONE_DEFAULT        0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_STRB_20KHZ_MASK        0x00000002
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_STRB_20KHZ_SHIFT       1
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_STRB_20KHZ_DEFAULT     0x00000000

/* UHFR_INTR2 :: CPU_MASK_CLEAR :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_STRB_500KHZ_MASK       0x00000001
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_STRB_500KHZ_SHIFT      0
#define BCHP_UHFR_INTR2_CPU_MASK_CLEAR_IMSK_STRB_500KHZ_DEFAULT    0x00000000

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UHFR_INTR2 :: PCI_STATUS :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_CHSM_ERR_MASK          0x80000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_CHSM_ERR_SHIFT         31
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_CHSM_ERR_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_WRONG_TR_MASK          0x40000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_WRONG_TR_SHIFT         30
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_WRONG_TR_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_LHTR_MASK           0x20000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_LHTR_SHIFT          29
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_LHTR_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_HLTR_MASK           0x10000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_HLTR_SHIFT          28
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_HLTR_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_GAP_MASK            0x08000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_GAP_SHIFT           27
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_ALT_NO_GAP_DEFAULT         0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_PCI_STATUS_PTP_TM_TMOUT_MASK               0x04000000
#define BCHP_UHFR_INTR2_PCI_STATUS_PTP_TM_TMOUT_SHIFT              26
#define BCHP_UHFR_INTR2_PCI_STATUS_PTP_TM_TMOUT_DEFAULT            0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DATA_CORR_VLD_MASK         0x02000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DATA_CORR_VLD_SHIFT        25
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DATA_CORR_VLD_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_STATE_INT_MASK             0x01000000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_STATE_INT_SHIFT            24
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_STATE_INT_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_BCH_ERR_MASK               0x00800000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_BCH_ERR_SHIFT              23
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_BCH_ERR_DEFAULT            0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_PCI_STATUS_COLLISION_FALL_MASK             0x00400000
#define BCHP_UHFR_INTR2_PCI_STATUS_COLLISION_FALL_SHIFT            22
#define BCHP_UHFR_INTR2_PCI_STATUS_COLLISION_FALL_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_PCI_STATUS_COLLISION_RISE_MASK             0x00200000
#define BCHP_UHFR_INTR2_PCI_STATUS_COLLISION_RISE_SHIFT            21
#define BCHP_UHFR_INTR2_PCI_STATUS_COLLISION_RISE_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR2_DETECTED_FALL_MASK      0x00100000
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR2_DETECTED_FALL_SHIFT     20
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR2_DETECTED_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR2_DETECTED_RISE_MASK      0x00080000
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR2_DETECTED_RISE_SHIFT     19
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR2_DETECTED_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR1_DETECTED_FALL_MASK      0x00040000
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR1_DETECTED_FALL_SHIFT     18
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR1_DETECTED_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR1_DETECTED_RISE_MASK      0x00020000
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR1_DETECTED_RISE_SHIFT     17
#define BCHP_UHFR_INTR2_PCI_STATUS_IRR_PR1_DETECTED_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DECODE_PR2_END_MASK        0x00010000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DECODE_PR2_END_SHIFT       16
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DECODE_PR2_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DECODE_PR1_END_MASK        0x00008000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DECODE_PR1_END_SHIFT       15
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_DECODE_PR1_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR2_PACKET_END_MASK        0x00004000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR2_PACKET_END_SHIFT       14
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR2_PACKET_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR2_DETECTED_MASK          0x00002000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR2_DETECTED_SHIFT         13
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR2_DETECTED_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR1_PACKET_END_MASK        0x00001000
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR1_PACKET_END_SHIFT       12
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR1_PACKET_END_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR1_DETECTED_MASK          0x00000800
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR1_DETECTED_SHIFT         11
#define BCHP_UHFR_INTR2_PCI_STATUS_CORR_PR1_DETECTED_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_SFR_MASK                    0x00000400
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_SFR_SHIFT                   10
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_SFR_DEFAULT                 0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_MAX_TIMEOUT_MASK            0x00000200
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_MAX_TIMEOUT_SHIFT           9
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_MAX_TIMEOUT_DEFAULT         0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_PACKET_END_MASK             0x00000100
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_PACKET_END_SHIFT            8
#define BCHP_UHFR_INTR2_PCI_STATUS_ALT_PACKET_END_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_PCI_STATUS_reserved_for_eco0_MASK          0x000000e0
#define BCHP_UHFR_INTR2_PCI_STATUS_reserved_for_eco0_SHIFT         5
#define BCHP_UHFR_INTR2_PCI_STATUS_reserved_for_eco0_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_PCI_STATUS_SLOW_RSSI_FALL_MASK             0x00000010
#define BCHP_UHFR_INTR2_PCI_STATUS_SLOW_RSSI_FALL_SHIFT            4
#define BCHP_UHFR_INTR2_PCI_STATUS_SLOW_RSSI_FALL_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_PCI_STATUS_SLOW_RSSI_RISE_MASK             0x00000008
#define BCHP_UHFR_INTR2_PCI_STATUS_SLOW_RSSI_RISE_SHIFT            3
#define BCHP_UHFR_INTR2_PCI_STATUS_SLOW_RSSI_RISE_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_PCI_STATUS_SS_DONE_MASK                    0x00000004
#define BCHP_UHFR_INTR2_PCI_STATUS_SS_DONE_SHIFT                   2
#define BCHP_UHFR_INTR2_PCI_STATUS_SS_DONE_DEFAULT                 0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_PCI_STATUS_STRB_20KHZ_MASK                 0x00000002
#define BCHP_UHFR_INTR2_PCI_STATUS_STRB_20KHZ_SHIFT                1
#define BCHP_UHFR_INTR2_PCI_STATUS_STRB_20KHZ_DEFAULT              0x00000000

/* UHFR_INTR2 :: PCI_STATUS :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_PCI_STATUS_STRB_500KHZ_MASK                0x00000001
#define BCHP_UHFR_INTR2_PCI_STATUS_STRB_500KHZ_SHIFT               0
#define BCHP_UHFR_INTR2_PCI_STATUS_STRB_500KHZ_DEFAULT             0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* UHFR_INTR2 :: PCI_SET :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_CHSM_ERR_MASK             0x80000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_CHSM_ERR_SHIFT            31
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_CHSM_ERR_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_WRONG_TR_MASK             0x40000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_WRONG_TR_SHIFT            30
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_WRONG_TR_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_LHTR_MASK              0x20000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_LHTR_SHIFT             29
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_LHTR_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_HLTR_MASK              0x10000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_HLTR_SHIFT             28
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_HLTR_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_GAP_MASK               0x08000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_GAP_SHIFT              27
#define BCHP_UHFR_INTR2_PCI_SET_CORR_ALT_NO_GAP_DEFAULT            0x00000000

/* UHFR_INTR2 :: PCI_SET :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_PCI_SET_PTP_TM_TMOUT_MASK                  0x04000000
#define BCHP_UHFR_INTR2_PCI_SET_PTP_TM_TMOUT_SHIFT                 26
#define BCHP_UHFR_INTR2_PCI_SET_PTP_TM_TMOUT_DEFAULT               0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DATA_CORR_VLD_MASK            0x02000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DATA_CORR_VLD_SHIFT           25
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DATA_CORR_VLD_DEFAULT         0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_STATE_INT_MASK                0x01000000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_STATE_INT_SHIFT               24
#define BCHP_UHFR_INTR2_PCI_SET_CORR_STATE_INT_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_BCH_ERR_MASK                  0x00800000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_BCH_ERR_SHIFT                 23
#define BCHP_UHFR_INTR2_PCI_SET_CORR_BCH_ERR_DEFAULT               0x00000000

/* UHFR_INTR2 :: PCI_SET :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_PCI_SET_COLLISION_FALL_MASK                0x00400000
#define BCHP_UHFR_INTR2_PCI_SET_COLLISION_FALL_SHIFT               22
#define BCHP_UHFR_INTR2_PCI_SET_COLLISION_FALL_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_SET :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_PCI_SET_COLLISION_RISE_MASK                0x00200000
#define BCHP_UHFR_INTR2_PCI_SET_COLLISION_RISE_SHIFT               21
#define BCHP_UHFR_INTR2_PCI_SET_COLLISION_RISE_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_SET :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR2_DETECTED_FALL_MASK         0x00100000
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR2_DETECTED_FALL_SHIFT        20
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR2_DETECTED_FALL_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_SET :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR2_DETECTED_RISE_MASK         0x00080000
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR2_DETECTED_RISE_SHIFT        19
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR2_DETECTED_RISE_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_SET :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR1_DETECTED_FALL_MASK         0x00040000
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR1_DETECTED_FALL_SHIFT        18
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR1_DETECTED_FALL_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_SET :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR1_DETECTED_RISE_MASK         0x00020000
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR1_DETECTED_RISE_SHIFT        17
#define BCHP_UHFR_INTR2_PCI_SET_IRR_PR1_DETECTED_RISE_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DECODE_PR2_END_MASK           0x00010000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DECODE_PR2_END_SHIFT          16
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DECODE_PR2_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DECODE_PR1_END_MASK           0x00008000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DECODE_PR1_END_SHIFT          15
#define BCHP_UHFR_INTR2_PCI_SET_CORR_DECODE_PR1_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR2_PACKET_END_MASK           0x00004000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR2_PACKET_END_SHIFT          14
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR2_PACKET_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR2_DETECTED_MASK             0x00002000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR2_DETECTED_SHIFT            13
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR2_DETECTED_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR1_PACKET_END_MASK           0x00001000
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR1_PACKET_END_SHIFT          12
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR1_PACKET_END_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_SET :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR1_DETECTED_MASK             0x00000800
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR1_DETECTED_SHIFT            11
#define BCHP_UHFR_INTR2_PCI_SET_CORR_PR1_DETECTED_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_SET :: ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_PCI_SET_ALT_SFR_MASK                       0x00000400
#define BCHP_UHFR_INTR2_PCI_SET_ALT_SFR_SHIFT                      10
#define BCHP_UHFR_INTR2_PCI_SET_ALT_SFR_DEFAULT                    0x00000000

/* UHFR_INTR2 :: PCI_SET :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_PCI_SET_ALT_MAX_TIMEOUT_MASK               0x00000200
#define BCHP_UHFR_INTR2_PCI_SET_ALT_MAX_TIMEOUT_SHIFT              9
#define BCHP_UHFR_INTR2_PCI_SET_ALT_MAX_TIMEOUT_DEFAULT            0x00000000

/* UHFR_INTR2 :: PCI_SET :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_PCI_SET_ALT_PACKET_END_MASK                0x00000100
#define BCHP_UHFR_INTR2_PCI_SET_ALT_PACKET_END_SHIFT               8
#define BCHP_UHFR_INTR2_PCI_SET_ALT_PACKET_END_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_SET :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_PCI_SET_reserved_for_eco0_MASK             0x000000e0
#define BCHP_UHFR_INTR2_PCI_SET_reserved_for_eco0_SHIFT            5
#define BCHP_UHFR_INTR2_PCI_SET_reserved_for_eco0_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_SET :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_PCI_SET_SLOW_RSSI_FALL_MASK                0x00000010
#define BCHP_UHFR_INTR2_PCI_SET_SLOW_RSSI_FALL_SHIFT               4
#define BCHP_UHFR_INTR2_PCI_SET_SLOW_RSSI_FALL_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_SET :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_PCI_SET_SLOW_RSSI_RISE_MASK                0x00000008
#define BCHP_UHFR_INTR2_PCI_SET_SLOW_RSSI_RISE_SHIFT               3
#define BCHP_UHFR_INTR2_PCI_SET_SLOW_RSSI_RISE_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_SET :: SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_PCI_SET_SS_DONE_MASK                       0x00000004
#define BCHP_UHFR_INTR2_PCI_SET_SS_DONE_SHIFT                      2
#define BCHP_UHFR_INTR2_PCI_SET_SS_DONE_DEFAULT                    0x00000000

/* UHFR_INTR2 :: PCI_SET :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_PCI_SET_STRB_20KHZ_MASK                    0x00000002
#define BCHP_UHFR_INTR2_PCI_SET_STRB_20KHZ_SHIFT                   1
#define BCHP_UHFR_INTR2_PCI_SET_STRB_20KHZ_DEFAULT                 0x00000000

/* UHFR_INTR2 :: PCI_SET :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_PCI_SET_STRB_500KHZ_MASK                   0x00000001
#define BCHP_UHFR_INTR2_PCI_SET_STRB_500KHZ_SHIFT                  0
#define BCHP_UHFR_INTR2_PCI_SET_STRB_500KHZ_DEFAULT                0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* UHFR_INTR2 :: PCI_CLEAR :: CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_CHSM_ERR_MASK           0x80000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_CHSM_ERR_SHIFT          31
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_CHSM_ERR_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_WRONG_TR_MASK           0x40000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_WRONG_TR_SHIFT          30
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_WRONG_TR_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_LHTR_MASK            0x20000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_LHTR_SHIFT           29
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_LHTR_DEFAULT         0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_HLTR_MASK            0x10000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_HLTR_SHIFT           28
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_HLTR_DEFAULT         0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_GAP_MASK             0x08000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_GAP_SHIFT            27
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_ALT_NO_GAP_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_PTP_TM_TMOUT_MASK                0x04000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_PTP_TM_TMOUT_SHIFT               26
#define BCHP_UHFR_INTR2_PCI_CLEAR_PTP_TM_TMOUT_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DATA_CORR_VLD_MASK          0x02000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DATA_CORR_VLD_SHIFT         25
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DATA_CORR_VLD_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_STATE_INT_MASK              0x01000000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_STATE_INT_SHIFT             24
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_STATE_INT_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_BCH_ERR_MASK                0x00800000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_BCH_ERR_SHIFT               23
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_BCH_ERR_DEFAULT             0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_COLLISION_FALL_MASK              0x00400000
#define BCHP_UHFR_INTR2_PCI_CLEAR_COLLISION_FALL_SHIFT             22
#define BCHP_UHFR_INTR2_PCI_CLEAR_COLLISION_FALL_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_COLLISION_RISE_MASK              0x00200000
#define BCHP_UHFR_INTR2_PCI_CLEAR_COLLISION_RISE_SHIFT             21
#define BCHP_UHFR_INTR2_PCI_CLEAR_COLLISION_RISE_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR2_DETECTED_FALL_MASK       0x00100000
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR2_DETECTED_FALL_SHIFT      20
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR2_DETECTED_FALL_DEFAULT    0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR2_DETECTED_RISE_MASK       0x00080000
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR2_DETECTED_RISE_SHIFT      19
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR2_DETECTED_RISE_DEFAULT    0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR1_DETECTED_FALL_MASK       0x00040000
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR1_DETECTED_FALL_SHIFT      18
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR1_DETECTED_FALL_DEFAULT    0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR1_DETECTED_RISE_MASK       0x00020000
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR1_DETECTED_RISE_SHIFT      17
#define BCHP_UHFR_INTR2_PCI_CLEAR_IRR_PR1_DETECTED_RISE_DEFAULT    0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DECODE_PR2_END_MASK         0x00010000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DECODE_PR2_END_SHIFT        16
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DECODE_PR2_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DECODE_PR1_END_MASK         0x00008000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DECODE_PR1_END_SHIFT        15
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_DECODE_PR1_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR2_PACKET_END_MASK         0x00004000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR2_PACKET_END_SHIFT        14
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR2_PACKET_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR2_DETECTED_MASK           0x00002000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR2_DETECTED_SHIFT          13
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR2_DETECTED_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR1_PACKET_END_MASK         0x00001000
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR1_PACKET_END_SHIFT        12
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR1_PACKET_END_DEFAULT      0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR1_DETECTED_MASK           0x00000800
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR1_DETECTED_SHIFT          11
#define BCHP_UHFR_INTR2_PCI_CLEAR_CORR_PR1_DETECTED_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_SFR_MASK                     0x00000400
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_SFR_SHIFT                    10
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_SFR_DEFAULT                  0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_MAX_TIMEOUT_MASK             0x00000200
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_MAX_TIMEOUT_SHIFT            9
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_MAX_TIMEOUT_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_PACKET_END_MASK              0x00000100
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_PACKET_END_SHIFT             8
#define BCHP_UHFR_INTR2_PCI_CLEAR_ALT_PACKET_END_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_reserved_for_eco0_MASK           0x000000e0
#define BCHP_UHFR_INTR2_PCI_CLEAR_reserved_for_eco0_SHIFT          5
#define BCHP_UHFR_INTR2_PCI_CLEAR_reserved_for_eco0_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_SLOW_RSSI_FALL_MASK              0x00000010
#define BCHP_UHFR_INTR2_PCI_CLEAR_SLOW_RSSI_FALL_SHIFT             4
#define BCHP_UHFR_INTR2_PCI_CLEAR_SLOW_RSSI_FALL_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_SLOW_RSSI_RISE_MASK              0x00000008
#define BCHP_UHFR_INTR2_PCI_CLEAR_SLOW_RSSI_RISE_SHIFT             3
#define BCHP_UHFR_INTR2_PCI_CLEAR_SLOW_RSSI_RISE_DEFAULT           0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_SS_DONE_MASK                     0x00000004
#define BCHP_UHFR_INTR2_PCI_CLEAR_SS_DONE_SHIFT                    2
#define BCHP_UHFR_INTR2_PCI_CLEAR_SS_DONE_DEFAULT                  0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_STRB_20KHZ_MASK                  0x00000002
#define BCHP_UHFR_INTR2_PCI_CLEAR_STRB_20KHZ_SHIFT                 1
#define BCHP_UHFR_INTR2_PCI_CLEAR_STRB_20KHZ_DEFAULT               0x00000000

/* UHFR_INTR2 :: PCI_CLEAR :: STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_PCI_CLEAR_STRB_500KHZ_MASK                 0x00000001
#define BCHP_UHFR_INTR2_PCI_CLEAR_STRB_500KHZ_SHIFT                0
#define BCHP_UHFR_INTR2_PCI_CLEAR_STRB_500KHZ_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_CHSM_ERR_MASK 0x80000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_CHSM_ERR_SHIFT 31
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_CHSM_ERR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_WRONG_TR_MASK 0x40000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_WRONG_TR_SHIFT 30
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_WRONG_TR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_LHTR_MASK 0x20000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_LHTR_SHIFT 29
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_LHTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_HLTR_MASK 0x10000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_HLTR_SHIFT 28
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_HLTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_GAP_MASK  0x08000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_GAP_SHIFT 27
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_ALT_NO_GAP_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_PTP_TM_TMOUT_MASK     0x04000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_PTP_TM_TMOUT_SHIFT    26
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_PTP_TM_TMOUT_DEFAULT  0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DATA_CORR_VLD_MASK 0x02000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DATA_CORR_VLD_SHIFT 25
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DATA_CORR_VLD_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_STATE_INT_MASK   0x01000000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_STATE_INT_SHIFT  24
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_STATE_INT_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_BCH_ERR_MASK     0x00800000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_BCH_ERR_SHIFT    23
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_BCH_ERR_DEFAULT  0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_COLLISION_FALL_MASK   0x00400000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_COLLISION_FALL_SHIFT  22
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_COLLISION_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_COLLISION_RISE_MASK   0x00200000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_COLLISION_RISE_SHIFT  21
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_COLLISION_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR2_DETECTED_FALL_MASK 0x00100000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR2_DETECTED_FALL_SHIFT 20
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR2_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR2_DETECTED_RISE_MASK 0x00080000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR2_DETECTED_RISE_SHIFT 19
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR2_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR1_DETECTED_FALL_MASK 0x00040000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR1_DETECTED_FALL_SHIFT 18
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR1_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR1_DETECTED_RISE_MASK 0x00020000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR1_DETECTED_RISE_SHIFT 17
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_IRR_PR1_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DECODE_PR2_END_MASK 0x00010000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DECODE_PR2_END_SHIFT 16
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DECODE_PR2_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DECODE_PR1_END_MASK 0x00008000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DECODE_PR1_END_SHIFT 15
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_DECODE_PR1_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR2_PACKET_END_MASK 0x00004000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR2_PACKET_END_SHIFT 14
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR2_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR2_DETECTED_MASK 0x00002000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR2_DETECTED_SHIFT 13
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR2_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR1_PACKET_END_MASK 0x00001000
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR1_PACKET_END_SHIFT 12
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR1_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR1_DETECTED_MASK 0x00000800
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR1_DETECTED_SHIFT 11
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_CORR_PR1_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_SFR_MASK          0x00000400
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_SFR_SHIFT         10
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_SFR_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_MAX_TIMEOUT_MASK  0x00000200
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_MAX_TIMEOUT_SHIFT 9
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_MAX_TIMEOUT_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_PACKET_END_MASK   0x00000100
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_PACKET_END_SHIFT  8
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_ALT_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_reserved_for_eco0_MASK     0x000000e0
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_reserved_for_eco0_SHIFT    5
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_reserved_for_eco0_DEFAULT  0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SLOW_RSSI_FALL_MASK   0x00000010
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SLOW_RSSI_FALL_SHIFT  4
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SLOW_RSSI_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SLOW_RSSI_RISE_MASK   0x00000008
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SLOW_RSSI_RISE_SHIFT  3
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SLOW_RSSI_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SS_DONE_MASK          0x00000004
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SS_DONE_SHIFT         2
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_SS_DONE_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_STRB_20KHZ_MASK       0x00000002
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_STRB_20KHZ_SHIFT      1
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_STRB_20KHZ_DEFAULT    0x00000000

/* UHFR_INTR2 :: PCI_MASK_STATUS :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_STRB_500KHZ_MASK      0x00000001
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_STRB_500KHZ_SHIFT     0
#define BCHP_UHFR_INTR2_PCI_MASK_STATUS_IMSK_STRB_500KHZ_DEFAULT   0x00000000

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_CHSM_ERR_MASK   0x80000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_CHSM_ERR_SHIFT  31
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_CHSM_ERR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_WRONG_TR_MASK   0x40000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_WRONG_TR_SHIFT  30
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_WRONG_TR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_LHTR_MASK    0x20000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_LHTR_SHIFT   29
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_LHTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_HLTR_MASK    0x10000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_HLTR_SHIFT   28
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_HLTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_GAP_MASK     0x08000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_GAP_SHIFT    27
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_ALT_NO_GAP_DEFAULT  0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_PTP_TM_TMOUT_MASK        0x04000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_PTP_TM_TMOUT_SHIFT       26
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_PTP_TM_TMOUT_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DATA_CORR_VLD_MASK  0x02000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DATA_CORR_VLD_SHIFT 25
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DATA_CORR_VLD_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_STATE_INT_MASK      0x01000000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_STATE_INT_SHIFT     24
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_STATE_INT_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_BCH_ERR_MASK        0x00800000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_BCH_ERR_SHIFT       23
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_BCH_ERR_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_COLLISION_FALL_MASK      0x00400000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_COLLISION_FALL_SHIFT     22
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_COLLISION_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_COLLISION_RISE_MASK      0x00200000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_COLLISION_RISE_SHIFT     21
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_COLLISION_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR2_DETECTED_FALL_MASK 0x00100000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR2_DETECTED_FALL_SHIFT 20
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR2_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR2_DETECTED_RISE_MASK 0x00080000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR2_DETECTED_RISE_SHIFT 19
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR2_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR1_DETECTED_FALL_MASK 0x00040000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR1_DETECTED_FALL_SHIFT 18
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR1_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR1_DETECTED_RISE_MASK 0x00020000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR1_DETECTED_RISE_SHIFT 17
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_IRR_PR1_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DECODE_PR2_END_MASK 0x00010000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DECODE_PR2_END_SHIFT 16
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DECODE_PR2_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DECODE_PR1_END_MASK 0x00008000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DECODE_PR1_END_SHIFT 15
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_DECODE_PR1_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR2_PACKET_END_MASK 0x00004000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR2_PACKET_END_SHIFT 14
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR2_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR2_DETECTED_MASK   0x00002000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR2_DETECTED_SHIFT  13
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR2_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR1_PACKET_END_MASK 0x00001000
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR1_PACKET_END_SHIFT 12
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR1_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR1_DETECTED_MASK   0x00000800
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR1_DETECTED_SHIFT  11
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_CORR_PR1_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_SFR_MASK             0x00000400
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_SFR_SHIFT            10
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_SFR_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_MAX_TIMEOUT_MASK     0x00000200
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_MAX_TIMEOUT_SHIFT    9
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_MAX_TIMEOUT_DEFAULT  0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_PACKET_END_MASK      0x00000100
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_PACKET_END_SHIFT     8
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_ALT_PACKET_END_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_reserved_for_eco0_MASK        0x000000e0
#define BCHP_UHFR_INTR2_PCI_MASK_SET_reserved_for_eco0_SHIFT       5
#define BCHP_UHFR_INTR2_PCI_MASK_SET_reserved_for_eco0_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SLOW_RSSI_FALL_MASK      0x00000010
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SLOW_RSSI_FALL_SHIFT     4
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SLOW_RSSI_FALL_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SLOW_RSSI_RISE_MASK      0x00000008
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SLOW_RSSI_RISE_SHIFT     3
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SLOW_RSSI_RISE_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SS_DONE_MASK             0x00000004
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SS_DONE_SHIFT            2
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_SS_DONE_DEFAULT          0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_STRB_20KHZ_MASK          0x00000002
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_STRB_20KHZ_SHIFT         1
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_STRB_20KHZ_DEFAULT       0x00000000

/* UHFR_INTR2 :: PCI_MASK_SET :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_STRB_500KHZ_MASK         0x00000001
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_STRB_500KHZ_SHIFT        0
#define BCHP_UHFR_INTR2_PCI_MASK_SET_IMSK_STRB_500KHZ_DEFAULT      0x00000000

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_ALT_CHSM_ERR [31:31] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_CHSM_ERR_MASK 0x80000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_CHSM_ERR_SHIFT 31
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_CHSM_ERR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_ALT_WRONG_TR [30:30] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_WRONG_TR_MASK 0x40000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_WRONG_TR_SHIFT 30
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_WRONG_TR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_ALT_NO_LHTR [29:29] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_LHTR_MASK  0x20000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_LHTR_SHIFT 29
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_LHTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_ALT_NO_HLTR [28:28] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_HLTR_MASK  0x10000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_HLTR_SHIFT 28
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_HLTR_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_ALT_NO_GAP [27:27] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_GAP_MASK   0x08000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_GAP_SHIFT  27
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_ALT_NO_GAP_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_PTP_TM_TMOUT [26:26] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_PTP_TM_TMOUT_MASK      0x04000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_PTP_TM_TMOUT_SHIFT     26
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_PTP_TM_TMOUT_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_DATA_CORR_VLD [25:25] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DATA_CORR_VLD_MASK 0x02000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DATA_CORR_VLD_SHIFT 25
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DATA_CORR_VLD_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_STATE_INT [24:24] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_STATE_INT_MASK    0x01000000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_STATE_INT_SHIFT   24
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_STATE_INT_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_BCH_ERR [23:23] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_BCH_ERR_MASK      0x00800000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_BCH_ERR_SHIFT     23
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_BCH_ERR_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_COLLISION_FALL [22:22] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_COLLISION_FALL_MASK    0x00400000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_COLLISION_FALL_SHIFT   22
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_COLLISION_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_COLLISION_RISE [21:21] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_COLLISION_RISE_MASK    0x00200000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_COLLISION_RISE_SHIFT   21
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_COLLISION_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_IRR_PR2_DETECTED_FALL [20:20] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_FALL_MASK 0x00100000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_FALL_SHIFT 20
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_IRR_PR2_DETECTED_RISE [19:19] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_RISE_MASK 0x00080000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_RISE_SHIFT 19
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR2_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_IRR_PR1_DETECTED_FALL [18:18] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_FALL_MASK 0x00040000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_FALL_SHIFT 18
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_IRR_PR1_DETECTED_RISE [17:17] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_RISE_MASK 0x00020000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_RISE_SHIFT 17
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_IRR_PR1_DETECTED_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_DECODE_PR2_END [16:16] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DECODE_PR2_END_MASK 0x00010000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DECODE_PR2_END_SHIFT 16
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DECODE_PR2_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_DECODE_PR1_END [15:15] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DECODE_PR1_END_MASK 0x00008000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DECODE_PR1_END_SHIFT 15
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_DECODE_PR1_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_PR2_PACKET_END [14:14] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR2_PACKET_END_MASK 0x00004000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR2_PACKET_END_SHIFT 14
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR2_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_PR2_DETECTED [13:13] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR2_DETECTED_MASK 0x00002000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR2_DETECTED_SHIFT 13
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR2_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_PR1_PACKET_END [12:12] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR1_PACKET_END_MASK 0x00001000
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR1_PACKET_END_SHIFT 12
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR1_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_CORR_PR1_DETECTED [11:11] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR1_DETECTED_MASK 0x00000800
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR1_DETECTED_SHIFT 11
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_CORR_PR1_DETECTED_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_ALT_SFR [10:10] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_SFR_MASK           0x00000400
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_SFR_SHIFT          10
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_SFR_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_ALT_MAX_TIMEOUT [09:09] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_MAX_TIMEOUT_MASK   0x00000200
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_MAX_TIMEOUT_SHIFT  9
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_MAX_TIMEOUT_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_ALT_PACKET_END [08:08] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_PACKET_END_MASK    0x00000100
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_PACKET_END_SHIFT   8
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_ALT_PACKET_END_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: reserved_for_eco0 [07:05] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_reserved_for_eco0_MASK      0x000000e0
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_reserved_for_eco0_SHIFT     5
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_reserved_for_eco0_DEFAULT   0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_SLOW_RSSI_FALL [04:04] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SLOW_RSSI_FALL_MASK    0x00000010
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SLOW_RSSI_FALL_SHIFT   4
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SLOW_RSSI_FALL_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_SLOW_RSSI_RISE [03:03] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SLOW_RSSI_RISE_MASK    0x00000008
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SLOW_RSSI_RISE_SHIFT   3
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SLOW_RSSI_RISE_DEFAULT 0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_SS_DONE [02:02] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SS_DONE_MASK           0x00000004
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SS_DONE_SHIFT          2
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_SS_DONE_DEFAULT        0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_STRB_20KHZ [01:01] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_STRB_20KHZ_MASK        0x00000002
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_STRB_20KHZ_SHIFT       1
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_STRB_20KHZ_DEFAULT     0x00000000

/* UHFR_INTR2 :: PCI_MASK_CLEAR :: IMSK_STRB_500KHZ [00:00] */
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_STRB_500KHZ_MASK       0x00000001
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_STRB_500KHZ_SHIFT      0
#define BCHP_UHFR_INTR2_PCI_MASK_CLEAR_IMSK_STRB_500KHZ_DEFAULT    0x00000000

#endif /* #ifndef BCHP_UHFR_INTR2_H__ */

/* End of File */
