INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukefahr/e315/project_x/project_x.srcs/sources_1/new/dot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot
