#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar  9 20:21:56 2021
# Process ID: 1824
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8860 C:\GitHub\ReconHardware\FPGA_Files\Projects\prIcap-master\hw\imageProcessingVideoDisplay.xpr
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw/vivado.log
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw/imageProcessingVideoDisplay.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/VIPIN/Desktop/hw' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw/ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_dma_0_0
system_clk_wiz_0_0
system_axi_smc_0
system_v_axi4s_vid_out_0_0
system_rst_ps7_0_100M_0
system_axis_dwidth_converter_0_0
system_ps7_0_axi_periph_0
system_xlconstant_0_0
system_v_tc_0_0
system_xlslice_0_0
system_auto_cc_0
system_xlslice_1_0
system_xlslice_0_1
system_axi_vdma_0_0
system_xlconcat_0_0
system_xbar_0
system_axi_gpio_0_0
system_auto_pc_0
system_rst_ps7_0_100M_1
system_axi_smc_1_0
system_rst_ps7_0_100M_1_0
system_system_ila_0_0

INFO: [Project 1-230] Project 'imageProcessingVideoDisplay.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.258 ; gain = 293.656
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw/imageProcessingVideoDisplay.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw/imageProcessingVideoDisplay.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M1
Adding component instance block -- xilinx.com:user:imageProcess:1.0 - imageProcess_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding component instance block -- xilinx.com:user:zycap:1.0 - zycap_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from block design file <C:/GitHub/ReconHardware/FPGA_Files/Projects/prIcap-master/hw/imageProcessingVideoDisplay.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1436.574 ; gain = 185.379
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  9 20:29:08 2021...
