#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x558872e3c4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558872f09640 .scope module, "and_tb" "and_tb" 3 1;
 .timescale 0 0;
v0x558872f37210_0 .net "active", 0 0, L_0x558872f51d60;  1 drivers
v0x558872f372d0_0 .var "clk", 0 0;
v0x558872f37370_0 .var "clk_enable", 0 0;
v0x558872f37460_0 .net "data_address", 31 0, L_0x558872f4f930;  1 drivers
v0x558872f37500_0 .net "data_read", 0 0, L_0x558872f4d4b0;  1 drivers
v0x558872f375f0_0 .var "data_readdata", 31 0;
v0x558872f376c0_0 .net "data_write", 0 0, L_0x558872f4d2d0;  1 drivers
v0x558872f37790_0 .net "data_writedata", 31 0, L_0x558872f4f620;  1 drivers
v0x558872f37860_0 .net "instr_address", 31 0, L_0x558872f50c90;  1 drivers
v0x558872f379c0_0 .var "instr_readdata", 31 0;
v0x558872f37a60_0 .net "register_v0", 31 0, L_0x558872f4f5b0;  1 drivers
v0x558872f37b50_0 .var "reset", 0 0;
S_0x558872ef6ac0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x558872f09640;
 .timescale 0 0;
v0x558872f05c90_0 .var "expected", 31 0;
v0x558872f0a3c0_0 .var "funct", 5 0;
v0x558872f0f680_0 .var "i", 4 0;
v0x558872f0f9b0_0 .var "imm", 15 0;
v0x558872f108c0_0 .var "imm_instr", 31 0;
v0x558872f128e0_0 .var "opcode", 5 0;
v0x558872f29400_0 .var "r_instr", 31 0;
v0x558872f294e0_0 .var "rd", 4 0;
v0x558872f295c0_0 .var "rs", 4 0;
v0x558872f296a0_0 .var "rt", 4 0;
v0x558872f29780_0 .var "shamt", 4 0;
E_0x558872e86910 .event posedge, v0x558872f2b6b0_0;
S_0x558872ef6ef0 .scope module, "dut" "mips_cpu_harvard" 3 119, 4 1 0, S_0x558872f09640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x558872f05b70 .functor OR 1, L_0x558872f48cb0, L_0x558872f48f30, C4<0>, C4<0>;
L_0x558872e71a00 .functor BUFZ 1, L_0x558872f48710, C4<0>, C4<0>, C4<0>;
L_0x558872f0f890 .functor BUFZ 1, L_0x558872f488b0, C4<0>, C4<0>, C4<0>;
L_0x558872f10720 .functor BUFZ 1, L_0x558872f488b0, C4<0>, C4<0>, C4<0>;
L_0x558872f49470 .functor AND 1, L_0x558872f48710, L_0x558872f49770, C4<1>, C4<1>;
L_0x558872f127c0 .functor OR 1, L_0x558872f49470, L_0x558872f49350, C4<0>, C4<0>;
L_0x558872eb47a0 .functor OR 1, L_0x558872f127c0, L_0x558872f49580, C4<0>, C4<0>;
L_0x558872f49a10 .functor OR 1, L_0x558872eb47a0, L_0x558872f4b070, C4<0>, C4<0>;
L_0x558872f49b20 .functor OR 1, L_0x558872f49a10, L_0x558872f4a7d0, C4<0>, C4<0>;
L_0x558872f49be0 .functor BUFZ 1, L_0x558872f489d0, C4<0>, C4<0>, C4<0>;
L_0x558872f4a6c0 .functor AND 1, L_0x558872f4a130, L_0x558872f4a490, C4<1>, C4<1>;
L_0x558872f4a7d0 .functor OR 1, L_0x558872f49e30, L_0x558872f4a6c0, C4<0>, C4<0>;
L_0x558872f4b070 .functor AND 1, L_0x558872f4aba0, L_0x558872f4ae50, C4<1>, C4<1>;
L_0x558872f4b820 .functor OR 1, L_0x558872f4b2c0, L_0x558872f4b5e0, C4<0>, C4<0>;
L_0x558872f4a930 .functor OR 1, L_0x558872f4bd90, L_0x558872f4c090, C4<0>, C4<0>;
L_0x558872f4bf70 .functor AND 1, L_0x558872f4baa0, L_0x558872f4a930, C4<1>, C4<1>;
L_0x558872f4c890 .functor OR 1, L_0x558872f4c520, L_0x558872f4c7a0, C4<0>, C4<0>;
L_0x558872f4cb90 .functor OR 1, L_0x558872f4c890, L_0x558872f4c9a0, C4<0>, C4<0>;
L_0x558872f4cd40 .functor AND 1, L_0x558872f48710, L_0x558872f4cb90, C4<1>, C4<1>;
L_0x558872f4cef0 .functor AND 1, L_0x558872f48710, L_0x558872f4ce00, C4<1>, C4<1>;
L_0x558872f4d210 .functor AND 1, L_0x558872f48710, L_0x558872f4cca0, C4<1>, C4<1>;
L_0x558872f4d4b0 .functor BUFZ 1, L_0x558872f0f890, C4<0>, C4<0>, C4<0>;
L_0x558872f4e140 .functor AND 1, L_0x558872f51d60, L_0x558872f49b20, C4<1>, C4<1>;
L_0x558872f4e250 .functor OR 1, L_0x558872f4a7d0, L_0x558872f4b070, C4<0>, C4<0>;
L_0x558872f4f620 .functor BUFZ 32, L_0x558872f4f4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558872f4f6e0 .functor BUFZ 32, L_0x558872f4e430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558872f4f830 .functor BUFZ 32, L_0x558872f4f4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558872f4f930 .functor BUFZ 32, v0x558872f2a740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558872f50930 .functor AND 1, v0x558872f37370_0, L_0x558872f4cd40, C4<1>, C4<1>;
L_0x558872f509a0 .functor AND 1, L_0x558872f50930, v0x558872f343a0_0, C4<1>, C4<1>;
L_0x558872f50c90 .functor BUFZ 32, v0x558872f2b770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558872f51d60 .functor BUFZ 1, v0x558872f343a0_0, C4<0>, C4<0>, C4<0>;
L_0x558872f51ee0 .functor AND 1, v0x558872f37370_0, v0x558872f343a0_0, C4<1>, C4<1>;
v0x558872f2e490_0 .net *"_ivl_100", 31 0, L_0x558872f4a9a0;  1 drivers
L_0x7efe5a31c498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f2e590_0 .net *"_ivl_103", 25 0, L_0x7efe5a31c498;  1 drivers
L_0x7efe5a31c4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f2e670_0 .net/2u *"_ivl_104", 31 0, L_0x7efe5a31c4e0;  1 drivers
v0x558872f2e730_0 .net *"_ivl_106", 0 0, L_0x558872f4aba0;  1 drivers
v0x558872f2e7f0_0 .net *"_ivl_109", 5 0, L_0x558872f4adb0;  1 drivers
L_0x7efe5a31c528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x558872f2e8d0_0 .net/2u *"_ivl_110", 5 0, L_0x7efe5a31c528;  1 drivers
v0x558872f2e9b0_0 .net *"_ivl_112", 0 0, L_0x558872f4ae50;  1 drivers
v0x558872f2ea70_0 .net *"_ivl_116", 31 0, L_0x558872f4b1d0;  1 drivers
L_0x7efe5a31c570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f2eb50_0 .net *"_ivl_119", 25 0, L_0x7efe5a31c570;  1 drivers
L_0x7efe5a31c0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x558872f2ec30_0 .net/2u *"_ivl_12", 5 0, L_0x7efe5a31c0a8;  1 drivers
L_0x7efe5a31c5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x558872f2ed10_0 .net/2u *"_ivl_120", 31 0, L_0x7efe5a31c5b8;  1 drivers
v0x558872f2edf0_0 .net *"_ivl_122", 0 0, L_0x558872f4b2c0;  1 drivers
v0x558872f2eeb0_0 .net *"_ivl_124", 31 0, L_0x558872f4b4f0;  1 drivers
L_0x7efe5a31c600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f2ef90_0 .net *"_ivl_127", 25 0, L_0x7efe5a31c600;  1 drivers
L_0x7efe5a31c648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558872f2f070_0 .net/2u *"_ivl_128", 31 0, L_0x7efe5a31c648;  1 drivers
v0x558872f2f150_0 .net *"_ivl_130", 0 0, L_0x558872f4b5e0;  1 drivers
v0x558872f2f210_0 .net *"_ivl_134", 31 0, L_0x558872f4b9b0;  1 drivers
L_0x7efe5a31c690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f2f400_0 .net *"_ivl_137", 25 0, L_0x7efe5a31c690;  1 drivers
L_0x7efe5a31c6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f2f4e0_0 .net/2u *"_ivl_138", 31 0, L_0x7efe5a31c6d8;  1 drivers
v0x558872f2f5c0_0 .net *"_ivl_140", 0 0, L_0x558872f4baa0;  1 drivers
v0x558872f2f680_0 .net *"_ivl_143", 5 0, L_0x558872f4bcf0;  1 drivers
L_0x7efe5a31c720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x558872f2f760_0 .net/2u *"_ivl_144", 5 0, L_0x7efe5a31c720;  1 drivers
v0x558872f2f840_0 .net *"_ivl_146", 0 0, L_0x558872f4bd90;  1 drivers
v0x558872f2f900_0 .net *"_ivl_149", 5 0, L_0x558872f4bff0;  1 drivers
L_0x7efe5a31c768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x558872f2f9e0_0 .net/2u *"_ivl_150", 5 0, L_0x7efe5a31c768;  1 drivers
v0x558872f2fac0_0 .net *"_ivl_152", 0 0, L_0x558872f4c090;  1 drivers
v0x558872f2fb80_0 .net *"_ivl_155", 0 0, L_0x558872f4a930;  1 drivers
v0x558872f2fc40_0 .net *"_ivl_159", 1 0, L_0x558872f4c430;  1 drivers
L_0x7efe5a31c0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x558872f2fd20_0 .net/2u *"_ivl_16", 5 0, L_0x7efe5a31c0f0;  1 drivers
L_0x7efe5a31c7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558872f2fe00_0 .net/2u *"_ivl_160", 1 0, L_0x7efe5a31c7b0;  1 drivers
v0x558872f2fee0_0 .net *"_ivl_162", 0 0, L_0x558872f4c520;  1 drivers
L_0x7efe5a31c7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x558872f2ffa0_0 .net/2u *"_ivl_164", 5 0, L_0x7efe5a31c7f8;  1 drivers
v0x558872f30080_0 .net *"_ivl_166", 0 0, L_0x558872f4c7a0;  1 drivers
v0x558872f30350_0 .net *"_ivl_169", 0 0, L_0x558872f4c890;  1 drivers
L_0x7efe5a31c840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x558872f30410_0 .net/2u *"_ivl_170", 5 0, L_0x7efe5a31c840;  1 drivers
v0x558872f304f0_0 .net *"_ivl_172", 0 0, L_0x558872f4c9a0;  1 drivers
v0x558872f305b0_0 .net *"_ivl_175", 0 0, L_0x558872f4cb90;  1 drivers
L_0x7efe5a31c888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x558872f30670_0 .net/2u *"_ivl_178", 5 0, L_0x7efe5a31c888;  1 drivers
v0x558872f30750_0 .net *"_ivl_180", 0 0, L_0x558872f4ce00;  1 drivers
L_0x7efe5a31c8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x558872f30810_0 .net/2u *"_ivl_184", 5 0, L_0x7efe5a31c8d0;  1 drivers
v0x558872f308f0_0 .net *"_ivl_186", 0 0, L_0x558872f4cca0;  1 drivers
L_0x7efe5a31c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558872f309b0_0 .net/2u *"_ivl_190", 0 0, L_0x7efe5a31c918;  1 drivers
v0x558872f30a90_0 .net *"_ivl_20", 31 0, L_0x558872f48b70;  1 drivers
L_0x7efe5a31c960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x558872f30b70_0 .net/2u *"_ivl_200", 4 0, L_0x7efe5a31c960;  1 drivers
v0x558872f30c50_0 .net *"_ivl_203", 4 0, L_0x558872f4d9d0;  1 drivers
v0x558872f30d30_0 .net *"_ivl_205", 4 0, L_0x558872f4dbf0;  1 drivers
v0x558872f30e10_0 .net *"_ivl_206", 4 0, L_0x558872f4dc90;  1 drivers
v0x558872f30ef0_0 .net *"_ivl_213", 0 0, L_0x558872f4e250;  1 drivers
L_0x7efe5a31c9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558872f30fb0_0 .net/2u *"_ivl_214", 31 0, L_0x7efe5a31c9a8;  1 drivers
v0x558872f31090_0 .net *"_ivl_216", 31 0, L_0x558872f4e390;  1 drivers
v0x558872f31170_0 .net *"_ivl_218", 31 0, L_0x558872f4e640;  1 drivers
v0x558872f31250_0 .net *"_ivl_220", 31 0, L_0x558872f4e7d0;  1 drivers
v0x558872f31330_0 .net *"_ivl_222", 31 0, L_0x558872f4eb10;  1 drivers
L_0x7efe5a31c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f31410_0 .net *"_ivl_23", 25 0, L_0x7efe5a31c138;  1 drivers
v0x558872f314f0_0 .net *"_ivl_235", 0 0, L_0x558872f50930;  1 drivers
L_0x7efe5a31cac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558872f315b0_0 .net/2u *"_ivl_238", 31 0, L_0x7efe5a31cac8;  1 drivers
L_0x7efe5a31c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558872f31690_0 .net/2u *"_ivl_24", 31 0, L_0x7efe5a31c180;  1 drivers
v0x558872f31770_0 .net *"_ivl_243", 15 0, L_0x558872f50df0;  1 drivers
v0x558872f31850_0 .net *"_ivl_244", 17 0, L_0x558872f51060;  1 drivers
L_0x7efe5a31cb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558872f31930_0 .net *"_ivl_247", 1 0, L_0x7efe5a31cb10;  1 drivers
v0x558872f31a10_0 .net *"_ivl_250", 15 0, L_0x558872f511a0;  1 drivers
L_0x7efe5a31cb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558872f31af0_0 .net *"_ivl_252", 1 0, L_0x7efe5a31cb58;  1 drivers
v0x558872f31bd0_0 .net *"_ivl_255", 0 0, L_0x558872f515b0;  1 drivers
L_0x7efe5a31cba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x558872f31cb0_0 .net/2u *"_ivl_256", 13 0, L_0x7efe5a31cba0;  1 drivers
L_0x7efe5a31cbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f31d90_0 .net/2u *"_ivl_258", 13 0, L_0x7efe5a31cbe8;  1 drivers
v0x558872f32280_0 .net *"_ivl_26", 0 0, L_0x558872f48cb0;  1 drivers
v0x558872f32340_0 .net *"_ivl_260", 13 0, L_0x558872f51890;  1 drivers
v0x558872f32420_0 .net *"_ivl_28", 31 0, L_0x558872f48e40;  1 drivers
L_0x7efe5a31c1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f32500_0 .net *"_ivl_31", 25 0, L_0x7efe5a31c1c8;  1 drivers
L_0x7efe5a31c210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558872f325e0_0 .net/2u *"_ivl_32", 31 0, L_0x7efe5a31c210;  1 drivers
v0x558872f326c0_0 .net *"_ivl_34", 0 0, L_0x558872f48f30;  1 drivers
v0x558872f32780_0 .net *"_ivl_4", 31 0, L_0x558872f385b0;  1 drivers
v0x558872f32860_0 .net *"_ivl_45", 2 0, L_0x558872f49220;  1 drivers
L_0x7efe5a31c258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x558872f32940_0 .net/2u *"_ivl_46", 2 0, L_0x7efe5a31c258;  1 drivers
v0x558872f32a20_0 .net *"_ivl_51", 2 0, L_0x558872f494e0;  1 drivers
L_0x7efe5a31c2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x558872f32b00_0 .net/2u *"_ivl_52", 2 0, L_0x7efe5a31c2a0;  1 drivers
v0x558872f32be0_0 .net *"_ivl_57", 0 0, L_0x558872f49770;  1 drivers
v0x558872f32ca0_0 .net *"_ivl_59", 0 0, L_0x558872f49470;  1 drivers
v0x558872f32d60_0 .net *"_ivl_61", 0 0, L_0x558872f127c0;  1 drivers
v0x558872f32e20_0 .net *"_ivl_63", 0 0, L_0x558872eb47a0;  1 drivers
v0x558872f32ee0_0 .net *"_ivl_65", 0 0, L_0x558872f49a10;  1 drivers
L_0x7efe5a31c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f32fa0_0 .net *"_ivl_7", 25 0, L_0x7efe5a31c018;  1 drivers
v0x558872f33080_0 .net *"_ivl_70", 31 0, L_0x558872f49d00;  1 drivers
L_0x7efe5a31c2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f33160_0 .net *"_ivl_73", 25 0, L_0x7efe5a31c2e8;  1 drivers
L_0x7efe5a31c330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558872f33240_0 .net/2u *"_ivl_74", 31 0, L_0x7efe5a31c330;  1 drivers
v0x558872f33320_0 .net *"_ivl_76", 0 0, L_0x558872f49e30;  1 drivers
v0x558872f333e0_0 .net *"_ivl_78", 31 0, L_0x558872f49fa0;  1 drivers
L_0x7efe5a31c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f334c0_0 .net/2u *"_ivl_8", 31 0, L_0x7efe5a31c060;  1 drivers
L_0x7efe5a31c378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f335a0_0 .net *"_ivl_81", 25 0, L_0x7efe5a31c378;  1 drivers
L_0x7efe5a31c3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558872f33680_0 .net/2u *"_ivl_82", 31 0, L_0x7efe5a31c3c0;  1 drivers
v0x558872f33760_0 .net *"_ivl_84", 0 0, L_0x558872f4a130;  1 drivers
v0x558872f33820_0 .net *"_ivl_87", 0 0, L_0x558872f4a2a0;  1 drivers
v0x558872f33900_0 .net *"_ivl_88", 31 0, L_0x558872f4a040;  1 drivers
L_0x7efe5a31c408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f339e0_0 .net *"_ivl_91", 30 0, L_0x7efe5a31c408;  1 drivers
L_0x7efe5a31c450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558872f33ac0_0 .net/2u *"_ivl_92", 31 0, L_0x7efe5a31c450;  1 drivers
v0x558872f33ba0_0 .net *"_ivl_94", 0 0, L_0x558872f4a490;  1 drivers
v0x558872f33c60_0 .net *"_ivl_97", 0 0, L_0x558872f4a6c0;  1 drivers
v0x558872f33d20_0 .net "active", 0 0, L_0x558872f51d60;  alias, 1 drivers
v0x558872f33de0_0 .net "alu_op1", 31 0, L_0x558872f4f6e0;  1 drivers
v0x558872f33ea0_0 .net "alu_op2", 31 0, L_0x558872f4f830;  1 drivers
v0x558872f33f60_0 .net "alui_instr", 0 0, L_0x558872f49350;  1 drivers
v0x558872f34020_0 .net "b_flag", 0 0, v0x558872f2a270_0;  1 drivers
v0x558872f340c0_0 .net "b_imm", 17 0, L_0x558872f51470;  1 drivers
v0x558872f34180_0 .net "b_offset", 31 0, L_0x558872f51a20;  1 drivers
v0x558872f34260_0 .net "clk", 0 0, v0x558872f372d0_0;  1 drivers
v0x558872f34300_0 .net "clk_enable", 0 0, v0x558872f37370_0;  1 drivers
v0x558872f343a0_0 .var "cpu_active", 0 0;
v0x558872f34440_0 .net "curr_addr", 31 0, v0x558872f2b770_0;  1 drivers
v0x558872f34530_0 .net "curr_addr_p4", 31 0, L_0x558872f50bf0;  1 drivers
v0x558872f345f0_0 .net "data_address", 31 0, L_0x558872f4f930;  alias, 1 drivers
v0x558872f346d0_0 .net "data_read", 0 0, L_0x558872f4d4b0;  alias, 1 drivers
v0x558872f34790_0 .net "data_readdata", 31 0, v0x558872f375f0_0;  1 drivers
v0x558872f34870_0 .net "data_write", 0 0, L_0x558872f4d2d0;  alias, 1 drivers
v0x558872f34930_0 .net "data_writedata", 31 0, L_0x558872f4f620;  alias, 1 drivers
v0x558872f34a10_0 .net "funct_code", 5 0, L_0x558872f38480;  1 drivers
v0x558872f34af0_0 .net "hi_out", 31 0, v0x558872f2be30_0;  1 drivers
v0x558872f34be0_0 .net "hl_reg_enable", 0 0, L_0x558872f509a0;  1 drivers
v0x558872f34c80_0 .net "instr_address", 31 0, L_0x558872f50c90;  alias, 1 drivers
v0x558872f34d40_0 .net "instr_opcode", 5 0, L_0x558872f383e0;  1 drivers
v0x558872f34e20_0 .net "instr_readdata", 31 0, v0x558872f379c0_0;  1 drivers
v0x558872f34ee0_0 .net "j_imm", 0 0, L_0x558872f4b820;  1 drivers
v0x558872f34f80_0 .net "j_reg", 0 0, L_0x558872f4bf70;  1 drivers
v0x558872f35040_0 .net "l_type", 0 0, L_0x558872f49580;  1 drivers
v0x558872f35100_0 .net "link_const", 0 0, L_0x558872f4a7d0;  1 drivers
v0x558872f351c0_0 .net "link_reg", 0 0, L_0x558872f4b070;  1 drivers
v0x558872f35280_0 .net "lo_out", 31 0, v0x558872f2c680_0;  1 drivers
v0x558872f35370_0 .net "lw", 0 0, L_0x558872f488b0;  1 drivers
v0x558872f35410_0 .net "mem_read", 0 0, L_0x558872f0f890;  1 drivers
v0x558872f354d0_0 .net "mem_to_reg", 0 0, L_0x558872f10720;  1 drivers
v0x558872f35da0_0 .net "mem_write", 0 0, L_0x558872f49be0;  1 drivers
v0x558872f35e60_0 .net "memaddroffset", 31 0, v0x558872f2a740_0;  1 drivers
v0x558872f35f50_0 .net "mfhi", 0 0, L_0x558872f4cef0;  1 drivers
v0x558872f35ff0_0 .net "mflo", 0 0, L_0x558872f4d210;  1 drivers
v0x558872f360b0_0 .net "movefrom", 0 0, L_0x558872f05b70;  1 drivers
v0x558872f36170_0 .net "muldiv", 0 0, L_0x558872f4cd40;  1 drivers
v0x558872f36230_0 .var "next_instr_addr", 31 0;
v0x558872f36320_0 .net "pc_enable", 0 0, L_0x558872f51ee0;  1 drivers
v0x558872f363f0_0 .net "r_format", 0 0, L_0x558872f48710;  1 drivers
v0x558872f36490_0 .net "reg_a_read_data", 31 0, L_0x558872f4e430;  1 drivers
v0x558872f36560_0 .net "reg_a_read_index", 4 0, L_0x558872f4d680;  1 drivers
v0x558872f36630_0 .net "reg_b_read_data", 31 0, L_0x558872f4f4a0;  1 drivers
v0x558872f36700_0 .net "reg_b_read_index", 4 0, L_0x558872f4d8e0;  1 drivers
v0x558872f367d0_0 .net "reg_dst", 0 0, L_0x558872e71a00;  1 drivers
v0x558872f36870_0 .net "reg_write", 0 0, L_0x558872f49b20;  1 drivers
v0x558872f36930_0 .net "reg_write_data", 31 0, L_0x558872f4eca0;  1 drivers
v0x558872f36a20_0 .net "reg_write_enable", 0 0, L_0x558872f4e140;  1 drivers
v0x558872f36af0_0 .net "reg_write_index", 4 0, L_0x558872f4dfb0;  1 drivers
v0x558872f36bc0_0 .net "register_v0", 31 0, L_0x558872f4f5b0;  alias, 1 drivers
v0x558872f36c90_0 .net "reset", 0 0, v0x558872f37b50_0;  1 drivers
v0x558872f36dc0_0 .net "result", 31 0, v0x558872f2aba0_0;  1 drivers
v0x558872f36e90_0 .net "result_hi", 31 0, v0x558872f2a4a0_0;  1 drivers
v0x558872f36f30_0 .net "result_lo", 31 0, v0x558872f2a660_0;  1 drivers
v0x558872f36fd0_0 .net "sw", 0 0, L_0x558872f489d0;  1 drivers
E_0x558872e851b0/0 .event anyedge, v0x558872f2a270_0, v0x558872f34530_0, v0x558872f34180_0, v0x558872f34ee0_0;
E_0x558872e851b0/1 .event anyedge, v0x558872f2a580_0, v0x558872f34f80_0, v0x558872f2d470_0;
E_0x558872e851b0 .event/or E_0x558872e851b0/0, E_0x558872e851b0/1;
L_0x558872f383e0 .part v0x558872f379c0_0, 26, 6;
L_0x558872f38480 .part v0x558872f379c0_0, 0, 6;
L_0x558872f385b0 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c018;
L_0x558872f48710 .cmp/eq 32, L_0x558872f385b0, L_0x7efe5a31c060;
L_0x558872f488b0 .cmp/eq 6, L_0x558872f383e0, L_0x7efe5a31c0a8;
L_0x558872f489d0 .cmp/eq 6, L_0x558872f383e0, L_0x7efe5a31c0f0;
L_0x558872f48b70 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c138;
L_0x558872f48cb0 .cmp/eq 32, L_0x558872f48b70, L_0x7efe5a31c180;
L_0x558872f48e40 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c1c8;
L_0x558872f48f30 .cmp/eq 32, L_0x558872f48e40, L_0x7efe5a31c210;
L_0x558872f49220 .part L_0x558872f383e0, 3, 3;
L_0x558872f49350 .cmp/eq 3, L_0x558872f49220, L_0x7efe5a31c258;
L_0x558872f494e0 .part L_0x558872f383e0, 3, 3;
L_0x558872f49580 .cmp/eq 3, L_0x558872f494e0, L_0x7efe5a31c2a0;
L_0x558872f49770 .reduce/nor L_0x558872f4cd40;
L_0x558872f49d00 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c2e8;
L_0x558872f49e30 .cmp/eq 32, L_0x558872f49d00, L_0x7efe5a31c330;
L_0x558872f49fa0 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c378;
L_0x558872f4a130 .cmp/eq 32, L_0x558872f49fa0, L_0x7efe5a31c3c0;
L_0x558872f4a2a0 .part v0x558872f379c0_0, 20, 1;
L_0x558872f4a040 .concat [ 1 31 0 0], L_0x558872f4a2a0, L_0x7efe5a31c408;
L_0x558872f4a490 .cmp/eq 32, L_0x558872f4a040, L_0x7efe5a31c450;
L_0x558872f4a9a0 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c498;
L_0x558872f4aba0 .cmp/eq 32, L_0x558872f4a9a0, L_0x7efe5a31c4e0;
L_0x558872f4adb0 .part v0x558872f379c0_0, 0, 6;
L_0x558872f4ae50 .cmp/eq 6, L_0x558872f4adb0, L_0x7efe5a31c528;
L_0x558872f4b1d0 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c570;
L_0x558872f4b2c0 .cmp/eq 32, L_0x558872f4b1d0, L_0x7efe5a31c5b8;
L_0x558872f4b4f0 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c600;
L_0x558872f4b5e0 .cmp/eq 32, L_0x558872f4b4f0, L_0x7efe5a31c648;
L_0x558872f4b9b0 .concat [ 6 26 0 0], L_0x558872f383e0, L_0x7efe5a31c690;
L_0x558872f4baa0 .cmp/eq 32, L_0x558872f4b9b0, L_0x7efe5a31c6d8;
L_0x558872f4bcf0 .part v0x558872f379c0_0, 0, 6;
L_0x558872f4bd90 .cmp/eq 6, L_0x558872f4bcf0, L_0x7efe5a31c720;
L_0x558872f4bff0 .part v0x558872f379c0_0, 0, 6;
L_0x558872f4c090 .cmp/eq 6, L_0x558872f4bff0, L_0x7efe5a31c768;
L_0x558872f4c430 .part L_0x558872f38480, 3, 2;
L_0x558872f4c520 .cmp/eq 2, L_0x558872f4c430, L_0x7efe5a31c7b0;
L_0x558872f4c7a0 .cmp/eq 6, L_0x558872f38480, L_0x7efe5a31c7f8;
L_0x558872f4c9a0 .cmp/eq 6, L_0x558872f38480, L_0x7efe5a31c840;
L_0x558872f4ce00 .cmp/eq 6, L_0x558872f38480, L_0x7efe5a31c888;
L_0x558872f4cca0 .cmp/eq 6, L_0x558872f38480, L_0x7efe5a31c8d0;
L_0x558872f4d2d0 .functor MUXZ 1, L_0x7efe5a31c918, L_0x558872f49be0, L_0x558872f51d60, C4<>;
L_0x558872f4d680 .part v0x558872f379c0_0, 21, 5;
L_0x558872f4d8e0 .part v0x558872f379c0_0, 16, 5;
L_0x558872f4d9d0 .part v0x558872f379c0_0, 11, 5;
L_0x558872f4dbf0 .part v0x558872f379c0_0, 16, 5;
L_0x558872f4dc90 .functor MUXZ 5, L_0x558872f4dbf0, L_0x558872f4d9d0, L_0x558872e71a00, C4<>;
L_0x558872f4dfb0 .functor MUXZ 5, L_0x558872f4dc90, L_0x7efe5a31c960, L_0x558872f4a7d0, C4<>;
L_0x558872f4e390 .arith/sum 32, L_0x558872f50bf0, L_0x7efe5a31c9a8;
L_0x558872f4e640 .functor MUXZ 32, v0x558872f2aba0_0, v0x558872f375f0_0, L_0x558872f10720, C4<>;
L_0x558872f4e7d0 .functor MUXZ 32, L_0x558872f4e640, v0x558872f2c680_0, L_0x558872f4d210, C4<>;
L_0x558872f4eb10 .functor MUXZ 32, L_0x558872f4e7d0, v0x558872f2be30_0, L_0x558872f4cef0, C4<>;
L_0x558872f4eca0 .functor MUXZ 32, L_0x558872f4eb10, L_0x558872f4e390, L_0x558872f4e250, C4<>;
L_0x558872f50bf0 .arith/sum 32, v0x558872f2b770_0, L_0x7efe5a31cac8;
L_0x558872f50df0 .part v0x558872f379c0_0, 0, 16;
L_0x558872f51060 .concat [ 16 2 0 0], L_0x558872f50df0, L_0x7efe5a31cb10;
L_0x558872f511a0 .part L_0x558872f51060, 0, 16;
L_0x558872f51470 .concat [ 2 16 0 0], L_0x7efe5a31cb58, L_0x558872f511a0;
L_0x558872f515b0 .part L_0x558872f51470, 17, 1;
L_0x558872f51890 .functor MUXZ 14, L_0x7efe5a31cbe8, L_0x7efe5a31cba0, L_0x558872f515b0, C4<>;
L_0x558872f51a20 .concat [ 18 14 0 0], L_0x558872f51470, L_0x558872f51890;
S_0x558872f09270 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x558872ef6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x558872f29c00_0 .net *"_ivl_10", 15 0, L_0x558872f502f0;  1 drivers
L_0x7efe5a31ca80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558872f29d00_0 .net/2u *"_ivl_14", 15 0, L_0x7efe5a31ca80;  1 drivers
v0x558872f29de0_0 .net *"_ivl_17", 15 0, L_0x558872f50560;  1 drivers
v0x558872f29ea0_0 .net *"_ivl_5", 0 0, L_0x558872f4fbd0;  1 drivers
v0x558872f29f80_0 .net *"_ivl_6", 15 0, L_0x558872f4fc70;  1 drivers
v0x558872f2a0b0_0 .net *"_ivl_9", 15 0, L_0x558872f50040;  1 drivers
v0x558872f2a190_0 .net "addr_rt", 4 0, L_0x558872f50890;  1 drivers
v0x558872f2a270_0 .var "b_flag", 0 0;
v0x558872f2a330_0 .net "funct", 5 0, L_0x558872f4fb30;  1 drivers
v0x558872f2a4a0_0 .var "hi", 31 0;
v0x558872f2a580_0 .net "instructionword", 31 0, v0x558872f379c0_0;  alias, 1 drivers
v0x558872f2a660_0 .var "lo", 31 0;
v0x558872f2a740_0 .var "memaddroffset", 31 0;
v0x558872f2a820_0 .var "multresult", 63 0;
v0x558872f2a900_0 .net "op1", 31 0, L_0x558872f4f6e0;  alias, 1 drivers
v0x558872f2a9e0_0 .net "op2", 31 0, L_0x558872f4f830;  alias, 1 drivers
v0x558872f2aac0_0 .net "opcode", 5 0, L_0x558872f4fa90;  1 drivers
v0x558872f2aba0_0 .var "result", 31 0;
v0x558872f2ac80_0 .net "shamt", 4 0, L_0x558872f50790;  1 drivers
v0x558872f2ad60_0 .net/s "sign_op1", 31 0, L_0x558872f4f6e0;  alias, 1 drivers
v0x558872f2ae20_0 .net/s "sign_op2", 31 0, L_0x558872f4f830;  alias, 1 drivers
v0x558872f2aec0_0 .net "simmediatedata", 31 0, L_0x558872f503d0;  1 drivers
v0x558872f2af80_0 .net "simmediatedatas", 31 0, L_0x558872f503d0;  alias, 1 drivers
v0x558872f2b040_0 .net "uimmediatedata", 31 0, L_0x558872f50650;  1 drivers
v0x558872f2b100_0 .net "unsign_op1", 31 0, L_0x558872f4f6e0;  alias, 1 drivers
v0x558872f2b1c0_0 .net "unsign_op2", 31 0, L_0x558872f4f830;  alias, 1 drivers
v0x558872f2b2d0_0 .var "unsigned_result", 31 0;
E_0x558872e5e7b0/0 .event anyedge, v0x558872f2aac0_0, v0x558872f2a330_0, v0x558872f2a9e0_0, v0x558872f2ac80_0;
E_0x558872e5e7b0/1 .event anyedge, v0x558872f2a900_0, v0x558872f2a820_0, v0x558872f2a190_0, v0x558872f2aec0_0;
E_0x558872e5e7b0/2 .event anyedge, v0x558872f2b040_0, v0x558872f2b2d0_0;
E_0x558872e5e7b0 .event/or E_0x558872e5e7b0/0, E_0x558872e5e7b0/1, E_0x558872e5e7b0/2;
L_0x558872f4fa90 .part v0x558872f379c0_0, 26, 6;
L_0x558872f4fb30 .part v0x558872f379c0_0, 0, 6;
L_0x558872f4fbd0 .part v0x558872f379c0_0, 15, 1;
LS_0x558872f4fc70_0_0 .concat [ 1 1 1 1], L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0;
LS_0x558872f4fc70_0_4 .concat [ 1 1 1 1], L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0;
LS_0x558872f4fc70_0_8 .concat [ 1 1 1 1], L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0;
LS_0x558872f4fc70_0_12 .concat [ 1 1 1 1], L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0, L_0x558872f4fbd0;
L_0x558872f4fc70 .concat [ 4 4 4 4], LS_0x558872f4fc70_0_0, LS_0x558872f4fc70_0_4, LS_0x558872f4fc70_0_8, LS_0x558872f4fc70_0_12;
L_0x558872f50040 .part v0x558872f379c0_0, 0, 16;
L_0x558872f502f0 .concat [ 16 0 0 0], L_0x558872f50040;
L_0x558872f503d0 .concat [ 16 16 0 0], L_0x558872f502f0, L_0x558872f4fc70;
L_0x558872f50560 .part v0x558872f379c0_0, 0, 16;
L_0x558872f50650 .concat [ 16 16 0 0], L_0x558872f50560, L_0x7efe5a31ca80;
L_0x558872f50790 .part v0x558872f379c0_0, 6, 5;
L_0x558872f50890 .part v0x558872f379c0_0, 16, 5;
S_0x558872f2b500 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x558872ef6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x558872f2b6b0_0 .net "clk", 0 0, v0x558872f372d0_0;  alias, 1 drivers
v0x558872f2b770_0 .var "curr_addr", 31 0;
v0x558872f2b850_0 .net "enable", 0 0, L_0x558872f51ee0;  alias, 1 drivers
v0x558872f2b8f0_0 .net "next_addr", 31 0, v0x558872f36230_0;  1 drivers
v0x558872f2b9d0_0 .net "reset", 0 0, v0x558872f37b50_0;  alias, 1 drivers
S_0x558872f2bb80 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x558872ef6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x558872f2bd60_0 .net "clk", 0 0, v0x558872f372d0_0;  alias, 1 drivers
v0x558872f2be30_0 .var "data", 31 0;
v0x558872f2bef0_0 .net "data_in", 31 0, v0x558872f2a4a0_0;  alias, 1 drivers
v0x558872f2bff0_0 .net "data_out", 31 0, v0x558872f2be30_0;  alias, 1 drivers
v0x558872f2c0b0_0 .net "enable", 0 0, L_0x558872f509a0;  alias, 1 drivers
v0x558872f2c1c0_0 .net "reset", 0 0, v0x558872f37b50_0;  alias, 1 drivers
S_0x558872f2c310 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x558872ef6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x558872f2c570_0 .net "clk", 0 0, v0x558872f372d0_0;  alias, 1 drivers
v0x558872f2c680_0 .var "data", 31 0;
v0x558872f2c760_0 .net "data_in", 31 0, v0x558872f2a660_0;  alias, 1 drivers
v0x558872f2c830_0 .net "data_out", 31 0, v0x558872f2c680_0;  alias, 1 drivers
v0x558872f2c8f0_0 .net "enable", 0 0, L_0x558872f509a0;  alias, 1 drivers
v0x558872f2c9e0_0 .net "reset", 0 0, v0x558872f37b50_0;  alias, 1 drivers
S_0x558872f2cb50 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x558872ef6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x558872f4e430 .functor BUFZ 32, L_0x558872f4f040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558872f4f4a0 .functor BUFZ 32, L_0x558872f4f2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558872f2d8d0_2 .array/port v0x558872f2d8d0, 2;
L_0x558872f4f5b0 .functor BUFZ 32, v0x558872f2d8d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558872f2cd80_0 .net *"_ivl_0", 31 0, L_0x558872f4f040;  1 drivers
v0x558872f2ce80_0 .net *"_ivl_10", 6 0, L_0x558872f4f360;  1 drivers
L_0x7efe5a31ca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558872f2cf60_0 .net *"_ivl_13", 1 0, L_0x7efe5a31ca38;  1 drivers
v0x558872f2d020_0 .net *"_ivl_2", 6 0, L_0x558872f4f0e0;  1 drivers
L_0x7efe5a31c9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558872f2d100_0 .net *"_ivl_5", 1 0, L_0x7efe5a31c9f0;  1 drivers
v0x558872f2d230_0 .net *"_ivl_8", 31 0, L_0x558872f4f2c0;  1 drivers
v0x558872f2d310_0 .net "r_clk", 0 0, v0x558872f372d0_0;  alias, 1 drivers
v0x558872f2d3b0_0 .net "r_clk_enable", 0 0, v0x558872f37370_0;  alias, 1 drivers
v0x558872f2d470_0 .net "read_data1", 31 0, L_0x558872f4e430;  alias, 1 drivers
v0x558872f2d550_0 .net "read_data2", 31 0, L_0x558872f4f4a0;  alias, 1 drivers
v0x558872f2d630_0 .net "read_reg1", 4 0, L_0x558872f4d680;  alias, 1 drivers
v0x558872f2d710_0 .net "read_reg2", 4 0, L_0x558872f4d8e0;  alias, 1 drivers
v0x558872f2d7f0_0 .net "register_v0", 31 0, L_0x558872f4f5b0;  alias, 1 drivers
v0x558872f2d8d0 .array "registers", 0 31, 31 0;
v0x558872f2dea0_0 .net "reset", 0 0, v0x558872f37b50_0;  alias, 1 drivers
v0x558872f2df40_0 .net "write_control", 0 0, L_0x558872f4e140;  alias, 1 drivers
v0x558872f2e000_0 .net "write_data", 31 0, L_0x558872f4eca0;  alias, 1 drivers
v0x558872f2e1f0_0 .net "write_reg", 4 0, L_0x558872f4dfb0;  alias, 1 drivers
L_0x558872f4f040 .array/port v0x558872f2d8d0, L_0x558872f4f0e0;
L_0x558872f4f0e0 .concat [ 5 2 0 0], L_0x558872f4d680, L_0x7efe5a31c9f0;
L_0x558872f4f2c0 .array/port v0x558872f2d8d0, L_0x558872f4f360;
L_0x558872f4f360 .concat [ 5 2 0 0], L_0x558872f4d8e0, L_0x7efe5a31ca38;
S_0x558872ee3e00 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7efe5a368198 .functor BUFZ 1, C4<z>; HiZ drive
v0x558872f37bf0_0 .net "clk", 0 0, o0x7efe5a368198;  0 drivers
o0x7efe5a3681c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558872f37c90_0 .net "data_address", 31 0, o0x7efe5a3681c8;  0 drivers
o0x7efe5a3681f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558872f37d70_0 .net "data_read", 0 0, o0x7efe5a3681f8;  0 drivers
v0x558872f37e10_0 .var "data_readdata", 31 0;
o0x7efe5a368258 .functor BUFZ 1, C4<z>; HiZ drive
v0x558872f37ef0_0 .net "data_write", 0 0, o0x7efe5a368258;  0 drivers
o0x7efe5a368288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558872f38000_0 .net "data_writedata", 31 0, o0x7efe5a368288;  0 drivers
S_0x558872ef66f0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7efe5a3683d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558872f381a0_0 .net "instr_address", 31 0, o0x7efe5a3683d8;  0 drivers
v0x558872f382a0_0 .var "instr_readdata", 31 0;
    .scope S_0x558872f2cb50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558872f2d8d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x558872f2cb50;
T_1 ;
    %wait E_0x558872e86910;
    %load/vec4 v0x558872f2dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558872f2d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558872f2df40_0;
    %load/vec4 v0x558872f2e1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x558872f2e000_0;
    %load/vec4 v0x558872f2e1f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558872f2d8d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558872f09270;
T_2 ;
    %wait E_0x558872e5e7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %load/vec4 v0x558872f2aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x558872f2a330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x558872f2ae20_0;
    %ix/getv 4, v0x558872f2ac80_0;
    %shiftl 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x558872f2ae20_0;
    %ix/getv 4, v0x558872f2ac80_0;
    %shiftr 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x558872f2ae20_0;
    %ix/getv 4, v0x558872f2ac80_0;
    %shiftr/s 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x558872f2ae20_0;
    %load/vec4 v0x558872f2b100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x558872f2ae20_0;
    %load/vec4 v0x558872f2b100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x558872f2ae20_0;
    %load/vec4 v0x558872f2b100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x558872f2ad60_0;
    %pad/s 64;
    %load/vec4 v0x558872f2ae20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x558872f2a820_0, 0, 64;
    %load/vec4 v0x558872f2a820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x558872f2a4a0_0, 0, 32;
    %load/vec4 v0x558872f2a820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x558872f2a660_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x558872f2b100_0;
    %pad/u 64;
    %load/vec4 v0x558872f2b1c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x558872f2a820_0, 0, 64;
    %load/vec4 v0x558872f2a820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x558872f2a4a0_0, 0, 32;
    %load/vec4 v0x558872f2a820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x558872f2a660_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2ae20_0;
    %mod/s;
    %store/vec4 v0x558872f2a4a0_0, 0, 32;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2ae20_0;
    %div/s;
    %store/vec4 v0x558872f2a660_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %mod;
    %store/vec4 v0x558872f2a4a0_0, 0, 32;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %div;
    %store/vec4 v0x558872f2a660_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x558872f2a900_0;
    %store/vec4 v0x558872f2a4a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x558872f2a900_0;
    %store/vec4 v0x558872f2a660_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2ae20_0;
    %add;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %add;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %sub;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %and;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %or;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %xor;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %or;
    %inv;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2ae20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b1c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x558872f2a190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x558872f2ad60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x558872f2ad60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x558872f2ad60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x558872f2ad60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2ae20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2a9e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x558872f2ad60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x558872f2ad60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f2a270_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2af80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b040_0;
    %and;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b040_0;
    %or;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x558872f2b100_0;
    %load/vec4 v0x558872f2b040_0;
    %xor;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x558872f2b040_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x558872f2b2d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x558872f2ad60_0;
    %load/vec4 v0x558872f2aec0_0;
    %add;
    %store/vec4 v0x558872f2a740_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x558872f2b2d0_0;
    %store/vec4 v0x558872f2aba0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558872f2c310;
T_3 ;
    %wait E_0x558872e86910;
    %load/vec4 v0x558872f2c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558872f2c680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558872f2c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x558872f2c760_0;
    %assign/vec4 v0x558872f2c680_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558872f2bb80;
T_4 ;
    %wait E_0x558872e86910;
    %load/vec4 v0x558872f2c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558872f2be30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558872f2c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x558872f2bef0_0;
    %assign/vec4 v0x558872f2be30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558872f2b500;
T_5 ;
    %wait E_0x558872e86910;
    %load/vec4 v0x558872f2b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x558872f2b770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558872f2b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x558872f2b8f0_0;
    %assign/vec4 v0x558872f2b770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558872ef6ef0;
T_6 ;
    %wait E_0x558872e86910;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x558872f36c90_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x558872f34e20_0, v0x558872f33d20_0, v0x558872f36870_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x558872f36560_0, v0x558872f36700_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x558872f36490_0, v0x558872f36630_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x558872f36930_0, v0x558872f36dc0_0, v0x558872f36af0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x558872f36170_0, v0x558872f36f30_0, v0x558872f36e90_0, v0x558872f35280_0, v0x558872f34af0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x558872f34440_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x558872ef6ef0;
T_7 ;
    %wait E_0x558872e851b0;
    %load/vec4 v0x558872f34020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x558872f34530_0;
    %load/vec4 v0x558872f34180_0;
    %add;
    %store/vec4 v0x558872f36230_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558872f34ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x558872f34530_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x558872f34e20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x558872f36230_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x558872f34f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x558872f36490_0;
    %store/vec4 v0x558872f36230_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x558872f34530_0;
    %store/vec4 v0x558872f36230_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558872ef6ef0;
T_8 ;
    %wait E_0x558872e86910;
    %load/vec4 v0x558872f36c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f343a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558872f34440_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x558872f343a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558872f09640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f372d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x558872f372d0_0;
    %inv;
    %store/vec4 v0x558872f372d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x558872f09640;
T_10 ;
    %fork t_1, S_0x558872ef6ac0;
    %jmp t_0;
    .scope S_0x558872ef6ac0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f37b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558872f37370_0, 0, 1;
    %wait E_0x558872e86910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558872f37b50_0, 0, 1;
    %wait E_0x558872e86910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558872f0f680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x558872f128e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558872f295c0_0, 0, 5;
    %load/vec4 v0x558872f0f680_0;
    %store/vec4 v0x558872f296a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558872f0f9b0_0, 0, 16;
    %load/vec4 v0x558872f128e0_0;
    %load/vec4 v0x558872f295c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f296a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f0f9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558872f108c0_0, 0, 32;
    %load/vec4 v0x558872f108c0_0;
    %store/vec4 v0x558872f379c0_0, 0, 32;
    %load/vec4 v0x558872f0f680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x558872f375f0_0, 0, 32;
    %wait E_0x558872e86910;
    %delay 2, 0;
    %load/vec4 v0x558872f376c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x558872f37500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x558872f0f680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558872f0f680_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558872f0f680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x558872f128e0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x558872f0a3c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558872f29780_0, 0, 5;
    %load/vec4 v0x558872f0f680_0;
    %subi 1, 0, 5;
    %store/vec4 v0x558872f295c0_0, 0, 5;
    %load/vec4 v0x558872f0f680_0;
    %store/vec4 v0x558872f296a0_0, 0, 5;
    %load/vec4 v0x558872f0f680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x558872f294e0_0, 0, 5;
    %load/vec4 v0x558872f128e0_0;
    %load/vec4 v0x558872f295c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f296a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f294e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f29780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f0a3c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558872f29400_0, 0, 32;
    %load/vec4 v0x558872f29400_0;
    %store/vec4 v0x558872f379c0_0, 0, 32;
    %wait E_0x558872e86910;
    %delay 2, 0;
    %load/vec4 v0x558872f0f680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558872f0f680_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558872f0f680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x558872f128e0_0, 0, 6;
    %load/vec4 v0x558872f0f680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x558872f295c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558872f296a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558872f0f9b0_0, 0, 16;
    %load/vec4 v0x558872f128e0_0;
    %load/vec4 v0x558872f295c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f296a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558872f0f9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558872f108c0_0, 0, 32;
    %load/vec4 v0x558872f108c0_0;
    %store/vec4 v0x558872f379c0_0, 0, 32;
    %wait E_0x558872e86910;
    %delay 2, 0;
    %load/vec4 v0x558872f0f680_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x558872f0f680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x558872f05c90_0, 0, 32;
    %load/vec4 v0x558872f37a60_0;
    %load/vec4 v0x558872f05c90_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x558872f05c90_0, v0x558872f37a60_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x558872f0f680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x558872f0f680_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x558872f09640;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
