library ieee;
use ieee.std_logic_1164.all;
library work;
use work.mobility_types_pkg.all;

entity UART is
port(
	  clk_comm        : in  std_ulogic;
	  error           : out std_ulogic;
	  
	  rx              : in  std_ulogic;
	  tx              : out std_ulogic
	 );
end entity UART;

architecture behavioral of UART is
begin

end behavioral;