# ERROR: No extended dataflow license exists
# do datapath_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/mohit/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/mohit/microlab337/Components/TwosComplement.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:36 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/mohit/microlab337/Components/TwosComplement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TwosComplement
# -- Compiling architecture Behave of TwosComplement
# End time: 01:06:36 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/mohit/microlab337/MicroLab/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:36 on Nov 09,2017
# vcom -reportprogress 300 -93 -work work /home/mohit/microlab337/MicroLab/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Struct of ALU
# End time: 01:06:37 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.alu
# vsim work.alu 
# Start time: 01:06:41 on Nov 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(struct)
# Loading work.twoscomplement(behave)
add wave -position insertpoint  \
sim:/alu/reg_a \
sim:/alu/reg_b \
sim:/alu/add1bit \
sim:/alu/op_sel \
sim:/alu/alu_out \
sim:/alu/carry \
sim:/alu/zero \
sim:/alu/alu_out_read \
sim:/alu/two_complement1 \
sim:/alu/two_complement2 \
sim:/alu/two_complement_add \
sim:/alu/carry1 \
sim:/alu/carry2
force -freeze sim:/alu/reg_a 0100010001000100 0
force -freeze sim:/alu/reg_b 0100010001000100 0
force -freeze sim:/alu/op_sel 0000 0
force -freeze sim:/alu/add1bit 0 0
run
run
run
run
force -freeze sim:/alu/reg_b 0000010001000100 0
run
# End time: 01:08:16 on Nov 09,2017, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
