$date
	Sun Nov 12 21:08:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module imem_tb $end
$var wire 32 ! r_data [31:0] $end
$var reg 32 " r_addr [31:0] $end
$scope module c0 $end
$var wire 32 # i_addr [31:0] $end
$var wire 32 $ o_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#10
b101011000010110010011 !
b101011000010110010011 $
b0 "
b0 #
#30
b1 "
b1 #
#60
