{
    "config_file_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 295.4,
        "simulation_time(ms)": 267.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "config_file_half/bm_base_multiply/k6_N10_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 731.7,
        "simulation_time(ms)": 715.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "config_file_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 458.6,
        "simulation_time(ms)": 424.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "config_file_half/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 1538.5,
        "simulation_time(ms)": 1500.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "config_file_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 505.4,
        "simulation_time(ms)": 467.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 236
    },
    "config_file_half/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 9,
        "exec_time(ms)": 946.5,
        "simulation_time(ms)": 924.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "config_file_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11,
        "exec_time(ms)": 284.5,
        "simulation_time(ms)": 255.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "config_file_half/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 402.6,
        "simulation_time(ms)": 390.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "config_file_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 651.3,
        "simulation_time(ms)": 611.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "config_file_half/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 9,
        "exec_time(ms)": 963.7,
        "simulation_time(ms)": 939.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "config_file_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 508.6,
        "simulation_time(ms)": 475,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 221
    },
    "config_file_half/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 1227.2,
        "simulation_time(ms)": 1198.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 22,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "config_file_half/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 8.6,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "config_file_half/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 300.3,
        "simulation_time(ms)": 272.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "config_file_half/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 300.2,
        "simulation_time(ms)": 273.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "config_file_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 461.5,
        "simulation_time(ms)": 426.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "config_file_half/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 438.7,
        "simulation_time(ms)": 411.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "config_file_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 444.5,
        "simulation_time(ms)": 414.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 256,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 256,
        "Total Node": 315
    },
    "config_file_half/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 425,
        "simulation_time(ms)": 395.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 256,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 256,
        "Total Node": 315
    },
    "config_file_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 251,
        "simulation_time(ms)": 225.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 158,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 158,
        "Total Node": 214
    },
    "config_file_half/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 247.5,
        "simulation_time(ms)": 223.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 158,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 158,
        "Total Node": 214
    },
    "config_file_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 639.6,
        "simulation_time(ms)": 610.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "config_file_half/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 634,
        "simulation_time(ms)": 601.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "config_file_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 449.7,
        "simulation_time(ms)": 417.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 264,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 5,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 264,
        "Total Node": 325
    },
    "config_file_half/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 409.6,
        "simulation_time(ms)": 384.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 264,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 264,
        "Total Node": 325
    },
    "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 21.6,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "config_file_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 22.8,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "config_file_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 34.7,
        "simulation_time(ms)": 8.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "config_file_half/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 30,
        "simulation_time(ms)": 8.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "config_file_half/multiply_hard_block/k6_N10_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "config_file_half/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "config_file_half/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "warnings": [
            "[PARSE_ARGS] Must include only one of either:"
        ],
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 27.4,
        "simulation_time(ms)": 8.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
