## Kapitanov Alexander

About myself:  
FPGA engineer, programmer and math analyst. 7+ years in hardware development and math analysis (digital signal processing).

Interests:  
Math & science, Machine Learning, Data Science, AI, Education, Software & Hardware development, R&D.

|                     |                      |
| :---------------    |:-------------        |
| **Name**            | Kapitanov Alexander  |
| **Education**       | Moscow Power Engineering Institute, Signal Processing Specialization (DSP) |
| **Residence**       | Russia, Moscow       |
| **E-mail**          | <sallador@bk.ru>     |
| **Languages**       | Python, C++, VHDL/Verilog, Tcl/Tk, JS, HTML, CSS, etc. |
| **Current job**     | "[AO Insys](http://www.insys.ru)" |
| **Speak**           | Russian, English (B2) |

### Languages / Utilities

- **Python**: Numpy / scipy, pandas, matplotlib, seaborn, Jupiter
- **Math**: MATLAB / Octave / MathCAD
- **FPGA** / DSP: VHDL, Verilog, HLS
- **Web**: Javascript, HTML, CSS
- Latex / Markdown
- git, bash
- Tcl/Tk
- C++
- SQL (basic knowledge)
 
### Personal skills

* Good inter-personal and planning skills
* Critical thinking & Troubleshooting skills
* Desire to learn & Self-motivated to win
* Willingness to learn
* Logical thinking & Flexibility
____

### Job Experience

| **Name** | **Role** | **Year** |
| :-- | :-- | :-- |
| AO "Insys" | Junior Hardware engineer | Aug. 2012 - Oct. 2012 |
| AO "Insys" | Lead FPGA Developer | Jan. 2013 - Present |

#### AO "Insys": Aug. 2012 - Oct. 2012

- Russia, Moscow
- Aug. 2012 - Oct. 2012
- Junior Hardware engineer

#### AO "Insys": Jan. 2013 - Present

- Russia, Moscow
- Jan. 2013 - Present
- Lead FPGA Developer
  * Middle FPGA Developer: Jan. 2013 - Jan. 2015 
  * Senior FPGA Developer: Jan. 2015 - Jan. 2017 
  * Lead FPGA Developer: Jan. 2017 - Present 

### FPGA Background

* Good knowledge of hardware languages: VHDL / Verilog
* Understanding of FPGA full cycle development
* Vendor-dependent code optimization for FPGA (Xilinx / Altera)
* Custom IP-core and open-source development
* Complex Area designs: more than 90% FPGA resources utilization
* High-speed designs: multi-clock systems with more than 500 MHz clock frequency
* Digital signal processing: arithmetic implementation and optimization
* Algorithm optimization to meet desired requirements / limitations
* Digital signal processing for multi-channel / high-resolution ADCs / DACs up to 6GHz
* Performance / Area FPGA design optimization, Advanced XDC & STA
* Verification and production testing
* Job routine optimization by using TCL / Python scripts
* Knowledge of base interfaces: I2C, RS232, SPI, MIL-STD1553, DDR3/DDR4, Aurora 8b/10b, 64b/66b, etc.
* Math analyze: MATLAB & Simulink (+ Xilinx System Generator) / GNU Octave
* High-level synthesis for DSP tasks (Vivado HLS)
* Partial Reconfiguration for Xilinx FPGAs: 7-Series, Ultrascale, Ultrascale+
* AXI-Stream, AXI-lite, custom interfaces design
* SVN / Git, Redmine, Slack
* Digital schemes development (Altium Designer)
* Software applications (C++, Qt sometimes)
* Create corporate style and documentation for company
____

### FPGA & Math Projects
- Fast Fourier Transform: Forward / Inverse. Fixed-point, floating-point, scaled / unscaled. Decimation in time / frequency schemes. Radix-2, Radix-4. Natural and Bit/Digit-Reverse Order. 
- Flexible configurable FFTs by length N. FFTs from 8 to 256K points. 
- 2D FFTs, Ultra-long FFT from 1M to 64M points by using 2D-FFT algorithms and 3 high-speed DDR3/4 SDRAMs. 
- Fast convolution (via FFTs): linear / circular convolution. Auto-correlation / Cross-correlation modules.
- Dynamically Window filtrating: Hann, Hamming, Blackman-Harris (3-, 5-, 7-, 11-term), Flattop, Kaiser, etc. 
- Filter Design: IIR, FIRs, CICs, Moving average filters. Decimators, interpolators, fractional re-samplers.
- Hilbert Transform, DDS, NCO, CORDIC, M-coders, Chirp-generator, Taylor series schemes.
- Parallel high-speed signal processing (poly-phase schemes: FFTs, filters, DDS. Polyphase factor: 2, 4, 8, 16). 
- Floating point arithmetic. Custom floating point math pack: FP32 (IEEE-754), FP23, FP16. 
- Universal configurator (Receiver / Transmitter) for multi-channel high-speed / high-resolution ADCs and DACs. JESD204B schemes. 
- High-speed Xilinx Multi-Gigabit Transceiver protocols: SRIO, Aurora 8b/10b, 64b/66b, PROTEQ.
- Modulators / Demodulators: BPSK, QPSK, QAM-16, etc.
- Hamming, BCH coders. Reed–Solomon error correctors.
- Chaotic attractors: Lorenz, Nose-Hoover, Rossler, Rikitake, Chua, etc.
- OFDM system for image processing (MATLAB code, master's thesis)

Most of these project you can find as **open source** [solutions on my github](https://github.com/capitanov/).
____

### Python projects 

List of my open source python projects:

- [Headhunter hh.ru analyze](https://github.com/capitanov/hh_research)
- [Digital signal processing: Course](https://github.com/capitanov/dsp-theory)
- [Chaotic Attractors](https://github.com/capitanov/chaospy)
- [Math scripts for DSP](https://github.com/capitanov/dsppy)
- [Python. My tutorials: scipy, pandas, matplotlib](https://github.com/capitanov/py-tutorial)

### [Publications](https://habr.com/users/capitanov/)

- [Digital signal processing - Course](https://habr.com/ru/post/460445/)
- [Window filtration by FPGA](https://habr.com/en/post/427361/)
- [Custom fixed point FFT/IFFT](https://habr.com/en/post/420517/)
- [Custom floating-point FFT/IFFT](https://habr.com/en/post/322728/)
- [Spectrum correction by using FIR filters](https://habr.com/en/post/324986/)
- [Universal ADC / DAC configurator for FPGA](https://habr.com/en/post/313692/)
- [TCL scripting for FPGA](https://habr.com/en/post/308962/)
- [Custom floating point formats for Xilinx FPGA](https://habr.com/en/post/279269/)
- [Chaotic attractors application](https://habr.com/en/post/273915/)
- [Digital signal processing 1: CIC filters](https://habr.com/en/post/274845/)
- [Digital signal processing 2: FIR filters](https://habr.com/en/post/274847/)
- [Stupid Watch (FPGA 4fun project)](https://habr.com/en/post/274843/)
- [Minesweeper (FPGA 4fun project)](https://habr.com/en/post/274841/)


Author of some technical articles and participant in exhibitions and conferences on digital signal processing:

### Speaker (technical conferences)

Speaker on the following scientific and technical conferences (Russian text as is without translation):

| Date | Description 
| :----------   |:-------------        |
| 7 Apr 2016    | Центр современной электроники, Семинар «Цифровая обработка сигналов: самое важное из новых технологий»  |
| 19 Oct 2016   | Центр современной электроники, Семинар "Обработка и передача цифровых данных в устройствах на ПЛИС" |
| 21 Dec 2016   | Центр современной электроники, Семинар "Разработка высокоскоростных устройств сбора, обработки и формирования радиосигналов" |
| 25 Apr 2017   | MATLAB, Трехдневная конференция "Технологии разработки и отладки сложных технических систем" |
| 30 Nov 2017   | Центр современной электроники, Обработка и передача данных в модульной аппаратуре |
| 27 Mar 2018   | MATLAB, Двухдневная конференция "Технологии разработки и отладки сложных технических систем" |
