`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/04/14 19:38:13
// Design Name: 
// Module Name: lab05_test
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module lab05_test(

    );
    
    reg clk;
    reg we;
    //input [3:0] inaddr,     //SW[7:4]
    //input [3:0] outaddr,    //SW[11:8]
    //input [3:0] din,        //SW[3:0]
    reg [15:0] SW;
    wire [7:0] AN;
    wire [6:0] HEX;
    wire [3:0] LED;
    
    lab05 t1(
        .clk(clk),
        .SW(SW),
        .AN(AN),
        .HEX(HEX),
        .LED(LED));
    
    initial
    begin
    //读数据验证存储器初始化
    clk = 0; we = 0; SW[3:0] = 8'b00000000;
        SW[7:4] = 4'b0000; SW[11:8] = 4'b0000; #5;  
        SW[7:4] = 4'b0001; SW[11:8] = 4'b0001; #5;  
        SW[7:4] = 4'b0010; SW[11:8] = 4'b0010; #5;  
        SW[7:4] = 4'b0011; SW[11:8] = 4'b0011; #5;  
        SW[7:4] = 4'b0100; SW[11:8] = 4'b0100; #5;  
        SW[7:4] = 4'b0101; SW[11:8] = 4'b0101; #5;  
        SW[7:4] = 4'b0110; SW[11:8] = 4'b0110; #5;  
        SW[7:4] = 4'b0111; SW[11:8] = 4'b0111; #5;  
        SW[7:4] = 4'b1000; SW[11:8] = 4'b1000; #5;  
        SW[7:4] = 4'b1001; SW[11:8] = 4'b1001; #5;  
        SW[7:4] = 4'b1010; SW[11:8] = 4'b1010; #5;  
        SW[7:4] = 4'b1011; SW[11:8] = 4'b1011; #5;  
        SW[7:4] = 4'b1100; SW[11:8] = 4'b1100; #5;  
        SW[7:4] = 4'b1101; SW[11:8] = 4'b1101; #5;  
        SW[7:4] = 4'b1110; SW[11:8] = 4'b1110; #5;  
        SW[7:4] = 4'b1111; SW[11:8] = 4'b1111; #5;
    //修改存储器里面的内容
    we = 1; SW[3:0] = 8'b11111111; #5;
        SW[7:4] = 4'b0000; SW[11:8] = 4'b0000; #5;  
        SW[7:4] = 4'b0001; SW[11:8] = 4'b0001; #5;  
        SW[7:4] = 4'b0010; SW[11:8] = 4'b0010; #5;  
        SW[7:4] = 4'b0011; SW[11:8] = 4'b0011; #5;  
        SW[7:4] = 4'b0100; SW[11:8] = 4'b0100; #5;  
        SW[7:4] = 4'b0101; SW[11:8] = 4'b0101; #5;  
        SW[7:4] = 4'b0110; SW[11:8] = 4'b0110; #5;  
        SW[7:4] = 4'b0111; SW[11:8] = 4'b0111; #5;  
        SW[7:4] = 4'b1000; SW[11:8] = 4'b1000; #5;  
        SW[7:4] = 4'b1001; SW[11:8] = 4'b1001; #5;  
        SW[7:4] = 4'b1010; SW[11:8] = 4'b1010; #5;  
        SW[7:4] = 4'b1011; SW[11:8] = 4'b1011; #5;  
        SW[7:4] = 4'b1100; SW[11:8] = 4'b1100; #5;  
        SW[7:4] = 4'b1101; SW[11:8] = 4'b1101; #5;  
        SW[7:4] = 4'b1110; SW[11:8] = 4'b1110; #5;  
        SW[7:4] = 4'b1111; SW[11:8] = 4'b1111; #5;
    //再读存储器修改后的内容
    we = 0; #5;
        SW[7:4] = 4'b0000; SW[11:8] = 4'b0000; #5;  
        SW[7:4] = 4'b0001; SW[11:8] = 4'b0001; #5;  
        SW[7:4] = 4'b0010; SW[11:8] = 4'b0010; #5;  
        SW[7:4] = 4'b0011; SW[11:8] = 4'b0011; #5;  
        SW[7:4] = 4'b0100; SW[11:8] = 4'b0100; #5;  
        SW[7:4] = 4'b0101; SW[11:8] = 4'b0101; #5;  
        SW[7:4] = 4'b0110; SW[11:8] = 4'b0110; #5;  
        SW[7:4] = 4'b0111; SW[11:8] = 4'b0111; #5;  
        SW[7:4] = 4'b1000; SW[11:8] = 4'b1000; #5;  
        SW[7:4] = 4'b1001; SW[11:8] = 4'b1001; #5;  
        SW[7:4] = 4'b1010; SW[11:8] = 4'b1010; #5;  
        SW[7:4] = 4'b1011; SW[11:8] = 4'b1011; #5;  
        SW[7:4] = 4'b1100; SW[11:8] = 4'b1100; #5;  
        SW[7:4] = 4'b1101; SW[11:8] = 4'b1101; #5;  
        SW[7:4] = 4'b1110; SW[11:8] = 4'b1110; #5;  
        SW[7:4] = 4'b1111; SW[11:8] = 4'b1111; #5;             
    $display("Running testbench");    
    end
    
    always
	begin
	   clk = ~clk; #1;
	end
	    
endmodule
