Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top -prj fir.prj --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/AESL_automem_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_fir_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir_mul_32s_32s_32_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-307] analyzing entity fir_mul_32s_32s_32_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir_shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_shift_reg_ram
INFO: [VRFC 10-307] analyzing entity fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.fir_shift_reg_ram [\fir_shift_reg_ram("distributed"...]
Compiling architecture arch of entity xil_defaultlib.fir_shift_reg [\fir_shift_reg(32,11,4)\]
Compiling architecture behav of entity xil_defaultlib.fir_mul_32s_32s_32_6_MulnS_0 [fir_mul_32s_32s_32_6_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mul_32s_32s_32_6 [\fir_mul_32s_32s_32_6(1,6,32,32,...]
Compiling architecture behav of entity xil_defaultlib.fir [fir_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_c [\AESL_automem_c("../tv/cdatafile...]
Compiling architecture behav of entity xil_defaultlib.apatb_fir_top
Built simulation snapshot fir
