[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Mon Oct 18 08:28:13 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.vcd"
[dumpfile_mtime] "Mon Oct 18 08:26:13 2021"
[dumpfile_size] 897887
[savefile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.gtkw"
[timestart] 0
[size] 2560 1440
[pos] -1 -1
*-18.008402 1406000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axicb_crossbar_top_testbench.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_GEN[0].
[treeopen] axicb_crossbar_top_testbench.mst_driver0.
[sst_width] 324
[signals_width] 535
[sst_expanded] 1
[sst_vpaned_height] 414
@420
axicb_crossbar_top_testbench.timeout
axicb_crossbar_top_testbench.nb_reqs
@c00200
-MST0 Switch
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_aw_targeted
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv0_start_addr[15:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_aw_targeted
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv1_start_addr[15:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_aw_targeted
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv2_start_addr[15:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_ar_targeted
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_aw_targeted
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_end_addr[15:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.slv3_start_addr[15:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.aclk
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.aresetn
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_en
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_req[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_arch[26:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_arready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_arvalid
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_awch[26:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_awready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_awvalid
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bch[9:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bvalid
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rch[41:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rlast
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_rvalid
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wch[35:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wlast
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_wvalid
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_arch[26:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_arready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_arvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_awch[26:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_awready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_awvalid[3:0]
@c00022
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(1)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(2)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(3)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(4)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(5)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(6)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(7)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(8)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(9)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(10)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(11)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(12)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(13)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(14)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(15)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(16)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(17)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(18)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(19)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(20)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(21)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(22)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(23)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(24)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(25)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(26)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(27)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(28)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(29)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(30)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(31)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(32)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(33)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(34)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(35)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(36)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(37)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(38)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
(39)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
@1401200
-group_end
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rch[167:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_rvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wch[35:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_wvalid[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.rch_en
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.rch_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.rch_req[3:0]
@1401200
-MST0 Switch
@c00200
-Switchs Top
@28
axicb_crossbar_top_testbench.dut.switchs.aclk
axicb_crossbar_top_testbench.dut.switchs.aresetn
@22
axicb_crossbar_top_testbench.dut.switchs.i_awch[107:0]
axicb_crossbar_top_testbench.dut.switchs.i_awready[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_awvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.i_wch[143:0]
axicb_crossbar_top_testbench.dut.switchs.i_wlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_wvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.i_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.i_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.i_bvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.ml_awch[107:0]
axicb_crossbar_top_testbench.dut.switchs.ml_awready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_awvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.ml_wch[143:0]
axicb_crossbar_top_testbench.dut.switchs.ml_wlast[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_wready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_wvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.ml_bready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_bvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_awready[15:0]
axicb_crossbar_top_testbench.dut.switchs.sl_awvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_wlast[15:0]
axicb_crossbar_top_testbench.dut.switchs.sl_wready[15:0]
axicb_crossbar_top_testbench.dut.switchs.sl_wvalid[15:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.sl_bready[15:0]
@c00022
axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(1)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(2)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(3)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(4)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(5)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(6)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(7)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(8)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(9)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(10)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(11)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(12)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(13)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(14)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(15)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
@1401200
-group_end
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.o_awch[107:0]
axicb_crossbar_top_testbench.dut.switchs.o_awready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_awvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.o_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_wch[143:0]
axicb_crossbar_top_testbench.dut.switchs.o_wlast[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_wready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_wvalid[3:0]
@1401200
-Switchs Top
@800201
-Mst0 Driver
@29
axicb_crossbar_top_testbench.mst_driver0.aclk
axicb_crossbar_top_testbench.mst_driver0.aresetn
axicb_crossbar_top_testbench.mst_driver0.en
axicb_crossbar_top_testbench.mst_driver0.error
@23
axicb_crossbar_top_testbench.mst_driver0.addr_max[15:0]
axicb_crossbar_top_testbench.mst_driver0.addr_min[15:0]
@29
axicb_crossbar_top_testbench.mst_driver0.arvalid
@23
axicb_crossbar_top_testbench.mst_driver0.awaddr[15:0]
axicb_crossbar_top_testbench.mst_driver0.awid[7:0]
@29
axicb_crossbar_top_testbench.mst_driver0.awready
axicb_crossbar_top_testbench.mst_driver0.awvalid
@23
axicb_crossbar_top_testbench.mst_driver0.bid[7:0]
@29
axicb_crossbar_top_testbench.mst_driver0.bready
axicb_crossbar_top_testbench.mst_driver0.bresp[1:0]
axicb_crossbar_top_testbench.mst_driver0.bvalid
@1000201
-Mst0 Driver
[pattern_trace] 1
[pattern_trace] 0
