#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011cd248 .scope module, "syncUp_Top" "syncUp_Top" 2 11;
 .timescale 0 0;
v00854298_0 .net "clkBench", 0 0, v00853cc0_0;  1 drivers
v00854348_0 .net "qBench", 3 0, L_00854920;  1 drivers
v00854558_0 .net "rstBench", 0 0, v00854660_0;  1 drivers
S_011cd318 .scope module, "aTester" "Tester" 2 21, 2 32 0, S_011cd248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clkTest"
    .port_info 1 /OUTPUT 1 "rstTest"
    .port_info 2 /INPUT 4 "qTest"
P_00856d08 .param/l "stimDelay" 0 2 38, +C4<00000000000000000000000000010100>;
v00853cc0_0 .var "clkTest", 0 0;
v00853f28_0 .net "qTest", 3 0, L_00854920;  alias, 1 drivers
v00854660_0 .var "rstTest", 0 0;
S_00854c98 .scope module, "mySyncSchm" "syncSchematic" 2 18, 3 20 0, S_011cd248;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "q"
L_00852548 .functor AND 1, v008543a0_0, v008543f8_0, C4<1>, C4<1>;
L_008523e0 .functor XOR 1, v00854138_0, L_00852740, C4<0>, C4<0>;
L_00852590 .functor AND 1, v00854500_0, v008543a0_0, C4<1>, C4<1>;
L_00852740 .functor AND 1, L_00852590, v008543f8_0, C4<1>, C4<1>;
L_00852278 .functor NOT 1, v008543f8_0, C4<0>, C4<0>, C4<0>;
L_008525d8 .functor XOR 1, v008543a0_0, v008543f8_0, C4<0>, C4<0>;
L_00852428 .functor XOR 1, v00854500_0, L_00852548, C4<0>, C4<0>;
L_00852308 .functor BUFZ 1, v00854500_0, C4<0>, C4<0>, C4<0>;
L_00852230 .functor BUFZ 1, v008543a0_0, C4<0>, C4<0>, C4<0>;
L_008526f8 .functor BUFZ 1, v008543f8_0, C4<0>, C4<0>, C4<0>;
L_008526b0 .functor BUFZ 1, v00854138_0, C4<0>, C4<0>, C4<0>;
v00854768_0 .net "SYNTHESIZED_WIRE_0", 0 0, L_00852278;  1 drivers
L_00893c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00853f80_0 .net "SYNTHESIZED_WIRE_1", 0 0, L_00893c48;  1 drivers
v00854450_0 .net "SYNTHESIZED_WIRE_2", 0 0, L_008525d8;  1 drivers
L_00893c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00853d18_0 .net "SYNTHESIZED_WIRE_3", 0 0, L_00893c70;  1 drivers
v00854190_0 .net "SYNTHESIZED_WIRE_4", 0 0, L_00852740;  1 drivers
v00853e20_0 .net "SYNTHESIZED_WIRE_5", 0 0, L_00852428;  1 drivers
L_00893c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00853e78_0 .net "SYNTHESIZED_WIRE_6", 0 0, L_00893c98;  1 drivers
v00853ed0_0 .net "SYNTHESIZED_WIRE_7", 0 0, L_008523e0;  1 drivers
L_00893cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00854030_0 .net "SYNTHESIZED_WIRE_8", 0 0, L_00893cc0;  1 drivers
v00853fd8_0 .net "SYNTHESIZED_WIRE_9", 0 0, L_00852548;  1 drivers
v008546b8_0 .net *"_s12", 0 0, L_00852590;  1 drivers
v008542f0_0 .net *"_s25", 0 0, L_00852308;  1 drivers
v00854088_0 .net *"_s29", 0 0, L_00852230;  1 drivers
v008540e0_0 .net *"_s33", 0 0, L_008526f8;  1 drivers
v008545b0_0 .net *"_s38", 0 0, L_008526b0;  1 drivers
v00854240_0 .net "clk", 0 0, v00853cc0_0;  alias, 1 drivers
v008543f8_0 .var "out0", 0 0;
v008543a0_0 .var "out1", 0 0;
v00854500_0 .var "out2", 0 0;
v00854138_0 .var "out3", 0 0;
v00854608_0 .net "q", 3 0, L_00854920;  alias, 1 drivers
v008541e8_0 .net "reset", 0 0, v00854660_0;  alias, 1 drivers
E_00856dd0/0 .event negedge, v00854030_0, v00854660_0;
E_00856dd0/1 .event posedge, v00853cc0_0;
E_00856dd0 .event/or E_00856dd0/0, E_00856dd0/1;
E_00856c40/0 .event negedge, v00853e78_0, v00854660_0;
E_00856c40/1 .event posedge, v00853cc0_0;
E_00856c40 .event/or E_00856c40/0, E_00856c40/1;
E_00856cb8/0 .event negedge, v00853d18_0, v00854660_0;
E_00856cb8/1 .event posedge, v00853cc0_0;
E_00856cb8 .event/or E_00856cb8/0, E_00856cb8/1;
E_00856e98/0 .event negedge, v00853f80_0, v00854660_0;
E_00856e98/1 .event posedge, v00853cc0_0;
E_00856e98 .event/or E_00856e98/0, E_00856e98/1;
L_00854920 .concat8 [ 1 1 1 1], L_008526f8, L_00852230, L_00852308, L_008526b0;
    .scope S_00854c98;
T_0 ;
    %wait E_00856e98;
    %load/vec4 v008541e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008543f8_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00853f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008543f8_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00854768_0;
    %assign/vec4 v008543f8_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00854c98;
T_1 ;
    %wait E_00856cb8;
    %load/vec4 v008541e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008543a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00853d18_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008543a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00854450_0;
    %assign/vec4 v008543a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00854c98;
T_2 ;
    %wait E_00856c40;
    %load/vec4 v008541e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00854500_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00853e78_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00854500_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00853e20_0;
    %assign/vec4 v00854500_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00854c98;
T_3 ;
    %wait E_00856dd0;
    %load/vec4 v008541e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00854138_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00854030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00854138_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00853ed0_0;
    %assign/vec4 v00854138_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_011cd318;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00853cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00854660_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00854660_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00853cc0_0;
    %inv;
    %store/vec4 v00853cc0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_011cd248;
T_5 ;
    %vpi_call 2 26 "$dumpfile", "syncSchematic.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000001, S_00854c98 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "syncUp_Top.v";
    "./syncSchematic.v";
