This is the implementation of the single cycle RISC-V processor with suport of the following commands:
ADD, SUB, LW, SW, BEQ, BGT, ADDI, SLTI,ORI and JAL
