# 1 "arch/arm64/boot/dts/qcom/msm8916-samsung-a3u-eur.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8916-samsung-a3u-eur.dts"


/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi" 1


# 1 "arch/arm64/boot/dts/qcom/msm8916-pm8916.dtsi" 1


# 1 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/arm/coresight-cti-dt.h" 1
# 7 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8916.h" 1
# 8 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 9 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,msm8916.h" 1
# 10 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 12 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-msm8916.h" 1
# 13 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  mmc0 = &sdhc_1;
  mmc1 = &sdhc_2;
 };

 chosen { };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz-apps@86000000 {
   reg = <0x0 0x86000000 0x0 0x300000>;
   no-map;
  };

  smem@86300000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86300000 0x0 0x100000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  hypervisor@86400000 {
   reg = <0x0 0x86400000 0x0 0x100000>;
   no-map;
  };

  tz@86500000 {
   reg = <0x0 0x86500000 0x0 0x180000>;
   no-map;
  };

  reserved@86680000 {
   reg = <0x0 0x86680000 0x0 0x80000>;
   no-map;
  };

  rmtfs@86700000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x86700000 0x0 0xe0000>;
   no-map;

   qcom,client-id = <1>;
  };

  rfsa@867e0000 {
   reg = <0x0 0x867e0000 0x0 0x20000>;
   no-map;
  };

  mpss_mem: mpss@86800000 {
   reg = <0x0 0x86800000 0x0 0x2b00000>;
   no-map;
  };

  wcnss_mem: wcnss@89300000 {
   reg = <0x0 0x89300000 0x0 0x600000>;
   no-map;
  };

  venus_mem: venus@89900000 {
   reg = <0x0 0x89900000 0x0 0x600000>;
   no-map;
  };

  mba_mem: mba@8ea00000 {
   no-map;
   reg = <0 0x8ea00000 0 0x100000>;
  };
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   qcom,acc = <&cpu0_acc>;
   qcom,saw = <&cpu0_saw>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   qcom,acc = <&cpu1_acc>;
   qcom,saw = <&cpu1_saw>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   qcom,acc = <&cpu2_acc>;
   qcom,saw = <&cpu2_saw>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   clocks = <&apcs>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   qcom,acc = <&cpu3_acc>;
   qcom,saw = <&cpu3_saw>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <2>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "standalone-power-collapse";
    arm,psci-suspend-param = <0x40000002>;
    entry-latency-us = <130>;
    exit-latency-us = <150>;
    min-residency-us = <2000>;
    local-timer-stop;
   };
  };

  domain-idle-states {

   CLUSTER_RET: cluster-retention {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000012>;
    entry-latency-us = <500>;
    exit-latency-us = <500>;
    min-residency-us = <2000>;
   };

   CLUSTER_PWRDN: cluster-gdhs {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000032>;
    entry-latency-us = <2000>;
    exit-latency-us = <2000>;
    min-residency-us = <6000>;
   };
  };
 };

 cpu_opp_table: opp-table-cpu {
  compatible = "operating-points-v2";
  opp-shared;

  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
  };
  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
  };
  opp-998400000 {
   opp-hz = /bits/ 64 <998400000>;
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-msm8916", "qcom,scm";
   clocks = <&gcc 104>,
     <&gcc 103>,
     <&gcc 102>;
   clock-names = "core", "bus", "iface";
   #reset-cells = <1>;

   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_SLEEP_0>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_SLEEP_0>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_SLEEP_0>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_SLEEP_0>;
  };

  CLUSTER_PD: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_RET>, <&CLUSTER_PWRDN>;
  };
 };

 smd {
  compatible = "qcom,smd";

  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8916";
    qcom,smd-channels = "rpm_requests";

    rpmcc: clock-controller {
     compatible = "qcom,rpmcc-msm8916", "qcom,rpmcc";
     #clock-cells = <1>;
     clocks = <&xo_board>;
     clock-names = "xo";
    };

    rpmpd: power-controller {
     compatible = "qcom,msm8916-rpmpd";
     #power-domain-cells = <1>;
     operating-points-v2 = <&rpmpd_opp_table>;

     rpmpd_opp_table: opp-table {
      compatible = "operating-points-v2";

      rpmpd_opp_ret: opp1 {
       opp-level = <1>;
      };
      rpmpd_opp_svs_krait: opp2 {
       opp-level = <2>;
      };
      rpmpd_opp_svs_soc: opp3 {
       opp-level = <3>;
      };
      rpmpd_opp_nom: opp4 {
       opp-level = <4>;
      };
      rpmpd_opp_turbo: opp5 {
       opp-level = <5>;
      };
      rpmpd_opp_super_turbo: opp6 {
       opp-level = <6>;
      };
     };
    };
   };
  };
 };

 smp2p-hexagon {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 27 1>;

  qcom,ipc = <&apcs 8 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  hexagon_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wcnss {
  compatible = "qcom,smp2p";
  qcom,smem = <451>, <431>;

  interrupts = <0 143 1>;

  qcom,ipc = <&apcs 8 18>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <4>;

  wcnss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  wcnss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smsm {
  compatible = "qcom,smsm";

  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ipc-1 = <&apcs 8 13>;
  qcom,ipc-3 = <&apcs 8 19>;

  apps_smsm: apps@0 {
   reg = <0>;

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smsm: hexagon@1 {
   reg = <1>;
   interrupts = <0 26 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smsm: wcnss@6 {
   reg = <6>;
   interrupts = <0 144 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x00022000 0x200>;
   clocks = <&gcc 121>;
   clock-names = "core";
  };

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x004ab000 0x4>;
  };

  qfprom: qfprom@5c000 {
   compatible = "qcom,msm8916-qfprom", "qcom,qfprom";
   reg = <0x0005c000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   tsens_caldata: caldata@d0 {
    reg = <0xd0 0x8>;
   };
   tsens_calsel: calsel@ec {
    reg = <0xec 0x4>;
   };
  };

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x8000>;
  };

  sram@290000 {
   compatible = "qcom,msm8916-rpm-stats";
   reg = <0x00290000 0x10000>;
  };

  bimc: interconnect@400000 {
   compatible = "qcom,msm8916-bimc";
   reg = <0x00400000 0x62000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 6>,
     <&rpmcc 7>;
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,msm8916-tsens", "qcom,tsens-v0_1";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   nvmem-cells = <&tsens_caldata>, <&tsens_calsel>;
   nvmem-cell-names = "calib", "calib_sel";
   #qcom,sensors = <5>;
   interrupts = <0 184 4>;
   interrupt-names = "uplow";
   #thermal-sensor-cells = <1>;
  };

  pcnoc: interconnect@500000 {
   compatible = "qcom,msm8916-pcnoc";
   reg = <0x00500000 0x11000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 2>,
     <&rpmcc 3>;
  };

  snoc: interconnect@580000 {
   compatible = "qcom,msm8916-snoc";
   reg = <0x00580000 0x14000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 4>,
     <&rpmcc 5>;
  };

  stm: stm@802000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x00802000 0x1000>,
         <0x09280000 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };



  cti0: cti@810000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x00810000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };


  cti1: cti@811000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x00811000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };



  tpiu: tpiu@820000 {
   compatible = "arm,coresight-tpiu", "arm,primecell";
   reg = <0x00820000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   in-ports {
    port {
     tpiu_in: endpoint {
      remote-endpoint = <&replicator_out1>;
     };
    };
   };
  };

  funnel0: funnel@821000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x00821000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;
# 589 "arch/arm64/boot/dts/qcom/msm8916.dtsi"
    port@4 {
     reg = <4>;
     funnel0_in4: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };
  };

  replicator: replicator@824000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x00824000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     replicator_out0: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
    port@1 {
     reg = <1>;
     replicator_out1: endpoint {
      remote-endpoint = <&tpiu_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etf: etf@825000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x00825000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };
   };

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint = <&replicator_in>;
     };
    };
   };
  };

  etr: etr@826000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x00826000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint = <&replicator_out0>;
     };
    };
   };
  };

  funnel1: funnel@841000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x00841000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   status = "disabled";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     funnel1_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };
    port@1 {
     reg = <1>;
     funnel1_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };
    port@2 {
     reg = <2>;
     funnel1_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };
    port@3 {
     reg = <3>;
     funnel1_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };
   };

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&funnel0_in4>;
     };
    };
   };
  };

  debug0: debug@850000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x00850000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU0>;
   status = "disabled";
  };

  debug1: debug@852000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x00852000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU1>;
   status = "disabled";
  };

  debug2: debug@854000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x00854000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU2>;
   status = "disabled";
  };

  debug3: debug@856000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x00856000 0x1000>;
   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   cpu = <&CPU3>;
   status = "disabled";
  };



  cti12: cti@858000 {
   compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
         "arm,primecell";
   reg = <0x00858000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU0>;
   arm,cs-dev-assoc = <&etm0>;

   status = "disabled";
  };


  cti13: cti@859000 {
   compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
         "arm,primecell";
   reg = <0x00859000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU1>;
   arm,cs-dev-assoc = <&etm1>;

   status = "disabled";
  };


  cti14: cti@85a000 {
   compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
         "arm,primecell";
   reg = <0x0085a000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU2>;
   arm,cs-dev-assoc = <&etm2>;

   status = "disabled";
  };


  cti15: cti@85b000 {
   compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
         "arm,primecell";
   reg = <0x0085b000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU3>;
   arm,cs-dev-assoc = <&etm3>;

   status = "disabled";
  };

  etm0: etm@85c000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0085c000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU0>;

   status = "disabled";

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&funnel1_in0>;
     };
    };
   };
  };

  etm1: etm@85d000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0085d000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU1>;

   status = "disabled";

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&funnel1_in1>;
     };
    };
   };
  };

  etm2: etm@85e000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0085e000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU2>;

   status = "disabled";

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&funnel1_in2>;
     };
    };
   };
  };

  etm3: etm@85f000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0085f000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU3>;

   status = "disabled";

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&funnel1_in3>;
     };
    };
   };
  };

  msmgpio: pinctrl@1000000 {
   compatible = "qcom,msm8916-pinctrl";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&msmgpio 0 0 122>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-msm8916";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x01800000 0x80000>;
   clocks = <&xo_board>,
     <&sleep_clk>,
     <&dsi_phy0 1>,
     <&dsi_phy0 0>,
     <0>,
     <0>,
     <0>;
   clock-names = "xo",
          "sleep_clk",
          "dsi0pll",
          "dsi0pllbyte",
          "ext_mclk",
          "ext_pri_i2s",
          "ext_sec_i2s";
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-msm8916", "syscon";
   reg = <0x01937000 0x30000>;
  };

  mdss: mdss@1a00000 {
   status = "disabled";
   compatible = "qcom,mdss";
   reg = <0x01a00000 0x1000>,
         <0x01ac8000 0x3000>;
   reg-names = "mdss_phys", "vbif_phys";

   power-domains = <&gcc 2>;

   clocks = <&gcc 109>,
     <&gcc 110>,
     <&gcc 115>;
   clock-names = "iface",
          "bus",
          "vsync";

   interrupts = <0 72 4>;

   interrupt-controller;
   #interrupt-cells = <1>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mdp: mdp@1a01000 {
    compatible = "qcom,mdp5";
    reg = <0x01a01000 0x89000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    clocks = <&gcc 109>,
      <&gcc 110>,
      <&gcc 113>,
      <&gcc 115>;
    clock-names = "iface",
           "bus",
           "core",
           "vsync";

    iommus = <&apps_iommu 4>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdp5_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };
    };
   };

   dsi0: dsi@1a98000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0x01a98000 0x25c>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    assigned-clocks = <&gcc 43>,
        <&gcc 46>;
    assigned-clock-parents = <&dsi_phy0 0>,
        <&dsi_phy0 1>;

    clocks = <&gcc 113>,
      <&gcc 109>,
      <&gcc 110>,
      <&gcc 111>,
      <&gcc 114>,
      <&gcc 112>;
    clock-names = "mdp_core",
           "iface",
           "bus",
           "byte",
           "pixel",
           "core";
    phys = <&dsi_phy0>;
    phy-names = "dsi-phy";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&mdp5_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };
   };

   dsi_phy0: dsi-phy@1a98300 {
    compatible = "qcom,dsi-phy-28nm-lp";
    reg = <0x01a98300 0xd4>,
          <0x01a98500 0x280>,
          <0x01a98780 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&gcc 109>,
      <&xo_board>;
    clock-names = "iface", "ref";
   };
  };

  camss: camss@1b00000 {
   compatible = "qcom,msm8916-camss";
   reg = <0x01b0ac00 0x200>,
    <0x01b00030 0x4>,
    <0x01b0b000 0x200>,
    <0x01b00038 0x4>,
    <0x01b08000 0x100>,
    <0x01b08400 0x100>,
    <0x01b0a000 0x500>,
    <0x01b00020 0x10>,
    <0x01b10000 0x1000>;
   reg-names = "csiphy0",
    "csiphy0_clk_mux",
    "csiphy1",
    "csiphy1_clk_mux",
    "csid0",
    "csid1",
    "ispif",
    "csi_clk_mux",
    "vfe0";
   interrupts = <0 78 1>,
    <0 79 1>,
    <0 51 1>,
    <0 52 1>,
    <0 55 1>,
    <0 57 1>;
   interrupt-names = "csiphy0",
    "csiphy1",
    "csid0",
    "csid1",
    "ispif",
    "vfe0";
   power-domains = <&gcc 4>;
   clocks = <&gcc 96>,
    <&gcc 86>,
    <&gcc 93>,
    <&gcc 94>,
    <&gcc 73>,
    <&gcc 74>,
    <&gcc 75>,
    <&gcc 76>,
    <&gcc 77>,
    <&gcc 78>,
    <&gcc 79>,
    <&gcc 80>,
    <&gcc 81>,
    <&gcc 82>,
    <&gcc 95>,
    <&gcc 99>,
    <&gcc 83>,
    <&gcc 100>,
    <&gcc 101>;
   clock-names = "top_ahb",
    "ispif_ahb",
    "csiphy0_timer",
    "csiphy1_timer",
    "csi0_ahb",
    "csi0",
    "csi0_phy",
    "csi0_pix",
    "csi0_rdi",
    "csi1_ahb",
    "csi1",
    "csi1_phy",
    "csi1_pix",
    "csi1_rdi",
    "ahb",
    "vfe0",
    "csi_vfe0",
    "vfe_ahb",
    "vfe_axi";
   iommus = <&apps_iommu 3>;
   status = "disabled";
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci: cci@1b0c000 {
   compatible = "qcom,msm8916-cci";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x01b0c000 0x1000>;
   interrupts = <0 50 1>;
   clocks = <&gcc 96>,
    <&gcc 71>,
    <&gcc 72>,
    <&gcc 95>;
   clock-names = "camss_top_ahb", "cci_ahb",
       "cci", "camss_ahb";
   assigned-clocks = <&gcc 71>,
       <&gcc 72>;
   assigned-clock-rates = <80000000>, <19200000>;
   pinctrl-names = "default";
   pinctrl-0 = <&cci0_default>;
   status = "disabled";

   cci_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <400000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  gpu@1c00000 {
   compatible = "qcom,adreno-306.0", "qcom,adreno";
   reg = <0x01c00000 0x20000>;
   reg-names = "kgsl_3d0_reg_memory";
   interrupts = <0 33 4>;
   interrupt-names = "kgsl_3d0_irq";
   clock-names =
       "core",
       "iface",
       "mem",
       "mem_iface",
       "alt_mem_iface",
       "gfx3d";
   clocks =
       <&gcc 118>,
       <&gcc 117>,
       <&gcc 105>,
       <&gcc 142>,
       <&gcc 143>,
       <&gcc 14>;
   power-domains = <&gcc 5>;
   operating-points-v2 = <&gpu_opp_table>;
   iommus = <&gpu_iommu 1>, <&gpu_iommu 2>;

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
    };
    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
    };
   };
  };

  venus: video-codec@1d00000 {
   compatible = "qcom,msm8916-venus";
   reg = <0x01d00000 0xff000>;
   interrupts = <0 44 4>;
   power-domains = <&gcc 1>;
   clocks = <&gcc 137>,
     <&gcc 135>,
     <&gcc 136>;
   clock-names = "core", "iface", "bus";
   iommus = <&apps_iommu 5>;
   memory-region = <&venus_mem>;
   status = "okay";

   video-decoder {
    compatible = "venus-decoder";
   };

   video-encoder {
    compatible = "venus-encoder";
   };
  };

  apps_iommu: iommu@1ef0000 {
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x01e20000 0x40000>;
   reg = <0x01ef0000 0x3000>;
   clocks = <&gcc 129>,
     <&gcc 139>;
   clock-names = "iface", "bus";
   qcom,iommu-secure-id = <17>;


   iommu-ctx@3000 {
    compatible = "qcom,msm-iommu-v1-sec";
    reg = <0x3000 0x1000>;
    interrupts = <0 70 4>;
   };


   iommu-ctx@4000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x4000 0x1000>;
    interrupts = <0 70 4>;
   };


   iommu-ctx@5000 {
    compatible = "qcom,msm-iommu-v1-sec";
    reg = <0x5000 0x1000>;
    interrupts = <0 70 4>;
   };
  };

  gpu_iommu: iommu@1f08000 {
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x01f08000 0x10000>;
   clocks = <&gcc 129>,
     <&gcc 140>;
   clock-names = "iface", "bus";
   qcom,iommu-secure-id = <18>;


   iommu-ctx@1000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x1000 0x1000>;
    interrupts = <0 241 4>;
   };


   iommu-ctx@2000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x2000 0x1000>;
    interrupts = <0 242 4>;
   };
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x001000>,
         <0x02400000 0x400000>,
         <0x02c00000 0x400000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  bam_dmux_dma: dma-controller@4044000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x04044000 0x19000>;
   interrupts = <0 29 4>;
   #dma-cells = <1>;
   qcom,ee = <0>;

   num-channels = <6>;
   qcom,num-ees = <1>;
   qcom,powered-remotely;

   status = "disabled";
  };

  mpss: remoteproc@4080000 {
   compatible = "qcom,msm8916-mss-pil";
   reg = <0x04080000 0x100>,
         <0x04020000 0x040>;

   reg-names = "qdsp6", "rmb";

   interrupts-extended = <&intc 0 24 1>,
           <&hexagon_smp2p_in 0 1>,
           <&hexagon_smp2p_in 1 1>,
           <&hexagon_smp2p_in 2 1>,
           <&hexagon_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   power-domains = <&rpmpd 0>,
     <&rpmpd 3>;
   power-domain-names = "cx", "mx";

   clocks = <&gcc 116>,
     <&gcc 160>,
     <&gcc 70>,
     <&xo_board>;
   clock-names = "iface", "bus", "mem", "xo";

   qcom,smem-states = <&hexagon_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&scm 0>;
   reset-names = "mss_restart";

   qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>;

   status = "disabled";

   mba {
    memory-region = <&mba_mem>;
   };

   mpss {
    memory-region = <&mpss_mem>;
   };

   bam_dmux: bam-dmux {
    compatible = "qcom,bam-dmux";

    interrupt-parent = <&hexagon_smsm>;
    interrupts = <1 (2 | 1)>, <11 (2 | 1)>;
    interrupt-names = "pc", "pc-ack";

    qcom,smem-states = <&apps_smsm 1>, <&apps_smsm 11>;
    qcom,smem-state-names = "pc", "pc-ack";

    dmas = <&bam_dmux_dma 4>, <&bam_dmux_dma 5>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   smd-edge {
    interrupts = <0 25 1>;

    qcom,smd-edge = <0>;
    qcom,ipc = <&apcs 8 12>;
    qcom,remote-pid = <1>;

    label = "hexagon";

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,smd-channels = "fastrpcsmd-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;

     #address-cells = <1>;
     #size-cells = <0>;

     cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
     };
    };
   };
  };

  sound: sound@7702000 {
   status = "disabled";
   compatible = "qcom,apq8016-sbc-sndcard";
   reg = <0x07702000 0x4>, <0x07702004 0x4>;
   reg-names = "mic-iomux", "spkr-iomux";
  };

  lpass: audio-controller@7708000 {
   status = "disabled";
   compatible = "qcom,lpass-cpu-apq8016";






   clocks = <&gcc 154>,
     <&gcc 150>,
     <&gcc 151>,
     <&gcc 156>,
     <&gcc 156>,
     <&gcc 157>,
     <&gcc 158>;

   clock-names = "ahbix-clk",
     "pcnoc-mport-clk",
     "pcnoc-sway-clk",
     "mi2s-bit-clk0",
     "mi2s-bit-clk1",
     "mi2s-bit-clk2",
     "mi2s-bit-clk3";
   #sound-dai-cells = <1>;

   interrupts = <0 160 4>;
   interrupt-names = "lpass-irq-lpaif";
   reg = <0x07708000 0x10000>;
   reg-names = "lpass-lpaif";

   #address-cells = <1>;
   #size-cells = <0>;
  };

  lpass_codec: audio-codec@771c000 {
   compatible = "qcom,msm8916-wcd-digital-codec";
   reg = <0x0771c000 0x400>;
   clocks = <&gcc 154>,
     <&gcc 159>;
   clock-names = "ahbix-clk", "mclk";
   #sound-dai-cells = <1>;
  };

  sdhc_1: mmc@7824000 {
   compatible = "qcom,msm8916-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x11c>, <0x07824000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 122>,
     <&gcc 123>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   mmc-ddr-1_8v;
   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc_2: mmc@7864000 {
   compatible = "qcom,msm8916-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x11c>, <0x07864000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 124>,
     <&gcc 125>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   bus-width = <4>;
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 54>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 68>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 0>, <&blsp_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart1_default>;
   pinctrl-1 = <&blsp1_uart1_sleep>;
   status = "disabled";
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 69>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 2>, <&blsp_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
   status = "disabled";
  };

  blsp_i2c1: i2c@78b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 56>,
     <&gcc 54>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c1_default>;
   pinctrl-1 = <&i2c1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 57>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi1_default>;
   pinctrl-1 = <&spi1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 58>,
     <&gcc 54>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 59>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi2_default>;
   pinctrl-1 = <&spi2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b7000 0x500>;
   interrupts = <0 97 4>;
   clocks = <&gcc 60>,
     <&gcc 54>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c3_default>;
   pinctrl-1 = <&i2c3_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi3: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x500>;
   interrupts = <0 97 4>;
   clocks = <&gcc 61>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi3_default>;
   pinctrl-1 = <&spi3_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 62>,
     <&gcc 54>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c4_default>;
   pinctrl-1 = <&i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi4: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 63>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 10>, <&blsp_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi4_default>;
   pinctrl-1 = <&spi4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c5: i2c@78b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b9000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 64>,
     <&gcc 54>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c5_default>;
   pinctrl-1 = <&i2c5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi5: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 65>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi5_default>;
   pinctrl-1 = <&spi5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@78ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078ba000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 66>,
     <&gcc 54>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi6: spi@78ba000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078ba000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 67>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi6_default>;
   pinctrl-1 = <&spi6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usb: usb@78d9000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x078d9000 0x200>,
         <0x078d9200 0x200>;
   interrupts = <0 134 4>,
         <0 140 4>;
   clocks = <&gcc 133>,
     <&gcc 134>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 134>;
   assigned-clock-rates = <80000000>;
   resets = <&gcc 34>;
   reset-names = "core";
   phy_type = "ulpi";
   dr_mode = "otg";
   hnp-disable;
   srp-disable;
   adp-disable;
   ahb-burst-config = <0>;
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";
   #reset-cells = <1>;

   ulpi {
    usb_hs_phy: phy {
     compatible = "qcom,usb-hs-phy-msm8916",
           "qcom,usb-hs-phy";
     #phy-cells = <0>;
     clocks = <&xo_board>, <&gcc 132>;
     clock-names = "ref", "sleep";
     resets = <&gcc 35>, <&usb 0>;
     reset-names = "phy", "por";
     qcom,init-seq = /bits/ 8 <0x0 0x44>,
         <0x1 0x6b>,
         <0x2 0x24>,
         <0x3 0x13>;
    };
   };
  };

  pronto: remoteproc@a21b000 {
   compatible = "qcom,pronto-v2-pil", "qcom,pronto";
   reg = <0x0a204000 0x2000>, <0x0a202000 0x1000>, <0x0a21b000 0x3000>;
   reg-names = "ccu", "dxe", "pmu";

   memory-region = <&wcnss_mem>;

   interrupts-extended = <&intc 0 149 1>,
           <&wcnss_smp2p_in 0 1>,
           <&wcnss_smp2p_in 1 1>,
           <&wcnss_smp2p_in 2 1>,
           <&wcnss_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";

   power-domains = <&rpmpd 0>,
     <&rpmpd 3>;
   power-domain-names = "cx", "mx";

   qcom,smem-states = <&wcnss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   pinctrl-names = "default";
   pinctrl-0 = <&wcnss_pin_a>;

   status = "disabled";

   iris {
    compatible = "qcom,wcn3620";

    clocks = <&rpmcc 16>;
    clock-names = "xo";
   };

   smd-edge {
    interrupts = <0 142 1>;

    qcom,ipc = <&apcs 8 17>;
    qcom,smd-edge = <6>;
    qcom,remote-pid = <4>;

    label = "pronto";

    wcnss_ctrl: wcnss {
     compatible = "qcom,wcnss";
     qcom,smd-channels = "WCNSS_CTRL";

     qcom,mmio = <&pronto>;

     bluetooth {
      compatible = "qcom,wcnss-bt";
     };

     wifi {
      compatible = "qcom,wcnss-wlan";

      interrupts = <0 145 4>,
            <0 146 4>;
      interrupt-names = "tx", "rx";

      qcom,smem-states = <&apps_smsm 10>, <&apps_smsm 9>;
      qcom,smem-state-names = "tx-enable", "tx-rings-empty";
     };
    };
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0b000000 0x1000>, <0x0b002000 0x2000>,
         <0x0b001000 0x1000>, <0x0b004000 0x2000>;
   interrupts = <1 0 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  apcs: mailbox@b011000 {
   compatible = "qcom,msm8916-apcs-kpss-global", "syscon";
   reg = <0x0b011000 0x1000>;
   #mbox-cells = <1>;
   clocks = <&a53pll>, <&gcc 1>;
   clock-names = "pll", "aux";
   #clock-cells = <0>;
  };

  a53pll: clock@b016000 {
   compatible = "qcom,msm8916-a53pll";
   reg = <0x0b016000 0x40>;
   #clock-cells = <0>;
   clocks = <&xo_board>;
   clock-names = "xo";
  };

  timer@b020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b020000 0x1000>;
   clock-frequency = <19200000>;

   frame@b021000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0x0b021000 0x1000>,
          <0x0b022000 0x1000>;
   };

   frame@b023000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x0b023000 0x1000>;
    status = "disabled";
   };

   frame@b024000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0b024000 0x1000>;
    status = "disabled";
   };

   frame@b025000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x0b025000 0x1000>;
    status = "disabled";
   };

   frame@b026000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x0b026000 0x1000>;
    status = "disabled";
   };

   frame@b027000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x0b027000 0x1000>;
    status = "disabled";
   };

   frame@b028000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x0b028000 0x1000>;
    status = "disabled";
   };
  };

  cpu0_acc: power-manager@b088000 {
   compatible = "qcom,msm8916-acc";
   reg = <0x0b088000 0x1000>;
   status = "reserved";
  };

  cpu0_saw: power-manager@b089000 {
   compatible = "qcom,msm8916-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b089000 0x1000>;
   status = "reserved";
  };

  cpu1_acc: power-manager@b098000 {
   compatible = "qcom,msm8916-acc";
   reg = <0x0b098000 0x1000>;
   status = "reserved";
  };

  cpu1_saw: power-manager@b099000 {
   compatible = "qcom,msm8916-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b099000 0x1000>;
   status = "reserved";
  };

  cpu2_acc: power-manager@b0a8000 {
   compatible = "qcom,msm8916-acc";
   reg = <0x0b0a8000 0x1000>;
   status = "reserved";
  };

  cpu2_saw: power-manager@b0a9000 {
   compatible = "qcom,msm8916-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b0a9000 0x1000>;
   status = "reserved";
  };

  cpu3_acc: power-manager@b0b8000 {
   compatible = "qcom,msm8916-acc";
   reg = <0x0b0b8000 0x1000>;
   status = "reserved";
  };

  cpu3_saw: power-manager@b0b9000 {
   compatible = "qcom,msm8916-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b0b9000 0x1000>;
   status = "reserved";
  };
 };

 thermal-zones {
  cpu0-1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 5>;

   trips {
    cpu0_1_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu0_1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 4>;

   trips {
    cpu2_3_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu2_3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 2>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    gpu_crit: gpu_crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 1>;

   trips {
    cam_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 0>;

   trips {
    modem_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};

# 1 "arch/arm64/boot/dts/qcom/msm8916-pins.dtsi" 1





&msmgpio {

 blsp1_uart1_default: blsp1-uart1-default {

  pins = "gpio0", "gpio1", "gpio2", "gpio3";
  function = "blsp_uart1";

  drive-strength = <16>;
  bias-disable;
 };

 blsp1_uart1_sleep: blsp1-uart1-sleep {
  pins = "gpio0", "gpio1", "gpio2", "gpio3";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 blsp1_uart2_default: blsp1-uart2-default {
  pins = "gpio4", "gpio5";
  function = "blsp_uart2";

  drive-strength = <16>;
  bias-disable;
 };

 blsp1_uart2_sleep: blsp1-uart2-sleep {
  pins = "gpio4", "gpio5";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 spi1_default: spi1-default {
  pins = "gpio0", "gpio1", "gpio3";
  function = "blsp_spi1";

  drive-strength = <12>;
  bias-disable;

  cs {
   pins = "gpio2";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi1_sleep: spi1-sleep {
  pins = "gpio0", "gpio1", "gpio2", "gpio3";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 spi2_default: spi2-default {
  pins = "gpio4", "gpio5", "gpio7";
  function = "blsp_spi2";

  drive-strength = <12>;
  bias-disable;

  cs {
   pins = "gpio6";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi2_sleep: spi2-sleep {
  pins = "gpio4", "gpio5", "gpio6", "gpio7";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 spi3_default: spi3-default {
  pins = "gpio8", "gpio9", "gpio11";
  function = "blsp_spi3";

  drive-strength = <12>;
  bias-disable;

  cs {
   pins = "gpio10";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi3_sleep: spi3-sleep {
  pins = "gpio8", "gpio9", "gpio10", "gpio11";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 spi4_default: spi4-default {
  pins = "gpio12", "gpio13", "gpio15";
  function = "blsp_spi4";

  drive-strength = <12>;
  bias-disable;

  cs {
   pins = "gpio14";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi4_sleep: spi4-sleep {
  pins = "gpio12", "gpio13", "gpio14", "gpio15";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 spi5_default: spi5-default {
  pins = "gpio16", "gpio17", "gpio19";
  function = "blsp_spi5";

  drive-strength = <12>;
  bias-disable;

  cs {
   pins = "gpio18";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi5_sleep: spi5-sleep {
  pins = "gpio16", "gpio17", "gpio18", "gpio19";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 spi6_default: spi6-default {
  pins = "gpio20", "gpio21", "gpio23";
  function = "blsp_spi6";

  drive-strength = <12>;
  bias-disable;

  cs {
   pins = "gpio22";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 spi6_sleep: spi6-sleep {
  pins = "gpio20", "gpio21", "gpio22", "gpio23";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-down;
 };

 i2c1_default: i2c1-default {
  pins = "gpio2", "gpio3";
  function = "blsp_i2c1";

  drive-strength = <2>;
  bias-disable;
 };

 i2c1_sleep: i2c1-sleep {
  pins = "gpio2", "gpio3";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 i2c2_default: i2c2-default {
  pins = "gpio6", "gpio7";
  function = "blsp_i2c2";

  drive-strength = <2>;
  bias-disable;
 };

 i2c2_sleep: i2c2-sleep {
  pins = "gpio6", "gpio7";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 i2c3_default: i2c3-default {
  pins = "gpio10", "gpio11";
  function = "blsp_i2c3";

  drive-strength = <2>;
  bias-disable;
 };

 i2c3_sleep: i2c3-sleep {
  pins = "gpio10", "gpio11";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 i2c4_default: i2c4-default {
  pins = "gpio14", "gpio15";
  function = "blsp_i2c4";

  drive-strength = <2>;
  bias-disable;
 };

 i2c4_sleep: i2c4-sleep {
  pins = "gpio14", "gpio15";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 i2c5_default: i2c5-default {
  pins = "gpio18", "gpio19";
  function = "blsp_i2c5";

  drive-strength = <2>;
  bias-disable;
 };

 i2c5_sleep: i2c5-sleep {
  pins = "gpio18", "gpio19";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 i2c6_default: i2c6-default {
  pins = "gpio22", "gpio23";
  function = "blsp_i2c6";

  drive-strength = <2>;
  bias-disable;
 };

 i2c6_sleep: i2c6-sleep {
  pins = "gpio22", "gpio23";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 pmx-sdc1-clk {
  sdc1_clk_on: clk-on {
   pins = "sdc1_clk";

   bias-disable;
   drive-strength = <16>;
  };
  sdc1_clk_off: clk-off {
   pins = "sdc1_clk";

   bias-disable;
   drive-strength = <2>;
  };
 };

 pmx-sdc1-cmd {
  sdc1_cmd_on: cmd-on {
   pins = "sdc1_cmd";

   bias-pull-up;
   drive-strength = <10>;
  };
  sdc1_cmd_off: cmd-off {
   pins = "sdc1_cmd";

   bias-pull-up;
   drive-strength = <2>;
  };
 };

 pmx-sdc1-data {
  sdc1_data_on: data-on {
   pins = "sdc1_data";

   bias-pull-up;
   drive-strength = <10>;
  };
  sdc1_data_off: data-off {
   pins = "sdc1_data";

   bias-pull-up;
   drive-strength = <2>;
  };
 };

 pmx-sdc2-clk {
  sdc2_clk_on: clk-on {
   pins = "sdc2_clk";

   bias-disable;
   drive-strength = <16>;
  };
  sdc2_clk_off: clk-off {
   pins = "sdc2_clk";

   bias-disable;
   drive-strength = <2>;
  };
 };

 pmx-sdc2-cmd {
  sdc2_cmd_on: cmd-on {
   pins = "sdc2_cmd";

   bias-pull-up;
   drive-strength = <10>;
  };
  sdc2_cmd_off: cmd-off {
   pins = "sdc2_cmd";

   bias-pull-up;
   drive-strength = <2>;
  };
 };

 pmx-sdc2-data {
  sdc2_data_on: data-on {
   pins = "sdc2_data";

   bias-pull-up;
   drive-strength = <10>;
  };
  sdc2_data_off: data-off {
   pins = "sdc2_data";

   bias-pull-up;
   drive-strength = <2>;
  };
 };

 pmx-sdc2-cd-pin {
  sdc2_cd_on: cd-on {
   pins = "gpio38";
   function = "gpio";

   drive-strength = <2>;
   bias-pull-up;
  };
  sdc2_cd_off: cd-off {
   pins = "gpio38";
   function = "gpio";

   drive-strength = <2>;
   bias-disable;
  };
 };

 cdc-pdm-lines {
  cdc_pdm_lines_act: pdm-lines-on {
   pins = "gpio63", "gpio64", "gpio65", "gpio66",
          "gpio67", "gpio68";
   function = "cdc_pdm0";

   drive-strength = <8>;
   bias-disable;
  };
  cdc_pdm_lines_sus: pdm-lines-off {
   pins = "gpio63", "gpio64", "gpio65", "gpio66",
          "gpio67", "gpio68";
   function = "cdc_pdm0";

   drive-strength = <2>;
   bias-pull-down;
  };
 };

 ext-pri-tlmm-lines {
  ext_pri_tlmm_lines_act: ext-pa-on {
   pins = "gpio113", "gpio114", "gpio115", "gpio116";
   function = "pri_mi2s";

   drive-strength = <8>;
   bias-disable;
  };
  ext_pri_tlmm_lines_sus: ext-pa-off {
   pins = "gpio113", "gpio114", "gpio115", "gpio116";
   function = "pri_mi2s";

   drive-strength = <2>;
   bias-disable;
  };
 };

 ext-pri-ws-line {
  ext_pri_ws_act: ext-pa-on {
   pins = "gpio110";
   function = "pri_mi2s_ws";

   drive-strength = <8>;
   bias-disable;
  };
  ext_pri_ws_sus: ext-pa-off {
   pins = "gpio110";
   function = "pri_mi2s_ws";

   drive-strength = <2>;
   bias-disable;
  };
 };

 ext-mclk-tlmm-lines {
  ext_mclk_tlmm_lines_act: mclk-lines-on {
   pins = "gpio116";
   function = "pri_mi2s";

   drive-strength = <8>;
   bias-disable;
  };
  ext_mclk_tlmm_lines_sus: mclk-lines-off {
   pins = "gpio116";
   function = "pri_mi2s";

   drive-strength = <2>;
   bias-disable;
  };
 };


 ext-sec-tlmm-lines {
  ext_sec_tlmm_lines_act: tlmm-lines-on {
   pins = "gpio112", "gpio117", "gpio118", "gpio119";
   function = "sec_mi2s";

   drive-strength = <8>;
   bias-disable;
  };
  ext_sec_tlmm_lines_sus: tlmm-lines-off {
   pins = "gpio112", "gpio117", "gpio118", "gpio119";
   function = "sec_mi2s";

   drive-strength = <2>;
   bias-disable;
  };
 };

 cdc-dmic-lines {
  cdc_dmic_lines_act: dmic-lines-on {
   clk {
    pins = "gpio0";
    function = "dmic0_clk";

    drive-strength = <8>;
   };
   data {
    pins = "gpio1";
    function = "dmic0_data";

    drive-strength = <8>;
   };
  };
  cdc_dmic_lines_sus: dmic-lines-off {
   clk {
    pins = "gpio0";
    function = "dmic0_clk";

    drive-strength = <2>;
    bias-disable;
   };
   data {
    pins = "gpio1";
    function = "dmic0_data";

    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 wcnss_pin_a: wcnss-active {
  pins = "gpio40", "gpio41", "gpio42", "gpio43", "gpio44";
  function = "wcss_wlan";

  drive-strength = <6>;
  bias-pull-up;
 };

 cci0_default: cci0-default {
  pins = "gpio29", "gpio30";
  function = "cci_i2c";

  drive-strength = <16>;
  bias-disable;
 };

 camera_front_default: camera-front-default {
  pwdn {
   pins = "gpio33";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
  };
  rst {
   pins = "gpio28";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
  };
  mclk1 {
   pins = "gpio27";
   function = "cam_mclk1";

   drive-strength = <16>;
   bias-disable;
  };
 };

 camera_rear_default: camera-rear-default {
  pwdn {
   pins = "gpio34";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
  };
  rst {
   pins = "gpio35";
   function = "gpio";

   drive-strength = <16>;
   bias-disable;
  };
  mclk0 {
   pins = "gpio26";
   function = "cam_mclk0";

   drive-strength = <16>;
   bias-disable;
  };
 };
};
# 2111 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 4 "arch/arm64/boot/dts/qcom/msm8916-pm8916.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 3 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

&spmi_bus {

 pm8916_0: pmic@0 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

   pm8916_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };

   watchdog {
    compatible = "qcom,pm8916-wdt";
    interrupts = <0x0 0x8 6 1>;
    timeout-sec = <60>;
   };
  };

  pm8916_usbin: extcon@1300 {
   compatible = "qcom,pm8941-misc";
   reg = <0x1300>;
   interrupts = <0x0 0x13 1 (2 | 1)>;
   interrupt-names = "usb_vbus";
   status = "disabled";
  };

  pm8916_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pm8916_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8916_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 10>;
   };
   adc-chan@7 {
    reg = <0x07>;
    qcom,pre-scaling = <1 3>;
   };
   adc-chan@8 {
    reg = <0x08>;
   };
   adc-chan@9 {
    reg = <0x09>;
   };
   adc-chan@a {
    reg = <0x0a>;
   };
   adc-chan@e {
    reg = <0x0e>;
   };
   adc-chan@f {
    reg = <0x0f>;
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   interrupts = <0x0 0x61 0x1 1>;
  };

  pm8916_mpps: mpps@a000 {
   compatible = "qcom,pm8916-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pm8916_mpps 0 0 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8916_gpios: gpios@c000 {
   compatible = "qcom,pm8916-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8916_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8916_1: pmic@1 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8916_pwm: pwm {
   compatible = "qcom,pm8916-pwm";

   #pwm-cells = <2>;

   status = "disabled";
  };

  pm8916_vib: vibrator@c000 {
   compatible = "qcom,pm8916-vib";
   reg = <0xc000>;
   status = "disabled";
  };

  wcd_codec: audio-codec@f000 {
   compatible = "qcom,pm8916-wcd-analog-codec";
   reg = <0xf000>;
   reg-names = "pmic-codec-core";
   clocks = <&gcc 159>;
   clock-names = "mclk";
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0 0>,
         <0x1 0xf0 0x1 0>,
         <0x1 0xf0 0x2 0>,
         <0x1 0xf0 0x3 0>,
         <0x1 0xf0 0x4 0>,
         <0x1 0xf0 0x5 0>,
         <0x1 0xf0 0x6 0>,
         <0x1 0xf0 0x7 0>,
         <0x1 0xf1 0x0 0>,
         <0x1 0xf1 0x1 0>,
         <0x1 0xf1 0x2 0>,
         <0x1 0xf1 0x3 0>,
         <0x1 0xf1 0x4 0>,
         <0x1 0xf1 0x5 0>;
   interrupt-names = "cdc_spk_cnp_int",
       "cdc_spk_clip_int",
       "cdc_spk_ocp_int",
       "mbhc_ins_rem_det1",
       "mbhc_but_rel_det",
       "mbhc_but_press_det",
       "mbhc_ins_rem_det",
       "mbhc_switch_int",
       "cdc_ear_ocp_int",
       "cdc_hphr_ocp_int",
       "cdc_hphl_ocp_det",
       "cdc_ear_cnp_int",
       "cdc_hphr_cnp_int",
       "cdc_hphl_cnp_int";
   vdd-cdc-io-supply = <&pm8916_l5>;
   vdd-cdc-tx-rx-cx-supply = <&pm8916_l5>;
   vdd-micbias-supply = <&pm8916_l13>;
   #sound-dai-cells = <1>;
  };
 };
};
# 5 "arch/arm64/boot/dts/qcom/msm8916-pm8916.dtsi" 2

&camss {
 vdda-supply = <&pm8916_l2>;
};

&dsi0 {
 vdda-supply = <&pm8916_l2>;
 vddio-supply = <&pm8916_l6>;
};

&dsi_phy0 {
 vddio-supply = <&pm8916_l6>;
};

&mpss {
 pll-supply = <&pm8916_l7>;
};

&pronto {
 vddpx-supply = <&pm8916_l7>;

 iris {
  vddxo-supply = <&pm8916_l7>;
  vddrfa-supply = <&pm8916_s3>;
  vddpa-supply = <&pm8916_l9>;
  vdddig-supply = <&pm8916_l5>;
 };
};

&sdhc_1 {
 vmmc-supply = <&pm8916_l8>;
 vqmmc-supply = <&pm8916_l5>;
};

&sdhc_2 {
 vmmc-supply = <&pm8916_l11>;
 vqmmc-supply = <&pm8916_l12>;
};

&usb_hs_phy {
 v1p8-supply = <&pm8916_l7>;
 v3p3-supply = <&pm8916_l13>;
};

&rpm_requests {
 smd_rpm_regulators: pm8916-regulators {
  compatible = "qcom,rpm-pm8916-regulators";


  pm8916_s3: s3 {};
  pm8916_s4: s4 {};

  pm8916_l1: l1 {};
  pm8916_l2: l2 {};

  pm8916_l4: l4 {};
  pm8916_l5: l5 {};
  pm8916_l6: l6 {};
  pm8916_l7: l7 {};
  pm8916_l8: l8 {};
  pm8916_l9: l9 {};
  pm8916_l10: l10 {};
  pm8916_l11: l11 {};
  pm8916_l12: l12 {};
  pm8916_l13: l13 {};
  pm8916_l14: l14 {};
  pm8916_l15: l15 {};
  pm8916_l16: l16 {};
  pm8916_l17: l17 {};
  pm8916_l18: l18 {};
 };
};
# 4 "arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 5 "arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 6 "arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 8 "arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart2;
 };

 chosen {
  stdout-path = "serial0";
 };

 reserved-memory {

  tz-apps@85500000 {
   reg = <0x0 0x85500000 0x0 0xb00000>;
   no-map;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&gpio_keys_default>;

  label = "GPIO Buttons";

  button-volume-up {
   label = "Volume Up";
   gpios = <&msmgpio 107 1>;
   linux,code = <115>;
  };

  button-home {
   label = "Home";
   gpios = <&msmgpio 109 1>;
   linux,code = <172>;
  };
 };

 gpio-hall-sensor {
  compatible = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&gpio_hall_sensor_default>;

  label = "GPIO Hall Effect Sensor";

  event-hall-sensor {
   label = "Hall Effect Sensor";
   gpios = <&msmgpio 52 1>;
   linux,input-type = <0x05>;
   linux,code = <0x00>;
   linux,can-disable;
  };
 };

 reg_vdd_tsp_a: regulator-vdd-tsp-a {
  compatible = "regulator-fixed";
  regulator-name = "vdd_tsp_a";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&msmgpio 73 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&tsp_en_default>;
 };

 i2c-muic {
  compatible = "i2c-gpio";
  sda-gpios = <&msmgpio 105 (0|(2 | 4))>;
  scl-gpios = <&msmgpio 106 (0|(2 | 4))>;

  pinctrl-names = "default";
  pinctrl-0 = <&muic_i2c_default>;

  #address-cells = <1>;
  #size-cells = <0>;

  muic: extcon@25 {
   compatible = "siliconmitus,sm5502-muic";

   reg = <0x25>;
   interrupt-parent = <&msmgpio>;
   interrupts = <12 2>;

   pinctrl-names = "default";
   pinctrl-0 = <&muic_int_default>;
  };
 };

 i2c-tkey {
  compatible = "i2c-gpio";
  sda-gpios = <&msmgpio 16 (0|(2 | 4))>;
  scl-gpios = <&msmgpio 17 (0|(2 | 4))>;

  pinctrl-names = "default";
  pinctrl-0 = <&tkey_i2c_default>;

  #address-cells = <1>;
  #size-cells = <0>;

  touchkey: touchkey@20 {

   compatible = "coreriver,tc360-touchkey";
   reg = <0x20>;

   interrupt-parent = <&msmgpio>;
   interrupts = <98 2>;


   vddio-supply = <&pm8916_l6>;

   linux,keycodes = <0x244 158>;

   pinctrl-names = "default";
   pinctrl-0 = <&tkey_default>;
  };
 };

 i2c-nfc {
  compatible = "i2c-gpio";
  sda-gpios = <&msmgpio 0 (0|(2 | 4))>;
  scl-gpios = <&msmgpio 1 (0|(2 | 4))>;

  pinctrl-names = "default";
  pinctrl-0 = <&nfc_i2c_default>;

  #address-cells = <1>;
  #size-cells = <0>;

  nfc@27 {
   compatible = "samsung,s3fwrn5-i2c";
   reg = <0x27>;

   interrupt-parent = <&msmgpio>;
   interrupts = <21 1>;

   en-gpios = <&msmgpio 20 0>;
   wake-gpios = <&msmgpio 49 0>;

   clocks = <&rpmcc 20>;

   pinctrl-names = "default";
   pinctrl-0 = <&nfc_default &nfc_clk_req>;
  };
 };
};

&blsp_i2c2 {
 status = "okay";

 accelerometer: accelerometer@10 {
  compatible = "bosch,bmc150_accel";
  reg = <0x10>;
  interrupt-parent = <&msmgpio>;
  interrupts = <115 1>;

  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l5>;

  pinctrl-names = "default";
  pinctrl-0 = <&accel_int_default>;
 };

 magnetometer@12 {
  compatible = "bosch,bmc150_magn";
  reg = <0x12>;

  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l5>;
 };
};

&blsp_i2c4 {
 status = "okay";

 battery@35 {
  compatible = "richtek,rt5033-battery";
  reg = <0x35>;
  interrupt-parent = <&msmgpio>;
  interrupts = <121 (2 | 1)>;

  pinctrl-names = "default";
  pinctrl-0 = <&fg_alert_default>;
 };
};

&blsp1_uart2 {
 status = "okay";
};

&dsi0 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&mdss_default>;
 pinctrl-1 = <&mdss_sleep>;
};

&mdss {
 status = "okay";
};

&pm8916_resin {
 status = "okay";
 linux,code = <114>;
};

&pronto {
 status = "okay";
};

&sdhc_1 {
 status = "okay";

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;
};

&sdhc_2 {
 status = "okay";

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 cd-gpios = <&msmgpio 38 1>;
};

&usb {
 status = "okay";
 extcon = <&muic>, <&muic>;
};

&usb_hs_phy {
 extcon = <&muic>;
};

&smd_rpm_regulators {
 vdd_l1_l2_l3-supply = <&pm8916_s3>;
 vdd_l4_l5_l6-supply = <&pm8916_s4>;
 vdd_l7-supply = <&pm8916_s4>;

 s3 {
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1300000>;
 };

 s4 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <2100000>;
 };

 l1 {
  regulator-min-microvolt = <1225000>;
  regulator-max-microvolt = <1225000>;
 };

 l2 {
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
 };

 l4 {
  regulator-min-microvolt = <2050000>;
  regulator-max-microvolt = <2050000>;
 };

 l5 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 l6 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 l7 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 l8 {
  regulator-min-microvolt = <2850000>;
  regulator-max-microvolt = <2900000>;
 };

 l9 {
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 l10 {
  regulator-min-microvolt = <2700000>;
  regulator-max-microvolt = <2800000>;
 };

 l11 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <2950000>;
  regulator-allow-set-load;
  regulator-system-load = <200000>;
 };

 l12 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <2950000>;
 };

 l13 {
  regulator-min-microvolt = <3075000>;
  regulator-max-microvolt = <3075000>;
 };

 l14 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
 };

 l15 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
 };

 l16 {
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
 };

 l17 {
  regulator-min-microvolt = <2850000>;
  regulator-max-microvolt = <2850000>;
 };

 l18 {
  regulator-min-microvolt = <2700000>;
  regulator-max-microvolt = <2700000>;
 };
};

&msmgpio {
 accel_int_default: accel-int-default {
  pins = "gpio115";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 fg_alert_default: fg-alert-default {
  pins = "gpio121";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 gpio_keys_default: gpio-keys-default {
  pins = "gpio107", "gpio109";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-up;
 };

 gpio_hall_sensor_default: gpio-hall-sensor-default {
  pins = "gpio52";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 mdss {
  mdss_default: mdss-default {
   pins = "gpio25";
   function = "gpio";

   drive-strength = <8>;
   bias-disable;
  };
  mdss_sleep: mdss-sleep {
   pins = "gpio25";
   function = "gpio";

   drive-strength = <2>;
   bias-pull-down;
  };
 };

 muic_i2c_default: muic-i2c-default {
  pins = "gpio105", "gpio106";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 muic_int_default: muic-int-default {
  pins = "gpio12";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 nfc_default: nfc-default {
  pins = "gpio20", "gpio49";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;

  irq {
   pins = "gpio21";
   function = "gpio";

   drive-strength = <2>;
   bias-pull-down;
  };
 };

 nfc_i2c_default: nfc-i2c-default {
  pins = "gpio0", "gpio1";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 tkey_default: tkey-default {
  pins = "gpio98";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 tkey_i2c_default: tkey-i2c-default {
  pins = "gpio16", "gpio17";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 tsp_en_default: tsp-en-default {
  pins = "gpio73";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 ts_int_default: ts-int-default {
  pins = "gpio13";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };
};

&pm8916_gpios {
 nfc_clk_req: nfc-clk-req-state {
  pins = "gpio2";
  function = "func1";

  input-enable;
  bias-disable;
  power-source = <2>;
 };
};
# 6 "arch/arm64/boot/dts/qcom/msm8916-samsung-a3u-eur.dts" 2

/ {
 model = "Samsung Galaxy A3U (EUR)";
 compatible = "samsung,a3u-eur", "qcom,msm8916";
 chassis-type = "handset";

 reg_panel_vdd3: regulator-panel-vdd3 {
  compatible = "regulator-fixed";
  regulator-name = "panel_vdd3";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&msmgpio 9 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&panel_vdd3_default>;
 };

 reg_touch_key: regulator-touch-key {
  compatible = "regulator-fixed";
  regulator-name = "touch_key";
  regulator-min-microvolt = <2800000>;
  regulator-max-microvolt = <2800000>;

  gpio = <&msmgpio 86 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&tkey_en_default>;
 };

 reg_key_led: regulator-key-led {
  compatible = "regulator-fixed";
  regulator-name = "key_led";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&msmgpio 60 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&tkey_led_en_default>;
 };
};

&touchkey {
 vcc-supply = <&reg_touch_key>;
 vdd-supply = <&reg_key_led>;
};

&accelerometer {
 mount-matrix = "0", "1", "0",
         "1", "0", "0",
         "0", "0", "1";
};

&blsp_i2c5 {
 status = "okay";

 touchscreen@20 {
  compatible = "zinitix,bt541";

  reg = <0x20>;
  interrupt-parent = <&msmgpio>;
  interrupts = <13 2>;

  touchscreen-size-x = <540>;
  touchscreen-size-y = <960>;

  vcca-supply = <&reg_vdd_tsp_a>;
  vdd-supply = <&pm8916_l6>;

  pinctrl-names = "default";
  pinctrl-0 = <&ts_int_default>;
 };
};

&dsi0 {
 panel@0 {
  reg = <0>;

  compatible = "samsung,s6e88a0-ams452ef01";

  vdd3-supply = <&reg_panel_vdd3>;
  vci-supply = <&pm8916_l17>;
  reset-gpios = <&msmgpio 25 0>;

  port {
   panel_in: endpoint {
    remote-endpoint = <&dsi0_out>;
   };
  };
 };
};

&dsi0_out {
 data-lanes = <0 1>;
 remote-endpoint = <&panel_in>;
};

&msmgpio {
 panel_vdd3_default: panel-vdd3-default {
  pins = "gpio9";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 tkey_en_default: tkey-en-default {
  pins = "gpio86";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };

 tkey_led_en_default: tkey-led-en-default {
  pins = "gpio60";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
 };
};
